Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Sun Oct 17 17:54:54 2021
| Host         : cameron-xps running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file DAC_Array_Tester_timing_summary_routed.rpt -pb DAC_Array_Tester_timing_summary_routed.pb -rpx DAC_Array_Tester_timing_summary_routed.rpx -warn_on_violation
| Design       : DAC_Array_Tester
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    3           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  3           
TIMING-6   Critical Warning  No common primary clock between related clocks      3           
TIMING-7   Critical Warning  No common node between related clocks               3           
TIMING-8   Critical Warning  No common period between related clocks             3           
LUTAR-1    Warning           LUT drives async reset alert                        200         
TIMING-16  Warning           Large setup violation                               210         
TIMING-18  Warning           Missing input or output delay                       13          
TIMING-20  Warning           Non-clocked latch                                   96          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (576)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (96)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (576)
--------------------------
 There are 48 register/latch pins with no clock driven by root clock pin: Sig_Sel[0] (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: Sig_Sel[1] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Toggle_L (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Toggle_R (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: nReset (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1_replica/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1_replica/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_replica/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1_replica/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_replica_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1_replica/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2_replica/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_replica/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][2]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][2]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][2]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][2]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][6]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][6]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][6]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][6]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_replica/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/DATA_out_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/DATA_out_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/DATA_out_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/DATA_out_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/DATA_out_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/DATA_out_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/DATA_out_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/DATA_out_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/DATA_out_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/DATA_out_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/DATA_out_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/DATA_out_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/DATA_out_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/DATA_out_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/DATA_out_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/DATA_out_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/DATA_out_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/DATA_out_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/DATA_out_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/DATA_out_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/DATA_out_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/DATA_out_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/DATA_out_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SigBuff/DATA_out_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (96)
-------------------------------------------------
 There are 96 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.842    -1487.510                    409                  748        0.052        0.000                      0                  748        2.000        0.000                       0                   520  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)             Period(ns)      Frequency(MHz)
-----                 ------------             ----------      --------------
BCK                   {0.000 162.761}          325.521         3.072           
LRCK                  {0.000 10416.667}        20833.333       0.048           
MCK                   {0.000 40.690}           81.380          12.288          
SCK                   {0.000 4.000}            8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 20.345}           40.690          24.576          
  clkfbout_clk_wiz_0  {0.000 20.000}           40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
BCK                       322.776        0.000                      0                  201        0.056        0.000                      0                  201      161.780        0.000                       0                   204  
LRCK                    20829.080        0.000                      0                  123        0.122        0.000                      0                  123    10415.686        0.000                       0                   148  
MCK                        76.978        0.000                      0                  121        0.215        0.000                      0                  121       39.710        0.000                       0                   153  
SCK                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       38.883        0.000                      0                    8        0.122        0.000                      0                    8       19.845        0.000                       0                    11  
  clkfbout_clk_wiz_0                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MCK           BCK                -4.842     -812.441                    186                  186       81.681        0.000                      0                  186  
MCK           LRCK               -2.490      -50.458                     24                   24        0.052        0.000                      0                   24  
LRCK          MCK                77.735        0.000                      0                   72        0.110        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  MCK                BCK                     -4.179     -624.612                    199                  199       81.297        0.000                      0                  199  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  BCK
  To Clock:  BCK

Setup :            0  Failing Endpoints,  Worst Slack      322.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      161.780ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             322.776ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        2.559ns  (logic 0.721ns (28.177%)  route 1.838ns (71.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 489.782 - 488.282 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 164.433 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.672   164.433    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X33Y10         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDPE (Prop_fdpe_C_Q)         0.422   164.855 r  PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P/Q
                         net (fo=1, routed)           1.348   166.203    PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P_n_0
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.299   166.502 r  PCM_TX/inst/FIFO_A/Data_Out[49]_C_i_1/O
                         net (fo=2, routed)           0.490   166.992    PCM_TX/inst/FIFO_A/p_2_in[49]
    SLICE_X29Y1          FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.500   489.782    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X29Y1          FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P/C  (IS_INVERTED)
                         clock pessimism              0.115   489.897    
                         clock uncertainty           -0.092   489.805    
    SLICE_X29Y1          FDPE (Setup_fdpe_C_D)       -0.037   489.768    PCM_TX/inst/FIFO_A/Data_Out_reg[49]_P
  -------------------------------------------------------------------
                         required time                        489.768    
                         arrival time                        -166.992    
  -------------------------------------------------------------------
                         slack                                322.776    

Slack (MET) :             322.837ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[14]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        2.517ns  (logic 0.779ns (30.946%)  route 1.738ns (69.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 489.775 - 488.282 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 164.433 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.672   164.433    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X32Y9          FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[14]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y9          FDCE (Prop_fdce_C_Q)         0.484   164.917 r  PCM_TX/inst/FIFO_A/Data_Out_reg[14]_C/Q
                         net (fo=1, routed)           1.404   166.321    PCM_TX/inst/FIFO_A/Data_Out_reg[14]_C_n_0
    SLICE_X24Y12         LUT3 (Prop_lut3_I2_O)        0.295   166.616 r  PCM_TX/inst/FIFO_A/Data_Out[15]_C_i_1/O
                         net (fo=2, routed)           0.335   166.950    PCM_TX/inst/FIFO_A/p_2_in[15]
    SLICE_X24Y10         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.493   489.775    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X24Y10         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P/C  (IS_INVERTED)
                         clock pessimism              0.115   489.890    
                         clock uncertainty           -0.092   489.798    
    SLICE_X24Y10         FDPE (Setup_fdpe_C_D)       -0.011   489.787    PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P
  -------------------------------------------------------------------
                         required time                        489.787    
                         arrival time                        -166.950    
  -------------------------------------------------------------------
                         slack                                322.837    

Slack (MET) :             322.851ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        2.415ns  (logic 0.779ns (32.262%)  route 1.636ns (67.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 489.776 - 488.282 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 164.422 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.661   164.422    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X24Y16         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDCE (Prop_fdce_C_Q)         0.484   164.906 r  PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C/Q
                         net (fo=1, routed)           1.018   165.924    PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C_n_0
    SLICE_X22Y12         LUT3 (Prop_lut3_I2_O)        0.295   166.219 r  PCM_TX/inst/FIFO_A/Data_Out[28]_C_i_1/O
                         net (fo=2, routed)           0.618   166.837    PCM_TX/inst/FIFO_A/p_2_in[28]
    SLICE_X20Y14         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.494   489.776    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X20Y14         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C/C  (IS_INVERTED)
                         clock pessimism              0.014   489.790    
                         clock uncertainty           -0.092   489.699    
    SLICE_X20Y14         FDCE (Setup_fdce_C_D)       -0.011   489.688    PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C
  -------------------------------------------------------------------
                         required time                        489.688    
                         arrival time                        -166.837    
  -------------------------------------------------------------------
                         slack                                322.851    

Slack (MET) :             322.873ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[45]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[46]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        2.466ns  (logic 0.583ns (23.640%)  route 1.883ns (76.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 489.779 - 488.282 ) 
    Source Clock Delay      (SCD):    1.665ns = ( 164.426 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.665   164.426    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X22Y12         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[45]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDPE (Prop_fdpe_C_Q)         0.459   164.885 r  PCM_TX/inst/FIFO_A/Data_Out_reg[45]_P/Q
                         net (fo=1, routed)           1.411   166.296    PCM_TX/inst/FIFO_A/Data_Out_reg[45]_P_n_0
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.124   166.420 r  PCM_TX/inst/FIFO_A/Data_Out[46]_C_i_1/O
                         net (fo=2, routed)           0.472   166.892    PCM_TX/inst/FIFO_A/p_2_in[46]
    SLICE_X31Y9          FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[46]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.497   489.779    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X31Y9          FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[46]_C/C  (IS_INVERTED)
                         clock pessimism              0.115   489.894    
                         clock uncertainty           -0.092   489.802    
    SLICE_X31Y9          FDCE (Setup_fdce_C_D)       -0.037   489.765    PCM_TX/inst/FIFO_A/Data_Out_reg[46]_C
  -------------------------------------------------------------------
                         required time                        489.765    
                         arrival time                        -166.892    
  -------------------------------------------------------------------
                         slack                                322.873    

Slack (MET) :             322.911ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        2.443ns  (logic 0.721ns (29.510%)  route 1.722ns (70.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 489.775 - 488.282 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 164.434 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.673   164.434    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X26Y3          FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y3          FDCE (Prop_fdce_C_Q)         0.422   164.856 r  PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C/Q
                         net (fo=1, routed)           1.382   166.238    PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C_n_0
    SLICE_X27Y13         LUT3 (Prop_lut3_I2_O)        0.299   166.537 r  PCM_TX/inst/FIFO_A/Data_Out[52]_C_i_1/O
                         net (fo=2, routed)           0.340   166.877    PCM_TX/inst/FIFO_A/p_2_in[52]
    SLICE_X27Y15         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.493   489.775    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X27Y15         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P/C  (IS_INVERTED)
                         clock pessimism              0.149   489.924    
                         clock uncertainty           -0.092   489.832    
    SLICE_X27Y15         FDPE (Setup_fdpe_C_D)       -0.044   489.788    PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P
  -------------------------------------------------------------------
                         required time                        489.788    
                         arrival time                        -166.877    
  -------------------------------------------------------------------
                         slack                                322.911    

Slack (MET) :             322.919ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        2.443ns  (logic 0.721ns (29.510%)  route 1.722ns (70.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 489.776 - 488.282 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 164.434 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.673   164.434    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X26Y3          FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y3          FDCE (Prop_fdce_C_Q)         0.422   164.856 r  PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C/Q
                         net (fo=1, routed)           1.382   166.238    PCM_TX/inst/FIFO_A/Data_Out_reg[51]_C_n_0
    SLICE_X27Y13         LUT3 (Prop_lut3_I2_O)        0.299   166.537 r  PCM_TX/inst/FIFO_A/Data_Out[52]_C_i_1/O
                         net (fo=2, routed)           0.340   166.877    PCM_TX/inst/FIFO_A/p_2_in[52]
    SLICE_X27Y14         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.494   489.776    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X27Y14         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C/C  (IS_INVERTED)
                         clock pessimism              0.149   489.925    
                         clock uncertainty           -0.092   489.833    
    SLICE_X27Y14         FDCE (Setup_fdce_C_D)       -0.037   489.796    PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C
  -------------------------------------------------------------------
                         required time                        489.796    
                         arrival time                        -166.877    
  -------------------------------------------------------------------
                         slack                                322.919    

Slack (MET) :             322.924ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        2.338ns  (logic 0.782ns (33.450%)  route 1.556ns (66.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 489.780 - 488.282 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 164.433 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.672   164.433    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X20Y7          FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y7          FDPE (Prop_fdpe_C_Q)         0.484   164.917 r  PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P/Q
                         net (fo=1, routed)           1.221   166.138    PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P_n_0
    SLICE_X32Y10         LUT3 (Prop_lut3_I0_O)        0.298   166.436 r  PCM_TX/inst/FIFO_A/Data_Out[13]_C_i_1/O
                         net (fo=2, routed)           0.335   166.771    PCM_TX/inst/FIFO_A/p_2_in[13]
    SLICE_X34Y9          FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.498   489.780    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X34Y9          FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C/C  (IS_INVERTED)
                         clock pessimism              0.014   489.794    
                         clock uncertainty           -0.092   489.703    
    SLICE_X34Y9          FDCE (Setup_fdce_C_D)       -0.008   489.695    PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C
  -------------------------------------------------------------------
                         required time                        489.695    
                         arrival time                        -166.771    
  -------------------------------------------------------------------
                         slack                                322.924    

Slack (MET) :             322.945ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[49]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        2.416ns  (logic 0.721ns (29.843%)  route 1.695ns (70.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 489.782 - 488.282 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 164.433 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.672   164.433    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X33Y10         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDPE (Prop_fdpe_C_Q)         0.422   164.855 r  PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P/Q
                         net (fo=1, routed)           1.348   166.203    PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P_n_0
    SLICE_X30Y2          LUT3 (Prop_lut3_I0_O)        0.299   166.502 r  PCM_TX/inst/FIFO_A/Data_Out[49]_C_i_1/O
                         net (fo=2, routed)           0.347   166.849    PCM_TX/inst/FIFO_A/p_2_in[49]
    SLICE_X30Y0          FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[49]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.500   489.782    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X30Y0          FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[49]_C/C  (IS_INVERTED)
                         clock pessimism              0.115   489.897    
                         clock uncertainty           -0.092   489.805    
    SLICE_X30Y0          FDCE (Setup_fdce_C_D)       -0.011   489.794    PCM_TX/inst/FIFO_A/Data_Out_reg[49]_C
  -------------------------------------------------------------------
                         required time                        489.794    
                         arrival time                        -166.849    
  -------------------------------------------------------------------
                         slack                                322.945    

Slack (MET) :             322.970ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/D
                            (falling edge-triggered cell SRL16E clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        2.367ns  (logic 0.721ns (30.459%)  route 1.646ns (69.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 489.774 - 488.282 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 164.421 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.660   164.421    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X25Y17         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDPE (Prop_fdpe_C_Q)         0.422   164.843 r  PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P/Q
                         net (fo=1, routed)           1.314   166.157    PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P_n_0
    SLICE_X28Y14         LUT3 (Prop_lut3_I0_O)        0.299   166.456 r  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4_i_1/O
                         net (fo=1, routed)           0.333   166.788    PCM_TX/inst/FIFO_A/p_2_in[32]
    SLICE_X28Y16         SRL16E                                       r  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.492   489.774    PCM_TX/inst/FIFO_A/Data_Out_reg[38]_inst_FIFO_A_Data_Out_reg_c_5_0
    SLICE_X28Y16         SRL16E                                       r  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK  (IS_INVERTED)
                         clock pessimism              0.115   489.889    
                         clock uncertainty           -0.092   489.797    
    SLICE_X28Y16         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039   489.758    PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4
  -------------------------------------------------------------------
                         required time                        489.758    
                         arrival time                        -166.788    
  -------------------------------------------------------------------
                         slack                                322.970    

Slack (MET) :             322.982ns  (required time - arrival time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[29]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            325.521ns  (BCK fall@488.282ns - BCK fall@162.761ns)
  Data Path Delay:        2.344ns  (logic 0.782ns (33.365%)  route 1.562ns (66.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 489.772 - 488.282 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 164.432 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.671   164.432    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X30Y11         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[29]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDPE (Prop_fdpe_C_Q)         0.484   164.916 r  PCM_TX/inst/FIFO_A/Data_Out_reg[29]_P/Q
                         net (fo=1, routed)           1.081   165.997    PCM_TX/inst/FIFO_A/Data_Out_reg[29]_P_n_0
    SLICE_X25Y13         LUT3 (Prop_lut3_I0_O)        0.298   166.295 r  PCM_TX/inst/FIFO_A/Data_Out[30]_C_i_1/O
                         net (fo=2, routed)           0.481   166.776    PCM_TX/inst/FIFO_A/p_2_in[30]
    SLICE_X25Y14         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      488.282   488.282 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   488.282 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.490   489.772    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X25Y14         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C/C  (IS_INVERTED)
                         clock pessimism              0.115   489.887    
                         clock uncertainty           -0.092   489.795    
    SLICE_X25Y14         FDCE (Setup_fdce_C_D)       -0.037   489.758    PCM_TX/inst/FIFO_A/Data_Out_reg[30]_C
  -------------------------------------------------------------------
                         required time                        489.758    
                         arrival time                        -166.776    
  -------------------------------------------------------------------
                         slack                                322.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[21]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.455ns  (logic 0.232ns (50.939%)  route 0.223ns (49.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 163.586 - 162.761 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 163.317 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.556   163.317    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X23Y13         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[21]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDCE (Prop_fdce_C_Q)         0.133   163.450 r  PCM_TX/inst/FIFO_A/Data_Out_reg[21]_C/Q
                         net (fo=2, routed)           0.223   163.673    PCM_TX/inst/FIFO_A/Data_Out_reg[21]_C_n_0
    SLICE_X20Y13         LUT3 (Prop_lut3_I2_O)        0.099   163.772 r  PCM_TX/inst/FIFO_A/Data_Out[22]_C_i_1_replica/O
                         net (fo=1, routed)           0.000   163.772    PCM_TX/inst/FIFO_A/p_2_in[22]_repN
    SLICE_X20Y13         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.825   163.586    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X20Y13         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C/C  (IS_INVERTED)
                         clock pessimism             -0.005   163.581    
    SLICE_X20Y13         FDCE (Hold_fdce_C_D)         0.135   163.716    PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C
  -------------------------------------------------------------------
                         required time                       -163.716    
                         arrival time                         163.772    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[42]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.257%)  route 0.194ns (43.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 163.589 - 162.761 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 163.322 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.561   163.322    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X20Y1          FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y1          FDCE (Prop_fdce_C_Q)         0.151   163.473 r  PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C/Q
                         net (fo=1, routed)           0.194   163.666    PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C_n_0
    SLICE_X23Y6          LUT3 (Prop_lut3_I2_O)        0.098   163.764 r  PCM_TX/inst/FIFO_A/Data_Out[42]_C_i_1/O
                         net (fo=2, routed)           0.000   163.764    PCM_TX/inst/FIFO_A/p_2_in[42]
    SLICE_X23Y6          FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[42]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.828   163.589    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X23Y6          FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[42]_P/C  (IS_INVERTED)
                         clock pessimism             -0.005   163.584    
    SLICE_X23Y6          FDPE (Hold_fdpe_C_D)         0.098   163.682    PCM_TX/inst/FIFO_A/Data_Out_reg[42]_P
  -------------------------------------------------------------------
                         required time                       -163.682    
                         arrival time                         163.764    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_B/Data_Out_reg[47]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[48]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.438ns  (logic 0.249ns (56.832%)  route 0.189ns (43.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 163.584 - 162.761 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 163.317 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.556   163.317    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X20Y36         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[47]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.151   163.468 r  PCM_TX/inst/FIFO_B/Data_Out_reg[47]_C/Q
                         net (fo=1, routed)           0.117   163.584    PCM_TX/inst/FIFO_B/Data_Out_reg[47]_C_n_0
    SLICE_X23Y36         LUT3 (Prop_lut3_I2_O)        0.098   163.682 r  PCM_TX/inst/FIFO_B/Data_Out[48]_C_i_1__0/O
                         net (fo=2, routed)           0.072   163.755    PCM_TX/inst/FIFO_B/p_2_in[48]
    SLICE_X22Y36         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[48]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.823   163.584    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X22Y36         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[48]_P/C  (IS_INVERTED)
                         clock pessimism             -0.005   163.579    
    SLICE_X22Y36         FDPE (Hold_fdpe_C_D)         0.077   163.656    PCM_TX/inst/FIFO_B/Data_Out_reg[48]_P
  -------------------------------------------------------------------
                         required time                       -163.656    
                         arrival time                         163.755    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.507ns  (logic 0.233ns (45.975%)  route 0.274ns (54.025%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 163.591 - 162.761 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 163.321 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.560   163.321    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X22Y6          FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y6          FDCE (Prop_fdce_C_Q)         0.133   163.454 r  PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C/Q
                         net (fo=2, routed)           0.274   163.727    PCM_TX/inst/FIFO_A/Data_Out_reg[42]_C_n_0
    SLICE_X20Y6          LUT3 (Prop_lut3_I2_O)        0.100   163.827 r  PCM_TX/inst/FIFO_A/Data_Out[43]_C_i_1/O
                         net (fo=1, routed)           0.000   163.827    PCM_TX/inst/FIFO_A/p_2_in[43]
    SLICE_X20Y6          FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.830   163.591    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X20Y6          FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P/C  (IS_INVERTED)
                         clock pessimism             -0.005   163.586    
    SLICE_X20Y6          FDPE (Hold_fdpe_C_D)         0.135   163.721    PCM_TX/inst/FIFO_A/Data_Out_reg[43]_P
  -------------------------------------------------------------------
                         required time                       -163.721    
                         arrival time                         163.827    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_B/Data_Out_reg[42]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[43]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.450ns  (logic 0.191ns (42.447%)  route 0.259ns (57.551%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 163.582 - 162.761 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 163.313 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.552   163.313    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X22Y30         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[42]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDPE (Prop_fdpe_C_Q)         0.146   163.459 r  PCM_TX/inst/FIFO_B/Data_Out_reg[42]_P/Q
                         net (fo=1, routed)           0.086   163.544    PCM_TX/inst/FIFO_B/Data_Out_reg[42]_P_n_0
    SLICE_X23Y30         LUT3 (Prop_lut3_I0_O)        0.045   163.589 r  PCM_TX/inst/FIFO_B/Data_Out[43]_C_i_1__0/O
                         net (fo=2, routed)           0.173   163.763    PCM_TX/inst/FIFO_B/p_2_in[43]
    SLICE_X21Y31         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[43]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.821   163.582    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X21Y31         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[43]_P/C  (IS_INVERTED)
                         clock pessimism             -0.005   163.577    
    SLICE_X21Y31         FDPE (Hold_fdpe_C_D)         0.077   163.654    PCM_TX/inst/FIFO_B/Data_Out_reg[43]_P
  -------------------------------------------------------------------
                         required time                       -163.654    
                         arrival time                         163.763    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P/C
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.512ns  (logic 0.250ns (48.806%)  route 0.262ns (51.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 163.589 - 162.761 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 163.319 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.558   163.319    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X24Y10         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDPE (Prop_fdpe_C_Q)         0.151   163.470 r  PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P/Q
                         net (fo=2, routed)           0.262   163.732    PCM_TX/inst/FIFO_A/Data_Out_reg[15]_P_n_0
    SLICE_X20Y11         LUT3 (Prop_lut3_I0_O)        0.099   163.831 r  PCM_TX/inst/FIFO_A/Data_Out[16]_C_i_1_replica/O
                         net (fo=1, routed)           0.000   163.831    PCM_TX/inst/FIFO_A/p_2_in[16]_repN
    SLICE_X20Y11         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.828   163.589    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X20Y11         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P/C  (IS_INVERTED)
                         clock pessimism             -0.005   163.584    
    SLICE_X20Y11         FDPE (Hold_fdpe_C_D)         0.135   163.719    PCM_TX/inst/FIFO_A/Data_Out_reg[16]_P
  -------------------------------------------------------------------
                         required time                       -163.719    
                         arrival time                         163.831    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[40]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.527ns  (logic 0.210ns (39.852%)  route 0.317ns (60.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 163.592 - 162.761 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 163.322 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.561   163.322    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X24Y0          FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[40]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y0          FDCE (Prop_fdce_C_Q)         0.167   163.489 r  PCM_TX/inst/FIFO_A/Data_Out_reg[40]_C/Q
                         net (fo=2, routed)           0.317   163.806    PCM_TX/inst/FIFO_A/Data_Out_reg[40]_C_n_0
    SLICE_X20Y1          LUT3 (Prop_lut3_I2_O)        0.043   163.849 r  PCM_TX/inst/FIFO_A/Data_Out[41]_C_i_1_replica/O
                         net (fo=1, routed)           0.000   163.849    PCM_TX/inst/FIFO_A/p_2_in[41]_repN
    SLICE_X20Y1          FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.831   163.592    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X20Y1          FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C/C  (IS_INVERTED)
                         clock pessimism             -0.005   163.587    
    SLICE_X20Y1          FDCE (Hold_fdce_C_D)         0.135   163.722    PCM_TX/inst/FIFO_A/Data_Out_reg[41]_C
  -------------------------------------------------------------------
                         required time                       -163.722    
                         arrival time                         163.849    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_A/Data_Out_reg[16]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.547ns  (logic 0.192ns (35.083%)  route 0.355ns (64.915%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 163.592 - 162.761 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 163.319 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.558   163.319    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X22Y11         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[16]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y11         FDCE (Prop_fdce_C_Q)         0.146   163.465 r  PCM_TX/inst/FIFO_A/Data_Out_reg[16]_C/Q
                         net (fo=2, routed)           0.355   163.820    PCM_TX/inst/FIFO_A/Data_Out_reg[16]_C_n_0
    SLICE_X16Y6          LUT3 (Prop_lut3_I2_O)        0.046   163.866 r  PCM_TX/inst/FIFO_A/Data_Out[17]_C_i_1_replica/O
                         net (fo=1, routed)           0.000   163.866    PCM_TX/inst/FIFO_A/p_2_in[17]_repN
    SLICE_X16Y6          FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.831   163.592    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X16Y6          FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P/C  (IS_INVERTED)
                         clock pessimism             -0.005   163.587    
    SLICE_X16Y6          FDPE (Hold_fdpe_C_D)         0.135   163.722    PCM_TX/inst/FIFO_A/Data_Out_reg[17]_P
  -------------------------------------------------------------------
                         required time                       -163.722    
                         arrival time                         163.866    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_B/Data_Out_reg[47]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[48]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.493ns  (logic 0.249ns (50.507%)  route 0.244ns (49.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns = ( 163.585 - 162.761 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 163.317 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.556   163.317    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X20Y36         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[47]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.151   163.468 r  PCM_TX/inst/FIFO_B/Data_Out_reg[47]_C/Q
                         net (fo=1, routed)           0.117   163.584    PCM_TX/inst/FIFO_B/Data_Out_reg[47]_C_n_0
    SLICE_X23Y36         LUT3 (Prop_lut3_I2_O)        0.098   163.682 r  PCM_TX/inst/FIFO_B/Data_Out[48]_C_i_1__0/O
                         net (fo=2, routed)           0.127   163.810    PCM_TX/inst/FIFO_B/p_2_in[48]
    SLICE_X22Y37         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[48]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.824   163.585    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X22Y37         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[48]_C/C  (IS_INVERTED)
                         clock pessimism             -0.005   163.580    
    SLICE_X22Y37         FDCE (Hold_fdce_C_D)         0.082   163.662    PCM_TX/inst/FIFO_B/Data_Out_reg[48]_C
  -------------------------------------------------------------------
                         required time                       -163.662    
                         arrival time                         163.810    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 PCM_TX/inst/FIFO_B/Data_Out_reg[17]_C/C
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[18]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCK fall@162.761ns - BCK fall@162.761ns)
  Data Path Delay:        0.297ns  (logic 0.191ns (64.364%)  route 0.106ns (35.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 163.583 - 162.761 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 163.317 - 162.761 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.556   163.317    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X22Y34         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[17]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDCE (Prop_fdce_C_Q)         0.146   163.463 r  PCM_TX/inst/FIFO_B/Data_Out_reg[17]_C/Q
                         net (fo=1, routed)           0.106   163.568    PCM_TX/inst/FIFO_B/Data_Out_reg[17]_C_n_0
    SLICE_X24Y34         LUT3 (Prop_lut3_I2_O)        0.045   163.613 r  PCM_TX/inst/FIFO_B/Data_Out[18]_C_i_1__0/O
                         net (fo=2, routed)           0.000   163.613    PCM_TX/inst/FIFO_B/p_2_in[18]
    SLICE_X24Y34         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[18]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.822   163.583    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X24Y34         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[18]_C/C  (IS_INVERTED)
                         clock pessimism             -0.252   163.331    
    SLICE_X24Y34         FDCE (Hold_fdce_C_D)         0.124   163.455    PCM_TX/inst/FIFO_B/Data_Out_reg[18]_C
  -------------------------------------------------------------------
                         required time                       -163.455    
                         arrival time                         163.613    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BCK
Waveform(ns):       { 0.000 162.761 }
Period(ns):         325.521
Sources:            { PCM_TX/inst/Clock_Divider/BCK_BUFF/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X30Y1   PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C/C
Min Period        n/a     FDPE/C      n/a            1.000         325.521     324.521    SLICE_X28Y1   PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P/C
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X20Y3   PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C/C
Min Period        n/a     FDPE/C      n/a            1.000         325.521     324.521    SLICE_X23Y2   PCM_TX/inst/FIFO_A/Data_Out_reg[11]_P/C
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X22Y8   PCM_TX/inst/FIFO_A/Data_Out_reg[12]_C/C
Min Period        n/a     FDPE/C      n/a            1.000         325.521     324.521    SLICE_X20Y7   PCM_TX/inst/FIFO_A/Data_Out_reg[12]_P/C
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X34Y9   PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C/C
Min Period        n/a     FDPE/C      n/a            1.000         325.521     324.521    SLICE_X32Y10  PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P/C
Min Period        n/a     FDCE/C      n/a            1.000         325.521     324.521    SLICE_X32Y9   PCM_TX/inst/FIFO_A/Data_Out_reg[14]_C/C
Min Period        n/a     FDPE/C      n/a            1.000         325.521     324.521    SLICE_X26Y9   PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X28Y16  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X28Y16  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X30Y31  PCM_TX/inst/FIFO_B/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         162.761     161.781    SLICE_X30Y31  PCM_TX/inst/FIFO_B/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         162.761     162.261    SLICE_X30Y1   PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         162.761     162.261    SLICE_X30Y1   PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C/C
Low Pulse Width   Slow    FDPE/C      n/a            0.500         162.761     162.261    SLICE_X28Y1   PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P/C
Low Pulse Width   Fast    FDPE/C      n/a            0.500         162.761     162.261    SLICE_X28Y1   PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         162.761     162.261    SLICE_X20Y3   PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         162.761     162.261    SLICE_X20Y3   PCM_TX/inst/FIFO_A/Data_Out_reg[11]_C/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X28Y16  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X28Y16  PCM_TX/inst/FIFO_A/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X30Y31  PCM_TX/inst/FIFO_B/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         162.760     161.780    SLICE_X30Y31  PCM_TX/inst/FIFO_B/Data_Out_reg[37]_srl6_inst_FIFO_A_Data_Out_reg_c_4/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         162.760     162.260    SLICE_X22Y10  PCM_TX/inst/FIFO_A/Data_Out_reg[45]_C/C
High Pulse Width  Slow    FDPE/C      n/a            0.500         162.760     162.260    SLICE_X31Y34  PCM_TX/inst/FIFO_B/Data_Out_reg[62]_P/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         162.760     162.260    SLICE_X30Y1   PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         162.760     162.260    SLICE_X30Y1   PCM_TX/inst/FIFO_A/Data_Out_reg[10]_C/C
High Pulse Width  Slow    FDPE/C      n/a            0.500         162.760     162.260    SLICE_X28Y1   PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P/C
High Pulse Width  Fast    FDPE/C      n/a            0.500         162.760     162.260    SLICE_X28Y1   PCM_TX/inst/FIFO_A/Data_Out_reg[10]_P/C



---------------------------------------------------------------------------------------------------
From Clock:  LRCK
  To Clock:  LRCK

Setup :            0  Failing Endpoints,  Worst Slack    20829.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    10415.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20829.080ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[25]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[30]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        4.244ns  (logic 0.896ns (21.114%)  route 3.349ns (78.905%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 31251.484 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 10418.327 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.660 10418.327    Address_Logic/LRCK
    SLICE_X30Y21         FDCE                                         r  Address_Logic/Addr_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.524 10418.852 r  Address_Logic/Addr_reg[25]/Q
                         net (fo=2, routed)           0.841 10419.692    Address_Logic/Addr_reg_n_0_[25]
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124 10419.816 r  Address_Logic/Addr[31]_i_9/O
                         net (fo=1, routed)           0.709 10420.525    Address_Logic/Addr[31]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.124 10420.649 r  Address_Logic/Addr[31]_i_5/O
                         net (fo=32, routed)          1.798 10422.447    Address_Logic/Addr[31]_i_5_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I3_O)        0.124 10422.571 r  Address_Logic/Addr[30]_i_1/O
                         net (fo=1, routed)           0.000 10422.571    Address_Logic/Addr[30]
    SLICE_X30Y21         FDCE                                         r  Address_Logic/Addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.487 31251.486    Address_Logic/LRCK
    SLICE_X30Y21         FDCE                                         r  Address_Logic/Addr_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.173 31251.658    
                         clock uncertainty           -0.092 31251.566    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.084 31251.650    Address_Logic/Addr_reg[30]
  -------------------------------------------------------------------
                         required time                      31251.650    
                         arrival time                       -10422.570    
  -------------------------------------------------------------------
                         slack                              20829.080    

Slack (MET) :             20829.266ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[25]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[28]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        3.984ns  (logic 0.896ns (22.492%)  route 3.088ns (77.529%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 31251.484 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 10418.327 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.660 10418.327    Address_Logic/LRCK
    SLICE_X30Y21         FDCE                                         r  Address_Logic/Addr_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.524 10418.852 r  Address_Logic/Addr_reg[25]/Q
                         net (fo=2, routed)           0.841 10419.692    Address_Logic/Addr_reg_n_0_[25]
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124 10419.816 r  Address_Logic/Addr[31]_i_9/O
                         net (fo=1, routed)           0.709 10420.525    Address_Logic/Addr[31]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.124 10420.649 r  Address_Logic/Addr[31]_i_5/O
                         net (fo=32, routed)          1.538 10422.188    Address_Logic/Addr[31]_i_5_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I3_O)        0.124 10422.312 r  Address_Logic/Addr[28]_i_1/O
                         net (fo=1, routed)           0.000 10422.312    Address_Logic/Addr[28]
    SLICE_X29Y21         FDCE                                         r  Address_Logic/Addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.487 31251.486    Address_Logic/LRCK
    SLICE_X29Y21         FDCE                                         r  Address_Logic/Addr_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.150 31251.637    
                         clock uncertainty           -0.092 31251.545    
    SLICE_X29Y21         FDCE (Setup_fdce_C_D)        0.034 31251.578    Address_Logic/Addr_reg[28]
  -------------------------------------------------------------------
                         required time                      31251.576    
                         arrival time                       -10422.310    
  -------------------------------------------------------------------
                         slack                              20829.266    

Slack (MET) :             20829.273ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[25]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[27]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        3.978ns  (logic 0.896ns (22.523%)  route 3.083ns (77.510%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 31251.484 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 10418.327 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.660 10418.327    Address_Logic/LRCK
    SLICE_X30Y21         FDCE                                         r  Address_Logic/Addr_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.524 10418.852 r  Address_Logic/Addr_reg[25]/Q
                         net (fo=2, routed)           0.841 10419.692    Address_Logic/Addr_reg_n_0_[25]
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124 10419.816 r  Address_Logic/Addr[31]_i_9/O
                         net (fo=1, routed)           0.709 10420.525    Address_Logic/Addr[31]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.124 10420.649 r  Address_Logic/Addr[31]_i_5/O
                         net (fo=32, routed)          1.533 10422.183    Address_Logic/Addr[31]_i_5_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I3_O)        0.124 10422.307 r  Address_Logic/Addr[27]_i_1/O
                         net (fo=1, routed)           0.000 10422.307    Address_Logic/Addr[27]
    SLICE_X29Y21         FDCE                                         r  Address_Logic/Addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.487 31251.486    Address_Logic/LRCK
    SLICE_X29Y21         FDCE                                         r  Address_Logic/Addr_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.150 31251.637    
                         clock uncertainty           -0.092 31251.545    
    SLICE_X29Y21         FDCE (Setup_fdce_C_D)        0.032 31251.576    Address_Logic/Addr_reg[27]
  -------------------------------------------------------------------
                         required time                      31251.576    
                         arrival time                       -10422.305    
  -------------------------------------------------------------------
                         slack                              20829.273    

Slack (MET) :             20829.303ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[25]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[19]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        3.998ns  (logic 0.896ns (22.410%)  route 3.104ns (77.624%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 31251.486 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 10418.327 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.660 10418.327    Address_Logic/LRCK
    SLICE_X30Y21         FDCE                                         r  Address_Logic/Addr_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.524 10418.852 r  Address_Logic/Addr_reg[25]/Q
                         net (fo=2, routed)           0.841 10419.692    Address_Logic/Addr_reg_n_0_[25]
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124 10419.816 r  Address_Logic/Addr[31]_i_9/O
                         net (fo=1, routed)           0.709 10420.525    Address_Logic/Addr[31]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.124 10420.649 r  Address_Logic/Addr[31]_i_5/O
                         net (fo=32, routed)          1.553 10422.202    Address_Logic/Addr[31]_i_5_n_0
    SLICE_X30Y19         LUT5 (Prop_lut5_I3_O)        0.124 10422.326 r  Address_Logic/Addr[19]_i_1/O
                         net (fo=1, routed)           0.000 10422.326    Address_Logic/Addr[19]
    SLICE_X30Y19         FDCE                                         r  Address_Logic/Addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.488 31251.486    Address_Logic/LRCK
    SLICE_X30Y19         FDCE                                         r  Address_Logic/Addr_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.150 31251.637    
                         clock uncertainty           -0.092 31251.545    
    SLICE_X30Y19         FDCE (Setup_fdce_C_D)        0.084 31251.629    Address_Logic/Addr_reg[19]
  -------------------------------------------------------------------
                         required time                      31251.627    
                         arrival time                       -10422.324    
  -------------------------------------------------------------------
                         slack                              20829.303    

Slack (MET) :             20829.342ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[25]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[29]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        3.907ns  (logic 0.896ns (22.932%)  route 3.012ns (77.099%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 31251.484 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 10418.327 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.660 10418.327    Address_Logic/LRCK
    SLICE_X30Y21         FDCE                                         r  Address_Logic/Addr_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.524 10418.852 r  Address_Logic/Addr_reg[25]/Q
                         net (fo=2, routed)           0.841 10419.692    Address_Logic/Addr_reg_n_0_[25]
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124 10419.816 r  Address_Logic/Addr[31]_i_9/O
                         net (fo=1, routed)           0.709 10420.525    Address_Logic/Addr[31]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.124 10420.649 r  Address_Logic/Addr[31]_i_5/O
                         net (fo=32, routed)          1.462 10422.111    Address_Logic/Addr[31]_i_5_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I3_O)        0.124 10422.235 r  Address_Logic/Addr[29]_i_1/O
                         net (fo=1, routed)           0.000 10422.235    Address_Logic/Addr[29]
    SLICE_X29Y21         FDCE                                         r  Address_Logic/Addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.487 31251.486    Address_Logic/LRCK
    SLICE_X29Y21         FDCE                                         r  Address_Logic/Addr_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.150 31251.637    
                         clock uncertainty           -0.092 31251.545    
    SLICE_X29Y21         FDCE (Setup_fdce_C_D)        0.034 31251.578    Address_Logic/Addr_reg[29]
  -------------------------------------------------------------------
                         required time                      31251.576    
                         arrival time                       -10422.233    
  -------------------------------------------------------------------
                         slack                              20829.342    

Slack (MET) :             20829.348ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[25]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        3.906ns  (logic 0.896ns (22.937%)  route 3.011ns (77.091%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 31251.484 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 10418.327 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.660 10418.327    Address_Logic/LRCK
    SLICE_X30Y21         FDCE                                         r  Address_Logic/Addr_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.524 10418.852 r  Address_Logic/Addr_reg[25]/Q
                         net (fo=2, routed)           0.841 10419.692    Address_Logic/Addr_reg_n_0_[25]
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124 10419.816 r  Address_Logic/Addr[31]_i_9/O
                         net (fo=1, routed)           0.709 10420.525    Address_Logic/Addr[31]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.124 10420.649 r  Address_Logic/Addr[31]_i_5/O
                         net (fo=32, routed)          1.461 10422.110    Address_Logic/Addr[31]_i_5_n_0
    SLICE_X29Y21         LUT5 (Prop_lut5_I3_O)        0.124 10422.234 r  Address_Logic/Addr[31]_i_1/O
                         net (fo=1, routed)           0.000 10422.234    Address_Logic/Addr[31]
    SLICE_X29Y21         FDCE                                         r  Address_Logic/Addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.487 31251.486    Address_Logic/LRCK
    SLICE_X29Y21         FDCE                                         r  Address_Logic/Addr_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.150 31251.637    
                         clock uncertainty           -0.092 31251.545    
    SLICE_X29Y21         FDCE (Setup_fdce_C_D)        0.035 31251.580    Address_Logic/Addr_reg[31]
  -------------------------------------------------------------------
                         required time                      31251.580    
                         arrival time                       -10422.232    
  -------------------------------------------------------------------
                         slack                              20829.348    

Slack (MET) :             20829.363ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[25]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[25]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        3.960ns  (logic 0.896ns (22.627%)  route 3.065ns (77.388%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 31251.484 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 10418.327 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.660 10418.327    Address_Logic/LRCK
    SLICE_X30Y21         FDCE                                         r  Address_Logic/Addr_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.524 10418.852 r  Address_Logic/Addr_reg[25]/Q
                         net (fo=2, routed)           0.841 10419.692    Address_Logic/Addr_reg_n_0_[25]
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124 10419.816 r  Address_Logic/Addr[31]_i_9/O
                         net (fo=1, routed)           0.709 10420.525    Address_Logic/Addr[31]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.124 10420.649 r  Address_Logic/Addr[31]_i_5/O
                         net (fo=32, routed)          1.514 10422.163    Address_Logic/Addr[31]_i_5_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I3_O)        0.124 10422.287 r  Address_Logic/Addr[25]_i_1/O
                         net (fo=1, routed)           0.000 10422.287    Address_Logic/Addr[25]
    SLICE_X30Y21         FDCE                                         r  Address_Logic/Addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.487 31251.486    Address_Logic/LRCK
    SLICE_X30Y21         FDCE                                         r  Address_Logic/Addr_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.173 31251.658    
                         clock uncertainty           -0.092 31251.566    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.082 31251.648    Address_Logic/Addr_reg[25]
  -------------------------------------------------------------------
                         required time                      31251.650    
                         arrival time                       -10422.286    
  -------------------------------------------------------------------
                         slack                              20829.363    

Slack (MET) :             20829.371ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[25]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        3.956ns  (logic 0.896ns (22.647%)  route 3.062ns (77.383%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 31251.484 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 10418.327 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.660 10418.327    Address_Logic/LRCK
    SLICE_X30Y21         FDCE                                         r  Address_Logic/Addr_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.524 10418.852 r  Address_Logic/Addr_reg[25]/Q
                         net (fo=2, routed)           0.841 10419.692    Address_Logic/Addr_reg_n_0_[25]
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124 10419.816 r  Address_Logic/Addr[31]_i_9/O
                         net (fo=1, routed)           0.709 10420.525    Address_Logic/Addr[31]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.124 10420.649 r  Address_Logic/Addr[31]_i_5/O
                         net (fo=32, routed)          1.511 10422.160    Address_Logic/Addr[31]_i_5_n_0
    SLICE_X30Y21         LUT5 (Prop_lut5_I3_O)        0.124 10422.284 r  Address_Logic/Addr[26]_i_1/O
                         net (fo=1, routed)           0.000 10422.284    Address_Logic/Addr[26]
    SLICE_X30Y21         FDCE                                         r  Address_Logic/Addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.487 31251.486    Address_Logic/LRCK
    SLICE_X30Y21         FDCE                                         r  Address_Logic/Addr_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.173 31251.658    
                         clock uncertainty           -0.092 31251.566    
    SLICE_X30Y21         FDCE (Setup_fdce_C_D)        0.086 31251.652    Address_Logic/Addr_reg[26]
  -------------------------------------------------------------------
                         required time                      31251.652    
                         arrival time                       -10422.282    
  -------------------------------------------------------------------
                         slack                              20829.371    

Slack (MET) :             20829.371ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        3.882ns  (logic 0.896ns (23.083%)  route 2.987ns (76.943%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 31251.492 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.662ns = ( 10418.329 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.662 10418.329    Address_Logic/LRCK
    SLICE_X30Y19         FDCE                                         r  Address_Logic/Addr_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDCE (Prop_fdce_C_Q)         0.524 10418.854 r  Address_Logic/Addr_reg[19]/Q
                         net (fo=2, routed)           0.681 10419.535    Address_Logic/Addr_reg_n_0_[19]
    SLICE_X30Y19         LUT4 (Prop_lut4_I1_O)        0.124 10419.659 r  Address_Logic/Addr[31]_i_10/O
                         net (fo=1, routed)           0.590 10420.249    Address_Logic/Addr[31]_i_10_n_0
    SLICE_X30Y20         LUT5 (Prop_lut5_I4_O)        0.124 10420.373 r  Address_Logic/Addr[31]_i_6/O
                         net (fo=32, routed)          1.715 10422.088    Address_Logic/Addr[31]_i_6_n_0
    SLICE_X29Y15         LUT5 (Prop_lut5_I4_O)        0.124 10422.212 r  Address_Logic/Addr[3]_i_1/O
                         net (fo=1, routed)           0.000 10422.212    Address_Logic/Addr[3]
    SLICE_X29Y15         FDCE                                         r  Address_Logic/Addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.493 31251.492    Address_Logic/LRCK
    SLICE_X29Y15         FDCE                                         r  Address_Logic/Addr_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.150 31251.643    
                         clock uncertainty           -0.092 31251.551    
    SLICE_X29Y15         FDCE (Setup_fdce_C_D)        0.032 31251.582    Address_Logic/Addr_reg[3]
  -------------------------------------------------------------------
                         required time                      31251.580    
                         arrival time                       -10422.210    
  -------------------------------------------------------------------
                         slack                              20829.371    

Slack (MET) :             20829.459ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[25]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            Address_Logic/Addr_reg[18]/D
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20833.332ns  (LRCK fall@31249.998ns - LRCK fall@10416.667ns)
  Data Path Delay:        3.847ns  (logic 0.896ns (23.290%)  route 2.953ns (76.746%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 31251.486 - 31249.998 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 10418.327 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.660 10418.327    Address_Logic/LRCK
    SLICE_X30Y21         FDCE                                         r  Address_Logic/Addr_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.524 10418.852 r  Address_Logic/Addr_reg[25]/Q
                         net (fo=2, routed)           0.841 10419.692    Address_Logic/Addr_reg_n_0_[25]
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124 10419.816 r  Address_Logic/Addr[31]_i_9/O
                         net (fo=1, routed)           0.709 10420.525    Address_Logic/Addr[31]_i_9_n_0
    SLICE_X30Y15         LUT5 (Prop_lut5_I4_O)        0.124 10420.649 r  Address_Logic/Addr[31]_i_5/O
                         net (fo=32, routed)          1.402 10422.052    Address_Logic/Addr[31]_i_5_n_0
    SLICE_X30Y19         LUT5 (Prop_lut5_I3_O)        0.124 10422.176 r  Address_Logic/Addr[18]_i_1/O
                         net (fo=1, routed)           0.000 10422.176    Address_Logic/Addr[18]
    SLICE_X30Y19         FDCE                                         r  Address_Logic/Addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK fall edge)   31249.998 31249.998 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 31249.998 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.488 31251.486    Address_Logic/LRCK
    SLICE_X30Y19         FDCE                                         r  Address_Logic/Addr_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.150 31251.637    
                         clock uncertainty           -0.092 31251.545    
    SLICE_X30Y19         FDCE (Setup_fdce_C_D)        0.086 31251.631    Address_Logic/Addr_reg[18]
  -------------------------------------------------------------------
                         required time                      31251.631    
                         arrival time                       -10422.174    
  -------------------------------------------------------------------
                         slack                              20829.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21/D
                            (rising edge-triggered cell SRLC32E clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.377%)  route 0.160ns (55.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.562     0.562    SigBuff/LRCK
    SLICE_X26Y7          FDRE                                         r  SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y7          FDRE (Prop_fdre_C_Q)         0.128     0.690 r  SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/Q
                         net (fo=1, routed)           0.160     0.850    SigBuff/srlopt_n_15
    SLICE_X30Y5          SRLC32E                                      r  SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.831     0.831    SigBuff/LRCK
    SLICE_X30Y5          SRLC32E                                      r  SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK
                         clock pessimism             -0.233     0.598    
    SLICE_X30Y5          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     0.728    SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21/D
                            (rising edge-triggered cell SRLC32E clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.563     0.563    SigBuff/LRCK
    SLICE_X30Y5          FDRE                                         r  SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.148     0.711 r  SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/Q
                         net (fo=1, routed)           0.059     0.770    SigBuff/srlopt_n_19
    SLICE_X30Y5          SRLC32E                                      r  SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.831     0.831    SigBuff/LRCK
    SLICE_X30Y5          SRLC32E                                      r  SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK
                         clock pessimism             -0.268     0.563    
    SLICE_X30Y5          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.064     0.627    SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg_r_2/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg_r_3/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.559     0.559    SigBuff/LRCK
    SLICE_X33Y15         FDRE                                         r  SigBuff/BUFFER_D_reg_r_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y15         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  SigBuff/BUFFER_D_reg_r_2/Q
                         net (fo=1, routed)           0.112     0.812    SigBuff/BUFFER_D_reg_r_2_n_0
    SLICE_X32Y15         FDRE                                         r  SigBuff/BUFFER_D_reg_r_3/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.825     0.825    SigBuff/LRCK
    SLICE_X32Y15         FDRE                                         r  SigBuff/BUFFER_D_reg_r_3/C
                         clock pessimism             -0.253     0.572    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.059     0.631    SigBuff/BUFFER_D_reg_r_3
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21/D
                            (rising edge-triggered cell SRLC32E clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.187%)  route 0.180ns (54.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.559     0.559    SigBuff/LRCK
    SLICE_X24Y8          FDRE                                         r  SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y8          FDRE (Prop_fdre_C_Q)         0.148     0.707 r  SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/Q
                         net (fo=1, routed)           0.180     0.886    SigBuff/srlopt_n
    SLICE_X24Y8          SRLC32E                                      r  SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.827     0.827    SigBuff/LRCK
    SLICE_X24Y8          SRLC32E                                      r  SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK
                         clock pessimism             -0.268     0.559    
    SLICE_X24Y8          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     0.689    SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21/D
                            (rising edge-triggered cell SRLC32E clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.335%)  route 0.119ns (44.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.560     0.560    SigBuff/LRCK
    SLICE_X24Y4          FDRE                                         r  SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y4          FDRE (Prop_fdre_C_Q)         0.148     0.708 r  SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/Q
                         net (fo=1, routed)           0.119     0.827    SigBuff/srlopt_n_11
    SLICE_X24Y4          SRLC32E                                      r  SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.828     0.828    SigBuff/LRCK
    SLICE_X24Y4          SRLC32E                                      r  SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK
                         clock pessimism             -0.268     0.560    
    SLICE_X24Y4          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.064     0.624    SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21/D
                            (rising edge-triggered cell SRLC32E clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.058%)  route 0.173ns (53.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.563     0.563    SigBuff/LRCK
    SLICE_X32Y5          FDRE                                         r  SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.148     0.711 r  SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/Q
                         net (fo=1, routed)           0.173     0.884    SigBuff/srlopt_n_7
    SLICE_X30Y5          SRLC32E                                      r  SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.831     0.831    SigBuff/LRCK
    SLICE_X30Y5          SRLC32E                                      r  SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK
                         clock pessimism             -0.233     0.598    
    SLICE_X30Y5          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.055     0.653    SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21/D
                            (rising edge-triggered cell SRLC32E clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.128ns (22.774%)  route 0.434ns (77.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.557     0.557    SigBuff/LRCK
    SLICE_X21Y12         FDRE                                         r  SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y12         FDRE (Prop_fdre_C_Q)         0.128     0.685 r  SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/Q
                         net (fo=1, routed)           0.434     1.119    SigBuff/srlopt_n_4
    SLICE_X24Y7          SRLC32E                                      r  SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.827     0.827    SigBuff/LRCK
    SLICE_X24Y7          SRLC32E                                      r  SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK
                         clock pessimism             -0.005     0.822    
    SLICE_X24Y7          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.064     0.886    SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg_r_16/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg_r_17/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.553     0.553    SigBuff/LRCK
    SLICE_X31Y21         FDRE                                         r  SigBuff/BUFFER_D_reg_r_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  SigBuff/BUFFER_D_reg_r_16/Q
                         net (fo=1, routed)           0.158     0.852    SigBuff/BUFFER_D_reg_r_16_n_0
    SLICE_X31Y21         FDRE                                         r  SigBuff/BUFFER_D_reg_r_17/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.819     0.819    SigBuff/LRCK
    SLICE_X31Y21         FDRE                                         r  SigBuff/BUFFER_D_reg_r_17/C
                         clock pessimism             -0.266     0.553    
    SLICE_X31Y21         FDRE (Hold_fdre_C_D)         0.061     0.614    SigBuff/BUFFER_D_reg_r_17
  -------------------------------------------------------------------
                         required time                         -0.614    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg_r_12/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg_r_13/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.556     0.556    SigBuff/LRCK
    SLICE_X31Y18         FDRE                                         r  SigBuff/BUFFER_D_reg_r_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  SigBuff/BUFFER_D_reg_r_12/Q
                         net (fo=1, routed)           0.158     0.855    SigBuff/BUFFER_D_reg_r_12_n_0
    SLICE_X31Y18         FDRE                                         r  SigBuff/BUFFER_D_reg_r_13/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.822     0.822    SigBuff/LRCK
    SLICE_X31Y18         FDRE                                         r  SigBuff/BUFFER_D_reg_r_13/C
                         clock pessimism             -0.266     0.556    
    SLICE_X31Y18         FDRE (Hold_fdre_C_D)         0.061     0.617    SigBuff/BUFFER_D_reg_r_13
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg_r_19/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/BUFFER_D_reg_r_20/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.084%)  route 0.179ns (55.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.553     0.553    SigBuff/LRCK
    SLICE_X31Y21         FDRE                                         r  SigBuff/BUFFER_D_reg_r_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  SigBuff/BUFFER_D_reg_r_19/Q
                         net (fo=1, routed)           0.179     0.872    SigBuff/BUFFER_D_reg_r_19_n_0
    SLICE_X28Y22         FDRE                                         r  SigBuff/BUFFER_D_reg_r_20/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.818     0.818    SigBuff/LRCK
    SLICE_X28Y22         FDRE                                         r  SigBuff/BUFFER_D_reg_r_20/C
                         clock pessimism             -0.252     0.566    
    SLICE_X28Y22         FDRE (Hold_fdre_C_D)         0.059     0.625    SigBuff/BUFFER_D_reg_r_20
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         LRCK
Waveform(ns):       { 0.000 10416.667 }
Period(ns):         20833.334
Sources:            { PCM_TX/inst/Clock_Divider/LRCK_BUFF/O }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C       n/a            1.000         20833.333   20832.333  SLICE_X29Y15  Address_Logic/Addr_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20833.333   20832.333  SLICE_X30Y17  Address_Logic/Addr_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         20833.333   20832.333  SLICE_X30Y17  Address_Logic/Addr_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         20833.333   20832.333  SLICE_X29Y17  Address_Logic/Addr_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         20833.333   20832.333  SLICE_X29Y18  Address_Logic/Addr_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         20833.333   20832.333  SLICE_X30Y18  Address_Logic/Addr_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         20833.333   20832.333  SLICE_X30Y18  Address_Logic/Addr_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         20833.333   20832.333  SLICE_X30Y18  Address_Logic/Addr_reg[16]/C
Min Period        n/a     FDCE/C       n/a            1.000         20833.333   20832.333  SLICE_X30Y19  Address_Logic/Addr_reg[17]/C
Min Period        n/a     FDCE/C       n/a            1.000         20833.333   20832.333  SLICE_X30Y19  Address_Logic/Addr_reg[18]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10416.667   10415.686  SLICE_X24Y4   SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10416.667   10415.687  SLICE_X24Y4   SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10416.667   10415.686  SLICE_X24Y6   SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10416.667   10415.687  SLICE_X24Y6   SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10416.667   10415.686  SLICE_X24Y4   SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10416.667   10415.687  SLICE_X24Y4   SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10416.667   10415.687  SLICE_X24Y7   SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10416.667   10415.686  SLICE_X24Y7   SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10416.667   10415.686  SLICE_X24Y6   SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10416.667   10415.687  SLICE_X24Y6   SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10416.667   10415.686  SLICE_X24Y4   SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10416.667   10415.686  SLICE_X24Y4   SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10416.667   10415.686  SLICE_X24Y6   SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10416.667   10415.686  SLICE_X24Y6   SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10416.667   10415.686  SLICE_X24Y4   SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10416.667   10415.686  SLICE_X24Y4   SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10416.667   10415.686  SLICE_X24Y7   SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10416.667   10415.686  SLICE_X24Y7   SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10416.667   10415.686  SLICE_X24Y6   SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10416.667   10415.686  SLICE_X24Y6   SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK



---------------------------------------------------------------------------------------------------
From Clock:  MCK
  To Clock:  MCK

Setup :            0  Failing Endpoints,  Worst Slack       76.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.978ns  (required time - arrival time)
  Source:                 SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_replica/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 2.454ns (59.336%)  route 1.682ns (40.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 82.877 - 81.380 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.719     1.719    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.173 r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[7]
                         net (fo=3, routed)           1.682     5.855    SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_n
    SLICE_X31Y14         FDRE                                         r  SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.497    82.877    SigBuff/CLK
    SLICE_X31Y14         FDRE                                         r  SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_replica/C
                         clock pessimism              0.115    82.992    
                         clock uncertainty           -0.092    82.900    
    SLICE_X31Y14         FDRE (Setup_fdre_C_D)       -0.067    82.833    SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_replica
  -------------------------------------------------------------------
                         required time                         82.833    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                 76.978    

Slack (MET) :             77.113ns  (required time - arrival time)
  Source:                 SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_replica/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 2.454ns (61.196%)  route 1.556ns (38.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 82.877 - 81.380 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.719     1.719    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     4.173 r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[6]
                         net (fo=2, routed)           1.556     5.730    SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_n
    SLICE_X31Y14         FDRE                                         r  SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.497    82.877    SigBuff/CLK
    SLICE_X31Y14         FDRE                                         r  SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_replica/C
                         clock pessimism              0.115    82.992    
                         clock uncertainty           -0.092    82.900    
    SLICE_X31Y14         FDRE (Setup_fdre_C_D)       -0.058    82.842    SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_replica
  -------------------------------------------------------------------
                         required time                         82.842    
                         arrival time                          -5.730    
  -------------------------------------------------------------------
                         slack                                 77.113    

Slack (MET) :             77.174ns  (required time - arrival time)
  Source:                 SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 2.454ns (62.702%)  route 1.460ns (37.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 82.877 - 81.380 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.719     1.719    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     4.173 r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15]
                         net (fo=2, routed)           1.460     5.633    SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_n
    SLICE_X29Y14         FDRE                                         r  SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.497    82.877    SigBuff/CLK
    SLICE_X29Y14         FDRE                                         r  SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C
                         clock pessimism              0.115    82.992    
                         clock uncertainty           -0.092    82.900    
    SLICE_X29Y14         FDRE (Setup_fdre_C_D)       -0.093    82.807    SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
  -------------------------------------------------------------------
                         required time                         82.807    
                         arrival time                          -5.633    
  -------------------------------------------------------------------
                         slack                                 77.174    

Slack (MET) :             77.388ns  (required time - arrival time)
  Source:                 SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 2.454ns (65.176%)  route 1.311ns (34.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 82.875 - 81.380 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.718     1.718    SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y3          RAMB18E1                                     r  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     4.172 r  SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15]
                         net (fo=3, routed)           1.311     5.484    SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_n_1
    SLICE_X27Y16         FDRE                                         r  SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.495    82.875    SigBuff/CLK
    SLICE_X27Y16         FDRE                                         r  SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C
                         clock pessimism              0.149    83.024    
                         clock uncertainty           -0.092    82.932    
    SLICE_X27Y16         FDRE (Setup_fdre_C_D)       -0.061    82.871    SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1
  -------------------------------------------------------------------
                         required time                         82.871    
                         arrival time                          -5.484    
  -------------------------------------------------------------------
                         slack                                 77.388    

Slack (MET) :             77.408ns  (required time - arrival time)
  Source:                 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 2.454ns (66.733%)  route 1.223ns (33.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 82.876 - 81.380 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.718     1.718    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y2          RAMB18E1                                     r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     4.172 r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[4]
                         net (fo=1, routed)           1.223     5.396    SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_n_2
    SLICE_X23Y9          FDRE                                         r  SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.496    82.876    SigBuff/CLK
    SLICE_X23Y9          FDRE                                         r  SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/C
                         clock pessimism              0.115    82.991    
                         clock uncertainty           -0.092    82.899    
    SLICE_X23Y9          FDRE (Setup_fdre_C_D)       -0.095    82.804    SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2
  -------------------------------------------------------------------
                         required time                         82.804    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                 77.408    

Slack (MET) :             77.440ns  (required time - arrival time)
  Source:                 DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2_replica/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 2.454ns (66.053%)  route 1.261ns (33.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 82.875 - 81.380 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.718     1.718    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y2          RAMB18E1                                     r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     4.172 r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[15]
                         net (fo=2, routed)           1.261     5.434    SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_n_2
    SLICE_X27Y16         FDRE                                         r  SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.495    82.875    SigBuff/CLK
    SLICE_X27Y16         FDRE                                         r  SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2_replica/C
                         clock pessimism              0.149    83.024    
                         clock uncertainty           -0.092    82.932    
    SLICE_X27Y16         FDRE (Setup_fdre_C_D)       -0.058    82.874    SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2_replica
  -------------------------------------------------------------------
                         required time                         82.874    
                         arrival time                          -5.434    
  -------------------------------------------------------------------
                         slack                                 77.440    

Slack (MET) :             77.467ns  (required time - arrival time)
  Source:                 SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 2.454ns (68.021%)  route 1.154ns (31.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 82.878 - 81.380 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.718     1.718    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.172 r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           1.154     5.326    SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_n
    SLICE_X25Y4          FDRE                                         r  SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.498    82.878    SigBuff/CLK
    SLICE_X25Y4          FDRE                                         r  SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C
                         clock pessimism              0.115    82.993    
                         clock uncertainty           -0.092    82.901    
    SLICE_X25Y4          FDRE (Setup_fdre_C_D)       -0.108    82.793    SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
  -------------------------------------------------------------------
                         required time                         82.793    
                         arrival time                          -5.326    
  -------------------------------------------------------------------
                         slack                                 77.467    

Slack (MET) :             77.468ns  (required time - arrival time)
  Source:                 SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 2.454ns (67.112%)  route 1.203ns (32.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 82.882 - 81.380 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.719     1.719    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.173 r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[7]
                         net (fo=3, routed)           1.203     5.376    SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_n
    SLICE_X31Y6          FDRE                                         r  SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.502    82.882    SigBuff/CLK
    SLICE_X31Y6          FDRE                                         r  SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C
                         clock pessimism              0.115    82.997    
                         clock uncertainty           -0.092    82.905    
    SLICE_X31Y6          FDRE (Setup_fdre_C_D)       -0.061    82.844    SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
  -------------------------------------------------------------------
                         required time                         82.844    
                         arrival time                          -5.376    
  -------------------------------------------------------------------
                         slack                                 77.468    

Slack (MET) :             77.495ns  (required time - arrival time)
  Source:                 SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 2.454ns (67.424%)  route 1.186ns (32.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 82.876 - 81.380 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.719     1.719    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     4.173 r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[6]
                         net (fo=2, routed)           1.186     5.359    SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_n
    SLICE_X24Y9          FDRE                                         r  SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.496    82.876    SigBuff/CLK
    SLICE_X24Y9          FDRE                                         r  SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C
                         clock pessimism              0.115    82.991    
                         clock uncertainty           -0.092    82.899    
    SLICE_X24Y9          FDRE (Setup_fdre_C_D)       -0.045    82.854    SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram
  -------------------------------------------------------------------
                         required time                         82.854    
                         arrival time                          -5.359    
  -------------------------------------------------------------------
                         slack                                 77.495    

Slack (MET) :             77.499ns  (required time - arrival time)
  Source:                 TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MCK rise@81.380ns - MCK rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 2.454ns (67.092%)  route 1.204ns (32.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 82.881 - 81.380 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.719     1.719    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y1          RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.173 r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[7]
                         net (fo=1, routed)           1.204     5.377    SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_n_3
    SLICE_X27Y8          FDRE                                         r  SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)       81.380    81.380 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000    81.380 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.501    82.881    SigBuff/CLK
    SLICE_X27Y8          FDRE                                         r  SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/C
                         clock pessimism              0.149    83.030    
                         clock uncertainty           -0.092    82.938    
    SLICE_X27Y8          FDRE (Setup_fdre_C_D)       -0.062    82.876    SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3
  -------------------------------------------------------------------
                         required time                         82.876    
                         arrival time                          -5.377    
  -------------------------------------------------------------------
                         slack                                 77.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.562     0.562    PCM_TX/inst/Clock_Divider/DIV_LRCK/Clock_In
    SLICE_X20Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.894 r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.894    PCM_TX/inst/Clock_Divider/DIV_LRCK/xlnx_opt__22
    SLICE_X20Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.832     0.832    PCM_TX/inst/Clock_Divider/DIV_LRCK/Clock_In
    SLICE_X20Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/CLK
                         clock pessimism             -0.270     0.562    
    SLICE_X20Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.679    PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.565     0.565    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y6          SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.897 r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.897    PCM_TX/inst/Clock_Divider/DIV_Latch/xlnx_opt__42
    SLICE_X30Y6          SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.833     0.833    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y6          SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged/CLK
                         clock pessimism             -0.268     0.565    
    SLICE_X30Y6          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.682    PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_14_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_6_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.565     0.565    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X32Y6          SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.897 r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.897    PCM_TX/inst/Clock_Divider/DIV_Latch/xlnx_opt__45
    SLICE_X32Y6          SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_6_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.833     0.833    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X32Y6          SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_6_lopt_merged/CLK
                         clock pessimism             -0.268     0.565    
    SLICE_X32Y6          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.682    PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_6_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.562     0.562    PCM_TX/inst/Clock_Divider/DIV_LRCK/Clock_In
    SLICE_X20Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     0.893 r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.893    PCM_TX/inst/Clock_Divider/DIV_LRCK/xlnx_opt__21
    SLICE_X20Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.832     0.832    PCM_TX/inst/Clock_Divider/DIV_LRCK/Clock_In
    SLICE_X20Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
                         clock pessimism             -0.270     0.562    
    SLICE_X20Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.677    PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_10_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.565     0.565    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y6          SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_10_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     0.896 r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_10_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.896    PCM_TX/inst/Clock_Divider/DIV_Latch/xlnx_opt__41
    SLICE_X30Y6          SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.833     0.833    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y6          SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged/CLK
                         clock pessimism             -0.268     0.565    
    SLICE_X30Y6          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.680    PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_12_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_2_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.565     0.565    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X32Y6          SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_2_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     0.896 r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_2_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.896    PCM_TX/inst/Clock_Divider/DIV_Latch/xlnx_opt__44
    SLICE_X32Y6          SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.833     0.833    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X32Y6          SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged/CLK
                         clock pessimism             -0.268     0.565    
    SLICE_X32Y6          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.680    PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_4_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_8_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_10_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.565     0.565    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y6          SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_8_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.897 r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_8_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.897    PCM_TX/inst/Clock_Divider/DIV_Latch/xlnx_opt__47
    SLICE_X30Y6          SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_10_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.833     0.833    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y6          SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_10_lopt_merged/CLK
                         clock pessimism             -0.268     0.565    
    SLICE_X30Y6          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     0.674    PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_10_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_0_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_2_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.565     0.565    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X32Y6          SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_0_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.897 r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_0_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.897    PCM_TX/inst/Clock_Divider/DIV_Latch/xlnx_opt__40
    SLICE_X32Y6          SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_2_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.833     0.833    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X32Y6          SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_2_lopt_merged/CLK
                         clock pessimism             -0.268     0.565    
    SLICE_X32Y6          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     0.674    PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_2_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_0_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.562     0.562    PCM_TX/inst/Clock_Divider/DIV_LRCK/Clock_In
    SLICE_X20Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_0_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.894 r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_0_lopt_merged/Q31
                         net (fo=1, routed)           0.000     0.894    PCM_TX/inst/Clock_Divider/DIV_LRCK/xlnx_opt__20
    SLICE_X20Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.832     0.832    PCM_TX/inst/Clock_Divider/DIV_LRCK/Clock_In
    SLICE_X20Y46         SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
                         clock pessimism             -0.270     0.562    
    SLICE_X20Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     0.671    PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_6_lopt_merged/CLK
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_8_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.378ns (68.482%)  route 0.174ns (31.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.565     0.565    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X32Y6          SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_6_lopt_merged/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.378     0.943 r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_6_lopt_merged/Q31
                         net (fo=1, routed)           0.174     1.117    PCM_TX/inst/Clock_Divider/DIV_Latch/xlnx_opt__46
    SLICE_X30Y6          SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_8_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.833     0.833    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X30Y6          SRLC32E                                      r  PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_8_lopt_merged/CLK
                         clock pessimism             -0.233     0.600    
    SLICE_X30Y6          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.122     0.722    PCM_TX/inst/Clock_Divider/DIV_Latch/SRL16E_inst_8_lopt_merged
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.395    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCK
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { Clock_Wizard/inst/clkout1_buf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y2   DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y2   DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y3   SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y3   SawROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y0   SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y0   SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y1   TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         81.380      78.804     RAMB18_X1Y1   TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X29Y25  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X25Y4   SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X24Y46  PCM_TX/inst/Clock_Divider/DIV_BCK/SRL16E_inst/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X24Y46  PCM_TX/inst/Clock_Divider/DIV_BCK/SRL16E_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_0_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_0_lopt_merged/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X24Y46  PCM_TX/inst/Clock_Divider/DIV_BCK/SRL16E_inst/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         40.690      39.710     SLICE_X24Y46  PCM_TX/inst/Clock_Divider/DIV_BCK/SRL16E_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_0_lopt_merged/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_0_lopt_merged/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_2_lopt_merged/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_4_lopt_merged/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         40.690      39.710     SLICE_X20Y46  PCM_TX/inst/Clock_Divider/DIV_LRCK/SRL16E_inst_6_lopt_merged/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SCK
  To Clock:  SCK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SCK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SCK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.883ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.456ns (52.963%)  route 0.405ns (47.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.441ns = ( 37.249 - 40.690 ) 
    Source Clock Delay      (SCD):    -3.449ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.839    -3.449    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDCE (Prop_fdce_C_Q)         0.456    -2.993 r  Clock_Wizard/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.405    -2.588    Clock_Wizard/inst/seq_reg1[7]
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  Clock_Wizard/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    K17                                               0.000    40.690 r  SCK (IN)
                         net (fo=0)                   0.000    40.690    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.292    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.655 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.594    37.249    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  Clock_Wizard/inst/clkout1_buf/I0
                         clock pessimism             -0.686    36.563    
                         clock uncertainty           -0.094    36.469    
    BUFGCTRL_X0Y16       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.174    36.295    Clock_Wizard/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                         36.295    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                 38.883    

Slack (MET) :             39.426ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 37.681 - 40.690 ) 
    Source Clock Delay      (SCD):    -3.449ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.839    -3.449    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDCE (Prop_fdce_C_Q)         0.419    -3.030 r  Clock_Wizard/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.486    -2.544    Clock_Wizard/inst/seq_reg1[2]
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    K17                                               0.000    40.690 r  SCK (IN)
                         net (fo=0)                   0.000    40.690    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.292    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.655 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.165    36.820    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    36.901 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.780    37.681    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[3]/C
                         clock pessimism             -0.440    37.240    
                         clock uncertainty           -0.094    37.147    
    SLICE_X21Y50         FDCE (Setup_fdce_C_D)       -0.265    36.882    Clock_Wizard/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         36.882    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                 39.426    

Slack (MET) :             39.428ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 37.681 - 40.690 ) 
    Source Clock Delay      (SCD):    -3.449ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.839    -3.449    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDCE (Prop_fdce_C_Q)         0.419    -3.030 r  Clock_Wizard/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.483    -2.547    Clock_Wizard/inst/seq_reg1[4]
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    K17                                               0.000    40.690 r  SCK (IN)
                         net (fo=0)                   0.000    40.690    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.292    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.655 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.165    36.820    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    36.901 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.780    37.681    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[5]/C
                         clock pessimism             -0.440    37.240    
                         clock uncertainty           -0.094    37.147    
    SLICE_X21Y50         FDCE (Setup_fdce_C_D)       -0.266    36.881    Clock_Wizard/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         36.881    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                 39.428    

Slack (MET) :             39.443ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.456ns (40.971%)  route 0.657ns (59.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 37.681 - 40.690 ) 
    Source Clock Delay      (SCD):    -3.449ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.839    -3.449    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDCE (Prop_fdce_C_Q)         0.456    -2.993 r  Clock_Wizard/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.657    -2.336    Clock_Wizard/inst/seq_reg1[5]
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    K17                                               0.000    40.690 r  SCK (IN)
                         net (fo=0)                   0.000    40.690    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.292    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.655 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.165    36.820    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    36.901 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.780    37.681    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[6]/C
                         clock pessimism             -0.440    37.240    
                         clock uncertainty           -0.094    37.147    
    SLICE_X21Y50         FDCE (Setup_fdce_C_D)       -0.040    37.107    Clock_Wizard/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         37.107    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                 39.443    

Slack (MET) :             39.451ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.456ns (41.380%)  route 0.646ns (58.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 37.681 - 40.690 ) 
    Source Clock Delay      (SCD):    -3.449ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.839    -3.449    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDCE (Prop_fdce_C_Q)         0.456    -2.993 r  Clock_Wizard/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.646    -2.347    Clock_Wizard/inst/seq_reg1[3]
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    K17                                               0.000    40.690 r  SCK (IN)
                         net (fo=0)                   0.000    40.690    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.292    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.655 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.165    36.820    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    36.901 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.780    37.681    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[4]/C
                         clock pessimism             -0.440    37.240    
                         clock uncertainty           -0.094    37.147    
    SLICE_X21Y50         FDCE (Setup_fdce_C_D)       -0.043    37.104    Clock_Wizard/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         37.104    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                 39.451    

Slack (MET) :             39.557ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 37.681 - 40.690 ) 
    Source Clock Delay      (SCD):    -3.449ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.839    -3.449    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDCE (Prop_fdce_C_Q)         0.419    -3.030 r  Clock_Wizard/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.382    -2.648    Clock_Wizard/inst/seq_reg1[1]
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    K17                                               0.000    40.690 r  SCK (IN)
                         net (fo=0)                   0.000    40.690    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.292    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.655 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.165    36.820    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    36.901 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.780    37.681    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.440    37.240    
                         clock uncertainty           -0.094    37.147    
    SLICE_X21Y50         FDCE (Setup_fdce_C_D)       -0.237    36.910    Clock_Wizard/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         36.910    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                 39.557    

Slack (MET) :             39.753ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.419ns (72.717%)  route 0.157ns (27.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 37.681 - 40.690 ) 
    Source Clock Delay      (SCD):    -3.449ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.839    -3.449    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDCE (Prop_fdce_C_Q)         0.419    -3.030 r  Clock_Wizard/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.157    -2.873    Clock_Wizard/inst/seq_reg1[6]
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    K17                                               0.000    40.690 r  SCK (IN)
                         net (fo=0)                   0.000    40.690    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.292    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.655 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.165    36.820    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    36.901 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.780    37.681    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.440    37.240    
                         clock uncertainty           -0.094    37.147    
    SLICE_X21Y50         FDCE (Setup_fdce_C_D)       -0.267    36.880    Clock_Wizard/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         36.880    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                 39.753    

Slack (MET) :             39.903ns  (required time - arrival time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 37.681 - 40.690 ) 
    Source Clock Delay      (SCD):    -3.449ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.798    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.721 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.301    -4.420    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.132    -4.288 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.839    -3.449    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDCE (Prop_fdce_C_Q)         0.456    -2.993 r  Clock_Wizard/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.190    -2.803    Clock_Wizard/inst/seq_reg1[0]
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    K17                                               0.000    40.690 r  SCK (IN)
                         net (fo=0)                   0.000    40.690    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    42.111 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    43.292    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    35.655 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.165    36.820    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.081    36.901 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.780    37.681    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.440    37.240    
                         clock uncertainty           -0.094    37.147    
    SLICE_X21Y50         FDCE (Setup_fdce_C_D)       -0.047    37.100    Clock_Wizard/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         37.100    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                 39.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.271    -0.863    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.722 r  Clock_Wizard/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.666    Clock_Wizard/inst/seq_reg1[0]
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.422    -1.193    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.150 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -0.652    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.211    -0.863    
    SLICE_X21Y50         FDCE (Hold_fdce_C_D)         0.075    -0.788    Clock_Wizard/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.788    
                         arrival time                          -0.666    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.271    -0.863    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDCE (Prop_fdce_C_Q)         0.128    -0.735 r  Clock_Wizard/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.680    Clock_Wizard/inst/seq_reg1[6]
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.422    -1.193    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.150 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -0.652    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.211    -0.863    
    SLICE_X21Y50         FDCE (Hold_fdce_C_D)        -0.006    -0.869    Clock_Wizard/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.869    
                         arrival time                          -0.680    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.271    -0.863    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDCE (Prop_fdce_C_Q)         0.128    -0.735 r  Clock_Wizard/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.615    Clock_Wizard/inst/seq_reg1[1]
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.422    -1.193    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.150 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -0.652    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.211    -0.863    
    SLICE_X21Y50         FDCE (Hold_fdce_C_D)         0.017    -0.846    Clock_Wizard/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.846    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.071ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    -0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.271    -0.863    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.722 r  Clock_Wizard/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.561    Clock_Wizard/inst/seq_reg1[7]
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  Clock_Wizard/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.071    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  Clock_Wizard/inst/clkout1_buf/I0
                         clock pessimism              0.084    -0.987    
    BUFGCTRL_X0Y16       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.828    Clock_Wizard/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          0.828    
                         arrival time                          -0.561    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.408%)  route 0.167ns (56.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.271    -0.863    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDCE (Prop_fdce_C_Q)         0.128    -0.735 r  Clock_Wizard/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.167    -0.568    Clock_Wizard/inst/seq_reg1[4]
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.422    -1.193    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.150 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -0.652    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[5]/C
                         clock pessimism             -0.211    -0.863    
    SLICE_X21Y50         FDCE (Hold_fdce_C_D)        -0.006    -0.869    Clock_Wizard/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.869    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.403%)  route 0.236ns (62.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.271    -0.863    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.722 r  Clock_Wizard/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.236    -0.486    Clock_Wizard/inst/seq_reg1[3]
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.422    -1.193    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.150 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -0.652    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[4]/C
                         clock pessimism             -0.211    -0.863    
    SLICE_X21Y50         FDCE (Hold_fdce_C_D)         0.076    -0.787    Clock_Wizard/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.787    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.107%)  route 0.239ns (62.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.271    -0.863    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.722 r  Clock_Wizard/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.239    -0.483    Clock_Wizard/inst/seq_reg1[5]
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.422    -1.193    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.150 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -0.652    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[6]/C
                         clock pessimism             -0.211    -0.863    
    SLICE_X21Y50         FDCE (Hold_fdce_C_D)         0.078    -0.785    Clock_Wizard/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.785    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 Clock_Wizard/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            Clock_Wizard/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.652ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.377    -1.154    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.134 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.271    -0.863    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDCE (Prop_fdce_C_Q)         0.128    -0.735 r  Clock_Wizard/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.565    Clock_Wizard/inst/seq_reg1[2]
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  SCK (IN)
                         net (fo=0)                   0.000     0.000    Clock_Wizard/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Clock_Wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    Clock_Wizard/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.422    -1.193    Clock_Wizard/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.150 r  Clock_Wizard/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -0.652    Clock_Wizard/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X21Y50         FDCE                                         r  Clock_Wizard/inst/seq_reg1_reg[3]/C
                         clock pessimism             -0.211    -0.863    
    SLICE_X21Y50         FDCE (Hold_fdce_C_D)        -0.006    -0.869    Clock_Wizard/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.869    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.345 }
Period(ns):         40.690
Sources:            { Clock_Wizard/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         40.690      38.534     BUFGCTRL_X0Y16  Clock_Wizard/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         40.690      38.534     BUFHCE_X0Y12    Clock_Wizard/inst/clkout1_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.690      39.441     PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         40.690      39.690     SLICE_X21Y50    Clock_Wizard/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.690      39.690     SLICE_X21Y50    Clock_Wizard/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.690      39.690     SLICE_X21Y50    Clock_Wizard/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.690      39.690     SLICE_X21Y50    Clock_Wizard/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.690      39.690     SLICE_X21Y50    Clock_Wizard/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.690      39.690     SLICE_X21Y50    Clock_Wizard/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.690      39.690     SLICE_X21Y50    Clock_Wizard/inst/seq_reg1_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.690      119.310    PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X21Y50    Clock_Wizard/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X21Y50    Clock_Wizard/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X21Y50    Clock_Wizard/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X21Y50    Clock_Wizard/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X21Y50    Clock_Wizard/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X21Y50    Clock_Wizard/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X21Y50    Clock_Wizard/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X21Y50    Clock_Wizard/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X21Y50    Clock_Wizard/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X21Y50    Clock_Wizard/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X21Y50    Clock_Wizard/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X21Y50    Clock_Wizard/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X21Y50    Clock_Wizard/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X21Y50    Clock_Wizard/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X21Y50    Clock_Wizard/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X21Y50    Clock_Wizard/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X21Y50    Clock_Wizard/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X21Y50    Clock_Wizard/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X21Y50    Clock_Wizard/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         20.345      19.845     SLICE_X21Y50    Clock_Wizard/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Clock_Wizard/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  Clock_Wizard/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  Clock_Wizard/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MCK
  To Clock:  BCK

Setup :          186  Failing Endpoints,  Worst Slack       -4.842ns,  Total Violation     -812.441ns
Hold  :            0  Failing Endpoints,  Worst Slack       81.681ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.842ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[23]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.553ns  (logic 1.589ns (34.902%)  route 2.964ns (65.098%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 164.259 - 162.761 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 164.417 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.657   164.417    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X29Y25         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.456   164.873 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=200, routed)         1.450   166.323    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X24Y9          LUT3 (Prop_lut3_I1_O)        0.124   166.447 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[22]_LDC_i_2/O
                         net (fo=2, routed)           0.727   167.175    PCM_TX/inst/FIFO_A/Data_Out_reg[22]_C_0
    SLICE_X22Y9          LDCE (SetClr_ldce_CLR_Q)     0.885   168.060 f  PCM_TX/inst/FIFO_A/Data_Out_reg[22]_LDC/Q
                         net (fo=1, routed)           0.446   168.505    PCM_TX/inst/FIFO_A/Data_Out_reg[22]_LDC_n_0
    SLICE_X21Y9          LUT3 (Prop_lut3_I1_O)        0.124   168.629 r  PCM_TX/inst/FIFO_A/Data_Out[23]_C_i_1/O
                         net (fo=2, routed)           0.340   168.970    PCM_TX/inst/FIFO_A/p_2_in[23]
    SLICE_X19Y9          FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[23]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.498   164.259    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X19Y9          FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[23]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.259    
                         clock uncertainty           -0.092   164.168    
    SLICE_X19Y9          FDCE (Setup_fdce_C_D)       -0.040   164.128    PCM_TX/inst/FIFO_A/Data_Out_reg[23]_C
  -------------------------------------------------------------------
                         required time                        164.128    
                         arrival time                        -168.970    
  -------------------------------------------------------------------
                         slack                                 -4.842    

Slack (VIOLATED) :        -4.831ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[43]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.547ns  (logic 1.589ns (34.948%)  route 2.958ns (65.052%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 164.250 - 162.761 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 164.417 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.657   164.417    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X29Y25         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.456   164.873 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=200, routed)         0.820   165.693    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X26Y24         LUT3 (Prop_lut3_I1_O)        0.124   165.817 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[42]_LDC_i_2__0/O
                         net (fo=2, routed)           0.971   166.788    PCM_TX/inst/FIFO_B/Data_Out_reg[42]_C_0
    SLICE_X23Y30         LDCE (SetClr_ldce_CLR_Q)     0.885   167.673 f  PCM_TX/inst/FIFO_B/Data_Out_reg[42]_LDC/Q
                         net (fo=1, routed)           0.493   168.166    PCM_TX/inst/FIFO_B/Data_Out_reg[42]_LDC_n_0
    SLICE_X23Y30         LUT3 (Prop_lut3_I1_O)        0.124   168.290 r  PCM_TX/inst/FIFO_B/Data_Out[43]_C_i_1__0/O
                         net (fo=2, routed)           0.674   168.964    PCM_TX/inst/FIFO_B/p_2_in[43]
    SLICE_X20Y31         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[43]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.489   164.250    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X20Y31         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[43]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.250    
                         clock uncertainty           -0.092   164.159    
    SLICE_X20Y31         FDCE (Setup_fdce_C_D)       -0.026   164.133    PCM_TX/inst/FIFO_B/Data_Out_reg[43]_C
  -------------------------------------------------------------------
                         required time                        164.133    
                         arrival time                        -168.964    
  -------------------------------------------------------------------
                         slack                                 -4.831    

Slack (VIOLATED) :        -4.826ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[61]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.543ns  (logic 1.726ns (37.996%)  route 2.817ns (62.004%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 164.255 - 162.761 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 164.436 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.676   164.436    SigBuff/CLK
    SLICE_X29Y7          FDRE                                         r  SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.456   164.892 f  SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
                         net (fo=1, routed)           1.122   166.014    SigBuff/douta[20]
    SLICE_X28Y7          LUT6 (Prop_lut6_I0_O)        0.124   166.138 f  SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
                         net (fo=5, routed)           0.442   166.581    PCM_TX/inst/Clock_Divider/p_0_in[20]_alias
    SLICE_X29Y9          LUT4 (Prop_lut4_I0_O)        0.124   166.705 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[60]_LDC_i_2_rewire/O
                         net (fo=2, routed)           0.352   167.057    PCM_TX/inst/FIFO_A/Data_Out_reg[60]_C_0
    SLICE_X28Y10         LDCE (SetClr_ldce_CLR_Q)     0.898   167.955 f  PCM_TX/inst/FIFO_A/Data_Out_reg[60]_LDC/Q
                         net (fo=1, routed)           0.428   168.383    PCM_TX/inst/FIFO_A/Data_Out_reg[60]_LDC_n_0
    SLICE_X28Y11         LUT3 (Prop_lut3_I1_O)        0.124   168.507 r  PCM_TX/inst/FIFO_A/Data_Out[61]_C_i_1/O
                         net (fo=2, routed)           0.472   168.979    PCM_TX/inst/FIFO_A/p_2_in[61]
    SLICE_X28Y13         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[61]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.494   164.255    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X28Y13         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[61]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.255    
                         clock uncertainty           -0.092   164.164    
    SLICE_X28Y13         FDCE (Setup_fdce_C_D)       -0.011   164.153    PCM_TX/inst/FIFO_A/Data_Out_reg[61]_C
  -------------------------------------------------------------------
                         required time                        164.153    
                         arrival time                        -168.979    
  -------------------------------------------------------------------
                         slack                                 -4.826    

Slack (VIOLATED) :        -4.758ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.473ns  (logic 1.589ns (35.526%)  route 2.884ns (64.474%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 164.260 - 162.761 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 164.417 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.657   164.417    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X29Y25         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.456   164.873 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=200, routed)         1.527   166.400    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X24Y5          LUT4 (Prop_lut4_I2_O)        0.124   166.524 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_2_comp/O
                         net (fo=2, routed)           0.353   166.877    PCM_TX/inst/FIFO_A/Data_Out_reg[50]_C_0
    SLICE_X25Y6          LDCE (SetClr_ldce_CLR_Q)     0.885   167.762 f  PCM_TX/inst/FIFO_A/Data_Out_reg[50]_LDC/Q
                         net (fo=1, routed)           0.523   168.285    PCM_TX/inst/FIFO_A/Data_Out_reg[50]_LDC_n_0
    SLICE_X26Y5          LUT3 (Prop_lut3_I1_O)        0.124   168.409 r  PCM_TX/inst/FIFO_A/Data_Out[51]_C_i_1/O
                         net (fo=2, routed)           0.481   168.890    PCM_TX/inst/FIFO_A/p_2_in[51]
    SLICE_X27Y4          FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.499   164.260    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X27Y4          FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.260    
                         clock uncertainty           -0.092   164.169    
    SLICE_X27Y4          FDPE (Setup_fdpe_C_D)       -0.037   164.132    PCM_TX/inst/FIFO_A/Data_Out_reg[51]_P
  -------------------------------------------------------------------
                         required time                        164.132    
                         arrival time                        -168.890    
  -------------------------------------------------------------------
                         slack                                 -4.758    

Slack (VIOLATED) :        -4.756ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[29]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.448ns  (logic 1.713ns (38.513%)  route 2.735ns (61.487%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 164.256 - 162.761 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 164.436 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.676   164.436    SigBuff/CLK
    SLICE_X29Y7          FDRE                                         r  SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.456   164.892 f  SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
                         net (fo=1, routed)           1.122   166.014    SigBuff/douta[20]
    SLICE_X28Y7          LUT6 (Prop_lut6_I0_O)        0.124   166.138 f  SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
                         net (fo=5, routed)           0.338   166.476    PCM_TX/inst/Clock_Divider/p_0_in[20]_alias
    SLICE_X28Y8          LUT4 (Prop_lut4_I0_O)        0.124   166.600 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_2_rewire/O
                         net (fo=2, routed)           0.351   166.952    PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C_0
    SLICE_X29Y9          LDCE (SetClr_ldce_CLR_Q)     0.885   167.837 f  PCM_TX/inst/FIFO_A/Data_Out_reg[28]_LDC/Q
                         net (fo=1, routed)           0.580   168.417    PCM_TX/inst/FIFO_A/Data_Out_reg[28]_LDC_n_0
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.124   168.541 r  PCM_TX/inst/FIFO_A/Data_Out[29]_C_i_1/O
                         net (fo=2, routed)           0.343   168.884    PCM_TX/inst/FIFO_A/p_2_in[29]
    SLICE_X27Y12         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[29]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.495   164.256    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X27Y12         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[29]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.256    
                         clock uncertainty           -0.092   164.165    
    SLICE_X27Y12         FDCE (Setup_fdce_C_D)       -0.037   164.128    PCM_TX/inst/FIFO_A/Data_Out_reg[29]_C
  -------------------------------------------------------------------
                         required time                        164.128    
                         arrival time                        -168.884    
  -------------------------------------------------------------------
                         slack                                 -4.756    

Slack (VIOLATED) :        -4.742ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.464ns  (logic 1.837ns (41.152%)  route 2.627ns (58.848%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 164.254 - 162.761 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 164.430 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.670   164.430    SigBuff/CLK
    SLICE_X23Y10         FDRE                                         r  SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.456   164.886 f  SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/Q
                         net (fo=2, routed)           0.901   165.787    SigBuff/BUFFER_D_reg[23][23]_SigBuff_BUFFER_D_reg_r_22_2[14]
    SLICE_X31Y11         LUT6 (Prop_lut6_I5_O)        0.124   165.911 f  SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica/O
                         net (fo=1, routed)           0.149   166.060    p_0_in[14]_repN_alias
    SLICE_X31Y11         LUT2 (Prop_lut2_I1_O)        0.124   166.184 f  PCM_TX_i_10/O
                         net (fo=2, routed)           0.305   166.489    PCM_TX/inst/Clock_Divider/Tx_A_L[14]
    SLICE_X31Y12         LUT3 (Prop_lut3_I2_O)        0.124   166.613 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[54]_LDC_i_2/O
                         net (fo=2, routed)           0.510   167.123    PCM_TX/inst/FIFO_A/Data_Out_reg[54]_C_0
    SLICE_X29Y12         LDCE (SetClr_ldce_CLR_Q)     0.885   168.008 f  PCM_TX/inst/FIFO_A/Data_Out_reg[54]_LDC/Q
                         net (fo=1, routed)           0.275   168.283    PCM_TX/inst/FIFO_A/Data_Out_reg[54]_LDC_n_0
    SLICE_X28Y12         LUT3 (Prop_lut3_I1_O)        0.124   168.407 r  PCM_TX/inst/FIFO_A/Data_Out[55]_C_i_1/O
                         net (fo=2, routed)           0.487   168.894    PCM_TX/inst/FIFO_A/p_2_in[55]
    SLICE_X28Y15         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.493   164.254    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X28Y15         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.254    
                         clock uncertainty           -0.092   164.163    
    SLICE_X28Y15         FDPE (Setup_fdpe_C_D)       -0.011   164.152    PCM_TX/inst/FIFO_A/Data_Out_reg[55]_P
  -------------------------------------------------------------------
                         required time                        164.152    
                         arrival time                        -168.894    
  -------------------------------------------------------------------
                         slack                                 -4.742    

Slack (VIOLATED) :        -4.738ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[29]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.460ns  (logic 1.589ns (35.631%)  route 2.871ns (64.369%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 164.256 - 162.761 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 164.417 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.657   164.417    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X29Y25         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.456   164.873 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=200, routed)         0.654   165.526    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124   165.650 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_2__0/O
                         net (fo=2, routed)           1.099   166.749    PCM_TX/inst/FIFO_B/Data_Out_reg[28]_C_0
    SLICE_X33Y33         LDCE (SetClr_ldce_CLR_Q)     0.885   167.634 f  PCM_TX/inst/FIFO_B/Data_Out_reg[28]_LDC/Q
                         net (fo=1, routed)           0.493   168.127    PCM_TX/inst/FIFO_B/Data_Out_reg[28]_LDC_n_0
    SLICE_X33Y33         LUT3 (Prop_lut3_I1_O)        0.124   168.251 r  PCM_TX/inst/FIFO_B/Data_Out[29]_C_i_1__0/O
                         net (fo=2, routed)           0.625   168.877    PCM_TX/inst/FIFO_B/p_2_in[29]
    SLICE_X32Y35         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[29]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.495   164.256    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X32Y35         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[29]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.256    
                         clock uncertainty           -0.092   164.165    
    SLICE_X32Y35         FDCE (Setup_fdce_C_D)       -0.026   164.139    PCM_TX/inst/FIFO_B/Data_Out_reg[29]_C
  -------------------------------------------------------------------
                         required time                        164.139    
                         arrival time                        -168.877    
  -------------------------------------------------------------------
                         slack                                 -4.738    

Slack (VIOLATED) :        -4.733ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.468ns  (logic 1.589ns (35.562%)  route 2.879ns (64.438%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 164.255 - 162.761 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 164.417 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.657   164.417    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X29Y25         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.456   164.873 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=200, routed)         1.634   166.507    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X22Y11         LUT4 (Prop_lut4_I2_O)        0.124   166.631 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[27]_LDC_i_2_comp/O
                         net (fo=2, routed)           0.352   166.983    PCM_TX/inst/FIFO_A/Data_Out_reg[27]_C_0
    SLICE_X23Y12         LDCE (SetClr_ldce_CLR_Q)     0.885   167.868 f  PCM_TX/inst/FIFO_A/Data_Out_reg[27]_LDC/Q
                         net (fo=1, routed)           0.276   168.144    PCM_TX/inst/FIFO_A/Data_Out_reg[27]_LDC_n_0
    SLICE_X22Y12         LUT3 (Prop_lut3_I1_O)        0.124   168.268 r  PCM_TX/inst/FIFO_A/Data_Out[28]_C_i_1/O
                         net (fo=2, routed)           0.618   168.885    PCM_TX/inst/FIFO_A/p_2_in[28]
    SLICE_X20Y14         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.494   164.255    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X20Y14         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.255    
                         clock uncertainty           -0.092   164.164    
    SLICE_X20Y14         FDCE (Setup_fdce_C_D)       -0.011   164.153    PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C
  -------------------------------------------------------------------
                         required time                        164.153    
                         arrival time                        -168.885    
  -------------------------------------------------------------------
                         slack                                 -4.733    

Slack (VIOLATED) :        -4.729ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[29]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.451ns  (logic 1.713ns (38.486%)  route 2.738ns (61.514%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 164.257 - 162.761 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 164.436 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.676   164.436    SigBuff/CLK
    SLICE_X29Y7          FDRE                                         r  SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.456   164.892 f  SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
                         net (fo=1, routed)           1.122   166.014    SigBuff/douta[20]
    SLICE_X28Y7          LUT6 (Prop_lut6_I0_O)        0.124   166.138 f  SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
                         net (fo=5, routed)           0.338   166.476    PCM_TX/inst/Clock_Divider/p_0_in[20]_alias
    SLICE_X28Y8          LUT4 (Prop_lut4_I0_O)        0.124   166.600 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_2_rewire/O
                         net (fo=2, routed)           0.351   166.952    PCM_TX/inst/FIFO_A/Data_Out_reg[28]_C_0
    SLICE_X29Y9          LDCE (SetClr_ldce_CLR_Q)     0.885   167.837 f  PCM_TX/inst/FIFO_A/Data_Out_reg[28]_LDC/Q
                         net (fo=1, routed)           0.580   168.417    PCM_TX/inst/FIFO_A/Data_Out_reg[28]_LDC_n_0
    SLICE_X26Y11         LUT3 (Prop_lut3_I1_O)        0.124   168.541 r  PCM_TX/inst/FIFO_A/Data_Out[29]_C_i_1/O
                         net (fo=2, routed)           0.346   168.887    PCM_TX/inst/FIFO_A/p_2_in[29]
    SLICE_X30Y11         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[29]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.496   164.257    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X30Y11         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[29]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.257    
                         clock uncertainty           -0.092   164.166    
    SLICE_X30Y11         FDPE (Setup_fdpe_C_D)       -0.008   164.158    PCM_TX/inst/FIFO_A/Data_Out_reg[29]_P
  -------------------------------------------------------------------
                         required time                        164.158    
                         arrival time                        -168.887    
  -------------------------------------------------------------------
                         slack                                 -4.729    

Slack (VIOLATED) :        -4.720ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        4.449ns  (logic 1.589ns (35.717%)  route 2.860ns (64.283%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 164.248 - 162.761 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 164.417 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.657   164.417    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X29Y25         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.456   164.873 r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=200, routed)         1.439   166.312    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X25Y13         LUT4 (Prop_lut4_I2_O)        0.124   166.436 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_2_comp/O
                         net (fo=2, routed)           0.681   167.117    PCM_TX/inst/FIFO_A/Data_Out_reg[43]_C_0
    SLICE_X22Y15         LDCE (SetClr_ldce_CLR_Q)     0.885   168.002 f  PCM_TX/inst/FIFO_A/Data_Out_reg[43]_LDC/Q
                         net (fo=1, routed)           0.409   168.411    PCM_TX/inst/FIFO_A/Data_Out_reg[43]_LDC_n_0
    SLICE_X25Y16         LUT3 (Prop_lut3_I1_O)        0.124   168.535 r  PCM_TX/inst/FIFO_A/Data_Out[44]_C_i_1/O
                         net (fo=2, routed)           0.331   168.866    PCM_TX/inst/FIFO_A/p_2_in[44]
    SLICE_X24Y17         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.487   164.248    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X24Y17         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.248    
                         clock uncertainty           -0.092   164.157    
    SLICE_X24Y17         FDCE (Setup_fdce_C_D)       -0.011   164.146    PCM_TX/inst/FIFO_A/Data_Out_reg[44]_C
  -------------------------------------------------------------------
                         required time                        164.146    
                         arrival time                        -168.866    
  -------------------------------------------------------------------
                         slack                                 -4.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.681ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[58]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        1.015ns  (logic 0.458ns (45.115%)  route 0.557ns (54.885%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.556 80648.125    SigBuff/CLK
    SLICE_X31Y29         FDRE                                         r  SigBuff/DATA_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141 80648.266 f  SigBuff/DATA_out_reg[17]/Q
                         net (fo=4, routed)           0.214 80648.477    PCM_TX/inst/Clock_Divider/Tx_B_L[17]
    SLICE_X31Y30         LUT3 (Prop_lut3_I2_O)        0.045 80648.523 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[57]_LDC_i_2__0/O
                         net (fo=2, routed)           0.205 80648.727    PCM_TX/inst/FIFO_B/Data_Out_reg[57]_C_0
    SLICE_X33Y30         LDCE (SetClr_ldce_CLR_Q)     0.227 80648.953 f  PCM_TX/inst/FIFO_B/Data_Out_reg[57]_LDC/Q
                         net (fo=1, routed)           0.138 80649.094    PCM_TX/inst/FIFO_B/Data_Out_reg[57]_LDC_n_0
    SLICE_X33Y31         LUT3 (Prop_lut3_I1_O)        0.045 80649.141 r  PCM_TX/inst/FIFO_B/Data_Out[58]_C_i_1__0/O
                         net (fo=2, routed)           0.000 80649.141    PCM_TX/inst/FIFO_B/p_2_in[58]
    SLICE_X33Y31         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[58]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.822 80567.273    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X33Y31         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[58]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.092 80567.367    
    SLICE_X33Y31         FDPE (Hold_fdpe_C_D)         0.098 80567.469    PCM_TX/inst/FIFO_B/Data_Out_reg[58]_P
  -------------------------------------------------------------------
                         required time                      -80567.461    
                         arrival time                       80649.141    
  -------------------------------------------------------------------
                         slack                                 81.681    

Slack (MET) :             81.691ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[9]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        1.026ns  (logic 0.483ns (47.067%)  route 0.543ns (52.933%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.552 80648.125    SigBuff/CLK
    SLICE_X24Y27         FDRE                                         r  SigBuff/DATA_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.164 80648.289 f  SigBuff/DATA_out_reg[0]/Q
                         net (fo=4, routed)           0.216 80648.508    PCM_TX/inst/Clock_Divider/Tx_B_R[0]
    SLICE_X25Y29         LUT3 (Prop_lut3_I2_O)        0.045 80648.555 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_2__0/O
                         net (fo=1, routed)           0.116 80648.672    PCM_TX/inst/FIFO_B/Data_Out_reg[9]_P_1
    SLICE_X24Y28         LDCE (SetClr_ldce_CLR_Q)     0.229 80648.898 f  PCM_TX/inst/FIFO_B/Data_Out_reg[8]_LDC/Q
                         net (fo=1, routed)           0.211 80649.109    PCM_TX/inst/FIFO_B/Data_Out_reg[8]_LDC_n_0
    SLICE_X19Y28         LUT2 (Prop_lut2_I0_O)        0.045 80649.156 f  PCM_TX/inst/FIFO_B/Data_Out[9]_C_i_1__0/O
                         net (fo=2, routed)           0.000 80649.156    PCM_TX/inst/FIFO_B/p_2_in[9]
    SLICE_X19Y28         FDCE                                         f  PCM_TX/inst/FIFO_B/Data_Out_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.819 80567.273    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X19Y28         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[9]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.092 80567.367    
    SLICE_X19Y28         FDCE (Hold_fdce_C_D)         0.098 80567.469    PCM_TX/inst/FIFO_B/Data_Out_reg[9]_C
  -------------------------------------------------------------------
                         required time                      -80567.461    
                         arrival time                       80649.148    
  -------------------------------------------------------------------
                         slack                                 81.691    

Slack (MET) :             81.712ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[51]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        1.028ns  (logic 0.460ns (44.757%)  route 0.568ns (55.243%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.558 80648.125    SigBuff/CLK
    SLICE_X25Y36         FDRE                                         r  SigBuff/DATA_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.141 80648.266 f  SigBuff/DATA_out_reg[10]/Q
                         net (fo=4, routed)           0.181 80648.445    PCM_TX/inst/Clock_Divider/Tx_B_L[10]
    SLICE_X25Y36         LUT3 (Prop_lut3_I2_O)        0.045 80648.492 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_2__0/O
                         net (fo=2, routed)           0.131 80648.625    PCM_TX/inst/FIFO_B/Data_Out_reg[50]_C_0
    SLICE_X24Y36         LDCE (SetClr_ldce_CLR_Q)     0.229 80648.852 f  PCM_TX/inst/FIFO_B/Data_Out_reg[50]_LDC/Q
                         net (fo=1, routed)           0.143 80648.992    PCM_TX/inst/FIFO_B/Data_Out_reg[50]_LDC_n_0
    SLICE_X24Y37         LUT3 (Prop_lut3_I1_O)        0.045 80649.039 r  PCM_TX/inst/FIFO_B/Data_Out[51]_C_i_1__0/O
                         net (fo=2, routed)           0.112 80649.148    PCM_TX/inst/FIFO_B/p_2_in[51]
    SLICE_X23Y38         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[51]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.826 80567.281    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X23Y38         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[51]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.092 80567.375    
    SLICE_X23Y38         FDCE (Hold_fdce_C_D)         0.077 80567.453    PCM_TX/inst/FIFO_B/Data_Out_reg[51]_C
  -------------------------------------------------------------------
                         required time                      -80567.445    
                         arrival time                       80649.156    
  -------------------------------------------------------------------
                         slack                                 81.712    

Slack (MET) :             81.730ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[12]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        1.052ns  (logic 0.458ns (43.532%)  route 0.594ns (56.468%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.556 80648.125    SigBuff/CLK
    SLICE_X23Y32         FDRE                                         r  SigBuff/DATA_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDRE (Prop_fdre_C_Q)         0.141 80648.266 f  SigBuff/DATA_out_reg[3]/Q
                         net (fo=4, routed)           0.151 80648.414    PCM_TX/inst/Clock_Divider/Tx_B_R[3]
    SLICE_X25Y31         LUT3 (Prop_lut3_I2_O)        0.045 80648.461 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2__0/O
                         net (fo=2, routed)           0.115 80648.578    PCM_TX/inst/FIFO_B/Data_Out_reg[11]_C_0
    SLICE_X23Y31         LDCE (SetClr_ldce_CLR_Q)     0.227 80648.805 f  PCM_TX/inst/FIFO_B/Data_Out_reg[11]_LDC/Q
                         net (fo=1, routed)           0.196 80649.000    PCM_TX/inst/FIFO_B/Data_Out_reg[11]_LDC_n_0
    SLICE_X23Y33         LUT3 (Prop_lut3_I1_O)        0.045 80649.047 r  PCM_TX/inst/FIFO_B/Data_Out[12]_C_i_1__0/O
                         net (fo=2, routed)           0.132 80649.180    PCM_TX/inst/FIFO_B/p_2_in[12]
    SLICE_X21Y33         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[12]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.823 80567.273    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X21Y33         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[12]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.092 80567.367    
    SLICE_X21Y33         FDCE (Hold_fdce_C_D)         0.085 80567.453    PCM_TX/inst/FIFO_B/Data_Out_reg[12]_C
  -------------------------------------------------------------------
                         required time                      -80567.453    
                         arrival time                       80649.180    
  -------------------------------------------------------------------
                         slack                                 81.730    

Slack (MET) :             81.736ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[18]_C/D
                            (falling edge-triggered cell FDCE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        1.096ns  (logic 0.483ns (44.053%)  route 0.613ns (55.947%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.556 80648.125    SigBuff/CLK
    SLICE_X24Y32         FDRE                                         r  SigBuff/DATA_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y32         FDRE (Prop_fdre_C_Q)         0.164 80648.289 f  SigBuff/DATA_out_reg[9]/Q
                         net (fo=4, routed)           0.178 80648.469    PCM_TX/inst/Clock_Divider/Tx_B_R[9]
    SLICE_X24Y30         LUT3 (Prop_lut3_I2_O)        0.045 80648.516 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[17]_LDC_i_2__0/O
                         net (fo=2, routed)           0.292 80648.805    PCM_TX/inst/FIFO_B/Data_Out_reg[17]_C_0
    SLICE_X24Y33         LDCE (SetClr_ldce_CLR_Q)     0.229 80649.031 f  PCM_TX/inst/FIFO_B/Data_Out_reg[17]_LDC/Q
                         net (fo=1, routed)           0.143 80649.172    PCM_TX/inst/FIFO_B/Data_Out_reg[17]_LDC_n_0
    SLICE_X24Y34         LUT3 (Prop_lut3_I1_O)        0.045 80649.219 r  PCM_TX/inst/FIFO_B/Data_Out[18]_C_i_1__0/O
                         net (fo=2, routed)           0.000 80649.219    PCM_TX/inst/FIFO_B/p_2_in[18]
    SLICE_X24Y34         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[18]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.822 80567.273    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X24Y34         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[18]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.092 80567.367    
    SLICE_X24Y34         FDCE (Hold_fdce_C_D)         0.124 80567.492    PCM_TX/inst/FIFO_B/Data_Out_reg[18]_C
  -------------------------------------------------------------------
                         required time                      -80567.484    
                         arrival time                       80649.227    
  -------------------------------------------------------------------
                         slack                                 81.736    

Slack (MET) :             81.737ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[12]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        1.050ns  (logic 0.458ns (43.628%)  route 0.592ns (56.372%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.556 80648.125    SigBuff/CLK
    SLICE_X23Y32         FDRE                                         r  SigBuff/DATA_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDRE (Prop_fdre_C_Q)         0.141 80648.266 f  SigBuff/DATA_out_reg[3]/Q
                         net (fo=4, routed)           0.151 80648.414    PCM_TX/inst/Clock_Divider/Tx_B_R[3]
    SLICE_X25Y31         LUT3 (Prop_lut3_I2_O)        0.045 80648.461 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2__0/O
                         net (fo=2, routed)           0.115 80648.578    PCM_TX/inst/FIFO_B/Data_Out_reg[11]_C_0
    SLICE_X23Y31         LDCE (SetClr_ldce_CLR_Q)     0.227 80648.805 f  PCM_TX/inst/FIFO_B/Data_Out_reg[11]_LDC/Q
                         net (fo=1, routed)           0.196 80649.000    PCM_TX/inst/FIFO_B/Data_Out_reg[11]_LDC_n_0
    SLICE_X23Y33         LUT3 (Prop_lut3_I1_O)        0.045 80649.047 r  PCM_TX/inst/FIFO_B/Data_Out[12]_C_i_1__0/O
                         net (fo=2, routed)           0.130 80649.180    PCM_TX/inst/FIFO_B/p_2_in[12]
    SLICE_X22Y33         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[12]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.821 80567.273    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X22Y33         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[12]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.092 80567.367    
    SLICE_X22Y33         FDPE (Hold_fdpe_C_D)         0.077 80567.445    PCM_TX/inst/FIFO_B/Data_Out_reg[12]_P
  -------------------------------------------------------------------
                         required time                      -80567.445    
                         arrival time                       80649.180    
  -------------------------------------------------------------------
                         slack                                 81.737    

Slack (MET) :             81.768ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[9]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        1.087ns  (logic 0.483ns (44.427%)  route 0.604ns (55.573%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.552 80648.125    SigBuff/CLK
    SLICE_X24Y27         FDRE                                         r  SigBuff/DATA_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.164 80648.289 f  SigBuff/DATA_out_reg[0]/Q
                         net (fo=4, routed)           0.216 80648.508    PCM_TX/inst/Clock_Divider/Tx_B_R[0]
    SLICE_X25Y29         LUT3 (Prop_lut3_I2_O)        0.045 80648.555 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_2__0/O
                         net (fo=1, routed)           0.116 80648.672    PCM_TX/inst/FIFO_B/Data_Out_reg[9]_P_1
    SLICE_X24Y28         LDCE (SetClr_ldce_CLR_Q)     0.229 80648.898 f  PCM_TX/inst/FIFO_B/Data_Out_reg[8]_LDC/Q
                         net (fo=1, routed)           0.211 80649.109    PCM_TX/inst/FIFO_B/Data_Out_reg[8]_LDC_n_0
    SLICE_X19Y28         LUT2 (Prop_lut2_I0_O)        0.045 80649.156 f  PCM_TX/inst/FIFO_B/Data_Out[9]_C_i_1__0/O
                         net (fo=2, routed)           0.061 80649.219    PCM_TX/inst/FIFO_B/p_2_in[9]
    SLICE_X18Y28         FDPE                                         f  PCM_TX/inst/FIFO_B/Data_Out_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.819 80567.273    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X18Y28         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[9]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.092 80567.367    
    SLICE_X18Y28         FDPE (Hold_fdpe_C_D)         0.082 80567.445    PCM_TX/inst/FIFO_B/Data_Out_reg[9]_P
  -------------------------------------------------------------------
                         required time                      -80567.445    
                         arrival time                       80649.211    
  -------------------------------------------------------------------
                         slack                                 81.768    

Slack (MET) :             81.770ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        1.121ns  (logic 0.506ns (45.128%)  route 0.615ns (54.872%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 80648.133 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.563 80648.133    SigBuff/CLK
    SLICE_X33Y11         FDRE                                         r  SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141 80648.273 f  SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
                         net (fo=2, routed)           0.257 80648.531    SigBuff/BUFFER_D_reg[23][23]_SigBuff_BUFFER_D_reg_r_22_0[5]
    SLICE_X31Y10         LUT6 (Prop_lut6_I1_O)        0.045 80648.578 f  SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
                         net (fo=3, routed)           0.117 80648.695    PCM_TX/inst/Clock_Divider/p_0_in[5]_alias
    SLICE_X28Y9          LUT4 (Prop_lut4_I3_O)        0.045 80648.742 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_2_comp/O
                         net (fo=2, routed)           0.132 80648.875    PCM_TX/inst/FIFO_A/Data_Out_reg[13]_C_0
    SLICE_X27Y9          LDCE (SetClr_ldce_CLR_Q)     0.227 80649.102 f  PCM_TX/inst/FIFO_A/Data_Out_reg[13]_LDC/Q
                         net (fo=2, routed)           0.109 80649.211    PCM_TX/inst/FIFO_A/Data_Out_reg[13]_LDC_n_0
    SLICE_X26Y9          LUT3 (Prop_lut3_I1_O)        0.048 80649.258 r  PCM_TX/inst/FIFO_A/Data_Out[14]_C_i_1_replica/O
                         net (fo=1, routed)           0.000 80649.258    PCM_TX/inst/FIFO_A/p_2_in[14]_repN
    SLICE_X26Y9          FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.830 80567.281    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X26Y9          FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.092 80567.375    
    SLICE_X26Y9          FDPE (Hold_fdpe_C_D)         0.114 80567.492    PCM_TX/inst/FIFO_A/Data_Out_reg[14]_P
  -------------------------------------------------------------------
                         required time                      -80567.484    
                         arrival time                       80649.250    
  -------------------------------------------------------------------
                         slack                                 81.770    

Slack (MET) :             81.773ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[19]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        1.089ns  (logic 0.458ns (42.065%)  route 0.631ns (57.935%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 80567.281 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.558 80648.125    SigBuff/CLK
    SLICE_X25Y36         FDRE                                         r  SigBuff/DATA_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.141 80648.266 f  SigBuff/DATA_out_reg[10]/Q
                         net (fo=4, routed)           0.175 80648.438    PCM_TX/inst/Clock_Divider/Tx_B_R[10]
    SLICE_X25Y34         LUT3 (Prop_lut3_I2_O)        0.045 80648.484 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_2__0/O
                         net (fo=2, routed)           0.115 80648.602    PCM_TX/inst/FIFO_B/Data_Out_reg[18]_C_0
    SLICE_X23Y34         LDCE (SetClr_ldce_CLR_Q)     0.227 80648.828 f  PCM_TX/inst/FIFO_B/Data_Out_reg[18]_LDC/Q
                         net (fo=1, routed)           0.125 80648.953    PCM_TX/inst/FIFO_B/Data_Out_reg[18]_LDC_n_0
    SLICE_X25Y35         LUT3 (Prop_lut3_I1_O)        0.045 80649.000 r  PCM_TX/inst/FIFO_B/Data_Out[19]_C_i_1__0/O
                         net (fo=2, routed)           0.215 80649.219    PCM_TX/inst/FIFO_B/p_2_in[19]
    SLICE_X26Y35         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[19]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.826 80567.281    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X26Y35         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[19]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.281    
                         clock uncertainty            0.092 80567.375    
    SLICE_X26Y35         FDPE (Hold_fdpe_C_D)         0.077 80567.453    PCM_TX/inst/FIFO_B/Data_Out_reg[19]_P
  -------------------------------------------------------------------
                         required time                      -80567.445    
                         arrival time                       80649.219    
  -------------------------------------------------------------------
                         slack                                 81.773    

Slack (MET) :             81.778ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[25]_P/D
                            (falling edge-triggered cell FDPE clocked by BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             BCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        1.076ns  (logic 0.458ns (42.558%)  route 0.618ns (57.442%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.556 80648.125    SigBuff/CLK
    SLICE_X31Y29         FDRE                                         r  SigBuff/DATA_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141 80648.266 f  SigBuff/DATA_out_reg[16]/Q
                         net (fo=4, routed)           0.213 80648.477    PCM_TX/inst/Clock_Divider/Tx_B_R[16]
    SLICE_X29Y31         LUT3 (Prop_lut3_I2_O)        0.045 80648.523 r  PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_2__0/O
                         net (fo=2, routed)           0.155 80648.680    PCM_TX/inst/FIFO_B/Data_Out_reg[24]_C_0
    SLICE_X29Y32         LDCE (SetClr_ldce_CLR_Q)     0.227 80648.906 f  PCM_TX/inst/FIFO_B/Data_Out_reg[24]_LDC/Q
                         net (fo=1, routed)           0.087 80648.992    PCM_TX/inst/FIFO_B/Data_Out_reg[24]_LDC_n_0
    SLICE_X28Y32         LUT3 (Prop_lut3_I1_O)        0.045 80649.039 r  PCM_TX/inst/FIFO_B/Data_Out[25]_C_i_1__0/O
                         net (fo=2, routed)           0.164 80649.203    PCM_TX/inst/FIFO_B/p_2_in[25]
    SLICE_X30Y30         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[25]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.821 80567.273    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X30Y30         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[25]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.092 80567.367    
    SLICE_X30Y30         FDPE (Hold_fdpe_C_D)         0.063 80567.430    PCM_TX/inst/FIFO_B/Data_Out_reg[25]_P
  -------------------------------------------------------------------
                         required time                      -80567.430    
                         arrival time                       80649.203    
  -------------------------------------------------------------------
                         slack                                 81.778    





---------------------------------------------------------------------------------------------------
From Clock:  MCK
  To Clock:  LRCK

Setup :           24  Failing Endpoints,  Worst Slack       -2.490ns,  Total Violation      -50.458ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.490ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        2.264ns  (logic 0.580ns (25.624%)  route 1.684ns (74.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 20834.830 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 20834.951 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.672 20834.951    SigBuff/CLK
    SLICE_X25Y4          FDRE                                         r  SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y4          FDRE (Prop_fdre_C_Q)         0.456 20835.406 r  SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
                         net (fo=2, routed)           1.052 20836.459    SigBuff/BUFFER_D_reg[23][23]_SigBuff_BUFFER_D_reg_r_22_0[0]
    SLICE_X25Y4          LUT6 (Prop_lut6_I1_O)        0.124 20836.582 r  SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
                         net (fo=2, routed)           0.631 20837.213    SigBuff/p_0_in[0]
    SLICE_X24Y4          FDRE                                         r  SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y1        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.495 20834.830    SigBuff/LRCK
    SLICE_X24Y4          FDRE                                         r  SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/C
                         clock pessimism              0.000 20834.830    
                         clock uncertainty           -0.092 20834.738    
    SLICE_X24Y4          FDRE (Setup_fdre_C_D)       -0.013 20834.725    SigBuff/BUFFER_D_reg[22][0]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt
  -------------------------------------------------------------------
                         required time                      20834.723    
                         arrival time                       -20837.215    
  -------------------------------------------------------------------
                         slack                                 -2.490    

Slack (VIOLATED) :        -2.299ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21/D
                            (rising edge-triggered cell SRLC32E clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        2.066ns  (logic 0.580ns (28.074%)  route 1.486ns (71.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 20834.830 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 20834.951 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.672 20834.951    SigBuff/CLK
    SLICE_X25Y5          FDRE                                         r  SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y5          FDRE (Prop_fdre_C_Q)         0.456 20835.406 r  SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
                         net (fo=3, routed)           0.899 20836.305    SigBuff/BUFFER_D_reg[23][23]_SigBuff_BUFFER_D_reg_r_22_0[18]
    SLICE_X25Y6          LUT6 (Prop_lut6_I1_O)        0.124 20836.428 r  SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica_1/O
                         net (fo=1, routed)           0.587 20837.016    SigBuff/p_0_in[18]_repN_1
    SLICE_X24Y6          SRLC32E                                      r  SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y1        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.495 20834.830    SigBuff/LRCK
    SLICE_X24Y6          SRLC32E                                      r  SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK
                         clock pessimism              0.000 20834.830    
                         clock uncertainty           -0.092 20834.738    
    SLICE_X24Y6          SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019 20834.719    SigBuff/BUFFER_D_reg[22][18]_srl23___SigBuff_BUFFER_D_reg_r_21
  -------------------------------------------------------------------
                         required time                      20834.717    
                         arrival time                       -20837.016    
  -------------------------------------------------------------------
                         slack                                 -2.299    

Slack (VIOLATED) :        -2.293ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        2.050ns  (logic 0.580ns (28.296%)  route 1.470ns (71.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 20834.834 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 20834.955 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.675 20834.955    SigBuff/CLK
    SLICE_X27Y8          FDRE                                         r  SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y8          FDRE (Prop_fdre_C_Q)         0.456 20835.410 r  SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q
                         net (fo=3, routed)           0.931 20836.342    SigBuff/BUFFER_D_reg[23][23]_SigBuff_BUFFER_D_reg_r_22_1[15]
    SLICE_X30Y7          LUT6 (Prop_lut6_I2_O)        0.124 20836.465 r  SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica/O
                         net (fo=2, routed)           0.538 20837.004    SigBuff/p_0_in[15]_repN
    SLICE_X30Y5          FDRE                                         r  SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y1        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.499 20834.834    SigBuff/LRCK
    SLICE_X30Y5          FDRE                                         r  SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/C
                         clock pessimism              0.000 20834.834    
                         clock uncertainty           -0.092 20834.742    
    SLICE_X30Y5          FDRE (Setup_fdre_C_D)       -0.030 20834.713    SigBuff/BUFFER_D_reg[22][15]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt
  -------------------------------------------------------------------
                         required time                      20834.711    
                         arrival time                       -20837.004    
  -------------------------------------------------------------------
                         slack                                 -2.293    

Slack (VIOLATED) :        -2.235ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.992ns  (logic 0.580ns (29.122%)  route 1.412ns (70.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 20834.828 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.671ns = ( 20834.951 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.671 20834.951    SigBuff/CLK
    SLICE_X25Y7          FDRE                                         r  SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.456 20835.406 r  SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q
                         net (fo=1, routed)           0.761 20836.168    SigBuff/BUFFER_D_reg[23][23]_SigBuff_BUFFER_D_reg_r_22_1[19]
    SLICE_X25Y7          LUT6 (Prop_lut6_I2_O)        0.124 20836.291 r  SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
                         net (fo=5, routed)           0.650 20836.941    SigBuff/p_0_in[19]
    SLICE_X24Y7          FDRE                                         r  SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y1        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.494 20834.828    SigBuff/LRCK
    SLICE_X24Y7          FDRE                                         r  SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/C
                         clock pessimism              0.000 20834.828    
                         clock uncertainty           -0.092 20834.736    
    SLICE_X24Y7          FDRE (Setup_fdre_C_D)       -0.030 20834.707    SigBuff/BUFFER_D_reg[22][19]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt
  -------------------------------------------------------------------
                         required time                      20834.707    
                         arrival time                       -20836.941    
  -------------------------------------------------------------------
                         slack                                 -2.235    

Slack (VIOLATED) :        -2.187ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21/D
                            (rising edge-triggered cell SRLC32E clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        2.126ns  (logic 0.580ns (27.283%)  route 1.546ns (72.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 20834.828 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.677ns = ( 20834.957 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.677 20834.957    SigBuff/CLK
    SLICE_X29Y5          FDRE                                         r  SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.456 20835.412 r  SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/Q
                         net (fo=2, routed)           0.933 20836.346    SigBuff/BUFFER_D_reg[23][23]_SigBuff_BUFFER_D_reg_r_22_2[7]
    SLICE_X25Y9          LUT6 (Prop_lut6_I5_O)        0.124 20836.469 r  SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica/O
                         net (fo=1, routed)           0.613 20837.082    SigBuff/p_0_in[7]_repN
    SLICE_X24Y7          SRLC32E                                      r  SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y1        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.494 20834.828    SigBuff/LRCK
    SLICE_X24Y7          SRLC32E                                      r  SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK
                         clock pessimism              0.000 20834.828    
                         clock uncertainty           -0.092 20834.736    
    SLICE_X24Y7          SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159 20834.895    SigBuff/BUFFER_D_reg[22][7]_srl23___SigBuff_BUFFER_D_reg_r_21
  -------------------------------------------------------------------
                         required time                      20834.895    
                         arrival time                       -20837.082    
  -------------------------------------------------------------------
                         slack                                 -2.187    

Slack (VIOLATED) :        -2.186ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21/D
                            (rising edge-triggered cell SRLC32E clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        2.131ns  (logic 0.642ns (30.126%)  route 1.489ns (69.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 20834.830 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 20834.951 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.672 20834.951    SigBuff/CLK
    SLICE_X24Y3          FDRE                                         r  SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y3          FDRE (Prop_fdre_C_Q)         0.518 20835.469 r  SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
                         net (fo=1, routed)           0.667 20836.137    SigBuff/douta[9]
    SLICE_X25Y3          LUT6 (Prop_lut6_I0_O)        0.124 20836.260 r  SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
                         net (fo=4, routed)           0.822 20837.082    SigBuff/p_0_in[9]
    SLICE_X24Y4          SRLC32E                                      r  SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y1        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.495 20834.830    SigBuff/LRCK
    SLICE_X24Y4          SRLC32E                                      r  SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK
                         clock pessimism              0.000 20834.830    
                         clock uncertainty           -0.092 20834.738    
    SLICE_X24Y4          SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159 20834.896    SigBuff/BUFFER_D_reg[22][9]_srl23___SigBuff_BUFFER_D_reg_r_21
  -------------------------------------------------------------------
                         required time                      20834.896    
                         arrival time                       -20837.082    
  -------------------------------------------------------------------
                         slack                                 -2.186    

Slack (VIOLATED) :        -2.184ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.941ns  (logic 0.715ns (36.840%)  route 1.226ns (63.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 20834.828 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 20834.949 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.670 20834.949    SigBuff/CLK
    SLICE_X23Y9          FDRE                                         r  SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y9          FDRE (Prop_fdre_C_Q)         0.419 20835.369 r  SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
                         net (fo=1, routed)           0.577 20835.945    SigBuff/douta[4]
    SLICE_X23Y9          LUT6 (Prop_lut6_I0_O)        0.296 20836.242 r  SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
                         net (fo=4, routed)           0.649 20836.891    SigBuff/p_0_in[4]
    SLICE_X24Y8          FDRE                                         r  SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y1        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.494 20834.828    SigBuff/LRCK
    SLICE_X24Y8          FDRE                                         r  SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/C
                         clock pessimism              0.000 20834.828    
                         clock uncertainty           -0.092 20834.736    
    SLICE_X24Y8          FDRE (Setup_fdre_C_D)       -0.030 20834.707    SigBuff/BUFFER_D_reg[22][4]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt
  -------------------------------------------------------------------
                         required time                      20834.707    
                         arrival time                       -20836.889    
  -------------------------------------------------------------------
                         slack                                 -2.184    

Slack (VIOLATED) :        -2.158ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.900ns  (logic 0.580ns (30.522%)  route 1.320ns (69.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 20834.832 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 20834.955 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.676 20834.955    SigBuff/CLK
    SLICE_X29Y7          FDRE                                         r  SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.456 20835.410 r  SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
                         net (fo=1, routed)           0.668 20836.078    SigBuff/douta[21]
    SLICE_X26Y8          LUT6 (Prop_lut6_I0_O)        0.124 20836.201 r  SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
                         net (fo=5, routed)           0.652 20836.854    SigBuff/p_0_in[21]
    SLICE_X26Y7          FDRE                                         r  SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y1        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.498 20834.832    SigBuff/LRCK
    SLICE_X26Y7          FDRE                                         r  SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/C
                         clock pessimism              0.000 20834.832    
                         clock uncertainty           -0.092 20834.740    
    SLICE_X26Y7          FDRE (Setup_fdre_C_D)       -0.043 20834.697    SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt
  -------------------------------------------------------------------
                         required time                      20834.697    
                         arrival time                       -20836.855    
  -------------------------------------------------------------------
                         slack                                 -2.158    

Slack (VIOLATED) :        -2.127ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21/D
                            (rising edge-triggered cell SRLC32E clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        2.072ns  (logic 0.580ns (27.996%)  route 1.492ns (72.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 20834.830 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 20834.951 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.672 20834.951    SigBuff/CLK
    SLICE_X25Y5          FDRE                                         r  SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y5          FDRE (Prop_fdre_C_Q)         0.456 20835.406 r  SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
                         net (fo=1, routed)           0.707 20836.113    SigBuff/douta[8]
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124 20836.236 r  SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
                         net (fo=4, routed)           0.785 20837.021    SigBuff/p_0_in[8]
    SLICE_X24Y6          SRLC32E                                      r  SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y1        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.495 20834.830    SigBuff/LRCK
    SLICE_X24Y6          SRLC32E                                      r  SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21/CLK
                         clock pessimism              0.000 20834.830    
                         clock uncertainty           -0.092 20834.738    
    SLICE_X24Y6          SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159 20834.896    SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21
  -------------------------------------------------------------------
                         required time                      20834.896    
                         arrival time                       -20837.021    
  -------------------------------------------------------------------
                         slack                                 -2.127    

Slack (VIOLATED) :        -2.126ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.055ns  (LRCK rise@20833.334ns - MCK rise@20833.279ns)
  Data Path Delay:        1.872ns  (logic 0.580ns (30.982%)  route 1.292ns (69.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 20834.832 - 20833.334 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 20834.955 - 20833.279 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    20833.279 20833.279 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 20833.279 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.675 20834.955    SigBuff/CLK
    SLICE_X26Y8          FDRE                                         r  SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDRE (Prop_fdre_C_Q)         0.456 20835.410 r  SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
                         net (fo=1, routed)           0.661 20836.070    SigBuff/BUFFER_D_reg[23][23]_SigBuff_BUFFER_D_reg_r_22_0[22]
    SLICE_X26Y8          LUT6 (Prop_lut6_I1_O)        0.124 20836.193 r  SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
                         net (fo=5, routed)           0.631 20836.824    SigBuff/p_0_in[22]
    SLICE_X26Y7          FDRE                                         r  SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)   20833.334 20833.334 r  
    BUFGCTRL_X0Y1        BUFG                         0.000 20833.334 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.498 20834.832    SigBuff/LRCK
    SLICE_X26Y7          FDRE                                         r  SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/C
                         clock pessimism              0.000 20834.832    
                         clock uncertainty           -0.092 20834.740    
    SLICE_X26Y7          FDRE (Setup_fdre_C_D)       -0.040 20834.701    SigBuff/BUFFER_D_reg[22][22]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt
  -------------------------------------------------------------------
                         required time                      20834.699    
                         arrival time                       -20836.826    
  -------------------------------------------------------------------
                         slack                                 -2.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.107%)  route 0.290ns (60.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.560     0.560    SigBuff/CLK
    SLICE_X23Y10         FDRE                                         r  SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/Q
                         net (fo=2, routed)           0.112     0.813    SigBuff/BUFFER_D_reg[23][23]_SigBuff_BUFFER_D_reg_r_22_2[14]
    SLICE_X24Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.858 r  SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
                         net (fo=2, routed)           0.178     1.035    SigBuff/p_0_in[14]
    SLICE_X24Y7          FDRE                                         r  SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.827     0.827    SigBuff/LRCK
    SLICE_X24Y7          FDRE                                         r  SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.092     0.919    
    SLICE_X24Y7          FDRE (Hold_fdre_C_D)         0.064     0.983    SigBuff/BUFFER_D_reg[22][14]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.833%)  route 0.348ns (65.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.564     0.564    SigBuff/CLK
    SLICE_X27Y8          FDRE                                         r  SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y8          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q
                         net (fo=1, routed)           0.348     1.053    SigBuff/BUFFER_D_reg[23][23]_SigBuff_BUFFER_D_reg_r_22_1[20]
    SLICE_X28Y7          LUT6 (Prop_lut6_I2_O)        0.045     1.098 r  SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
                         net (fo=5, routed)           0.000     1.098    SigBuff/p_0_in[20]
    SLICE_X28Y7          FDRE                                         r  SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.830     0.830    SigBuff/LRCK
    SLICE_X28Y7          FDRE                                         r  SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.092     0.922    
    SLICE_X28Y7          FDRE (Hold_fdre_C_D)         0.121     1.043    SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.202%)  route 0.328ns (63.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.565     0.565    SigBuff/CLK
    SLICE_X29Y6          FDRE                                         r  SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q
                         net (fo=1, routed)           0.137     0.843    SigBuff/BUFFER_D_reg[23][23]_SigBuff_BUFFER_D_reg_r_22_1[17]
    SLICE_X29Y5          LUT6 (Prop_lut6_I2_O)        0.045     0.888 r  SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
                         net (fo=5, routed)           0.191     1.078    SigBuff/p_0_in[17]
    SLICE_X30Y5          FDRE                                         r  SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.831     0.831    SigBuff/LRCK
    SLICE_X30Y5          FDRE                                         r  SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.092     0.923    
    SLICE_X30Y5          FDRE (Hold_fdre_C_D)         0.064     0.987    SigBuff/BUFFER_D_reg[22][17]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.226ns (42.557%)  route 0.305ns (57.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.561     0.561    SigBuff/CLK
    SLICE_X25Y9          FDRE                                         r  SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y9          FDRE (Prop_fdre_C_Q)         0.128     0.689 r  SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/Q
                         net (fo=1, routed)           0.109     0.798    SigBuff/BUFFER_D_reg[23][23]_SigBuff_BUFFER_D_reg_r_22_2[3]
    SLICE_X25Y9          LUT6 (Prop_lut6_I5_O)        0.098     0.896 r  SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
                         net (fo=4, routed)           0.196     1.092    SigBuff/p_0_in[3]
    SLICE_X24Y8          FDRE                                         r  SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.827     0.827    SigBuff/LRCK
    SLICE_X24Y8          FDRE                                         r  SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.092     0.919    
    SLICE_X24Y8          FDRE (Hold_fdre_C_D)         0.064     0.983    SigBuff/BUFFER_D_reg[22][3]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.005%)  route 0.361ns (65.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.565     0.565    SigBuff/CLK
    SLICE_X26Y5          FDRE                                         r  SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y5          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q
                         net (fo=1, routed)           0.152     0.858    SigBuff/BUFFER_D_reg[23][23]_SigBuff_BUFFER_D_reg_r_22_1[16]
    SLICE_X26Y4          LUT6 (Prop_lut6_I2_O)        0.045     0.903 r  SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
                         net (fo=4, routed)           0.209     1.112    SigBuff/p_0_in[16]
    SLICE_X27Y3          FDRE                                         r  SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.831     0.831    SigBuff/LRCK
    SLICE_X27Y3          FDRE                                         r  SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.092     0.923    
    SLICE_X27Y3          FDRE (Hold_fdre_C_D)         0.078     1.001    SigBuff/BUFFER_D_reg[22][16]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.312%)  route 0.341ns (64.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.565     0.565    SigBuff/CLK
    SLICE_X29Y6          FDRE                                         r  SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q
                         net (fo=2, routed)           0.160     0.866    SigBuff/BUFFER_D_reg[23][23]_SigBuff_BUFFER_D_reg_r_22_1[1]
    SLICE_X31Y5          LUT6 (Prop_lut6_I2_O)        0.045     0.911 r  SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
                         net (fo=2, routed)           0.181     1.091    SigBuff/p_0_in[1]
    SLICE_X32Y5          FDRE                                         r  SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.831     0.831    SigBuff/LRCK
    SLICE_X32Y5          FDRE                                         r  SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.092     0.923    
    SLICE_X32Y5          FDRE (Hold_fdre_C_D)         0.053     0.976    SigBuff/BUFFER_D_reg[22][1]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[22][2]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][2]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.209ns (38.650%)  route 0.332ns (61.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.562     0.562    SigBuff/CLK
    SLICE_X24Y5          FDRE                                         r  SigBuff/BUFFER_D_reg[22][2]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDRE (Prop_fdre_C_Q)         0.164     0.726 r  SigBuff/BUFFER_D_reg[22][2]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
                         net (fo=1, routed)           0.136     0.862    SigBuff/douta[2]
    SLICE_X25Y5          LUT6 (Prop_lut6_I0_O)        0.045     0.907 r  SigBuff/BUFFER_D_reg[22][2]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
                         net (fo=4, routed)           0.196     1.102    SigBuff/p_0_in[2]
    SLICE_X24Y6          FDRE                                         r  SigBuff/BUFFER_D_reg[22][2]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.828     0.828    SigBuff/LRCK
    SLICE_X24Y6          FDRE                                         r  SigBuff/BUFFER_D_reg[22][2]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.092     0.920    
    SLICE_X24Y6          FDRE (Hold_fdre_C_D)         0.064     0.984    SigBuff/BUFFER_D_reg[22][2]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.637%)  route 0.351ns (65.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.563     0.563    SigBuff/CLK
    SLICE_X25Y2          FDRE                                         r  SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
                         net (fo=1, routed)           0.141     0.845    SigBuff/BUFFER_D_reg[23][23]_SigBuff_BUFFER_D_reg_r_22_0[10]
    SLICE_X24Y3          LUT6 (Prop_lut6_I1_O)        0.045     0.890 r  SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
                         net (fo=4, routed)           0.210     1.100    SigBuff/p_0_in[10]
    SLICE_X24Y2          FDRE                                         r  SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.829     0.829    SigBuff/LRCK
    SLICE_X24Y2          FDRE                                         r  SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.092     0.921    
    SLICE_X24Y2          FDRE (Hold_fdre_C_D)         0.060     0.981    SigBuff/BUFFER_D_reg[22][10]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.582%)  route 0.368ns (66.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.560     0.560    SigBuff/CLK
    SLICE_X23Y10         FDRE                                         r  SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
                         net (fo=2, routed)           0.204     0.905    SigBuff/BUFFER_D_reg[23][23]_SigBuff_BUFFER_D_reg_r_22_0[12]
    SLICE_X23Y12         LUT6 (Prop_lut6_I1_O)        0.045     0.950 r  SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
                         net (fo=2, routed)           0.163     1.113    SigBuff/p_0_in[12]
    SLICE_X21Y12         FDRE                                         r  SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.826     0.826    SigBuff/LRCK
    SLICE_X21Y12         FDRE                                         r  SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/C
                         clock pessimism              0.000     0.826    
                         clock uncertainty            0.092     0.918    
    SLICE_X21Y12         FDRE (Hold_fdre_C_D)         0.076     0.994    SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Path Group:             LRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (LRCK rise@0.000ns - MCK rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.494%)  route 0.353ns (65.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.565     0.565    SigBuff/CLK
    SLICE_X26Y6          FDRE                                         r  SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_2/Q
                         net (fo=1, routed)           0.162     0.867    SigBuff/BUFFER_D_reg[23][23]_SigBuff_BUFFER_D_reg_r_22_1[13]
    SLICE_X26Y6          LUT6 (Prop_lut6_I2_O)        0.045     0.912 r  SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
                         net (fo=4, routed)           0.192     1.104    SigBuff/p_0_in[13]
    SLICE_X28Y7          FDRE                                         r  SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.830     0.830    SigBuff/LRCK
    SLICE_X28Y7          FDRE                                         r  SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.092     0.922    
    SLICE_X28Y7          FDRE (Hold_fdre_C_D)         0.060     0.982    SigBuff/BUFFER_D_reg[22][13]_srl23___SigBuff_BUFFER_D_reg_r_21_srlopt
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.122    





---------------------------------------------------------------------------------------------------
From Clock:  LRCK
  To Clock:  MCK

Setup :            0  Failing Endpoints,  Worst Slack       77.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.735ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        2.679ns  (logic 0.524ns (19.557%)  route 2.156ns (80.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 72999.406 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 72918.328 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.667 72918.328    Address_Logic/LRCK
    SLICE_X30Y15         FDCE                                         r  Address_Logic/Addr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDCE (Prop_fdce_C_Q)         0.524 72918.852 r  Address_Logic/Addr_reg[2]/Q
                         net (fo=10, routed)          2.156 72921.008    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y0          RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.545 72999.406    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000 72999.406    
                         clock uncertainty           -0.092 72999.312    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566 72998.750    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.742    
                         arrival time                       -72921.008    
  -------------------------------------------------------------------
                         slack                                 77.735    

Slack (MET) :             77.735ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        2.679ns  (logic 0.524ns (19.557%)  route 2.156ns (80.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 72999.406 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 72918.328 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.667 72918.328    Address_Logic/LRCK
    SLICE_X30Y15         FDCE                                         r  Address_Logic/Addr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDCE (Prop_fdce_C_Q)         0.524 72918.852 r  Address_Logic/Addr_reg[2]/Q
                         net (fo=10, routed)          2.156 72921.008    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y1          RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.545 72999.406    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y1          RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000 72999.406    
                         clock uncertainty           -0.092 72999.312    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566 72998.750    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.742    
                         arrival time                       -72921.008    
  -------------------------------------------------------------------
                         slack                                 77.735    

Slack (MET) :             77.763ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        2.652ns  (logic 0.524ns (19.758%)  route 2.128ns (80.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 72999.406 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 72918.328 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.667 72918.328    Address_Logic/LRCK
    SLICE_X30Y15         FDCE                                         r  Address_Logic/Addr_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDCE (Prop_fdce_C_Q)         0.524 72918.852 r  Address_Logic/Addr_reg[4]/Q
                         net (fo=10, routed)          2.128 72920.977    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y0          RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.545 72999.406    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000 72999.406    
                         clock uncertainty           -0.092 72999.312    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566 72998.750    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.742    
                         arrival time                       -72920.977    
  -------------------------------------------------------------------
                         slack                                 77.763    

Slack (MET) :             77.779ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        2.637ns  (logic 0.524ns (19.874%)  route 2.113ns (80.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 72999.406 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 72918.328 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.667 72918.328    Address_Logic/LRCK
    SLICE_X30Y15         FDCE                                         r  Address_Logic/Addr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDCE (Prop_fdce_C_Q)         0.524 72918.852 r  Address_Logic/Addr_reg[2]/Q
                         net (fo=10, routed)          2.113 72920.961    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y0          RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.546 72999.406    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000 72999.406    
                         clock uncertainty           -0.092 72999.312    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566 72998.750    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.742    
                         arrival time                       -72920.961    
  -------------------------------------------------------------------
                         slack                                 77.779    

Slack (MET) :             77.779ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        2.637ns  (logic 0.524ns (19.874%)  route 2.113ns (80.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 72999.406 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 72918.328 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.667 72918.328    Address_Logic/LRCK
    SLICE_X30Y15         FDCE                                         r  Address_Logic/Addr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDCE (Prop_fdce_C_Q)         0.524 72918.852 r  Address_Logic/Addr_reg[2]/Q
                         net (fo=10, routed)          2.113 72920.961    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X1Y1          RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.546 72999.406    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y1          RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000 72999.406    
                         clock uncertainty           -0.092 72999.312    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566 72998.750    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.742    
                         arrival time                       -72920.961    
  -------------------------------------------------------------------
                         slack                                 77.779    

Slack (MET) :             77.781ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        2.635ns  (logic 0.459ns (17.421%)  route 2.175ns (82.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 72999.406 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 72918.328 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.667 72918.328    Address_Logic/LRCK
    SLICE_X29Y15         FDCE                                         r  Address_Logic/Addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDCE (Prop_fdce_C_Q)         0.459 72918.789 r  Address_Logic/Addr_reg[3]/Q
                         net (fo=10, routed)          2.175 72920.961    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y0          RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.546 72999.406    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000 72999.406    
                         clock uncertainty           -0.092 72999.312    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566 72998.750    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.742    
                         arrival time                       -72920.961    
  -------------------------------------------------------------------
                         slack                                 77.781    

Slack (MET) :             77.781ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        2.635ns  (logic 0.459ns (17.421%)  route 2.175ns (82.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 72999.406 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 72918.328 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.667 72918.328    Address_Logic/LRCK
    SLICE_X29Y15         FDCE                                         r  Address_Logic/Addr_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDCE (Prop_fdce_C_Q)         0.459 72918.789 r  Address_Logic/Addr_reg[3]/Q
                         net (fo=10, routed)          2.175 72920.961    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y1          RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.546 72999.406    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y1          RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000 72999.406    
                         clock uncertainty           -0.092 72999.312    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566 72998.750    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.742    
                         arrival time                       -72920.961    
  -------------------------------------------------------------------
                         slack                                 77.781    

Slack (MET) :             77.845ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        2.571ns  (logic 0.459ns (17.852%)  route 2.112ns (82.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 72999.406 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 72918.328 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.666 72918.328    Address_Logic/LRCK
    SLICE_X29Y16         FDCE                                         r  Address_Logic/Addr_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDCE (Prop_fdce_C_Q)         0.459 72918.789 r  Address_Logic/Addr_reg[5]/Q
                         net (fo=10, routed)          2.112 72920.898    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y0          RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.545 72999.406    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000 72999.406    
                         clock uncertainty           -0.092 72999.312    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566 72998.750    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.742    
                         arrival time                       -72920.898    
  -------------------------------------------------------------------
                         slack                                 77.845    

Slack (MET) :             77.845ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        2.571ns  (logic 0.459ns (17.852%)  route 2.112ns (82.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 72999.406 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 72918.328 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.666 72918.328    Address_Logic/LRCK
    SLICE_X29Y16         FDCE                                         r  Address_Logic/Addr_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDCE (Prop_fdce_C_Q)         0.459 72918.789 r  Address_Logic/Addr_reg[5]/Q
                         net (fo=10, routed)          2.112 72920.898    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y1          RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.545 72999.406    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y1          RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000 72999.406    
                         clock uncertainty           -0.092 72999.312    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566 72998.750    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.742    
                         arrival time                       -72920.898    
  -------------------------------------------------------------------
                         slack                                 77.845    

Slack (MET) :             77.919ns  (required time - arrival time)
  Source:                 Address_Logic/Addr_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.194ns  (MCK rise@72997.859ns - LRCK fall@72916.664ns)
  Data Path Delay:        2.496ns  (logic 0.524ns (20.997%)  route 1.972ns (79.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 72999.406 - 72997.859 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 72918.328 - 72916.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   72916.664 72916.664 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 72916.664 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         1.667 72918.328    Address_Logic/LRCK
    SLICE_X30Y15         FDCE                                         r  Address_Logic/Addr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDCE (Prop_fdce_C_Q)         0.524 72918.852 r  Address_Logic/Addr_reg[1]/Q
                         net (fo=10, routed)          1.972 72920.820    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y0          RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    72997.859 72997.859 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 72997.859 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.545 72999.406    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y0          RAMB18E1                                     r  SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000 72999.406    
                         clock uncertainty           -0.092 72999.312    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566 72998.750    SineROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      72998.742    
                         arrival time                       -72920.828    
  -------------------------------------------------------------------
                         slack                                 77.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[24][11]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.128ns (25.930%)  route 0.366ns (74.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.547     0.547    SigBuff/LRCK
    SLICE_X25Y25         FDRE                                         r  SigBuff/BUFFER_D_reg[24][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.128     0.675 r  SigBuff/BUFFER_D_reg[24][11]/Q
                         net (fo=1, routed)           0.366     1.040    SigBuff/BUFFER_D_reg[24]_0[11]
    SLICE_X26Y29         FDRE                                         r  SigBuff/DATA_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.822     0.822    SigBuff/CLK
    SLICE_X26Y29         FDRE                                         r  SigBuff/DATA_out_reg[11]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.092     0.914    
    SLICE_X26Y29         FDRE (Hold_fdre_C_D)         0.016     0.930    SigBuff/DATA_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[24][15]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.128ns (24.225%)  route 0.400ns (75.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.550     0.550    SigBuff/LRCK
    SLICE_X26Y24         FDRE                                         r  SigBuff/BUFFER_D_reg[24][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.128     0.678 r  SigBuff/BUFFER_D_reg[24][15]/Q
                         net (fo=1, routed)           0.400     1.078    SigBuff/BUFFER_D_reg[24]_0[15]
    SLICE_X27Y24         FDRE                                         r  SigBuff/DATA_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.817     0.817    SigBuff/CLK
    SLICE_X27Y24         FDRE                                         r  SigBuff/DATA_out_reg[15]/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.092     0.909    
    SLICE_X27Y24         FDRE (Hold_fdre_C_D)         0.012     0.921    SigBuff/DATA_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[24][21]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.148ns (28.139%)  route 0.378ns (71.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.550     0.550    SigBuff/LRCK
    SLICE_X30Y24         FDRE                                         r  SigBuff/BUFFER_D_reg[24][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.148     0.698 r  SigBuff/BUFFER_D_reg[24][21]/Q
                         net (fo=1, routed)           0.378     1.076    SigBuff/BUFFER_D_reg[24]_0[21]
    SLICE_X30Y26         FDRE                                         r  SigBuff/DATA_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.818     0.818    SigBuff/CLK
    SLICE_X30Y26         FDRE                                         r  SigBuff/DATA_out_reg[21]/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.092     0.910    
    SLICE_X30Y26         FDRE (Hold_fdre_C_D)         0.006     0.916    SigBuff/DATA_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[24][17]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.148ns (27.417%)  route 0.392ns (72.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.550     0.550    SigBuff/LRCK
    SLICE_X30Y24         FDRE                                         r  SigBuff/BUFFER_D_reg[24][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.148     0.698 r  SigBuff/BUFFER_D_reg[24][17]/Q
                         net (fo=1, routed)           0.392     1.089    SigBuff/BUFFER_D_reg[24]_0[17]
    SLICE_X31Y29         FDRE                                         r  SigBuff/DATA_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.822     0.822    SigBuff/CLK
    SLICE_X31Y29         FDRE                                         r  SigBuff/DATA_out_reg[17]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.092     0.914    
    SLICE_X31Y29         FDRE (Hold_fdre_C_D)         0.013     0.927    SigBuff/DATA_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[24][12]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.141ns (23.849%)  route 0.450ns (76.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.553     0.553    SigBuff/LRCK
    SLICE_X26Y22         FDRE                                         r  SigBuff/BUFFER_D_reg[24][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  SigBuff/BUFFER_D_reg[24][12]/Q
                         net (fo=1, routed)           0.450     1.144    SigBuff/BUFFER_D_reg[24]_0[12]
    SLICE_X32Y36         FDRE                                         r  SigBuff/DATA_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.828     0.828    SigBuff/CLK
    SLICE_X32Y36         FDRE                                         r  SigBuff/DATA_out_reg[12]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.092     0.920    
    SLICE_X32Y36         FDRE (Hold_fdre_C_D)         0.059     0.979    SigBuff/DATA_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Address_Logic/Addr_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.027ns  (MCK rise@10416.640ns - LRCK fall@10416.667ns)
  Data Path Delay:        0.739ns  (logic 0.146ns (19.770%)  route 0.592ns (80.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 10417.515 - 10416.640 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 10417.225 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.558 10417.225    Address_Logic/LRCK
    SLICE_X29Y16         FDCE                                         r  Address_Logic/Addr_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDCE (Prop_fdce_C_Q)         0.146 10417.371 r  Address_Logic/Addr_reg[5]/Q
                         net (fo=10, routed)          0.592 10417.963    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y2          RAMB18E1                                     r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    10416.640 10416.640 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 10416.640 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.875 10417.515    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y2          RAMB18E1                                     r  DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000 10417.515    
                         clock uncertainty            0.092 10417.606    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183 10417.789    DiracROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      -10417.790    
                         arrival time                       10417.963    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[24][23]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.128ns (23.009%)  route 0.428ns (76.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.553     0.553    SigBuff/LRCK
    SLICE_X29Y22         FDRE                                         r  SigBuff/BUFFER_D_reg[24][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.128     0.681 r  SigBuff/BUFFER_D_reg[24][23]/Q
                         net (fo=1, routed)           0.428     1.109    SigBuff/BUFFER_D_reg[24]_0[23]
    SLICE_X29Y30         FDRE                                         r  SigBuff/DATA_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.823     0.823    SigBuff/CLK
    SLICE_X29Y30         FDRE                                         r  SigBuff/DATA_out_reg[23]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.092     0.915    
    SLICE_X29Y30         FDRE (Hold_fdre_C_D)         0.016     0.931    SigBuff/DATA_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[24][3]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.128ns (22.749%)  route 0.435ns (77.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.547     0.547    SigBuff/LRCK
    SLICE_X25Y25         FDRE                                         r  SigBuff/BUFFER_D_reg[24][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_fdre_C_Q)         0.128     0.675 r  SigBuff/BUFFER_D_reg[24][3]/Q
                         net (fo=1, routed)           0.435     1.109    SigBuff/BUFFER_D_reg[24]_0[3]
    SLICE_X23Y32         FDRE                                         r  SigBuff/DATA_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.822     0.822    SigBuff/CLK
    SLICE_X23Y32         FDRE                                         r  SigBuff/DATA_out_reg[3]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.092     0.914    
    SLICE_X23Y32         FDRE (Hold_fdre_C_D)         0.017     0.931    SigBuff/DATA_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 SigBuff/BUFFER_D_reg[24][19]/C
                            (rising edge-triggered cell FDRE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            SigBuff/DATA_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCK rise@0.000ns - LRCK rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.148ns (27.159%)  route 0.397ns (72.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.550     0.550    SigBuff/LRCK
    SLICE_X30Y24         FDRE                                         r  SigBuff/BUFFER_D_reg[24][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDRE (Prop_fdre_C_Q)         0.148     0.698 r  SigBuff/BUFFER_D_reg[24][19]/Q
                         net (fo=1, routed)           0.397     1.095    SigBuff/BUFFER_D_reg[24]_0[19]
    SLICE_X32Y24         FDRE                                         r  SigBuff/DATA_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000     0.000 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.817     0.817    SigBuff/CLK
    SLICE_X32Y24         FDRE                                         r  SigBuff/DATA_out_reg[19]/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.092     0.909    
    SLICE_X32Y24         FDRE (Hold_fdre_C_D)         0.005     0.914    SigBuff/DATA_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Address_Logic/Addr_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by LRCK  {rise@0.000ns fall@10416.667ns period=20833.334ns})
  Destination:            TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             MCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.027ns  (MCK rise@10416.640ns - LRCK fall@10416.667ns)
  Data Path Delay:        0.750ns  (logic 0.167ns (22.257%)  route 0.583ns (77.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 10417.515 - 10416.640 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 10417.226 - 10416.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock LRCK fall edge)   10416.667 10416.667 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 10416.667 f  PCM_TX/inst/Clock_Divider/LRCK_BUFF/O
                         net (fo=149, routed)         0.559 10417.226    Address_Logic/LRCK
    SLICE_X30Y15         FDCE                                         r  Address_Logic/Addr_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDCE (Prop_fdce_C_Q)         0.167 10417.393 r  Address_Logic/Addr_reg[4]/Q
                         net (fo=10, routed)          0.583 10417.976    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X1Y1          RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock MCK rise edge)    10416.640 10416.640 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 10416.640 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.875 10417.515    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y1          RAMB18E1                                     r  TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000 10417.515    
                         clock uncertainty            0.092 10417.606    
    RAMB18_X1Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183 10417.789    TriangleROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                      -10417.790    
                         arrival time                       10417.976    
  -------------------------------------------------------------------
                         slack                                  0.186    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  MCK
  To Clock:  BCK

Setup :          199  Failing Endpoints,  Worst Slack       -4.179ns,  Total Violation     -624.612ns
Hold  :            0  Failing Endpoints,  Worst Slack       81.297ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[29]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.594ns  (logic 0.828ns (23.037%)  route 2.766ns (76.963%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 164.257 - 162.761 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 164.436 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.676   164.436    SigBuff/CLK
    SLICE_X29Y7          FDRE                                         r  SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.456   164.892 f  SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
                         net (fo=1, routed)           0.668   165.560    SigBuff/douta[21]
    SLICE_X26Y8          LUT6 (Prop_lut6_I0_O)        0.124   165.684 f  SigBuff/BUFFER_D_reg[22][21]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
                         net (fo=5, routed)           0.605   166.289    p_0_in[21]
    SLICE_X27Y10         LUT2 (Prop_lut2_I1_O)        0.124   166.413 f  PCM_TX_i_27/O
                         net (fo=1, routed)           0.630   167.043    PCM_TX/inst/Clock_Divider/Tx_A_R[21]
    SLICE_X23Y10         LUT3 (Prop_lut3_I2_O)        0.124   167.167 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[29]_LDC_i_1/O
                         net (fo=2, routed)           0.863   168.030    PCM_TX/inst/FIFO_A/Data_Out_reg[29]_P_0
    SLICE_X30Y11         FDPE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[29]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.496   164.257    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X30Y11         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[29]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.257    
                         clock uncertainty           -0.092   164.166    
    SLICE_X30Y11         FDPE (Recov_fdpe_C_PRE)     -0.314   163.852    PCM_TX/inst/FIFO_A/Data_Out_reg[29]_P
  -------------------------------------------------------------------
                         required time                        163.852    
                         arrival time                        -168.030    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -3.922ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.295ns  (logic 0.828ns (25.127%)  route 2.467ns (74.873%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 164.254 - 162.761 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 164.433 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.673   164.433    SigBuff/CLK
    SLICE_X21Y11         FDRE                                         r  SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDRE (Prop_fdre_C_Q)         0.456   164.889 f  SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
                         net (fo=2, routed)           0.776   165.665    SigBuff/douta[12]
    SLICE_X23Y12         LUT6 (Prop_lut6_I0_O)        0.124   165.789 f  SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
                         net (fo=2, routed)           0.315   166.104    p_0_in[12]
    SLICE_X21Y12         LUT2 (Prop_lut2_I1_O)        0.124   166.228 f  PCM_TX_i_12/O
                         net (fo=2, routed)           0.454   166.682    PCM_TX/inst/Clock_Divider/Tx_A_L[12]
    SLICE_X23Y11         LUT3 (Prop_lut3_I2_O)        0.124   166.806 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[52]_LDC_i_1/O
                         net (fo=2, routed)           0.922   167.728    PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P_0
    SLICE_X27Y15         FDPE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.493   164.254    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X27Y15         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.254    
                         clock uncertainty           -0.092   164.163    
    SLICE_X27Y15         FDPE (Recov_fdpe_C_PRE)     -0.356   163.807    PCM_TX/inst/FIFO_A/Data_Out_reg[52]_P
  -------------------------------------------------------------------
                         required time                        163.807    
                         arrival time                        -167.728    
  -------------------------------------------------------------------
                         slack                                 -3.922    

Slack (VIOLATED) :        -3.915ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[45]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.283ns  (logic 0.828ns (25.224%)  route 2.455ns (74.776%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 164.252 - 162.761 ) 
    Source Clock Delay      (SCD):    1.677ns = ( 164.437 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.677   164.437    SigBuff/CLK
    SLICE_X31Y3          FDRE                                         r  SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.456   164.893 f  SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_3/Q
                         net (fo=2, routed)           0.420   165.313    SigBuff/douta[13]_alias_3
    SLICE_X31Y5          LUT3 (Prop_lut3_I1_O)        0.124   165.437 f  SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_comp/O
                         net (fo=1, routed)           0.405   165.842    p_0_in[5]_repN_alias
    SLICE_X31Y7          LUT6 (Prop_lut6_I5_O)        0.124   165.966 f  PCM_TX_i_19_comp/O
                         net (fo=2, routed)           0.693   166.659    PCM_TX/inst/Clock_Divider/Tx_A_L[5]
    SLICE_X29Y5          LUT3 (Prop_lut3_I2_O)        0.124   166.783 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[45]_LDC_i_1/O
                         net (fo=2, routed)           0.937   167.720    PCM_TX/inst/FIFO_A/Data_Out_reg[45]_P_0
    SLICE_X22Y12         FDPE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[45]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.491   164.252    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X22Y12         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[45]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.252    
                         clock uncertainty           -0.092   164.161    
    SLICE_X22Y12         FDPE (Recov_fdpe_C_PRE)     -0.356   163.805    PCM_TX/inst/FIFO_A/Data_Out_reg[45]_P
  -------------------------------------------------------------------
                         required time                        163.805    
                         arrival time                        -167.720    
  -------------------------------------------------------------------
                         slack                                 -3.915    

Slack (VIOLATED) :        -3.913ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.287ns  (logic 0.828ns (25.187%)  route 2.459ns (74.813%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 164.259 - 162.761 ) 
    Source Clock Delay      (SCD):    1.677ns = ( 164.437 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.677   164.437    SigBuff/CLK
    SLICE_X31Y6          FDRE                                         r  SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.456   164.893 f  SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
                         net (fo=2, routed)           0.792   165.685    SigBuff/douta[5]
    SLICE_X31Y10         LUT6 (Prop_lut6_I0_O)        0.124   165.809 f  SigBuff/BUFFER_D_reg[22][5]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
                         net (fo=3, routed)           0.573   166.382    p_0_in[5]
    SLICE_X29Y8          LUT2 (Prop_lut2_I1_O)        0.124   166.506 f  PCM_TX_i_43/O
                         net (fo=1, routed)           0.287   166.793    PCM_TX/inst/Clock_Divider/Tx_A_R[5]
    SLICE_X31Y8          LUT3 (Prop_lut3_I2_O)        0.124   166.917 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[13]_LDC_i_1/O
                         net (fo=2, routed)           0.807   167.724    PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P_0
    SLICE_X32Y10         FDPE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.498   164.259    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X32Y10         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.259    
                         clock uncertainty           -0.092   164.168    
    SLICE_X32Y10         FDPE (Recov_fdpe_C_PRE)     -0.356   163.812    PCM_TX/inst/FIFO_A/Data_Out_reg[13]_P
  -------------------------------------------------------------------
                         required time                        163.812    
                         arrival time                        -167.724    
  -------------------------------------------------------------------
                         slack                                 -3.913    

Slack (VIOLATED) :        -3.901ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.281ns  (logic 0.828ns (25.237%)  route 2.453ns (74.763%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 164.259 - 162.761 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 164.432 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.672   164.432    SigBuff/CLK
    SLICE_X25Y5          FDRE                                         r  SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y5          FDRE (Prop_fdre_C_Q)         0.456   164.888 f  SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
                         net (fo=1, routed)           0.707   165.595    SigBuff/douta[8]
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124   165.719 f  SigBuff/BUFFER_D_reg[22][8]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
                         net (fo=4, routed)           0.336   166.056    p_0_in[8]
    SLICE_X22Y3          LUT2 (Prop_lut2_I1_O)        0.124   166.180 f  PCM_TX_i_16/O
                         net (fo=1, routed)           0.300   166.479    PCM_TX/inst/Clock_Divider/Tx_A_L[8]
    SLICE_X25Y2          LUT3 (Prop_lut3_I2_O)        0.124   166.603 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[48]_LDC_i_1/O
                         net (fo=2, routed)           1.110   167.713    PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P_0
    SLICE_X33Y10         FDPE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.498   164.259    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X33Y10         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.259    
                         clock uncertainty           -0.092   164.168    
    SLICE_X33Y10         FDPE (Recov_fdpe_C_PRE)     -0.356   163.812    PCM_TX/inst/FIFO_A/Data_Out_reg[48]_P
  -------------------------------------------------------------------
                         required time                        163.812    
                         arrival time                        -167.713    
  -------------------------------------------------------------------
                         slack                                 -3.901    

Slack (VIOLATED) :        -3.875ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_replica/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.240ns  (logic 0.890ns (27.469%)  route 2.350ns (72.531%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 164.248 - 162.761 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 164.436 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.676   164.436    SigBuff/CLK
    SLICE_X28Y8          FDRE                                         r  SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          FDRE (Prop_fdre_C_Q)         0.518   164.954 f  SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_replica/Q
                         net (fo=2, routed)           0.665   165.619    SigBuff/douta[31]_alias_repN
    SLICE_X30Y9          LUT6 (Prop_lut6_I1_O)        0.124   165.743 f  SigBuff/BUFFER_D_reg[22][23]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica/O
                         net (fo=2, routed)           0.173   165.916    p_0_in[23]_repN_alias
    SLICE_X30Y9          LUT2 (Prop_lut2_I1_O)        0.124   166.040 f  PCM_TX_i_25/O
                         net (fo=2, routed)           0.668   166.708    PCM_TX/inst/Clock_Divider/Tx_A_R[23]
    SLICE_X26Y13         LUT3 (Prop_lut3_I2_O)        0.124   166.832 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[31]_LDC_i_1/O
                         net (fo=2, routed)           0.843   167.676    PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P_0
    SLICE_X25Y17         FDPE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.487   164.248    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X25Y17         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.248    
                         clock uncertainty           -0.092   164.157    
    SLICE_X25Y17         FDPE (Recov_fdpe_C_PRE)     -0.356   163.801    PCM_TX/inst/FIFO_A/Data_Out_reg[31]_P
  -------------------------------------------------------------------
                         required time                        163.801    
                         arrival time                        -167.676    
  -------------------------------------------------------------------
                         slack                                 -3.875    

Slack (VIOLATED) :        -3.830ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[28]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.245ns  (logic 0.704ns (21.698%)  route 2.541ns (78.302%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 164.256 - 162.761 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 164.436 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.676   164.436    SigBuff/CLK
    SLICE_X29Y7          FDRE                                         r  SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDRE (Prop_fdre_C_Q)         0.456   164.892 f  SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
                         net (fo=1, routed)           1.122   166.014    SigBuff/douta[20]
    SLICE_X28Y7          LUT6 (Prop_lut6_I0_O)        0.124   166.138 f  SigBuff/BUFFER_D_reg[22][20]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
                         net (fo=5, routed)           0.497   166.635    PCM_TX/inst/Clock_Divider/p_0_in[20]_alias
    SLICE_X27Y9          LUT4 (Prop_lut4_I0_O)        0.124   166.759 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[28]_LDC_i_1_rewire/O
                         net (fo=2, routed)           0.921   167.681    PCM_TX/inst/FIFO_A/Data_Out_reg[28]_P_0
    SLICE_X20Y12         FDPE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[28]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.495   164.256    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X20Y12         FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[28]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.256    
                         clock uncertainty           -0.092   164.165    
    SLICE_X20Y12         FDPE (Recov_fdpe_C_PRE)     -0.314   163.851    PCM_TX/inst/FIFO_A/Data_Out_reg[28]_P
  -------------------------------------------------------------------
                         required time                        163.851    
                         arrival time                        -167.681    
  -------------------------------------------------------------------
                         slack                                 -3.830    

Slack (VIOLATED) :        -3.830ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.203ns  (logic 0.828ns (25.847%)  route 2.375ns (74.153%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 164.256 - 162.761 ) 
    Source Clock Delay      (SCD):    1.675ns = ( 164.435 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.675   164.435    SigBuff/CLK
    SLICE_X27Y8          FDRE                                         r  SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y8          FDRE (Prop_fdre_C_Q)         0.456   164.891 f  SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram/Q
                         net (fo=3, routed)           1.042   165.933    SigBuff/BUFFER_D_reg[23][23]_SigBuff_BUFFER_D_reg_r_22_0[11]
    SLICE_X27Y13         LUT6 (Prop_lut6_I1_O)        0.124   166.057 f  SigBuff/BUFFER_D_reg[22][11]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_replica/O
                         net (fo=2, routed)           0.165   166.222    p_0_in[11]_repN_alias
    SLICE_X27Y13         LUT2 (Prop_lut2_I1_O)        0.124   166.346 f  PCM_TX_i_37/O
                         net (fo=2, routed)           0.319   166.665    PCM_TX/inst/Clock_Divider/Tx_A_R[11]
    SLICE_X28Y13         LUT3 (Prop_lut3_I2_O)        0.124   166.789 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[19]_LDC_i_1/O
                         net (fo=2, routed)           0.849   167.638    PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P_0
    SLICE_X22Y3          FDPE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.495   164.256    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X22Y3          FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.256    
                         clock uncertainty           -0.092   164.165    
    SLICE_X22Y3          FDPE (Recov_fdpe_C_PRE)     -0.356   163.809    PCM_TX/inst/FIFO_A/Data_Out_reg[19]_P
  -------------------------------------------------------------------
                         required time                        163.809    
                         arrival time                        -167.638    
  -------------------------------------------------------------------
                         slack                                 -3.830    

Slack (VIOLATED) :        -3.824ns  (required time - arrival time)
  Source:                 PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P/PRE
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.220ns  (logic 0.580ns (18.013%)  route 2.640ns (81.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 164.260 - 162.761 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 164.417 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.657   164.417    PCM_TX/inst/Clock_Divider/DIV_Latch/Clock_In
    SLICE_X29Y25         FDRE                                         r  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.456   164.873 f  PCM_TX/inst/Clock_Divider/DIV_Latch/FDRE/Q
                         net (fo=200, routed)         1.810   166.683    PCM_TX/inst/Clock_Divider/Latch_int
    SLICE_X27Y4          LUT3 (Prop_lut3_I1_O)        0.124   166.807 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[56]_LDC_i_1/O
                         net (fo=2, routed)           0.830   167.637    PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P_0
    SLICE_X33Y8          FDPE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.499   164.260    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X33Y8          FDPE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P/C  (IS_INVERTED)
                         clock pessimism              0.000   164.260    
                         clock uncertainty           -0.092   164.169    
    SLICE_X33Y8          FDPE (Recov_fdpe_C_PRE)     -0.356   163.813    PCM_TX/inst/FIFO_A/Data_Out_reg[56]_P
  -------------------------------------------------------------------
                         required time                        163.813    
                         arrival time                        -167.637    
  -------------------------------------------------------------------
                         slack                                 -3.824    

Slack (VIOLATED) :        -3.821ns  (required time - arrival time)
  Source:                 SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C/CLR
                            (recovery check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.001ns  (BCK fall@162.761ns - MCK rise@162.760ns)
  Data Path Delay:        3.149ns  (logic 0.828ns (26.291%)  route 2.321ns (73.709%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 164.255 - 162.761 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 164.433 - 162.760 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)      162.760   162.760 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000   162.760 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         1.673   164.433    SigBuff/CLK
    SLICE_X21Y11         FDRE                                         r  SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDRE (Prop_fdre_C_Q)         0.456   164.889 r  SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1_psbram_1/Q
                         net (fo=2, routed)           0.776   165.665    SigBuff/douta[12]
    SLICE_X23Y12         LUT6 (Prop_lut6_I0_O)        0.124   165.789 r  SigBuff/BUFFER_D_reg[22][12]_srl23___SigBuff_BUFFER_D_reg_r_21_i_1/O
                         net (fo=2, routed)           0.315   166.104    p_0_in[12]
    SLICE_X21Y12         LUT2 (Prop_lut2_I1_O)        0.124   166.228 r  PCM_TX_i_12/O
                         net (fo=2, routed)           0.305   166.533    PCM_TX/inst/Clock_Divider/Tx_A_L[12]
    SLICE_X21Y11         LUT3 (Prop_lut3_I2_O)        0.124   166.657 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[52]_LDC_i_2/O
                         net (fo=2, routed)           0.926   167.582    PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C_0
    SLICE_X27Y14         FDCE                                         f  PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)      162.761   162.761 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   162.761 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         1.494   164.255    PCM_TX/inst/FIFO_A/BCK_out
    SLICE_X27Y14         FDCE                                         r  PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C/C  (IS_INVERTED)
                         clock pessimism              0.000   164.255    
                         clock uncertainty           -0.092   164.164    
    SLICE_X27Y14         FDCE (Recov_fdce_C_CLR)     -0.402   163.762    PCM_TX/inst/FIFO_A/Data_Out_reg[52]_C
  -------------------------------------------------------------------
                         required time                        163.762    
                         arrival time                        -167.582    
  -------------------------------------------------------------------
                         slack                                 -3.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.297ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[11]_C/CLR
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.764%)  route 0.282ns (60.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.556 80648.125    SigBuff/CLK
    SLICE_X23Y32         FDRE                                         r  SigBuff/DATA_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDRE (Prop_fdre_C_Q)         0.141 80648.266 r  SigBuff/DATA_out_reg[3]/Q
                         net (fo=4, routed)           0.151 80648.414    PCM_TX/inst/Clock_Divider/Tx_B_R[3]
    SLICE_X25Y31         LUT3 (Prop_lut3_I2_O)        0.045 80648.461 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_2__0/O
                         net (fo=2, routed)           0.131 80648.594    PCM_TX/inst/FIFO_B/Data_Out_reg[11]_C_0
    SLICE_X24Y31         FDCE                                         f  PCM_TX/inst/FIFO_B/Data_Out_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.819 80567.273    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X24Y31         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[11]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.092 80567.367    
    SLICE_X24Y31         FDCE (Remov_fdce_C_CLR)     -0.063 80567.305    PCM_TX/inst/FIFO_B/Data_Out_reg[11]_C
  -------------------------------------------------------------------
                         required time                      -80567.297    
                         arrival time                       80648.602    
  -------------------------------------------------------------------
                         slack                                 81.297    

Slack (MET) :             81.321ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[18]_C/CLR
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.812%)  route 0.306ns (62.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.558 80648.125    SigBuff/CLK
    SLICE_X25Y36         FDRE                                         r  SigBuff/DATA_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.141 80648.266 r  SigBuff/DATA_out_reg[10]/Q
                         net (fo=4, routed)           0.175 80648.438    PCM_TX/inst/Clock_Divider/Tx_B_R[10]
    SLICE_X25Y34         LUT3 (Prop_lut3_I2_O)        0.045 80648.484 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[18]_LDC_i_2__0/O
                         net (fo=2, routed)           0.131 80648.617    PCM_TX/inst/FIFO_B/Data_Out_reg[18]_C_0
    SLICE_X24Y34         FDCE                                         f  PCM_TX/inst/FIFO_B/Data_Out_reg[18]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.822 80567.273    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X24Y34         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[18]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.092 80567.367    
    SLICE_X24Y34         FDCE (Remov_fdce_C_CLR)     -0.063 80567.305    PCM_TX/inst/FIFO_B/Data_Out_reg[18]_C
  -------------------------------------------------------------------
                         required time                      -80567.305    
                         arrival time                       80648.617    
  -------------------------------------------------------------------
                         slack                                 81.321    

Slack (MET) :             81.333ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[41]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.763%)  route 0.294ns (61.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.553 80648.125    SigBuff/CLK
    SLICE_X22Y29         FDRE                                         r  SigBuff/DATA_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_fdre_C_Q)         0.141 80648.266 f  SigBuff/DATA_out_reg[1]/Q
                         net (fo=4, routed)           0.110 80648.375    PCM_TX/inst/Clock_Divider/Tx_B_L[1]
    SLICE_X23Y29         LUT3 (Prop_lut3_I2_O)        0.045 80648.422 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[41]_LDC_i_1__0/O
                         net (fo=2, routed)           0.184 80648.609    PCM_TX/inst/FIFO_B/Data_Out_reg[41]_P_0
    SLICE_X23Y29         FDPE                                         f  PCM_TX/inst/FIFO_B/Data_Out_reg[41]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.817 80567.273    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X23Y29         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[41]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.092 80567.367    
    SLICE_X23Y29         FDPE (Remov_fdpe_C_PRE)     -0.088 80567.281    PCM_TX/inst/FIFO_B/Data_Out_reg[41]_P
  -------------------------------------------------------------------
                         required time                      -80567.273    
                         arrival time                       80648.609    
  -------------------------------------------------------------------
                         slack                                 81.333    

Slack (MET) :             81.337ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[11]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.568%)  route 0.296ns (61.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.556 80648.125    SigBuff/CLK
    SLICE_X23Y32         FDRE                                         r  SigBuff/DATA_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDRE (Prop_fdre_C_Q)         0.141 80648.266 f  SigBuff/DATA_out_reg[3]/Q
                         net (fo=4, routed)           0.162 80648.430    PCM_TX/inst/Clock_Divider/Tx_B_R[3]
    SLICE_X23Y31         LUT3 (Prop_lut3_I2_O)        0.045 80648.477 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[11]_LDC_i_1__0/O
                         net (fo=2, routed)           0.135 80648.609    PCM_TX/inst/FIFO_B/Data_Out_reg[11]_P_0
    SLICE_X22Y31         FDPE                                         f  PCM_TX/inst/FIFO_B/Data_Out_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.819 80567.273    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X22Y31         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[11]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.092 80567.367    
    SLICE_X22Y31         FDPE (Remov_fdpe_C_PRE)     -0.088 80567.281    PCM_TX/inst/FIFO_B/Data_Out_reg[11]_P
  -------------------------------------------------------------------
                         required time                      -80567.273    
                         arrival time                       80648.609    
  -------------------------------------------------------------------
                         slack                                 81.337    

Slack (MET) :             81.349ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[26]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.016%)  route 0.330ns (63.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.556 80648.125    SigBuff/CLK
    SLICE_X31Y29         FDRE                                         r  SigBuff/DATA_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141 80648.266 f  SigBuff/DATA_out_reg[18]/Q
                         net (fo=4, routed)           0.144 80648.406    PCM_TX/inst/Clock_Divider/Tx_B_R[18]
    SLICE_X32Y29         LUT3 (Prop_lut3_I2_O)        0.045 80648.453 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[26]_LDC_i_1__0/O
                         net (fo=2, routed)           0.186 80648.641    PCM_TX/inst/FIFO_B/Data_Out_reg[26]_P_0
    SLICE_X32Y29         FDPE                                         f  PCM_TX/inst/FIFO_B/Data_Out_reg[26]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.820 80567.273    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X32Y29         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[26]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.092 80567.367    
    SLICE_X32Y29         FDPE (Remov_fdpe_C_PRE)     -0.067 80567.297    PCM_TX/inst/FIFO_B/Data_Out_reg[26]_P
  -------------------------------------------------------------------
                         required time                      -80567.297    
                         arrival time                       80648.641    
  -------------------------------------------------------------------
                         slack                                 81.349    

Slack (MET) :             81.355ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[43]_C/CLR
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.249%)  route 0.342ns (64.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.556 80648.125    SigBuff/CLK
    SLICE_X23Y32         FDRE                                         r  SigBuff/DATA_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDRE (Prop_fdre_C_Q)         0.141 80648.266 r  SigBuff/DATA_out_reg[3]/Q
                         net (fo=4, routed)           0.213 80648.477    PCM_TX/inst/Clock_Divider/Tx_B_L[3]
    SLICE_X21Y30         LUT3 (Prop_lut3_I2_O)        0.045 80648.523 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[43]_LDC_i_2__0/O
                         net (fo=2, routed)           0.128 80648.648    PCM_TX/inst/FIFO_B/Data_Out_reg[43]_C_0
    SLICE_X20Y31         FDCE                                         f  PCM_TX/inst/FIFO_B/Data_Out_reg[43]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.821 80567.273    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X20Y31         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[43]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.092 80567.367    
    SLICE_X20Y31         FDCE (Remov_fdce_C_CLR)     -0.063 80567.305    PCM_TX/inst/FIFO_B/Data_Out_reg[43]_C
  -------------------------------------------------------------------
                         required time                      -80567.305    
                         arrival time                       80648.656    
  -------------------------------------------------------------------
                         slack                                 81.355    

Slack (MET) :             81.365ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[25]_C/CLR
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.667%)  route 0.351ns (65.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.556 80648.125    SigBuff/CLK
    SLICE_X31Y29         FDRE                                         r  SigBuff/DATA_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141 80648.266 r  SigBuff/DATA_out_reg[17]/Q
                         net (fo=4, routed)           0.164 80648.430    PCM_TX/inst/Clock_Divider/Tx_B_R[17]
    SLICE_X30Y29         LUT3 (Prop_lut3_I2_O)        0.045 80648.477 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[25]_LDC_i_2__0/O
                         net (fo=2, routed)           0.186 80648.664    PCM_TX/inst/FIFO_B/Data_Out_reg[25]_C_0
    SLICE_X30Y29         FDCE                                         f  PCM_TX/inst/FIFO_B/Data_Out_reg[25]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.820 80567.273    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X30Y29         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[25]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.092 80567.367    
    SLICE_X30Y29         FDCE (Remov_fdce_C_CLR)     -0.063 80567.305    PCM_TX/inst/FIFO_B/Data_Out_reg[25]_C
  -------------------------------------------------------------------
                         required time                      -80567.297    
                         arrival time                       80648.664    
  -------------------------------------------------------------------
                         slack                                 81.365    

Slack (MET) :             81.379ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[24]_C/CLR
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.604%)  route 0.368ns (66.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.556 80648.125    SigBuff/CLK
    SLICE_X31Y29         FDRE                                         r  SigBuff/DATA_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141 80648.266 r  SigBuff/DATA_out_reg[16]/Q
                         net (fo=4, routed)           0.213 80648.477    PCM_TX/inst/Clock_Divider/Tx_B_R[16]
    SLICE_X29Y31         LUT3 (Prop_lut3_I2_O)        0.045 80648.523 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[24]_LDC_i_2__0/O
                         net (fo=2, routed)           0.155 80648.680    PCM_TX/inst/FIFO_B/Data_Out_reg[24]_C_0
    SLICE_X28Y32         FDCE                                         f  PCM_TX/inst/FIFO_B/Data_Out_reg[24]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.823 80567.273    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X28Y32         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[24]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.092 80567.367    
    SLICE_X28Y32         FDCE (Remov_fdce_C_CLR)     -0.063 80567.305    PCM_TX/inst/FIFO_B/Data_Out_reg[24]_C
  -------------------------------------------------------------------
                         required time                      -80567.305    
                         arrival time                       80648.680    
  -------------------------------------------------------------------
                         slack                                 81.379    

Slack (MET) :             81.389ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[50]_C/CLR
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.407%)  route 0.355ns (65.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns = ( 80567.273 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.558 80648.125    SigBuff/CLK
    SLICE_X25Y36         FDRE                                         r  SigBuff/DATA_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.141 80648.266 r  SigBuff/DATA_out_reg[10]/Q
                         net (fo=4, routed)           0.181 80648.445    PCM_TX/inst/Clock_Divider/Tx_B_L[10]
    SLICE_X25Y36         LUT3 (Prop_lut3_I2_O)        0.045 80648.492 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[50]_LDC_i_2__0/O
                         net (fo=2, routed)           0.173 80648.664    PCM_TX/inst/FIFO_B/Data_Out_reg[50]_C_0
    SLICE_X23Y37         FDCE                                         f  PCM_TX/inst/FIFO_B/Data_Out_reg[50]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.824 80567.273    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X23Y37         FDCE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[50]_C/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.273    
                         clock uncertainty            0.092 80567.367    
    SLICE_X23Y37         FDCE (Remov_fdce_C_CLR)     -0.085 80567.281    PCM_TX/inst/FIFO_B/Data_Out_reg[50]_C
  -------------------------------------------------------------------
                         required time                      -80567.281    
                         arrival time                       80648.672    
  -------------------------------------------------------------------
                         slack                                 81.389    

Slack (MET) :             81.405ns  (arrival time - required time)
  Source:                 SigBuff/DATA_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MCK  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            PCM_TX/inst/FIFO_B/Data_Out_reg[8]_P/PRE
                            (removal check against rising-edge clock BCK  {rise@0.000ns fall@162.761ns period=325.521ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -81.122ns  (BCK fall@80566.453ns - MCK rise@80647.570ns)
  Data Path Delay:        0.551ns  (logic 0.209ns (37.903%)  route 0.342ns (62.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns = ( 80567.266 - 80566.453 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 80648.125 - 80647.570 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCK rise edge)    80647.570 80647.570 r  
    BUFGCTRL_X0Y16       BUFGCTRL                     0.000 80647.570 r  Clock_Wizard/inst/clkout1_buf/O
                         net (fo=154, routed)         0.552 80648.125    SigBuff/CLK
    SLICE_X24Y27         FDRE                                         r  SigBuff/DATA_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.164 80648.289 f  SigBuff/DATA_out_reg[0]/Q
                         net (fo=4, routed)           0.165 80648.453    PCM_TX/inst/Clock_Divider/Tx_B_R[0]
    SLICE_X24Y28         LUT3 (Prop_lut3_I2_O)        0.045 80648.500 f  PCM_TX/inst/Clock_Divider/Data_Out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.177 80648.680    PCM_TX/inst/FIFO_B/Data_Out_reg[8]_P_0
    SLICE_X23Y28         FDPE                                         f  PCM_TX/inst/FIFO_B/Data_Out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock BCK fall edge)    80566.453 80566.453 f  
    BUFGCTRL_X0Y0        BUFG                         0.000 80566.453 f  PCM_TX/inst/Clock_Divider/BCK_BUFF/O
                         net (fo=205, routed)         0.816 80567.266    PCM_TX/inst/FIFO_B/BCK_out
    SLICE_X23Y28         FDPE                                         r  PCM_TX/inst/FIFO_B/Data_Out_reg[8]_P/C  (IS_INVERTED)
                         clock pessimism              0.000 80567.266    
                         clock uncertainty            0.092 80567.359    
    SLICE_X23Y28         FDPE (Remov_fdpe_C_PRE)     -0.088 80567.273    PCM_TX/inst/FIFO_B/Data_Out_reg[8]_P
  -------------------------------------------------------------------
                         required time                      -80567.266    
                         arrival time                       80648.680    
  -------------------------------------------------------------------
                         slack                                 81.405    





