%\begin{enumerate}
\item For the given digital circuit, $A = B = 1$. Assume that AND,OR,and NOT gates have propagation delays of $10 ns, 10 ns, and 5 ns$ respectively. All lines have zero propagation delay. Given that $C = 1$ when the circuit is turned on, the frequency of steady-state oscillation of the output Y is \rule{30pt}{1pt}


\hfill{(GATE IN 2023)}

  \begin{figure}[!ht]
   \includegraphics[width=\columnwidth]{gate.jpg}
         \caption{circuit}
   \label{figs:fig1}
  \end{figure}

\begin{enumerate}
\item $ 20 MHz $
\item $ 15 MHz $
\item $ 40 MHz $ 
\item $ 50 MHz $
\end{enumerate}`
\end{enumerate}
