verilog-nameable-item-re is a variable defined in `verilog-mode.el'.<br/>Its value is<br/>"\\<\\(begin\\|end\\(?:c\\(?:ase\\|l\\(?:ass\\|ocking\\)\\|onfig\\)\\|function\\|generate\\|interface\\|module\\|p\\(?:\\(?:ackag\\|rimitiv\\)e\\)\\|specify\\|ta\\(?:ble\\|sk\\)\\)?\\|fork\\|join\\(?:_\\(?:any\\|none\\)\\)?\\)\\>"<br/><br/>  This variable may be risky if used as a file-local variable.<br/><br/>Documentation:<br/>Not documented as a variable.