{
  "files.associations": {
    "*.v": "systemverilog",
    "vector": "cpp"
  }
}