--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
System_Connection.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SSEG_AN<0>  |         6.971(R)|      SLOW  |         3.554(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<1>  |         6.896(R)|      SLOW  |         3.512(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<2>  |         6.621(R)|      SLOW  |         3.344(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<3>  |         6.707(R)|      SLOW  |         3.399(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<0>  |         7.055(R)|      SLOW  |         3.638(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<1>  |         7.185(R)|      SLOW  |         3.736(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<2>  |         7.170(R)|      SLOW  |         3.724(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<3>  |         7.193(R)|      SLOW  |         3.737(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<4>  |         7.080(R)|      SLOW  |         3.642(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<5>  |         7.142(R)|      SLOW  |         3.722(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<6>  |         6.865(R)|      SLOW  |         3.519(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.637|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Nov 11 12:56:54 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



