
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035645                       # Number of seconds simulated
sim_ticks                                 35645365164                       # Number of ticks simulated
final_tick                               565209745101                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 245141                       # Simulator instruction rate (inst/s)
host_op_rate                                   315465                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2017456                       # Simulator tick rate (ticks/s)
host_mem_usage                               16953924                       # Number of bytes of host memory used
host_seconds                                 17668.47                       # Real time elapsed on the host
sim_insts                                  4331260710                       # Number of instructions simulated
sim_ops                                    5573783939                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       764800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1344256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       234880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       421376                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2772352                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1534080                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1534080                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5975                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10502                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1835                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3292                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 21659                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11985                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11985                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39500                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     21455805                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53864                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     37711944                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        57455                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6589356                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        46682                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11821341                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                77775946                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39500                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53864                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        57455                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        46682                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             197501                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          43037292                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               43037292                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          43037292                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39500                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     21455805                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53864                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     37711944                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        57455                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6589356                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        46682                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11821341                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              120813238                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85480493                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31004266                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25441298                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2018519                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13045755                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12087557                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3158418                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87136                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32037745                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170408120                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31004266                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15245975                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36613797                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10820954                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6469843                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15669775                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       802833                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83891541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.495902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.336497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47277744     56.36%     56.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3657595      4.36%     60.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3204825      3.82%     64.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3444782      4.11%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2995605      3.57%     72.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1572627      1.87%     74.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1028677      1.23%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2711663      3.23%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17998023     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83891541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362706                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.993532                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33698940                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6052718                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34829785                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       546381                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8763708                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5073432                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6563                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202074007                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51019                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8763708                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35369591                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2582551                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       765084                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33670933                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2739666                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195221681                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12498                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1714684                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       749232                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           86                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271228059                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910350307                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910350307                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102968795                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33631                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17585                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7261123                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19243198                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10026527                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240895                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3096969                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184020999                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33593                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147821334                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       287642                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61104705                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186766171                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1549                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83891541                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.762053                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909652                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29665442     35.36%     35.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17873157     21.31%     56.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11942193     14.24%     70.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7642810      9.11%     80.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7552829      9.00%     89.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4421459      5.27%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3393256      4.04%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       745946      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       654449      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83891541                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084006     70.02%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            40      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203712     13.16%     83.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260370     16.82%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121602411     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2019002      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15743682     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8440217      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147821334                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.729299                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548128                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010473                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381369975                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245160357                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143678748                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149369462                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262280                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7031069                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          500                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1073                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2284854                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          571                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8763708                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1839043                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       156789                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184054592                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       318871                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19243198                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10026527                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17571                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        112882                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6700                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1073                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1235324                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1129181                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2364505                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145243533                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14793531                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2577797                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22992120                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20586526                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8198589                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.699142                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143824357                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143678748                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93736221                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261824424                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.680837                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358012                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61635897                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2043601                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75127833                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629515                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172553                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29801322     39.67%     39.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20463369     27.24%     66.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8393448     11.17%     78.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4290581      5.71%     83.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3678132      4.90%     88.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1806646      2.40%     91.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1996308      2.66%     93.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007910      1.34%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3690117      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75127833                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3690117                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255495533                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376887700                       # The number of ROB writes
system.switch_cpus0.timesIdled                  38288                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1588952                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854805                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854805                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.169858                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.169858                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655785376                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197099681                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189533974                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85480493                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30525810                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26691072                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1931901                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15323793                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14689120                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2194413                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        60993                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36004075                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             169840793                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30525810                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16883533                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34968948                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9476462                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4114881                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17748729                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       766629                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82621528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.366085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.171007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47652580     57.68%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1731808      2.10%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3174224      3.84%     63.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2971347      3.60%     67.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4902774      5.93%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5101632      6.17%     79.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1206524      1.46%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          908262      1.10%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14972377     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82621528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.357108                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.986895                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37129098                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3986300                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33843063                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       135022                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7528044                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3317658                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5561                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     190007424                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1390                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7528044                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        38680430                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1426582                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       451825                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32408645                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2126001                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     185026494                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        736293                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       841465                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    245610280                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    842167200                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    842167200                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    160003031                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        85607249                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        21811                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10645                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5731303                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28498090                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6185154                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       102188                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1810711                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         175112722                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21280                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147883287                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       197106                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     52419726                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    143864426                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82621528                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.789888                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.842749                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28588392     34.60%     34.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15468005     18.72%     53.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13305158     16.10%     69.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8252677      9.99%     79.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8664932     10.49%     89.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5087101      6.16%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2247203      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       595996      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       412064      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82621528                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         582733     66.31%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        186682     21.24%     87.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       109358     12.44%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115958329     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1164078      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10638      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25481920     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5268322      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147883287                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.730024                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             878773                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005942                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    379463981                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    227554165                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143070795                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148762060                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       360670                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8104412                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          999                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          438                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1512602                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7528044                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         841704                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        57179                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    175134006                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       206150                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28498090                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6185154                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10644                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32479                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          210                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          438                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1030845                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1135940                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2166785                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145127449                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24496810                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2755838                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            29633794                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21941740                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5136984                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.697784                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143230912                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143070795                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87906885                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        214412071                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.673724                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409990                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107533032                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122127422                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53007268                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21272                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1937001                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75093484                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626338                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.322229                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34477103     45.91%     45.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15943862     21.23%     67.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8929418     11.89%     79.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3020305      4.02%     83.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2886144      3.84%     86.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1194741      1.59%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3226875      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       936010      1.25%     94.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4479026      5.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75093484                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107533032                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122127422                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25066230                       # Number of memory references committed
system.switch_cpus1.commit.loads             20393678                       # Number of loads committed
system.switch_cpus1.commit.membars              10636                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19127701                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106602369                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1648683                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4479026                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           245749148                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          357803930                       # The number of ROB writes
system.switch_cpus1.timesIdled                  27831                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2858965                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107533032                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122127422                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107533032                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.794923                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.794923                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.257983                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.257983                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       671410280                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      187469359                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      195921800                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21272                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85480493                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32210118                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26282407                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2149806                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13655926                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12688474                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3329985                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94386                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33373632                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             174986148                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32210118                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16018459                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37933022                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11216991                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4840442                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16249360                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       830944                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     85196508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.539799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.339283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47263486     55.48%     55.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3118557      3.66%     59.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4648017      5.46%     64.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3231332      3.79%     68.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2259474      2.65%     71.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2208758      2.59%     73.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1341564      1.57%     75.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2860217      3.36%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18265103     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     85196508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376812                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.047089                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34313998                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5079040                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36224741                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       529604                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9049119                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5424167                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     209601840                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9049119                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36238564                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         499937                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1800687                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34790685                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2817511                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     203366830                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1175417                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       957844                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    285270900                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    946651397                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    946651397                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175624920                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       109645942                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36628                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17517                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8361693                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18646249                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9544329                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       113821                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3236631                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         189526847                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34960                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        151400331                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       300594                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63176349                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    193374753                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           68                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     85196508                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.777072                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.914684                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30350891     35.62%     35.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16944406     19.89%     55.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12559420     14.74%     70.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8206667      9.63%     79.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8190872      9.61%     89.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3971238      4.66%     94.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3515758      4.13%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       655190      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       802066      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85196508                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         824626     71.29%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        163580     14.14%     85.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       168458     14.56%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126656055     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1910721      1.26%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17446      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14883891      9.83%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7932218      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     151400331                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.771168                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1156664                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007640                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    389454420                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    252738558                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    147211721                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152556995                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       474044                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7234351                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6338                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          402                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2287456                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9049119                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         258066                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        49828                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    189561809                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       654137                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18646249                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9544329                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17514                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42325                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          402                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1310069                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1169165                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2479234                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148617263                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13905654                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2783060                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21650444                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21120687                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7744790                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.738610                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             147274872                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            147211721                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         95382716                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        271019161                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.722167                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351941                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102113049                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125868755                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63693289                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34892                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2167044                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76147389                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.652962                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.174831                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29035277     38.13%     38.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21844078     28.69%     66.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8249143     10.83%     77.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4622662      6.07%     83.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3931531      5.16%     88.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1757418      2.31%     91.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1685207      2.21%     93.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1142635      1.50%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3879438      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76147389                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102113049                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125868755                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18668767                       # Number of memory references committed
system.switch_cpus2.commit.loads             11411894                       # Number of loads committed
system.switch_cpus2.commit.membars              17446                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18262209                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113314270                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2603314                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3879438                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           261829995                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          388179014                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17226                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 283985                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102113049                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125868755                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102113049                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.837116                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.837116                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.194577                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.194577                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       667465951                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      204812843                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      192620646                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34892                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                85480493                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31257007                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25439105                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2088756                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13336423                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12323452                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3218622                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        92122                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34560370                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             170706229                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31257007                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15542074                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35873439                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10716947                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5140765                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16893761                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       839290                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84167141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.498034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.301314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48293702     57.38%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1939524      2.30%     59.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2525055      3.00%     62.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3799810      4.51%     67.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3690130      4.38%     71.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2804689      3.33%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1668511      1.98%     76.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2497485      2.97%     79.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16948235     20.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84167141                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.365662                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.997020                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35699314                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5022697                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34582551                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       270286                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8592292                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5292831                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          266                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     204243417                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1364                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8592292                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37592484                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1005405                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1265117                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32915497                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2796340                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     198294645                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          726                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1209252                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       877951                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           21                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    276309909                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    923492786                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    923492786                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171813640                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       104496239                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42017                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23660                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7901215                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18381693                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9738015                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       188564                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3148894                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         184304040                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        39885                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        148460088                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       276343                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     59923560                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    182250841                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6341                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84167141                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.763872                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897959                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29036028     34.50%     34.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18572409     22.07%     56.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11982438     14.24%     70.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8180480      9.72%     80.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7654981      9.09%     89.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4082842      4.85%     94.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3007909      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       900657      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       749397      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84167141                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         730149     69.16%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             6      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        150270     14.23%     83.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       175266     16.60%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    123532877     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2097676      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16772      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14655755      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8157008      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     148460088                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.736772                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1055691                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007111                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    382419351                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    244268313                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    144294421                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     149515779                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       502999                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7044067                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2292                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          870                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2471117                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          429                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8592292                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         580181                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        98127                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    184343930                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1263315                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18381693                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9738015                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23113                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         74354                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          870                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1278855                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1176478                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2455333                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    145617791                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13795015                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2842297                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21770620                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20397185                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7975605                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.703521                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             144332637                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            144294421                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         92714917                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        260353404                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.688039                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356112                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100622032                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123668677                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     60675537                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33544                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2123143                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75574848                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.636373                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.154755                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28929701     38.28%     38.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21811349     28.86%     67.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8036450     10.63%     77.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4600979      6.09%     83.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3839930      5.08%     88.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1888041      2.50%     91.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1880342      2.49%     93.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       804934      1.07%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3783122      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75574848                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100622032                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123668677                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18604524                       # Number of memory references committed
system.switch_cpus3.commit.loads             11337626                       # Number of loads committed
system.switch_cpus3.commit.membars              16772                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17737058                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        111470429                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2523343                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3783122                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           256135940                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          377285118                       # The number of ROB writes
system.switch_cpus3.timesIdled                  30608                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1313352                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100622032                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123668677                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100622032                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.849521                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.849521                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.177134                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.177134                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       655290672                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      199301701                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      188629759                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33544                       # number of misc regfile writes
system.l20.replacements                          5986                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                         1072660                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38754                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.678691                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        11948.836887                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.996732                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3054.448746                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             4.088125                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         17749.629510                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.364650                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000336                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.093214                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000125                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.541676                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        89115                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  89115                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           36756                       # number of Writeback hits
system.l20.Writeback_hits::total                36756                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        89115                       # number of demand (read+write) hits
system.l20.demand_hits::total                   89115                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        89115                       # number of overall hits
system.l20.overall_hits::total                  89115                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         5975                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 5986                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         5975                       # number of demand (read+write) misses
system.l20.demand_misses::total                  5986                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         5975                       # number of overall misses
system.l20.overall_misses::total                 5986                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1234763                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1023163237                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1024398000                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1234763                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1023163237                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1024398000                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1234763                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1023163237                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1024398000                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95090                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95101                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        36756                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            36756                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95090                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95101                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95090                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95101                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.062835                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.062944                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.062835                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.062944                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.062835                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.062944                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 171240.709121                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 171132.308720                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 171240.709121                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 171132.308720                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 112251.181818                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 171240.709121                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 171132.308720                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4305                       # number of writebacks
system.l20.writebacks::total                     4305                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         5975                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            5986                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         5975                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             5986                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         5975                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            5986                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    955084125                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    956194258                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    955084125                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    956194258                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1110133                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    955084125                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    956194258                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.062835                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.062944                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.062835                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.062944                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.062835                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.062944                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 159846.715481                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 159738.432676                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 159846.715481                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 159738.432676                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 100921.181818                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 159846.715481                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 159738.432676                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         10517                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          272041                       # Total number of references to valid blocks.
system.l21.sampled_refs                         43285                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.284879                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6149.410036                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.993492                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5332.698052                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             3.223861                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         21267.674558                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.187665                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000458                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.162741                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000098                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.649038                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        42613                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  42613                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           15657                       # number of Writeback hits
system.l21.Writeback_hits::total                15657                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        42613                       # number of demand (read+write) hits
system.l21.demand_hits::total                   42613                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        42613                       # number of overall hits
system.l21.overall_hits::total                  42613                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        10502                       # number of ReadReq misses
system.l21.ReadReq_misses::total                10517                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        10502                       # number of demand (read+write) misses
system.l21.demand_misses::total                 10517                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        10502                       # number of overall misses
system.l21.overall_misses::total                10517                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2504234                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1592754904                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1595259138                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2504234                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1592754904                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1595259138                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2504234                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1592754904                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1595259138                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53115                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53130                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        15657                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            15657                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53115                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53130                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53115                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53130                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.197722                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.197948                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.197722                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.197948                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.197722                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.197948                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 166948.933333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 151662.055228                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 151683.858325                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 166948.933333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 151662.055228                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 151683.858325                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 166948.933333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 151662.055228                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 151683.858325                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3271                       # number of writebacks
system.l21.writebacks::total                     3271                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        10502                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           10517                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        10502                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            10517                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        10502                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           10517                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2329034                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1470202474                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1472531508                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2329034                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1470202474                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1472531508                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2329034                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1470202474                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1472531508                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.197722                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.197948                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.197722                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.197948                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.197722                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.197948                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 155268.933333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 139992.617978                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 140014.406009                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 155268.933333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 139992.617978                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 140014.406009                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 155268.933333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 139992.617978                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 140014.406009                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1851                       # number of replacements
system.l22.tagsinuse                            32768                       # Cycle average of tags in use
system.l22.total_refs                          395607                       # Total number of references to valid blocks.
system.l22.sampled_refs                         34619                       # Sample count of references to valid blocks.
system.l22.avg_refs                         11.427453                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         9565.969804                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.015862                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   933.477666                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst           159.682103                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         22093.854565                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.291930                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000458                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.028487                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.004873                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.674251                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        31861                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31862                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10719                       # number of Writeback hits
system.l22.Writeback_hits::total                10719                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        31861                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31862                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        31861                       # number of overall hits
system.l22.overall_hits::total                  31862                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1835                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1851                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1835                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1851                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1835                       # number of overall misses
system.l22.overall_misses::total                 1851                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3446144                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    285098571                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      288544715                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3446144                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    285098571                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       288544715                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3446144                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    285098571                       # number of overall miss cycles
system.l22.overall_miss_latency::total      288544715                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        33696                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              33713                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10719                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10719                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        33696                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               33713                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        33696                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              33713                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.941176                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.054458                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.054905                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.941176                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.054458                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.054905                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.941176                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.054458                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.054905                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst       215384                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 155367.068665                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 155885.853593                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst       215384                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 155367.068665                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 155885.853593                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst       215384                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 155367.068665                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 155885.853593                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1723                       # number of writebacks
system.l22.writebacks::total                     1723                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1835                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1851                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1835                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1851                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1835                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1851                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3263631                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    264179263                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    267442894                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3263631                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    264179263                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    267442894                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3263631                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    264179263                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    267442894                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.941176                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.054458                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.054905                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.941176                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.054458                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.054905                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.941176                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.054458                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.054905                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 203976.937500                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 143966.900817                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 144485.626148                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 203976.937500                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 143966.900817                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 144485.626148                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 203976.937500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 143966.900817                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 144485.626148                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          3305                       # number of replacements
system.l23.tagsinuse                     32767.988164                       # Cycle average of tags in use
system.l23.total_refs                          745907                       # Total number of references to valid blocks.
system.l23.sampled_refs                         36073                       # Sample count of references to valid blocks.
system.l23.avg_refs                         20.677709                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks        13019.766774                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.996998                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1662.912370                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst             5.565809                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         18066.746213                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.397332                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000397                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.050748                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000170                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.551353                       # Average percentage of cache occupancy
system.l23.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        49184                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  49184                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           28029                       # number of Writeback hits
system.l23.Writeback_hits::total                28029                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        49184                       # number of demand (read+write) hits
system.l23.demand_hits::total                   49184                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        49184                       # number of overall hits
system.l23.overall_hits::total                  49184                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         3290                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 3303                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         3292                       # number of demand (read+write) misses
system.l23.demand_misses::total                  3305                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         3292                       # number of overall misses
system.l23.overall_misses::total                 3305                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3100473                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    490000839                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      493101312                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       213474                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       213474                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3100473                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    490214313                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       493314786                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3100473                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    490214313                       # number of overall miss cycles
system.l23.overall_miss_latency::total      493314786                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        52474                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              52487                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        28029                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            28029                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        52476                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               52489                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        52476                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              52489                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.062698                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.062930                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.062733                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.062966                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.062733                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.062966                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 238497.923077                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 148936.425228                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 149288.922797                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       106737                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       106737                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 238497.923077                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 148910.787667                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 149263.172769                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 238497.923077                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 148910.787667                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 149263.172769                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2686                       # number of writebacks
system.l23.writebacks::total                     2686                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         3290                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            3303                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         3292                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             3305                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         3292                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            3305                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2952382                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    452469236                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    455421618                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       190328                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       190328                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2952382                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    452659564                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    455611946                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2952382                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    452659564                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    455611946                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.062698                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.062930                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.062733                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.062966                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.062733                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.062966                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 227106.307692                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 137528.643161                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 137881.204360                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        95164                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total        95164                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 227106.307692                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 137502.905225                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 137855.354312                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 227106.307692                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 137502.905225                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 137855.354312                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996728                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015677425                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843334.709619                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996728                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15669764                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15669764                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15669764                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15669764                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15669764                       # number of overall hits
system.cpu0.icache.overall_hits::total       15669764                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1286133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1286133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1286133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1286133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15669775                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15669775                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15669775                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15669775                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15669775                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15669775                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 116921.181818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 116921.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 116921.181818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1245763                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1245763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1245763                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 113251.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 113251.181818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95090                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191903270                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95346                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2012.703941                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.488376                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.511624                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915970                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084030                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11639158                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11639158                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709405                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709405                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16863                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16863                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19348563                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19348563                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19348563                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19348563                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       347977                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       347977                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          120                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          120                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       348097                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        348097                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       348097                       # number of overall misses
system.cpu0.dcache.overall_misses::total       348097                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10861835606                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10861835606                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     15663029                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     15663029                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10877498635                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10877498635                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10877498635                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10877498635                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11987135                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11987135                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19696660                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19696660                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19696660                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19696660                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029029                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029029                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017673                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017673                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017673                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017673                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31214.234291                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31214.234291                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 130525.241667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 130525.241667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31248.469924                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31248.469924                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31248.469924                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31248.469924                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        36756                       # number of writebacks
system.cpu0.dcache.writebacks::total            36756                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       252887                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       252887                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       253007                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       253007                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       253007                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       253007                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95090                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95090                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95090                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95090                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95090                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95090                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1854821925                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1854821925                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1854821925                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1854821925                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1854821925                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1854821925                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007933                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007933                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004828                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004828                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004828                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004828                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19505.961983                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19505.961983                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19505.961983                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19505.961983                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19505.961983                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19505.961983                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993486                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929214703                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714418.271218                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993486                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024028                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868579                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17748713                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17748713                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17748713                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17748713                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17748713                       # number of overall hits
system.cpu1.icache.overall_hits::total       17748713                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2688833                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2688833                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2688833                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2688833                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2688833                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2688833                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17748729                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17748729                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17748729                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17748729                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17748729                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17748729                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 168052.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 168052.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 168052.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 168052.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 168052.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 168052.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2538248                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2538248                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2538248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2538248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2538248                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2538248                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 169216.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 169216.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 169216.533333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53115                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               231904847                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53371                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4345.147121                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.119200                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.880800                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.828591                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.171409                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22263102                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22263102                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4651260                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4651260                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10645                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10645                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10636                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10636                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     26914362                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        26914362                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     26914362                       # number of overall hits
system.cpu1.dcache.overall_hits::total       26914362                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       152992                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       152992                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       152992                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        152992                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       152992                       # number of overall misses
system.cpu1.dcache.overall_misses::total       152992                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  11570806204                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11570806204                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  11570806204                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11570806204                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  11570806204                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11570806204                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22416094                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22416094                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4651260                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4651260                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10636                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10636                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27067354                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27067354                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27067354                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27067354                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006825                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006825                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005652                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005652                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005652                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005652                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 75630.138857                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75630.138857                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 75630.138857                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75630.138857                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 75630.138857                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75630.138857                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        15657                       # number of writebacks
system.cpu1.dcache.writebacks::total            15657                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        99877                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        99877                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        99877                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        99877                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        99877                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        99877                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53115                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53115                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53115                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53115                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53115                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53115                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1892058616                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1892058616                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1892058616                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1892058616                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1892058616                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1892058616                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001962                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001962                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001962                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001962                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 35621.926311                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35621.926311                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 35621.926311                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 35621.926311                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 35621.926311                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 35621.926311                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.015778                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1022599906                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2208639.105832                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.015778                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025666                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740410                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16249341                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16249341                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16249341                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16249341                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16249341                       # number of overall hits
system.cpu2.icache.overall_hits::total       16249341                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3817463                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3817463                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3817463                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3817463                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3817463                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3817463                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16249360                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16249360                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16249360                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16249360                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16249360                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16249360                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 200919.105263                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 200919.105263                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 200919.105263                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 200919.105263                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 200919.105263                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 200919.105263                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3466795                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3466795                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3466795                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3466795                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3466795                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3466795                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 203929.117647                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 203929.117647                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 203929.117647                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 203929.117647                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 203929.117647                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 203929.117647                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33696                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164983162                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33952                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4859.306138                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.012616                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.987384                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902393                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097607                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10585560                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10585560                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7221981                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7221981                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17473                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17473                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17446                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17446                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17807541                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17807541                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17807541                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17807541                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        67780                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        67780                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        67780                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         67780                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        67780                       # number of overall misses
system.cpu2.dcache.overall_misses::total        67780                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1930948426                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1930948426                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1930948426                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1930948426                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1930948426                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1930948426                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10653340                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10653340                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7221981                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7221981                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17446                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17446                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17875321                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17875321                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17875321                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17875321                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006362                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006362                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003792                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003792                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003792                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003792                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28488.468958                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28488.468958                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28488.468958                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28488.468958                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28488.468958                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28488.468958                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10719                       # number of writebacks
system.cpu2.dcache.writebacks::total            10719                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        34084                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        34084                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        34084                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        34084                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        34084                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        34084                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33696                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33696                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33696                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33696                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33696                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33696                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    541433499                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    541433499                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    541433499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    541433499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    541433499                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    541433499                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16068.183137                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16068.183137                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16068.183137                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16068.183137                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16068.183137                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16068.183137                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996994                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020117165                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056687.832661                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996994                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16893744                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16893744                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16893744                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16893744                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16893744                       # number of overall hits
system.cpu3.icache.overall_hits::total       16893744                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4207472                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4207472                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4207472                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4207472                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4207472                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4207472                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16893761                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16893761                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16893761                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16893761                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16893761                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16893761                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 247498.352941                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 247498.352941                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 247498.352941                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 247498.352941                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 247498.352941                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 247498.352941                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3113949                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3113949                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3113949                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3113949                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3113949                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3113949                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 239534.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 239534.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 239534.538462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 239534.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 239534.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 239534.538462                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52476                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174227809                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52732                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3304.024293                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.222035                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.777965                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911024                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088976                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10496300                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10496300                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7227871                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7227871                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17705                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17705                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16772                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16772                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17724171                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17724171                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17724171                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17724171                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       132335                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       132335                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         4472                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4472                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       136807                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        136807                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       136807                       # number of overall misses
system.cpu3.dcache.overall_misses::total       136807                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4121546517                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4121546517                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    668534404                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    668534404                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4790080921                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4790080921                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4790080921                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4790080921                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10628635                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10628635                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7232343                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7232343                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17705                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17705                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16772                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16772                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17860978                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17860978                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17860978                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17860978                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012451                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012451                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000618                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000618                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007660                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007660                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007660                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007660                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 31144.795534                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 31144.795534                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 149493.381932                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 149493.381932                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 35013.419788                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 35013.419788                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 35013.419788                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 35013.419788                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1974665                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             18                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 109703.611111                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        28029                       # number of writebacks
system.cpu3.dcache.writebacks::total            28029                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        79861                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        79861                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         4470                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4470                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        84331                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        84331                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        84331                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        84331                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52474                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52474                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52476                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52476                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52476                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52476                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    898373098                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    898373098                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       215474                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       215474                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    898588572                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    898588572                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    898588572                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    898588572                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004937                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004937                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002938                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002938                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002938                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002938                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 17120.347181                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 17120.347181                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       107737                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       107737                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 17123.800823                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 17123.800823                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 17123.800823                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 17123.800823                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
