{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415382892085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415382892086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 07 11:54:51 2014 " "Processing started: Fri Nov 07 11:54:51 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415382892086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415382892086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415382892087 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_7_1200mv_85c_slow.vho C:/Users/MARCO/Altera Projects/FPGA-Labs/LCD/simulation/modelsim/ simulation " "Generated file main_7_1200mv_85c_slow.vho in folder \"C:/Users/MARCO/Altera Projects/FPGA-Labs/LCD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1415382893384 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_7_1200mv_0c_slow.vho C:/Users/MARCO/Altera Projects/FPGA-Labs/LCD/simulation/modelsim/ simulation " "Generated file main_7_1200mv_0c_slow.vho in folder \"C:/Users/MARCO/Altera Projects/FPGA-Labs/LCD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1415382893490 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_min_1200mv_0c_fast.vho C:/Users/MARCO/Altera Projects/FPGA-Labs/LCD/simulation/modelsim/ simulation " "Generated file main_min_1200mv_0c_fast.vho in folder \"C:/Users/MARCO/Altera Projects/FPGA-Labs/LCD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1415382893572 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main.vho C:/Users/MARCO/Altera Projects/FPGA-Labs/LCD/simulation/modelsim/ simulation " "Generated file main.vho in folder \"C:/Users/MARCO/Altera Projects/FPGA-Labs/LCD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1415382893665 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_7_1200mv_85c_vhd_slow.sdo C:/Users/MARCO/Altera Projects/FPGA-Labs/LCD/simulation/modelsim/ simulation " "Generated file main_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/MARCO/Altera Projects/FPGA-Labs/LCD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1415382893734 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_7_1200mv_0c_vhd_slow.sdo C:/Users/MARCO/Altera Projects/FPGA-Labs/LCD/simulation/modelsim/ simulation " "Generated file main_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/MARCO/Altera Projects/FPGA-Labs/LCD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1415382893786 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_min_1200mv_0c_vhd_fast.sdo C:/Users/MARCO/Altera Projects/FPGA-Labs/LCD/simulation/modelsim/ simulation " "Generated file main_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/MARCO/Altera Projects/FPGA-Labs/LCD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1415382893847 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main_vhd.sdo C:/Users/MARCO/Altera Projects/FPGA-Labs/LCD/simulation/modelsim/ simulation " "Generated file main_vhd.sdo in folder \"C:/Users/MARCO/Altera Projects/FPGA-Labs/LCD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1415382893921 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "395 " "Peak virtual memory: 395 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415382894041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 07 11:54:54 2014 " "Processing ended: Fri Nov 07 11:54:54 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415382894041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415382894041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415382894041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415382894041 ""}
