
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 3.52

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.25 source latency counter_reg[0]$_DFFE_PN0P_/CLK ^
  -0.26 target latency counter_reg[3]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net8 (net)
                  0.06    0.00    0.73 ^ hold1/A (sky130_fd_sc_hd__clkbuf_2)
     5    0.03    0.18    0.20    0.93 ^ hold1/X (sky130_fd_sc_hd__clkbuf_2)
                                         net1 (net)
                  0.18    0.00    0.93 ^ counter_reg[3]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.93   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     3    0.01    0.06    0.14    0.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00    0.26 ^ counter_reg[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    0.26   clock reconvergence pessimism
                          0.36    0.62   library removal time
                                  0.62   data required time
-----------------------------------------------------------------------------
                                  0.62   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: counter_reg[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _33_/A (sky130_fd_sc_hd__buf_2)
     9    0.04    0.19    0.19    0.39 ^ _33_/X (sky130_fd_sc_hd__buf_2)
                                         _06_ (net)
                  0.19    0.00    0.40 ^ _40_/A2 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.07    0.11    0.51 v _40_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _01_ (net)
                  0.07    0.00    0.51 v counter_reg[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.51   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     3    0.01    0.06    0.14    0.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00    0.26 ^ counter_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    0.26   clock reconvergence pessimism
                         -0.05    0.21   library hold time
                                  0.21   data required time
-----------------------------------------------------------------------------
                                  0.21   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net8 (net)
                  0.06    0.00    0.73 ^ hold1/A (sky130_fd_sc_hd__clkbuf_2)
     5    0.03    0.18    0.20    0.93 ^ hold1/X (sky130_fd_sc_hd__clkbuf_2)
                                         net1 (net)
                  0.18    0.00    0.93 ^ counter_reg[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.93   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     3    0.01    0.05    0.13    5.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    5.25 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.25   clock reconvergence pessimism
                          0.18    5.43   library recovery time
                                  5.43   data required time
-----------------------------------------------------------------------------
                                  5.43   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  4.50   slack (MET)


Startpoint: counter_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     3    0.01    0.06    0.14    0.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00    0.26 ^ counter_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
     6    0.02    0.09    0.45    0.71 v counter_reg[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         net4 (net)
                  0.09    0.00    0.71 v _31_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.07    0.09    0.80 ^ _31_/Y (sky130_fd_sc_hd__inv_1)
                                         _25_ (net)
                  0.07    0.00    0.80 ^ _56_/B (sky130_fd_sc_hd__ha_1)
     1    0.00    0.06    0.15    0.94 ^ _56_/COUT (sky130_fd_sc_hd__ha_1)
                                         _26_ (net)
                  0.06    0.00    0.94 ^ _32_/B (sky130_fd_sc_hd__nand2b_1)
     2    0.01    0.06    0.07    1.02 v _32_/Y (sky130_fd_sc_hd__nand2b_1)
                                         _05_ (net)
                  0.06    0.00    1.02 v _34_/A3 (sky130_fd_sc_hd__o31a_1)
     3    0.01    0.09    0.29    1.31 v _34_/X (sky130_fd_sc_hd__o31a_1)
                                         _07_ (net)
                  0.09    0.00    1.31 v _53_/A1 (sky130_fd_sc_hd__a221oi_1)
     1    0.00    0.28    0.32    1.62 ^ _53_/Y (sky130_fd_sc_hd__a221oi_1)
                                         _03_ (net)
                  0.28    0.00    1.62 ^ counter_reg[3]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
                                  1.62   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     3    0.01    0.06    0.14    5.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00    5.26 ^ counter_reg[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.26   clock reconvergence pessimism
                         -0.12    5.14   library setup time
                                  5.14   data required time
-----------------------------------------------------------------------------
                                  5.14   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  3.52   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.06    0.53    0.73 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net8 (net)
                  0.06    0.00    0.73 ^ hold1/A (sky130_fd_sc_hd__clkbuf_2)
     5    0.03    0.18    0.20    0.93 ^ hold1/X (sky130_fd_sc_hd__clkbuf_2)
                                         net1 (net)
                  0.18    0.00    0.93 ^ counter_reg[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.93   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     3    0.01    0.05    0.13    5.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    5.25 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.25   clock reconvergence pessimism
                          0.18    5.43   library recovery time
                                  5.43   data required time
-----------------------------------------------------------------------------
                                  5.43   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  4.50   slack (MET)


Startpoint: counter_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     3    0.01    0.06    0.14    0.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00    0.26 ^ counter_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
     6    0.02    0.09    0.45    0.71 v counter_reg[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         net4 (net)
                  0.09    0.00    0.71 v _31_/A (sky130_fd_sc_hd__inv_1)
     2    0.01    0.07    0.09    0.80 ^ _31_/Y (sky130_fd_sc_hd__inv_1)
                                         _25_ (net)
                  0.07    0.00    0.80 ^ _56_/B (sky130_fd_sc_hd__ha_1)
     1    0.00    0.06    0.15    0.94 ^ _56_/COUT (sky130_fd_sc_hd__ha_1)
                                         _26_ (net)
                  0.06    0.00    0.94 ^ _32_/B (sky130_fd_sc_hd__nand2b_1)
     2    0.01    0.06    0.07    1.02 v _32_/Y (sky130_fd_sc_hd__nand2b_1)
                                         _05_ (net)
                  0.06    0.00    1.02 v _34_/A3 (sky130_fd_sc_hd__o31a_1)
     3    0.01    0.09    0.29    1.31 v _34_/X (sky130_fd_sc_hd__o31a_1)
                                         _07_ (net)
                  0.09    0.00    1.31 v _53_/A1 (sky130_fd_sc_hd__a221oi_1)
     1    0.00    0.28    0.32    1.62 ^ _53_/Y (sky130_fd_sc_hd__a221oi_1)
                                         _03_ (net)
                  0.28    0.00    1.62 ^ counter_reg[3]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
                                  1.62   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    5.12 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     3    0.01    0.06    0.14    5.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00    5.26 ^ counter_reg[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.26   clock reconvergence pessimism
                         -0.12    5.14   library setup time
                                  5.14   data required time
-----------------------------------------------------------------------------
                                  5.14   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  3.52   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
1.1932183504104614

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
1.4885469675064087

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8016

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.04354185238480568

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.052195001393556595

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8342

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.14    0.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.26 ^ counter_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.45    0.71 v counter_reg[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
   0.09    0.80 ^ _31_/Y (sky130_fd_sc_hd__inv_1)
   0.15    0.94 ^ _56_/COUT (sky130_fd_sc_hd__ha_1)
   0.07    1.02 v _32_/Y (sky130_fd_sc_hd__nand2b_1)
   0.29    1.31 v _34_/X (sky130_fd_sc_hd__o31a_1)
   0.32    1.62 ^ _53_/Y (sky130_fd_sc_hd__a221oi_1)
   0.00    1.62 ^ counter_reg[3]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
           1.62   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.14    5.26 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    5.26 ^ counter_reg[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.00    5.26   clock reconvergence pessimism
  -0.12    5.14   library setup time
           5.14   data required time
---------------------------------------------------------
           5.14   data required time
          -1.62   data arrival time
---------------------------------------------------------
           3.52   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.13    0.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.25 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.43    0.68 ^ counter_reg[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
   0.08    0.77 v _37_/Y (sky130_fd_sc_hd__a21oi_1)
   0.00    0.77 v counter_reg[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_2)
           0.77   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.13    0.25 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.25 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.00    0.25   clock reconvergence pessimism
  -0.04    0.21   library hold time
           0.21   data required time
---------------------------------------------------------
           0.21   data required time
          -0.77   data arrival time
---------------------------------------------------------
           0.56   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.2496

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.2590

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
1.6223

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
3.5201

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
216.982063

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.21e-05   3.59e-05   5.44e-11   9.80e-05  41.1%
Combinational          4.26e-05   4.53e-05   9.99e-11   8.79e-05  36.9%
Clock                  3.05e-05   2.20e-05   1.50e-11   5.25e-05  22.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.35e-04   1.03e-04   1.69e-10   2.38e-04 100.0%
                          56.7%      43.3%       0.0%
