#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001f05c39ad40 .scope module, "uart_transmitter_tb" "uart_transmitter_tb" 2 4;
 .timescale -9 -10;
v000001f05c262e00_0 .net "busy", 0 0, v000001f05c299880_0;  1 drivers
v000001f05c294a20_0 .var "clk", 0 0;
v000001f05c294ac0_0 .net "done", 0 0, v000001f05c299a60_0;  1 drivers
v000001f05c294b60_0 .var "en", 0 0;
v000001f05c294c00_0 .var "in", 7 0;
v000001f05c2ee570_0 .net "out", 0 0, v000001f05c262c20_0;  1 drivers
v000001f05c2ee610_0 .var "start", 0 0;
S_000001f05c2996f0 .scope module, "utx" "uart_transmitter" 2 16, 3 9 0, S_000001f05c39ad40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 1 "out";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "busy";
L_000001f05c29ca50 .functor BUFZ 3, v000001f05c39aed0_0, C4<000>, C4<000>, C4<000>;
v000001f05c39aed0_0 .var "bitIdx", 2 0;
v000001f05c299880_0 .var "busy", 0 0;
v000001f05c299920_0 .net "clk", 0 0, v000001f05c294a20_0;  1 drivers
v000001f05c2999c0_0 .var "data", 7 0;
v000001f05c299a60_0 .var "done", 0 0;
v000001f05c262a40_0 .net "enable", 0 0, v000001f05c294b60_0;  1 drivers
v000001f05c262ae0_0 .net "idx", 2 0, L_000001f05c29ca50;  1 drivers
v000001f05c262b80_0 .net "in", 7 0, v000001f05c294c00_0;  1 drivers
v000001f05c262c20_0 .var "out", 0 0;
v000001f05c262cc0_0 .net "start", 0 0, v000001f05c2ee610_0;  1 drivers
v000001f05c262d60_0 .var "state", 2 0;
E_000001f05c288080 .event posedge, v000001f05c299920_0;
    .scope S_000001f05c2996f0;
T_0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f05c262d60_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f05c2999c0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f05c39aed0_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_000001f05c2996f0;
T_1 ;
    %wait E_000001f05c288080;
    %load/vec4 v000001f05c262d60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001f05c262d60_0, 0;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f05c262c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f05c299a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f05c299880_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f05c39aed0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f05c2999c0_0, 0;
    %load/vec4 v000001f05c262cc0_0;
    %load/vec4 v000001f05c262a40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v000001f05c262b80_0;
    %assign/vec4 v000001f05c2999c0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f05c262d60_0, 0;
T_1.6 ;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f05c262c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f05c299880_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001f05c262d60_0, 0;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v000001f05c2999c0_0;
    %load/vec4 v000001f05c262ae0_0;
    %part/u 1;
    %assign/vec4 v000001f05c262c20_0, 0;
    %load/vec4 v000001f05c39aed0_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f05c39aed0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001f05c262d60_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v000001f05c39aed0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001f05c39aed0_0, 0;
T_1.9 ;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f05c299a60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f05c2999c0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001f05c262d60_0, 0;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f05c39ad40;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f05c294a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f05c294b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f05c2ee610_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f05c294c00_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_000001f05c39ad40;
T_3 ;
    %pushi/vec4 104, 0, 8;
    %store/vec4 v000001f05c294c00_0, 0, 8;
    %delay 440, 0;
    %pushi/vec4 101, 0, 8;
    %store/vec4 v000001f05c294c00_0, 0, 8;
    %delay 880, 0;
    %pushi/vec4 108, 0, 8;
    %store/vec4 v000001f05c294c00_0, 0, 8;
    %delay 1320, 0;
    %pushi/vec4 108, 0, 8;
    %store/vec4 v000001f05c294c00_0, 0, 8;
    %delay 1760, 0;
    %pushi/vec4 111, 0, 8;
    %store/vec4 v000001f05c294c00_0, 0, 8;
    %delay 2200, 0;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v000001f05c294c00_0, 0, 8;
    %delay 2640, 0;
    %pushi/vec4 119, 0, 8;
    %store/vec4 v000001f05c294c00_0, 0, 8;
    %delay 3080, 0;
    %pushi/vec4 111, 0, 8;
    %store/vec4 v000001f05c294c00_0, 0, 8;
    %delay 3520, 0;
    %pushi/vec4 114, 0, 8;
    %store/vec4 v000001f05c294c00_0, 0, 8;
    %delay 3960, 0;
    %pushi/vec4 108, 0, 8;
    %store/vec4 v000001f05c294c00_0, 0, 8;
    %delay 4400, 0;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v000001f05c294c00_0, 0, 8;
    %delay 530, 0;
    %vpi_call 2 58 "$finish" {0 0 0};
    %vpi_call 2 59 "$dumpfile", "test_dump.vcd" {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f05c39ad40 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001f05c39ad40;
T_4 ;
    %delay 20, 0;
    %load/vec4 v000001f05c294a20_0;
    %inv;
    %store/vec4 v000001f05c294a20_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "uart_transmitter_testbench.v";
    "uart_transmitter.v";
