<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v</a>
defines: 
time_elapsed: 1.964s
ram usage: 38472 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmppev28yc2/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v:1</a>: No timescale set for &#34;check&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v:16</a>: No timescale set for &#34;stimulus&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v.html#l-41" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v:41</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v:1</a>: Compile module &#34;work@check&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v:16</a>: Compile module &#34;work@stimulus&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v.html#l-41" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v:41</a>: Compile module &#34;work@test&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v:16</a>: Implicit port type (wire) for &#34;B&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v.html#l-41" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v:41</a>: Top level module &#34;work@test&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v:46</a>: Cannot find a module definition for &#34;work@test::ssub23&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 6
+ cat /tmpfs/tmp/tmppev28yc2/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_check
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmppev28yc2/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmppev28yc2/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@check, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v</a>, line:1, parent:work@test
   |vpiDefName:work@check
   |vpiFullName:work@check
   |vpiProcess:
   \_always: , line:6
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:6
       |vpiCondition:
       \_operation: , line:6
         |vpiOpType:37
         |vpiOperand:
         \_operation: , line:6
           |vpiOpType:37
           |vpiOperand:
           \_operation: , line:6
             |vpiOpType:37
             |vpiOperand:
             \_ref_obj: (a), line:6
               |vpiName:a
             |vpiOperand:
             \_ref_obj: (b), line:6
               |vpiName:b
           |vpiOperand:
           \_ref_obj: (int_AB), line:6
             |vpiName:int_AB
         |vpiOperand:
         \_ref_obj: (c), line:6
           |vpiName:c
       |vpiStmt:
       \_begin: , line:6
         |vpiFullName:work@check
         |vpiStmt:
         \_delay_control: , line:7
           |#1
         |vpiStmt:
         \_if_stmt: , line:8
           |vpiCondition:
           \_operation: , line:8
             |vpiOpType:15
             |vpiOperand:
             \_ref_obj: (int_AB), line:8
               |vpiName:int_AB
               |vpiFullName:work@check.int_AB
             |vpiOperand:
             \_ref_obj: (c), line:8
               |vpiName:c
               |vpiFullName:work@check.c
           |vpiStmt:
           \_begin: , line:8
             |vpiFullName:work@check
             |vpiStmt:
             \_sys_func_call: ($display), line:9
               |vpiName:$display
               |vpiArgument:
               \_constant: , line:9
                 |vpiConstType:6
                 |vpiDecompile:&#34;ERROR&#34;
                 |vpiSize:7
                 |STRING:&#34;ERROR&#34;
             |vpiStmt:
             \_sys_func_call: ($finish), line:10
               |vpiName:$finish
   |vpiPort:
   \_port: (a), line:1
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:1
         |vpiName:a
         |vpiFullName:work@check.a
   |vpiPort:
   \_port: (b), line:1
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:1
         |vpiName:b
         |vpiFullName:work@check.b
   |vpiPort:
   \_port: (c), line:1
     |vpiName:c
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (c), line:1
         |vpiName:c
         |vpiFullName:work@check.c
   |vpiContAssign:
   \_cont_assign: , line:4
     |vpiRhs:
     \_operation: , line:4
       |vpiOpType:11
       |vpiOperand:
       \_ref_obj: (a), line:4
         |vpiName:a
         |vpiFullName:work@check.a
       |vpiOperand:
       \_ref_obj: (b), line:4
         |vpiName:b
         |vpiFullName:work@check.b
     |vpiLhs:
     \_ref_obj: (int_AB), line:4
       |vpiName:int_AB
       |vpiFullName:work@check.int_AB
   |vpiNet:
   \_logic_net: (a), line:1
   |vpiNet:
   \_logic_net: (b), line:1
   |vpiNet:
   \_logic_net: (c), line:1
   |vpiNet:
   \_logic_net: (int_AB), line:2
     |vpiName:int_AB
     |vpiFullName:work@check.int_AB
     |vpiNetType:1
 |uhdmallModules:
 \_module: work@stimulus, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v</a>, line:16, parent:work@test
   |vpiDefName:work@stimulus
   |vpiFullName:work@stimulus
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:22
       |vpiFullName:work@stimulus
       |vpiStmt:
       \_assignment: , line:23
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (A), line:23
           |vpiName:A
           |vpiFullName:work@stimulus.A
         |vpiRhs:
         \_constant: , line:23
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:23
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (B), line:23
           |vpiName:B
           |vpiFullName:work@stimulus.B
         |vpiRhs:
         \_constant: , line:23
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_for_stmt: , line:24
         |vpiFullName:work@stimulus
         |vpiCondition:
         \_operation: , line:24
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (i), line:24
             |vpiName:i
             |vpiFullName:work@stimulus.i
           |vpiOperand:
           \_ref_obj: (S), line:24
             |vpiName:S
             |vpiFullName:work@stimulus.S
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_constant: , line:24
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiLhs:
           \_logic_var: , line:24
             |vpiFullName:work@stimulus
         |vpiForIncStmt:
         \_operation: , line:24
           |vpiOpType:82
           |vpiOperand:
           \_ref_obj: (i), line:24
             |vpiName:i
         |vpiStmt:
         \_begin: , line:24
           |vpiFullName:work@stimulus
           |vpiStmt:
           \_delay_control: , line:25
             |#1
             |vpiStmt:
             \_assignment: , line:25
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (A), line:25
                 |vpiName:A
                 |vpiFullName:work@stimulus.A
               |vpiRhs:
               \_operation: , line:25
                 |vpiOpType:13
                 |vpiOperand:
                 \_sys_func_call: ($random), line:25
                   |vpiName:$random
                 |vpiOperand:
                 \_ref_obj: (MAX), line:25
                   |vpiName:MAX
                   |vpiFullName:work@stimulus.MAX
           |vpiStmt:
           \_assignment: , line:26
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (B), line:26
               |vpiName:B
               |vpiFullName:work@stimulus.B
             |vpiRhs:
             \_operation: , line:26
               |vpiOpType:13
               |vpiOperand:
               \_sys_func_call: ($random), line:26
                 |vpiName:$random
               |vpiOperand:
               \_ref_obj: (MAX), line:26
                 |vpiName:MAX
                 |vpiFullName:work@stimulus.MAX
       |vpiStmt:
       \_delay_control: , line:28
         |#1
         |vpiStmt:
         \_assignment: , line:28
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (A), line:28
             |vpiName:A
             |vpiFullName:work@stimulus.A
           |vpiRhs:
           \_constant: , line:28
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
       |vpiStmt:
       \_assignment: , line:29
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (B), line:29
           |vpiName:B
           |vpiFullName:work@stimulus.B
         |vpiRhs:
         \_constant: , line:29
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_delay_control: , line:30
         |#1
         |vpiStmt:
         \_assignment: , line:30
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (A), line:30
             |vpiName:A
             |vpiFullName:work@stimulus.A
           |vpiRhs:
           \_constant: , line:30
             |vpiConstType:5
             |vpiDecompile:23&#39;h7fffff
             |vpiSize:23
             |HEX:23&#39;h7fffff
       |vpiStmt:
       \_delay_control: , line:31
         |#1
         |vpiStmt:
         \_assignment: , line:31
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (B), line:31
             |vpiName:B
             |vpiFullName:work@stimulus.B
           |vpiRhs:
           \_constant: , line:31
             |vpiConstType:5
             |vpiDecompile:23&#39;h7fffff
             |vpiSize:23
             |HEX:23&#39;h7fffff
       |vpiStmt:
       \_delay_control: , line:32
         |#1
         |vpiStmt:
         \_assignment: , line:32
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (B), line:32
             |vpiName:B
             |vpiFullName:work@stimulus.B
           |vpiRhs:
           \_constant: , line:32
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
       |vpiStmt:
       \_delay_control: , line:33
         |#1
         |vpiStmt:
         \_assignment: , line:33
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (A), line:33
             |vpiName:A
             |vpiFullName:work@stimulus.A
           |vpiRhs:
           \_operation: , line:33
             |vpiOpType:1
             |vpiOperand:
             \_constant: , line:33
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
       |vpiStmt:
       \_delay_control: , line:34
         |#1
         |vpiStmt:
         \_assignment: , line:34
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (B), line:34
             |vpiName:B
             |vpiFullName:work@stimulus.B
           |vpiRhs:
           \_constant: , line:34
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_delay_control: , line:35
         |#1
         |vpiStmt:
         \_assignment: , line:35
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (A), line:35
             |vpiName:A
             |vpiFullName:work@stimulus.A
           |vpiRhs:
           \_constant: , line:35
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
   |vpiPort:
   \_port: (A), line:16
     |vpiName:A
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (A), line:16
         |vpiName:A
         |vpiFullName:work@stimulus.A
         |vpiNetType:48
   |vpiPort:
   \_port: (B), line:16
     |vpiName:B
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (B), line:16
         |vpiName:B
         |vpiFullName:work@stimulus.B
   |vpiNet:
   \_logic_net: (A), line:16
   |vpiNet:
   \_logic_net: (B), line:16
   |vpiNet:
   \_logic_net: (i), line:19
     |vpiName:i
     |vpiFullName:work@stimulus.i
   |vpiParamAssign:
   \_param_assign: , line:17
     |vpiRhs:
     \_constant: , line:17
       |vpiDecompile:8388608
       |INT:8388608
     |vpiLhs:
     \_parameter: (MAX), line:17
       |vpiName:MAX
   |vpiParamAssign:
   \_param_assign: , line:18
     |vpiRhs:
     \_constant: , line:18
       |vpiConstType:7
       |vpiDecompile:10000
       |vpiSize:32
       |INT:10000
     |vpiLhs:
     \_parameter: (S), line:18
       |vpiName:S
   |vpiParameter:
   \_parameter: (MAX), line:17
   |vpiParameter:
   \_parameter: (S), line:18
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v</a>, line:41, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:49
       |vpiFullName:work@test
       |vpiStmt:
       \_delay_control: , line:50
         |#20000
       |vpiStmt:
       \_sys_func_call: ($display), line:51
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:51
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
       |vpiStmt:
       \_sys_func_call: ($finish), line:52
         |vpiName:$finish
   |vpiNet:
   \_logic_net: (a), line:42
     |vpiName:a
     |vpiFullName:work@test.a
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (b), line:42
     |vpiName:b
     |vpiFullName:work@test.b
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (r), line:43
     |vpiName:r
     |vpiFullName:work@test.r
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v</a>, line:41
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiModule:
   \_module: work@stimulus (stim), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v</a>, line:45, parent:work@test
     |vpiDefName:work@stimulus
     |vpiName:stim
     |vpiFullName:work@test.stim
     |vpiPort:
     \_port: (A), line:16, parent:stim
       |vpiName:A
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (a), line:45
         |vpiName:a
         |vpiActual:
         \_logic_net: (a), line:42, parent:work@test
           |vpiName:a
           |vpiFullName:work@test.a
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (A), line:16, parent:stim
           |vpiName:A
           |vpiFullName:work@test.stim.A
           |vpiNetType:48
     |vpiPort:
     \_port: (B), line:16, parent:stim
       |vpiName:B
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (b), line:45
         |vpiName:b
         |vpiActual:
         \_logic_net: (b), line:42, parent:work@test
           |vpiName:b
           |vpiFullName:work@test.b
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (B), line:16, parent:stim
           |vpiName:B
           |vpiFullName:work@test.stim.B
     |vpiNet:
     \_logic_net: (A), line:16, parent:stim
     |vpiNet:
     \_logic_net: (B), line:16, parent:stim
     |vpiNet:
     \_logic_net: (i), line:19, parent:stim
       |vpiName:i
       |vpiFullName:work@test.stim.i
     |vpiInstance:
     \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v</a>, line:41
     |vpiParameter:
     \_parameter: (MAX), line:17
       |vpiName:MAX
       |INT:8388608
     |vpiParameter:
     \_parameter: (S), line:18
       |vpiName:S
       |INT:10000
   |vpiModule:
   \_module: work@test::ssub23 (duv), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v</a>, line:46, parent:work@test
     |vpiDefName:work@test::ssub23
     |vpiName:duv
     |vpiFullName:work@test.duv
     |vpiPort:
     \_port: (a_i), parent:duv
       |vpiName:a_i
       |vpiHighConn:
       \_ref_obj: (a), line:46
         |vpiName:a
         |vpiActual:
         \_logic_net: (a), line:42, parent:work@test
     |vpiPort:
     \_port: (b_i), parent:duv
       |vpiName:b_i
       |vpiHighConn:
       \_ref_obj: (b), line:46
         |vpiName:b
         |vpiActual:
         \_logic_net: (b), line:42, parent:work@test
     |vpiPort:
     \_port: (c_o), parent:duv
       |vpiName:c_o
       |vpiHighConn:
       \_ref_obj: (r), line:46
         |vpiName:r
         |vpiActual:
         \_logic_net: (r), line:43, parent:work@test
           |vpiName:r
           |vpiFullName:work@test.r
           |vpiNetType:1
     |vpiInstance:
     \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v</a>, line:41
   |vpiModule:
   \_module: work@check (check), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v</a>, line:47, parent:work@test
     |vpiDefName:work@check
     |vpiName:check
     |vpiFullName:work@test.check
     |vpiPort:
     \_port: (a), line:1, parent:check
       |vpiName:a
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (a), line:47
         |vpiName:a
         |vpiActual:
         \_logic_net: (a), line:42, parent:work@test
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:1, parent:check
           |vpiName:a
           |vpiFullName:work@test.check.a
     |vpiPort:
     \_port: (b), line:1, parent:check
       |vpiName:b
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (b), line:47
         |vpiName:b
         |vpiActual:
         \_logic_net: (b), line:42, parent:work@test
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:1, parent:check
           |vpiName:b
           |vpiFullName:work@test.check.b
     |vpiPort:
     \_port: (c), line:1, parent:check
       |vpiName:c
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (r), line:47
         |vpiName:r
         |vpiActual:
         \_logic_net: (r), line:43, parent:work@test
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (c), line:1, parent:check
           |vpiName:c
           |vpiFullName:work@test.check.c
     |vpiNet:
     \_logic_net: (a), line:1, parent:check
     |vpiNet:
     \_logic_net: (b), line:1, parent:check
     |vpiNet:
     \_logic_net: (c), line:1, parent:check
     |vpiNet:
     \_logic_net: (int_AB), line:2, parent:check
       |vpiName:int_AB
       |vpiFullName:work@test.check.int_AB
       |vpiNetType:1
     |vpiInstance:
     \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_ssub23_bit.v</a>, line:41
   |vpiNet:
   \_logic_net: (a), line:42, parent:work@test
   |vpiNet:
   \_logic_net: (b), line:42, parent:work@test
   |vpiNet:
   \_logic_net: (r), line:43, parent:work@test
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \stim of type 32
Object: \A of type 44
Object: \B of type 44
Object: \MAX of type 41
Object: \S of type 41
Object: \A of type 36
Object: \B of type 36
Object: \i of type 36
Object: \duv of type 32
Object: \a_i of type 44
Object: \b_i of type 44
Object: \c_o of type 44
Object: \check of type 32
Object: \a of type 44
Object: \b of type 44
Object: \c of type 44
Object: \a of type 36
Object: \b of type 36
Object: \c of type 36
Object: \int_AB of type 36
Object: \a of type 36
Object: \b of type 36
Object: \r of type 36
Object: \work_check of type 32
Object: \a of type 44
Object: \b of type 44
Object: \c of type 44
Object:  of type 8
Object: \int_AB of type 608
Object:  of type 39
Object: \a of type 608
Object: \b of type 608
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \a of type 608
Object: \b of type 608
ERROR: Encountered unhandled operation: 37

</pre>
</body>