# Module sqrt8_PO_work
# Generated by PICCOLO on Sunday 26 November 2017 at 17:05:04
# Defined line 24 from file "/home/theotime/Documents/projects/blifutils/test/sqrt8.piccolo"
#
# INTERFACE:
#  Inputs:  state<2>, radicand<8>, sqrtr<4>
#  Outputs: fbit<1>
#
# NETLIST ANALYSIS:
#
#  Number of components: ........................ 72
#  Number of primitives: ........................ 68
#  Maximum primitive input bit width: ............ 6
#  Average primitive input bit width: .......... 2.4
#
#  Number of inputs: ............................. 3
#  Number of outputs: ............................ 1
#  Number of input bits: ........................ 14
#  Number of output bits: ........................ 1
#
#  Number of nets: .............................. 82
#  Maximum number of fanout per net: ............ 16
#  Average number of fanout per net: ........... 2.0
#
#  Number of instanciated modules: ............... 0
#
#  Primitives:
#  Single output selector ....................... 16
#  Register ..................................... 16
#  Single output XOR gate ....................... 11
#  Single output AND gate ....................... 10
#  Single output NOT gate ........................ 9
#  Single output  OR gate ........................ 6
#
#  Number of register bits: ..................... 16
#  Number of constant bits: ...................... 0
#
#  Maximum selector total input bit width: ....... 6
#  Average selector total input bit width: ..... 5.4
#  Maximum selector input bit width: ............. 3
#  Average selector input bit width: ........... 2.9
#  Maximum selector selector bit width: .......... 3
#  Average selector selector bit width: ........ 2.5

.model sqrt8_PO_work
.inputs _clk_
.inputs state[1] state[0]
.inputs radicand[7] radicand[6] radicand[5] radicand[4] radicand[3] radicand[2] radicand[1] radicand[0]
.inputs sqrtr[3] sqrtr[2] sqrtr[1] sqrtr[0]
.outputs fbit[0]
.latch n11 n10 re _clk_ 0
.latch n13 n12 re _clk_ 0
.latch n15 n14 re _clk_ 0
.latch n17 n16 re _clk_ 0
.latch n19 n18 re _clk_ 0
.latch n1B n1A re _clk_ 0
.latch n1D n1C re _clk_ 0
.latch n1F n1E re _clk_ 0
.latch n1 n0 re _clk_ 0
.latch n3 n2 re _clk_ 0
.latch n5 n4 re _clk_ 0
.latch n7 n6 re _clk_ 0
.latch n9 n8 re _clk_ 0
.latch nB nA re _clk_ 0
.latch nD nC re _clk_ 0
.latch nF nE re _clk_ 0
.names fbit[0] n27
0 1
.names n0 n20
0 1
.names n28 n0 n21
10 1
01 1
.names n28 n0 n29
11 1
.names n2 n29 n3D
1- 1
-1 1
.names sqrtr[0] n2A
0 1
.names n4 n2A n2B
10 1
01 1
.names n2B n3D n22
10 1
01 1
.names n4 n2A n2C
11 1
.names n2B n3D n2D
11 1
.names n2C n2D n3E
1- 1
-1 1
.names sqrtr[1] n2E
0 1
.names n6 n2E n2F
10 1
01 1
.names n2F n3E n23
10 1
01 1
.names n6 n2E n30
11 1
.names n2F n3E n31
11 1
.names n30 n31 n3F
1- 1
-1 1
.names sqrtr[2] n32
0 1
.names n8 n32 n33
10 1
01 1
.names n33 n3F n24
10 1
01 1
.names n8 n32 n34
11 1
.names n33 n3F n35
11 1
.names n34 n35 n40
1- 1
-1 1
.names sqrtr[3] n36
0 1
.names nA n36 n37
10 1
01 1
.names n37 n40 n25
10 1
01 1
.names nA n36 n38
11 1
.names n37 n40 n39
11 1
.names n38 n39 n41
1- 1
-1 1
.names n3A n41 n26
10 1
01 1
.names n3A n41 n3B
11 1
.names nC n3B n42
1- 1
-1 1
.names n3C n42 fbit[0]
10 1
01 1
.names state[0] state[1] n10 radicand[0] n11
011- 1
00-1 1
11-1 1
.names state[0] state[1] n12 radicand[1] n13
011- 1
00-1 1
11-1 1
.names state[0] state[1] n10 n14 radicand[2] n15
101-- 1
01-1- 1
00--1 1
11--1 1
.names state[0] state[1] n12 n16 radicand[3] n17
101-- 1
01-1- 1
00--1 1
11--1 1
.names state[0] state[1] n14 n18 radicand[4] n19
101-- 1
01-1- 1
00--1 1
11--1 1
.names state[0] state[1] n16 n1A radicand[5] n1B
101-- 1
01-1- 1
00--1 1
11--1 1
.names state[0] state[1] n18 n1C radicand[6] n1D
101-- 1
01-1- 1
00--1 1
11--1 1
.names state[0] state[1] n1A n1E radicand[7] n1F
101-- 1
01-1- 1
00--1 1
11--1 1
.names n27 state[0] state[1] n1C n0 n20 n1
-101-- 1
001-1- 1
101--1 1
.names n27 state[0] state[1] n1E n2 n21 n3
-101-- 1
001-1- 1
101--1 1
.names n27 state[0] state[1] n0 n4 n22 n5
-101-- 1
001-1- 1
101--1 1
.names n27 state[0] state[1] n2 n6 n23 n7
-101-- 1
001-1- 1
101--1 1
.names n27 state[0] state[1] n4 n8 n24 n9
-101-- 1
001-1- 1
101--1 1
.names n27 state[0] state[1] n6 nA n25 nB
-101-- 1
001-1- 1
101--1 1
.names n27 state[0] state[1] n8 nC n26 nD
-101-- 1
001-1- 1
101--1 1
.names n27 state[0] state[1] nA fbit[0] nE nF
-101-- 1
101-1- 1
001--1 1
.names n2 n28
0 1
.names nC n3A
0 1
.names nE n3C
0 1
.end

