0.7
2020.1
May 27 2020
20:09:33
C:/Xilinx/Vivado2020.1/Vivado/2020.1/2020_VSP/Lab05/lab5b/lab5_2.sim/sim_1/synth/func/xsim/lab5_2_func_synth.v,1603253049,verilog,,,,glbl;lab5_2;mem;mem__blk_mem_gen_generic_cstr;mem__blk_mem_gen_prim_width;mem__blk_mem_gen_prim_wrapper;mem__blk_mem_gen_top;mem__blk_mem_gen_v8_4_4;mem__blk_mem_gen_v8_4_4_synth,,,,,,,,
