#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jan  4 09:25:01 2025
# Process ID: 8692
# Current directory: C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3208 C:\Users\Lenovo\Desktop\colab\CO-lab-material-CQU\vivado\lab4\project_1\project_1.xpr
# Log file: C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/project_1/vivado.log
# Journal file: C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/project_1\vivado.jou
# Running On: DESKTOP-87K58HJ, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 4, Host memory: 16952 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/project_1/project_1.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/tb_top_behav.wcfg
source tb_top.tcl
run all
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc/cpu/mips/datapath/rf}} 
relaunch_sim
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc/cpu/mips/datapath/mem_ctrl}} 
relaunch_sim
set_property CONFIG.Coe_File {C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/funcTest_independent/DataMoveInstTest/obj/inst_ram.coe} [get_ips inst_ram]
delete_ip_run [get_files -of_objects [get_fileset inst_ram] C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
set_property generate_synth_checkpoint false [get_files  C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
generate_target all [get_files  C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
export_ip_user_files -of_objects [get_files C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property CONFIG.Coe_File {C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/funcTest_independent/DataMoveInstTest/obj/data_ram.coe} [get_ips data_ram]
delete_ip_run [get_files -of_objects [get_fileset data_ram] C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/rtl/xilinx_ip/data_ram/data_ram.xci]
set_property generate_synth_checkpoint false [get_files  C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/rtl/xilinx_ip/data_ram/data_ram.xci]
generate_target all [get_files  C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/rtl/xilinx_ip/data_ram/data_ram.xci]
export_ip_user_files -of_objects [get_files C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/rtl/xilinx_ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/rtl/xilinx_ip/data_ram/data_ram.xci] -directory C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config C:/Users/Lenovo/Desktop/colab/CO-lab-material-CQU/vivado/lab4/tb_top_behav.wcfg
source tb_top.tcl
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/soc/cpu/mips/datapath/rf}} 
relaunch_sim
close_sim
