<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff modules/javafx.web/src/main/native/Source/JavaScriptCore/b3/air/AirOpcode.opcodes</title>
    <link rel="stylesheet" href="../../../../../../../../../style.css" />
  </head>
<body>
<center><a href="AirLowerMacros.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../../index.html" target="_top">index</a> <a href="testair.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>modules/javafx.web/src/main/native/Source/JavaScriptCore/b3/air/AirOpcode.opcodes</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
 244     Tmp, Tmp, Tmp
 245 
 246 arm64: MultiplyAdd32 U:G:32, U:G:32, U:G:32, ZD:G:32
 247     Tmp, Tmp, Tmp, Tmp
 248 
 249 arm64: MultiplyAdd64 U:G:64, U:G:64, U:G:64, D:G:64
 250     Tmp, Tmp, Tmp, Tmp
 251 
 252 arm64: MultiplySub32 U:G:32, U:G:32, U:G:32, ZD:G:32
 253     Tmp, Tmp, Tmp, Tmp
 254 
 255 arm64: MultiplySub64 U:G:64, U:G:64, U:G:64, D:G:64
 256     Tmp, Tmp, Tmp, Tmp
 257 
 258 arm64: MultiplyNeg32 U:G:32, U:G:32, ZD:G:32
 259     Tmp, Tmp, Tmp
 260 
 261 arm64: MultiplyNeg64 U:G:64, U:G:64, ZD:G:64
 262     Tmp, Tmp, Tmp
 263 



 264 arm64: Div32 U:G:32, U:G:32, ZD:G:32
 265     Tmp, Tmp, Tmp
 266 
 267 arm64: UDiv32 U:G:32, U:G:32, ZD:G:32
 268     Tmp, Tmp, Tmp
 269 
 270 arm64: Div64 U:G:64, U:G:64, D:G:64
 271     Tmp, Tmp, Tmp
 272 
 273 arm64: UDiv64 U:G:64, U:G:64, D:G:64
 274     Tmp, Tmp, Tmp
 275 
 276 MulDouble U:F:64, U:F:64, D:F:64
 277     Tmp, Tmp, Tmp
 278     x86: Addr, Tmp, Tmp
 279     x86: Tmp, Addr, Tmp
 280     x86: Index, Tmp, Tmp
 281 
 282 x86: MulDouble U:F:64, UD:F:64
 283     Tmp, Tmp
</pre>
<hr />
<pre>
1141 BranchTest8 U:G:32, U:G:8, U:G:8 /branch
1142     x86: ResCond, Addr, BitImm
1143     x86: ResCond, Index, BitImm
1144 
1145 BranchTest32 U:G:32, U:G:32, U:G:32 /branch
1146     ResCond, Tmp, Tmp
1147     ResCond, Tmp, BitImm
1148     x86: ResCond, Addr, BitImm
1149     x86: ResCond, Index, BitImm
1150 
1151 # Warning: forms that take an immediate will sign-extend their immediate. You probably want
1152 # BranchTest32 in most cases where you use an immediate.
1153 64: BranchTest64 U:G:32, U:G:64, U:G:64 /branch
1154     ResCond, Tmp, Tmp
1155     arm64: ResCond, Tmp, BitImm64
1156     x86: ResCond, Tmp, BitImm
1157     x86: ResCond, Addr, BitImm
1158     x86: ResCond, Addr, Tmp
1159     x86: ResCond, Index, BitImm
1160 










1161 BranchDouble U:G:32, U:F:64, U:F:64 /branch
1162     DoubleCond, Tmp, Tmp
1163 
1164 BranchFloat U:G:32, U:F:32, U:F:32 /branch
1165     DoubleCond, Tmp, Tmp
1166 
1167 BranchAdd32 U:G:32, U:G:32, U:G:32, ZD:G:32 /branch
1168     ResCond, Tmp, Tmp, Tmp
1169     x86:ResCond, Tmp, Addr, Tmp
1170     x86:ResCond, Addr, Tmp, Tmp
1171 
1172 BranchAdd32 U:G:32, U:G:32, UZD:G:32 /branch
1173     ResCond, Tmp, Tmp
1174     ResCond, Imm, Tmp
1175     x86: ResCond, Imm, Addr
1176     x86: ResCond, Tmp, Addr
1177     x86: ResCond, Addr, Tmp
1178 
1179 BranchAdd64 U:G:32, U:G:64, U:G:64, ZD:G:64 /branch
1180     ResCond, Tmp, Tmp, Tmp
</pre>
</td>
<td>
<hr />
<pre>
 244     Tmp, Tmp, Tmp
 245 
 246 arm64: MultiplyAdd32 U:G:32, U:G:32, U:G:32, ZD:G:32
 247     Tmp, Tmp, Tmp, Tmp
 248 
 249 arm64: MultiplyAdd64 U:G:64, U:G:64, U:G:64, D:G:64
 250     Tmp, Tmp, Tmp, Tmp
 251 
 252 arm64: MultiplySub32 U:G:32, U:G:32, U:G:32, ZD:G:32
 253     Tmp, Tmp, Tmp, Tmp
 254 
 255 arm64: MultiplySub64 U:G:64, U:G:64, U:G:64, D:G:64
 256     Tmp, Tmp, Tmp, Tmp
 257 
 258 arm64: MultiplyNeg32 U:G:32, U:G:32, ZD:G:32
 259     Tmp, Tmp, Tmp
 260 
 261 arm64: MultiplyNeg64 U:G:64, U:G:64, ZD:G:64
 262     Tmp, Tmp, Tmp
 263 
<span class="line-added"> 264 arm64: MultiplySignExtend32 U:G:32, U:G:32, ZD:G:64</span>
<span class="line-added"> 265     Tmp, Tmp, Tmp</span>
<span class="line-added"> 266 </span>
 267 arm64: Div32 U:G:32, U:G:32, ZD:G:32
 268     Tmp, Tmp, Tmp
 269 
 270 arm64: UDiv32 U:G:32, U:G:32, ZD:G:32
 271     Tmp, Tmp, Tmp
 272 
 273 arm64: Div64 U:G:64, U:G:64, D:G:64
 274     Tmp, Tmp, Tmp
 275 
 276 arm64: UDiv64 U:G:64, U:G:64, D:G:64
 277     Tmp, Tmp, Tmp
 278 
 279 MulDouble U:F:64, U:F:64, D:F:64
 280     Tmp, Tmp, Tmp
 281     x86: Addr, Tmp, Tmp
 282     x86: Tmp, Addr, Tmp
 283     x86: Index, Tmp, Tmp
 284 
 285 x86: MulDouble U:F:64, UD:F:64
 286     Tmp, Tmp
</pre>
<hr />
<pre>
1144 BranchTest8 U:G:32, U:G:8, U:G:8 /branch
1145     x86: ResCond, Addr, BitImm
1146     x86: ResCond, Index, BitImm
1147 
1148 BranchTest32 U:G:32, U:G:32, U:G:32 /branch
1149     ResCond, Tmp, Tmp
1150     ResCond, Tmp, BitImm
1151     x86: ResCond, Addr, BitImm
1152     x86: ResCond, Index, BitImm
1153 
1154 # Warning: forms that take an immediate will sign-extend their immediate. You probably want
1155 # BranchTest32 in most cases where you use an immediate.
1156 64: BranchTest64 U:G:32, U:G:64, U:G:64 /branch
1157     ResCond, Tmp, Tmp
1158     arm64: ResCond, Tmp, BitImm64
1159     x86: ResCond, Tmp, BitImm
1160     x86: ResCond, Addr, BitImm
1161     x86: ResCond, Addr, Tmp
1162     x86: ResCond, Index, BitImm
1163 
<span class="line-added">1164 x86_64: BranchTestBit64 U:G:32, U:G:64, U:G:8 /branch</span>
<span class="line-added">1165     ResCond, Tmp, Imm</span>
<span class="line-added">1166     ResCond, Addr, Imm</span>
<span class="line-added">1167     ResCond, Tmp, Tmp</span>
<span class="line-added">1168 </span>
<span class="line-added">1169 x86: BranchTestBit32 U:G:32, U:G:32, U:G:8 /branch</span>
<span class="line-added">1170     ResCond, Tmp, Imm</span>
<span class="line-added">1171     ResCond, Addr, Imm</span>
<span class="line-added">1172     ResCond, Tmp, Tmp</span>
<span class="line-added">1173 </span>
1174 BranchDouble U:G:32, U:F:64, U:F:64 /branch
1175     DoubleCond, Tmp, Tmp
1176 
1177 BranchFloat U:G:32, U:F:32, U:F:32 /branch
1178     DoubleCond, Tmp, Tmp
1179 
1180 BranchAdd32 U:G:32, U:G:32, U:G:32, ZD:G:32 /branch
1181     ResCond, Tmp, Tmp, Tmp
1182     x86:ResCond, Tmp, Addr, Tmp
1183     x86:ResCond, Addr, Tmp, Tmp
1184 
1185 BranchAdd32 U:G:32, U:G:32, UZD:G:32 /branch
1186     ResCond, Tmp, Tmp
1187     ResCond, Imm, Tmp
1188     x86: ResCond, Imm, Addr
1189     x86: ResCond, Tmp, Addr
1190     x86: ResCond, Addr, Tmp
1191 
1192 BranchAdd64 U:G:32, U:G:64, U:G:64, ZD:G:64 /branch
1193     ResCond, Tmp, Tmp, Tmp
</pre>
</td>
</tr>
</table>
<center><a href="AirLowerMacros.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../../index.html" target="_top">index</a> <a href="testair.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>