// Seed: 1115014777
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  localparam id_3 = 1;
  supply0 id_4 = -1 - -1'h0;
  assign id_4 = id_3;
  wire id_5, id_6, id_7, id_8;
  logic id_9 = -1 !== id_8 - -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd48,
    parameter id_7 = 32'd56
) (
    id_1[1 : 1==-1],
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6[id_7 :-1],
    _id_7,
    id_8,
    id_9[id_3 : (1)],
    id_10#(.id_11(id_12)),
    id_13,
    id_14
);
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input logic [7:0] id_9;
  output wire id_8;
  inout wire _id_7;
  input logic [7:0] id_6;
  inout wire id_5;
  inout wire id_4;
  output wire _id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_13,
      id_14
  );
  output logic [7:0] id_1;
  logic id_15;
  ;
endmodule
