<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_11_2'): Unable to schedule 'load' operation 32 bit ('img_in_load_2', MNIST/src/convolution.cpp:21) on array 'img_in' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'img_in'.&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="MNIST" solutionName="solution1" date="2024-12-01T23:20:49.276+0330" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_11_2'): Unable to schedule 'load' operation 32 bit ('img_in_load_7', MNIST/src/convolution.cpp:21) on array 'img_in' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'img_in'.&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="MNIST" solutionName="solution1" date="2024-12-01T23:20:49.199+0330" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_11_2'): Unable to schedule 'load' operation 32 bit ('img_in_load_5', MNIST/src/convolution.cpp:21) on array 'img_in' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'img_in'.&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="MNIST" solutionName="solution1" date="2024-12-01T23:20:49.184+0330" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2' (loop 'VITIS_LOOP_9_1_VITIS_LOOP_11_2'): Unable to schedule 'load' operation 32 bit ('img_in_load', MNIST/src/convolution.cpp:21) on array 'img_in' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'img_in'.&#xA;Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html" projectName="MNIST" solutionName="solution1" date="2024-12-01T23:20:49.171+0330" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find source file random_number_gen.h; skipping it." projectName="MNIST" solutionName="solution1" date="2024-12-01T23:20:36.367+0330" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find source file random_number_gen.cpp; skipping it." projectName="MNIST" solutionName="solution1" date="2024-12-01T23:20:36.359+0330" type="Warning"/>
        <logs message="WARNING: [HLS 200-1998] cannot find relative file path '../../tb_random_number_gen.cpp' in directory(s): /mnt/9636D17436D15639/University/CE-Github-Repository/M.Sc-Computer-Architecture/Reconfigurable-Computing-System/HWs/HW3/Code/HW/MNIST/solution /mnt/9636D17436D15639/University/CE-Github-Repository/M.Sc-Computer-Architecture/Reconfigurable-Computing-System/HWs/HW3/Code/HW" projectName="MNIST" solutionName="solution1" date="2024-12-01T23:20:36.351+0330" type="Warning"/>
        <logs message="WARNING: [HLS 200-1998] cannot find relative file path '../../tb_random_number_gen.h' in directory(s): /mnt/9636D17436D15639/University/CE-Github-Repository/M.Sc-Computer-Architecture/Reconfigurable-Computing-System/HWs/HW3/Code/HW/MNIST/solution /mnt/9636D17436D15639/University/CE-Github-Repository/M.Sc-Computer-Architecture/Reconfigurable-Computing-System/HWs/HW3/Code/HW" projectName="MNIST" solutionName="solution1" date="2024-12-01T23:20:36.239+0330" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find test bench file 'tb_random_number_gen.h'" projectName="MNIST" solutionName="solution1" date="2024-12-01T23:20:33.467+0330" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find test bench file 'tb_random_number_gen.cpp'" projectName="MNIST" solutionName="solution1" date="2024-12-01T23:20:33.451+0330" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find design file 'random_number_gen.h'" projectName="MNIST" solutionName="solution1" date="2024-12-01T23:20:33.420+0330" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find design file 'random_number_gen.cpp'" projectName="MNIST" solutionName="solution1" date="2024-12-01T23:20:33.406+0330" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
