{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 11:21:56 2013 " "Info: Processing started: Tue Jun 04 11:21:56 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off clock1 -c clock1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off clock1 -c clock1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "clock1 EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"clock1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "clock1.sdc " "Info: Reading SDC File: 'clock1.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TOP\|MinCP  from: datac  to: combout " "Info: Cell: TOP\|MinCP  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AdjMin (Fall) AdjMin (Fall) setup and hold " "Critical Warning: From AdjMin (Fall) to AdjMin (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) AdjMin (Fall) setup and hold " "Critical Warning: From top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) to AdjMin (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:DIV1\|_1HzOut (Fall) AdjMin (Fall) setup and hold " "Critical Warning: From Divided_Frequency:DIV1\|_1HzOut (Fall) to AdjMin (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Rise) AdjMin (Fall) setup and hold " "Critical Warning: From top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Rise) to AdjMin (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Fall) AdjMin (Fall) setup and hold " "Critical Warning: From top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Fall) to AdjMin (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div_1kHz:KHZ\|_1kHz (Rise) div_1kHz:KHZ\|_1kHz (Rise) setup and hold " "Critical Warning: From div_1kHz:KHZ\|_1kHz (Rise) to div_1kHz:KHZ\|_1kHz (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div_1kHz:KHZ\|_1kHz (Fall) div_1kHz:KHZ\|_1kHz (Rise) setup and hold " "Critical Warning: From div_1kHz:KHZ\|_1kHz (Fall) to div_1kHz:KHZ\|_1kHz (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CP (Fall) div_1kHz:KHZ\|_1kHz (Rise) setup and hold " "Critical Warning: From CP (Fall) to div_1kHz:KHZ\|_1kHz (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div_1kHz:KHZ\|_1kHz (Rise) div_1kHz:KHZ\|_1kHz (Fall) setup and hold " "Critical Warning: From div_1kHz:KHZ\|_1kHz (Rise) to div_1kHz:KHZ\|_1kHz (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div_1kHz:KHZ\|_1kHz (Fall) div_1kHz:KHZ\|_1kHz (Fall) setup and hold " "Critical Warning: From div_1kHz:KHZ\|_1kHz (Fall) to div_1kHz:KHZ\|_1kHz (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CP (Fall) div_1kHz:KHZ\|_1kHz (Fall) setup and hold " "Critical Warning: From CP (Fall) to div_1kHz:KHZ\|_1kHz (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:DIV1\|_1HzOut (Rise) div_1kHz:KHZ\|_1kHz (Fall) setup and hold " "Critical Warning: From Divided_Frequency:DIV1\|_1HzOut (Rise) to div_1kHz:KHZ\|_1kHz (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:DIV1\|_1HzOut (Fall) div_1kHz:KHZ\|_1kHz (Fall) setup and hold " "Critical Warning: From Divided_Frequency:DIV1\|_1HzOut (Fall) to div_1kHz:KHZ\|_1kHz (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div_1kHz:KHZ\|_1kHz (Rise) CP (Fall) setup and hold " "Critical Warning: From div_1kHz:KHZ\|_1kHz (Rise) to CP (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div_1kHz:KHZ\|_1kHz (Fall) CP (Fall) setup and hold " "Critical Warning: From div_1kHz:KHZ\|_1kHz (Fall) to CP (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CP (Fall) CP (Fall) setup and hold " "Critical Warning: From CP (Fall) to CP (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) to top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) to top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AdjMin (Fall) top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From AdjMin (Fall) to top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) to top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) to top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:DIV1\|_1HzOut (Fall) top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:DIV1\|_1HzOut (Fall) to top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Rise) top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Rise) to top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Fall) top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Fall) to top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AdjMin (Rise) Divided_Frequency:DIV1\|_1HzOut (Rise) setup and hold " "Critical Warning: From AdjMin (Rise) to Divided_Frequency:DIV1\|_1HzOut (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AdjMin (Fall) Divided_Frequency:DIV1\|_1HzOut (Rise) setup and hold " "Critical Warning: From AdjMin (Fall) to Divided_Frequency:DIV1\|_1HzOut (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div_1kHz:KHZ\|_1kHz (Fall) Divided_Frequency:DIV1\|_1HzOut (Rise) setup and hold " "Critical Warning: From div_1kHz:KHZ\|_1kHz (Fall) to Divided_Frequency:DIV1\|_1HzOut (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) Divided_Frequency:DIV1\|_1HzOut (Rise) setup and hold " "Critical Warning: From top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) to Divided_Frequency:DIV1\|_1HzOut (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) Divided_Frequency:DIV1\|_1HzOut (Rise) setup and hold " "Critical Warning: From top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) to Divided_Frequency:DIV1\|_1HzOut (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:DIV1\|_1HzOut (Rise) Divided_Frequency:DIV1\|_1HzOut (Rise) setup and hold " "Critical Warning: From Divided_Frequency:DIV1\|_1HzOut (Rise) to Divided_Frequency:DIV1\|_1HzOut (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:DIV1\|_1HzOut (Fall) Divided_Frequency:DIV1\|_1HzOut (Rise) setup and hold " "Critical Warning: From Divided_Frequency:DIV1\|_1HzOut (Fall) to Divided_Frequency:DIV1\|_1HzOut (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\] (Rise) Divided_Frequency:DIV1\|_1HzOut (Rise) setup and hold " "Critical Warning: From Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\] (Rise) to Divided_Frequency:DIV1\|_1HzOut (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\] (Fall) Divided_Frequency:DIV1\|_1HzOut (Rise) setup and hold " "Critical Warning: From Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\] (Fall) to Divided_Frequency:DIV1\|_1HzOut (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AdjMin (Fall) Divided_Frequency:DIV1\|_1HzOut (Fall) setup and hold " "Critical Warning: From AdjMin (Fall) to Divided_Frequency:DIV1\|_1HzOut (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "div_1kHz:KHZ\|_1kHz (Fall) Divided_Frequency:DIV1\|_1HzOut (Fall) setup and hold " "Critical Warning: From div_1kHz:KHZ\|_1kHz (Fall) to Divided_Frequency:DIV1\|_1HzOut (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) Divided_Frequency:DIV1\|_1HzOut (Fall) setup and hold " "Critical Warning: From top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) to Divided_Frequency:DIV1\|_1HzOut (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:DIV1\|_1HzOut (Rise) Divided_Frequency:DIV1\|_1HzOut (Fall) setup and hold " "Critical Warning: From Divided_Frequency:DIV1\|_1HzOut (Rise) to Divided_Frequency:DIV1\|_1HzOut (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:DIV1\|_1HzOut (Fall) Divided_Frequency:DIV1\|_1HzOut (Fall) setup and hold " "Critical Warning: From Divided_Frequency:DIV1\|_1HzOut (Fall) to Divided_Frequency:DIV1\|_1HzOut (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Rise) Divided_Frequency:DIV1\|_1HzOut (Fall) setup and hold " "Critical Warning: From top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Rise) to Divided_Frequency:DIV1\|_1HzOut (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Fall) Divided_Frequency:DIV1\|_1HzOut (Fall) setup and hold " "Critical Warning: From top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Fall) to Divided_Frequency:DIV1\|_1HzOut (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Rise) top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Rise) to top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Fall) top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Fall) to top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) to top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:DIV1\|_1HzOut (Fall) top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:DIV1\|_1HzOut (Fall) to top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Rise) top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Rise) to top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Fall) top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Fall) to top_clock:TOP\|counter60:UT2\|counter10:U0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AdjMin (Rise) Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From AdjMin (Rise) to Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AdjMin (Fall) Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From AdjMin (Fall) to Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\] (Rise) Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\] (Rise) to Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\] (Fall) Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\] (Fall) to Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AdjMin (Rise) Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From AdjMin (Rise) to Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "AdjMin (Fall) Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From AdjMin (Fall) to Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\] (Rise) Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\] (Rise) to Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\] (Fall) Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\] (Fall) to Bell:B1\|counter60:SU1\|counter10:U0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CP~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node CP~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 6 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div_1kHz:KHZ\|_1kHz  " "Info: Automatically promoted node div_1kHz:KHZ\|_1kHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bell:B1\|ALARM_Clock~15 " "Info: Destination node Bell:B1\|ALARM_Clock~15" {  } { { "Bell.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/Bell.v" 6 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bell:B1|ALARM_Clock~15 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Buzzer~0 " "Info: Destination node Buzzer~0" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Buzzer~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_1kHz:KHZ\|_1kHz~0 " "Info: Destination node div_1kHz:KHZ\|_1kHz~0" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 86 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_1kHz:KHZ|_1kHz~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 86 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_1kHz:KHZ|_1kHz } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Divided_Frequency:DIV1\|_1HzOut  " "Info: Automatically promoted node Divided_Frequency:DIV1\|_1HzOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bell:B1\|counter60:SU1\|counter10:U0\|Q\[3\] " "Info: Destination node Bell:B1\|counter60:SU1\|counter10:U0\|Q\[3\]" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bell:B1|counter60:SU1|counter10:U0|Q[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bell:B1\|counter60:SU1\|counter10:U0\|Q\[2\] " "Info: Destination node Bell:B1\|counter60:SU1\|counter10:U0\|Q\[2\]" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bell:B1|counter60:SU1|counter10:U0|Q[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bell:B1\|counter60:SU1\|counter10:U0\|Q\[1\] " "Info: Destination node Bell:B1\|counter60:SU1\|counter10:U0\|Q\[1\]" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bell:B1|counter60:SU1|counter10:U0|Q[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[3\] " "Info: Destination node top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[3\]" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_clock:TOP|counter60:UT1|counter10:U0|Q[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[2\] " "Info: Destination node top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[2\]" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_clock:TOP|counter60:UT1|counter10:U0|Q[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[1\] " "Info: Destination node top_clock:TOP\|counter60:UT1\|counter10:U0\|Q\[1\]" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 73 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_clock:TOP|counter60:UT1|counter10:U0|Q[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_clock:TOP\|MinCP " "Info: Destination node top_clock:TOP\|MinCP" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 8 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_clock:TOP|MinCP } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Divided_Frequency:DIV1\|_1HzOut~2 " "Info: Destination node Divided_Frequency:DIV1\|_1HzOut~2" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 22 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Divided_Frequency:DIV1|_1HzOut~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_clock:TOP\|HrCP " "Info: Destination node top_clock:TOP\|HrCP" {  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 8 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_clock:TOP|HrCP } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 22 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Divided_Frequency:DIV1|_1HzOut } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top_clock:TOP\|HrCP  " "Info: Automatically promoted node top_clock:TOP\|HrCP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "top.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/top.v" 8 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_clock:TOP|HrCP } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Bell:B1\|counter60:SU1\|Equal0  " "Info: Automatically promoted node Bell:B1\|counter60:SU1\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/counter.v" 42 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bell:B1|counter60:SU1|Equal0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nCR~input  " "Info: Automatically promoted node nCR~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 6 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { nCR~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "nCR~input Global Clock " "Info: Pin nCR~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 6 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { nCR~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X21_Y10 X30_Y19 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "25 " "Warning: Following 25 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg1\[7\] VCC " "Info: Pin seg1\[7\] has VCC driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { seg1[7] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg1\[7\]" } } } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg2\[0\] GND " "Info: Pin seg2\[0\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { seg2[0] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg2\[0\]" } } } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg2\[1\] GND " "Info: Pin seg2\[1\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { seg2[1] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg2\[1\]" } } } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg2\[2\] GND " "Info: Pin seg2\[2\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { seg2[2] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg2\[2\]" } } } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg2\[3\] GND " "Info: Pin seg2\[3\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { seg2[3] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg2\[3\]" } } } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg2\[4\] GND " "Info: Pin seg2\[4\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { seg2[4] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg2\[4\]" } } } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg2\[5\] GND " "Info: Pin seg2\[5\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { seg2[5] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg2\[5\]" } } } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg2\[6\] VCC " "Info: Pin seg2\[6\] has VCC driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { seg2[6] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg2\[6\]" } } } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg2\[7\] VCC " "Info: Pin seg2\[7\] has VCC driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { seg2[7] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg2\[7\]" } } } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg2[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg3\[0\] GND " "Info: Pin seg3\[0\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { seg3[0] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg3\[0\]" } } } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg3\[1\] GND " "Info: Pin seg3\[1\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { seg3[1] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg3\[1\]" } } } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg3\[2\] GND " "Info: Pin seg3\[2\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { seg3[2] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg3\[2\]" } } } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg3\[3\] GND " "Info: Pin seg3\[3\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { seg3[3] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg3\[3\]" } } } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg3\[4\] GND " "Info: Pin seg3\[4\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { seg3[4] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg3\[4\]" } } } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg3[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg3\[5\] GND " "Info: Pin seg3\[5\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { seg3[5] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg3\[5\]" } } } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg3[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg3\[6\] VCC " "Info: Pin seg3\[6\] has VCC driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { seg3[6] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg3\[6\]" } } } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg3[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg3\[7\] VCC " "Info: Pin seg3\[7\] has VCC driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { seg3[7] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg3\[7\]" } } } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg3[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg4\[0\] GND " "Info: Pin seg4\[0\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { seg4[0] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg4\[0\]" } } } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg4\[1\] GND " "Info: Pin seg4\[1\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { seg4[1] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg4\[1\]" } } } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg4\[2\] GND " "Info: Pin seg4\[2\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { seg4[2] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg4\[2\]" } } } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg4\[3\] GND " "Info: Pin seg4\[3\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { seg4[3] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg4\[3\]" } } } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg4[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg4\[4\] GND " "Info: Pin seg4\[4\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { seg4[4] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg4\[4\]" } } } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg4[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg4\[5\] GND " "Info: Pin seg4\[5\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { seg4[5] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg4\[5\]" } } } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg4[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg4\[6\] VCC " "Info: Pin seg4\[6\] has VCC driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { seg4[6] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg4\[6\]" } } } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg4[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg4\[7\] VCC " "Info: Pin seg4\[7\] has VCC driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { seg4[7] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg4\[7\]" } } } } { "clock1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock1/clock1.v" 10 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg4[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 58 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "275 " "Info: Peak virtual memory: 275 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 04 11:22:05 2013 " "Info: Processing ended: Tue Jun 04 11:22:05 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
