// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GAT_compute_one_graph_compute_scores_target (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        layer,
        scoring_fn_target_V_0_address0,
        scoring_fn_target_V_0_ce0,
        scoring_fn_target_V_0_q0,
        scoring_fn_target_V_1_address0,
        scoring_fn_target_V_1_ce0,
        scoring_fn_target_V_1_q0,
        scoring_fn_target_V_2_address0,
        scoring_fn_target_V_2_ce0,
        scoring_fn_target_V_2_q0,
        scoring_fn_target_V_3_address0,
        scoring_fn_target_V_3_ce0,
        scoring_fn_target_V_3_q0,
        scoring_fn_target_V_4_address0,
        scoring_fn_target_V_4_ce0,
        scoring_fn_target_V_4_q0,
        scoring_fn_target_V_5_address0,
        scoring_fn_target_V_5_ce0,
        scoring_fn_target_V_5_q0,
        scoring_fn_target_V_6_address0,
        scoring_fn_target_V_6_ce0,
        scoring_fn_target_V_6_q0,
        scoring_fn_target_V_7_address0,
        scoring_fn_target_V_7_ce0,
        scoring_fn_target_V_7_q0,
        scoring_fn_target_V_8_address0,
        scoring_fn_target_V_8_ce0,
        scoring_fn_target_V_8_q0,
        scoring_fn_target_V_9_address0,
        scoring_fn_target_V_9_ce0,
        scoring_fn_target_V_9_q0,
        scoring_fn_target_V_10_address0,
        scoring_fn_target_V_10_ce0,
        scoring_fn_target_V_10_q0,
        scoring_fn_target_V_11_address0,
        scoring_fn_target_V_11_ce0,
        scoring_fn_target_V_11_q0,
        scoring_fn_target_V_12_address0,
        scoring_fn_target_V_12_ce0,
        scoring_fn_target_V_12_q0,
        scoring_fn_target_V_13_address0,
        scoring_fn_target_V_13_ce0,
        scoring_fn_target_V_13_q0,
        scoring_fn_target_V_14_address0,
        scoring_fn_target_V_14_ce0,
        scoring_fn_target_V_14_q0,
        scoring_fn_target_V_15_address0,
        scoring_fn_target_V_15_ce0,
        scoring_fn_target_V_15_q0,
        nodes_features_proj_V_15_address0,
        nodes_features_proj_V_15_ce0,
        nodes_features_proj_V_15_q0,
        nodes_features_proj_V_31_address0,
        nodes_features_proj_V_31_ce0,
        nodes_features_proj_V_31_q0,
        nodes_features_proj_V_47_address0,
        nodes_features_proj_V_47_ce0,
        nodes_features_proj_V_47_q0,
        nodes_features_proj_V_63_address0,
        nodes_features_proj_V_63_ce0,
        nodes_features_proj_V_63_q0,
        nodes_features_proj_V_14_address0,
        nodes_features_proj_V_14_ce0,
        nodes_features_proj_V_14_q0,
        nodes_features_proj_V_30_address0,
        nodes_features_proj_V_30_ce0,
        nodes_features_proj_V_30_q0,
        nodes_features_proj_V_46_address0,
        nodes_features_proj_V_46_ce0,
        nodes_features_proj_V_46_q0,
        nodes_features_proj_V_62_address0,
        nodes_features_proj_V_62_ce0,
        nodes_features_proj_V_62_q0,
        nodes_features_proj_V_13_address0,
        nodes_features_proj_V_13_ce0,
        nodes_features_proj_V_13_q0,
        nodes_features_proj_V_29_address0,
        nodes_features_proj_V_29_ce0,
        nodes_features_proj_V_29_q0,
        nodes_features_proj_V_45_address0,
        nodes_features_proj_V_45_ce0,
        nodes_features_proj_V_45_q0,
        nodes_features_proj_V_61_address0,
        nodes_features_proj_V_61_ce0,
        nodes_features_proj_V_61_q0,
        nodes_features_proj_V_12_address0,
        nodes_features_proj_V_12_ce0,
        nodes_features_proj_V_12_q0,
        nodes_features_proj_V_28_address0,
        nodes_features_proj_V_28_ce0,
        nodes_features_proj_V_28_q0,
        nodes_features_proj_V_44_address0,
        nodes_features_proj_V_44_ce0,
        nodes_features_proj_V_44_q0,
        nodes_features_proj_V_60_address0,
        nodes_features_proj_V_60_ce0,
        nodes_features_proj_V_60_q0,
        nodes_features_proj_V_11_address0,
        nodes_features_proj_V_11_ce0,
        nodes_features_proj_V_11_q0,
        nodes_features_proj_V_27_address0,
        nodes_features_proj_V_27_ce0,
        nodes_features_proj_V_27_q0,
        nodes_features_proj_V_43_address0,
        nodes_features_proj_V_43_ce0,
        nodes_features_proj_V_43_q0,
        nodes_features_proj_V_59_address0,
        nodes_features_proj_V_59_ce0,
        nodes_features_proj_V_59_q0,
        nodes_features_proj_V_10_address0,
        nodes_features_proj_V_10_ce0,
        nodes_features_proj_V_10_q0,
        nodes_features_proj_V_26_address0,
        nodes_features_proj_V_26_ce0,
        nodes_features_proj_V_26_q0,
        nodes_features_proj_V_42_address0,
        nodes_features_proj_V_42_ce0,
        nodes_features_proj_V_42_q0,
        nodes_features_proj_V_58_address0,
        nodes_features_proj_V_58_ce0,
        nodes_features_proj_V_58_q0,
        nodes_features_proj_V_9_address0,
        nodes_features_proj_V_9_ce0,
        nodes_features_proj_V_9_q0,
        nodes_features_proj_V_25_address0,
        nodes_features_proj_V_25_ce0,
        nodes_features_proj_V_25_q0,
        nodes_features_proj_V_41_address0,
        nodes_features_proj_V_41_ce0,
        nodes_features_proj_V_41_q0,
        nodes_features_proj_V_57_address0,
        nodes_features_proj_V_57_ce0,
        nodes_features_proj_V_57_q0,
        nodes_features_proj_V_8_address0,
        nodes_features_proj_V_8_ce0,
        nodes_features_proj_V_8_q0,
        nodes_features_proj_V_24_address0,
        nodes_features_proj_V_24_ce0,
        nodes_features_proj_V_24_q0,
        nodes_features_proj_V_40_address0,
        nodes_features_proj_V_40_ce0,
        nodes_features_proj_V_40_q0,
        nodes_features_proj_V_56_address0,
        nodes_features_proj_V_56_ce0,
        nodes_features_proj_V_56_q0,
        nodes_features_proj_V_7_address0,
        nodes_features_proj_V_7_ce0,
        nodes_features_proj_V_7_q0,
        nodes_features_proj_V_23_address0,
        nodes_features_proj_V_23_ce0,
        nodes_features_proj_V_23_q0,
        nodes_features_proj_V_39_address0,
        nodes_features_proj_V_39_ce0,
        nodes_features_proj_V_39_q0,
        nodes_features_proj_V_55_address0,
        nodes_features_proj_V_55_ce0,
        nodes_features_proj_V_55_q0,
        nodes_features_proj_V_6_address0,
        nodes_features_proj_V_6_ce0,
        nodes_features_proj_V_6_q0,
        nodes_features_proj_V_22_address0,
        nodes_features_proj_V_22_ce0,
        nodes_features_proj_V_22_q0,
        nodes_features_proj_V_38_address0,
        nodes_features_proj_V_38_ce0,
        nodes_features_proj_V_38_q0,
        nodes_features_proj_V_54_address0,
        nodes_features_proj_V_54_ce0,
        nodes_features_proj_V_54_q0,
        nodes_features_proj_V_5_address0,
        nodes_features_proj_V_5_ce0,
        nodes_features_proj_V_5_q0,
        nodes_features_proj_V_21_address0,
        nodes_features_proj_V_21_ce0,
        nodes_features_proj_V_21_q0,
        nodes_features_proj_V_37_address0,
        nodes_features_proj_V_37_ce0,
        nodes_features_proj_V_37_q0,
        nodes_features_proj_V_53_address0,
        nodes_features_proj_V_53_ce0,
        nodes_features_proj_V_53_q0,
        nodes_features_proj_V_4_address0,
        nodes_features_proj_V_4_ce0,
        nodes_features_proj_V_4_q0,
        nodes_features_proj_V_20_address0,
        nodes_features_proj_V_20_ce0,
        nodes_features_proj_V_20_q0,
        nodes_features_proj_V_36_address0,
        nodes_features_proj_V_36_ce0,
        nodes_features_proj_V_36_q0,
        nodes_features_proj_V_52_address0,
        nodes_features_proj_V_52_ce0,
        nodes_features_proj_V_52_q0,
        nodes_features_proj_V_3_address0,
        nodes_features_proj_V_3_ce0,
        nodes_features_proj_V_3_q0,
        nodes_features_proj_V_19_address0,
        nodes_features_proj_V_19_ce0,
        nodes_features_proj_V_19_q0,
        nodes_features_proj_V_35_address0,
        nodes_features_proj_V_35_ce0,
        nodes_features_proj_V_35_q0,
        nodes_features_proj_V_51_address0,
        nodes_features_proj_V_51_ce0,
        nodes_features_proj_V_51_q0,
        nodes_features_proj_V_2_address0,
        nodes_features_proj_V_2_ce0,
        nodes_features_proj_V_2_q0,
        nodes_features_proj_V_18_address0,
        nodes_features_proj_V_18_ce0,
        nodes_features_proj_V_18_q0,
        nodes_features_proj_V_34_address0,
        nodes_features_proj_V_34_ce0,
        nodes_features_proj_V_34_q0,
        nodes_features_proj_V_50_address0,
        nodes_features_proj_V_50_ce0,
        nodes_features_proj_V_50_q0,
        nodes_features_proj_V_1_address0,
        nodes_features_proj_V_1_ce0,
        nodes_features_proj_V_1_q0,
        nodes_features_proj_V_17_address0,
        nodes_features_proj_V_17_ce0,
        nodes_features_proj_V_17_q0,
        nodes_features_proj_V_33_address0,
        nodes_features_proj_V_33_ce0,
        nodes_features_proj_V_33_q0,
        nodes_features_proj_V_49_address0,
        nodes_features_proj_V_49_ce0,
        nodes_features_proj_V_49_q0,
        nodes_features_proj_V_0_address0,
        nodes_features_proj_V_0_ce0,
        nodes_features_proj_V_0_q0,
        nodes_features_proj_V_16_address0,
        nodes_features_proj_V_16_ce0,
        nodes_features_proj_V_16_q0,
        nodes_features_proj_V_32_address0,
        nodes_features_proj_V_32_ce0,
        nodes_features_proj_V_32_q0,
        nodes_features_proj_V_48_address0,
        nodes_features_proj_V_48_ce0,
        nodes_features_proj_V_48_q0,
        scores_target_V_0_address1,
        scores_target_V_0_ce1,
        scores_target_V_0_we1,
        scores_target_V_0_d1,
        scores_target_V_1_address1,
        scores_target_V_1_ce1,
        scores_target_V_1_we1,
        scores_target_V_1_d1,
        scores_target_V_2_address1,
        scores_target_V_2_ce1,
        scores_target_V_2_we1,
        scores_target_V_2_d1,
        scores_target_V_3_address1,
        scores_target_V_3_ce1,
        scores_target_V_3_we1,
        scores_target_V_3_d1,
        scores_target_V_4_address1,
        scores_target_V_4_ce1,
        scores_target_V_4_we1,
        scores_target_V_4_d1,
        scores_target_V_5_address1,
        scores_target_V_5_ce1,
        scores_target_V_5_we1,
        scores_target_V_5_d1,
        scores_target_V_6_address1,
        scores_target_V_6_ce1,
        scores_target_V_6_we1,
        scores_target_V_6_d1,
        scores_target_V_7_address1,
        scores_target_V_7_ce1,
        scores_target_V_7_we1,
        scores_target_V_7_d1,
        scores_target_V_8_address1,
        scores_target_V_8_ce1,
        scores_target_V_8_we1,
        scores_target_V_8_d1,
        scores_target_V_9_address1,
        scores_target_V_9_ce1,
        scores_target_V_9_we1,
        scores_target_V_9_d1,
        scores_target_V_10_address1,
        scores_target_V_10_ce1,
        scores_target_V_10_we1,
        scores_target_V_10_d1,
        scores_target_V_11_address1,
        scores_target_V_11_ce1,
        scores_target_V_11_we1,
        scores_target_V_11_d1,
        scores_target_V_12_address1,
        scores_target_V_12_ce1,
        scores_target_V_12_we1,
        scores_target_V_12_d1,
        scores_target_V_13_address1,
        scores_target_V_13_ce1,
        scores_target_V_13_we1,
        scores_target_V_13_d1,
        scores_target_V_14_address1,
        scores_target_V_14_ce1,
        scores_target_V_14_we1,
        scores_target_V_14_d1,
        scores_target_V_15_address1,
        scores_target_V_15_ce1,
        scores_target_V_15_we1,
        scores_target_V_15_d1,
        scores_target_V_16_address1,
        scores_target_V_16_ce1,
        scores_target_V_16_we1,
        scores_target_V_16_d1,
        scores_target_V_17_address1,
        scores_target_V_17_ce1,
        scores_target_V_17_we1,
        scores_target_V_17_d1,
        scores_target_V_18_address1,
        scores_target_V_18_ce1,
        scores_target_V_18_we1,
        scores_target_V_18_d1,
        grp_fu_3323_p_din0,
        grp_fu_3323_p_din1,
        grp_fu_3323_p_dout0,
        grp_fu_3323_p_ce,
        grp_fu_3327_p_din0,
        grp_fu_3327_p_din1,
        grp_fu_3327_p_dout0,
        grp_fu_3327_p_ce,
        grp_fu_3331_p_din0,
        grp_fu_3331_p_din1,
        grp_fu_3331_p_dout0,
        grp_fu_3331_p_ce,
        grp_fu_3335_p_din0,
        grp_fu_3335_p_din1,
        grp_fu_3335_p_dout0,
        grp_fu_3335_p_ce,
        grp_fu_3339_p_din0,
        grp_fu_3339_p_din1,
        grp_fu_3339_p_dout0,
        grp_fu_3339_p_ce,
        grp_fu_3343_p_din0,
        grp_fu_3343_p_din1,
        grp_fu_3343_p_dout0,
        grp_fu_3343_p_ce,
        grp_fu_3347_p_din0,
        grp_fu_3347_p_din1,
        grp_fu_3347_p_dout0,
        grp_fu_3347_p_ce,
        grp_fu_3351_p_din0,
        grp_fu_3351_p_din1,
        grp_fu_3351_p_dout0,
        grp_fu_3351_p_ce,
        grp_fu_3355_p_din0,
        grp_fu_3355_p_din1,
        grp_fu_3355_p_dout0,
        grp_fu_3355_p_ce,
        grp_fu_3359_p_din0,
        grp_fu_3359_p_din1,
        grp_fu_3359_p_dout0,
        grp_fu_3359_p_ce,
        grp_fu_3363_p_din0,
        grp_fu_3363_p_din1,
        grp_fu_3363_p_dout0,
        grp_fu_3363_p_ce,
        grp_fu_3367_p_din0,
        grp_fu_3367_p_din1,
        grp_fu_3367_p_dout0,
        grp_fu_3367_p_ce,
        grp_fu_3371_p_din0,
        grp_fu_3371_p_din1,
        grp_fu_3371_p_dout0,
        grp_fu_3371_p_ce,
        grp_fu_3375_p_din0,
        grp_fu_3375_p_din1,
        grp_fu_3375_p_dout0,
        grp_fu_3375_p_ce,
        grp_fu_3379_p_din0,
        grp_fu_3379_p_din1,
        grp_fu_3379_p_dout0,
        grp_fu_3379_p_ce,
        grp_fu_3383_p_din0,
        grp_fu_3383_p_din1,
        grp_fu_3383_p_dout0,
        grp_fu_3383_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] layer;
output  [4:0] scoring_fn_target_V_0_address0;
output   scoring_fn_target_V_0_ce0;
input  [27:0] scoring_fn_target_V_0_q0;
output  [4:0] scoring_fn_target_V_1_address0;
output   scoring_fn_target_V_1_ce0;
input  [27:0] scoring_fn_target_V_1_q0;
output  [4:0] scoring_fn_target_V_2_address0;
output   scoring_fn_target_V_2_ce0;
input  [27:0] scoring_fn_target_V_2_q0;
output  [4:0] scoring_fn_target_V_3_address0;
output   scoring_fn_target_V_3_ce0;
input  [27:0] scoring_fn_target_V_3_q0;
output  [4:0] scoring_fn_target_V_4_address0;
output   scoring_fn_target_V_4_ce0;
input  [27:0] scoring_fn_target_V_4_q0;
output  [4:0] scoring_fn_target_V_5_address0;
output   scoring_fn_target_V_5_ce0;
input  [27:0] scoring_fn_target_V_5_q0;
output  [4:0] scoring_fn_target_V_6_address0;
output   scoring_fn_target_V_6_ce0;
input  [27:0] scoring_fn_target_V_6_q0;
output  [4:0] scoring_fn_target_V_7_address0;
output   scoring_fn_target_V_7_ce0;
input  [27:0] scoring_fn_target_V_7_q0;
output  [4:0] scoring_fn_target_V_8_address0;
output   scoring_fn_target_V_8_ce0;
input  [27:0] scoring_fn_target_V_8_q0;
output  [4:0] scoring_fn_target_V_9_address0;
output   scoring_fn_target_V_9_ce0;
input  [27:0] scoring_fn_target_V_9_q0;
output  [4:0] scoring_fn_target_V_10_address0;
output   scoring_fn_target_V_10_ce0;
input  [27:0] scoring_fn_target_V_10_q0;
output  [4:0] scoring_fn_target_V_11_address0;
output   scoring_fn_target_V_11_ce0;
input  [27:0] scoring_fn_target_V_11_q0;
output  [4:0] scoring_fn_target_V_12_address0;
output   scoring_fn_target_V_12_ce0;
input  [27:0] scoring_fn_target_V_12_q0;
output  [4:0] scoring_fn_target_V_13_address0;
output   scoring_fn_target_V_13_ce0;
input  [27:0] scoring_fn_target_V_13_q0;
output  [4:0] scoring_fn_target_V_14_address0;
output   scoring_fn_target_V_14_ce0;
input  [27:0] scoring_fn_target_V_14_q0;
output  [4:0] scoring_fn_target_V_15_address0;
output   scoring_fn_target_V_15_ce0;
input  [27:0] scoring_fn_target_V_15_q0;
output  [6:0] nodes_features_proj_V_15_address0;
output   nodes_features_proj_V_15_ce0;
input  [27:0] nodes_features_proj_V_15_q0;
output  [6:0] nodes_features_proj_V_31_address0;
output   nodes_features_proj_V_31_ce0;
input  [27:0] nodes_features_proj_V_31_q0;
output  [6:0] nodes_features_proj_V_47_address0;
output   nodes_features_proj_V_47_ce0;
input  [27:0] nodes_features_proj_V_47_q0;
output  [6:0] nodes_features_proj_V_63_address0;
output   nodes_features_proj_V_63_ce0;
input  [27:0] nodes_features_proj_V_63_q0;
output  [6:0] nodes_features_proj_V_14_address0;
output   nodes_features_proj_V_14_ce0;
input  [27:0] nodes_features_proj_V_14_q0;
output  [6:0] nodes_features_proj_V_30_address0;
output   nodes_features_proj_V_30_ce0;
input  [27:0] nodes_features_proj_V_30_q0;
output  [6:0] nodes_features_proj_V_46_address0;
output   nodes_features_proj_V_46_ce0;
input  [27:0] nodes_features_proj_V_46_q0;
output  [6:0] nodes_features_proj_V_62_address0;
output   nodes_features_proj_V_62_ce0;
input  [27:0] nodes_features_proj_V_62_q0;
output  [6:0] nodes_features_proj_V_13_address0;
output   nodes_features_proj_V_13_ce0;
input  [27:0] nodes_features_proj_V_13_q0;
output  [6:0] nodes_features_proj_V_29_address0;
output   nodes_features_proj_V_29_ce0;
input  [27:0] nodes_features_proj_V_29_q0;
output  [6:0] nodes_features_proj_V_45_address0;
output   nodes_features_proj_V_45_ce0;
input  [27:0] nodes_features_proj_V_45_q0;
output  [6:0] nodes_features_proj_V_61_address0;
output   nodes_features_proj_V_61_ce0;
input  [27:0] nodes_features_proj_V_61_q0;
output  [6:0] nodes_features_proj_V_12_address0;
output   nodes_features_proj_V_12_ce0;
input  [27:0] nodes_features_proj_V_12_q0;
output  [6:0] nodes_features_proj_V_28_address0;
output   nodes_features_proj_V_28_ce0;
input  [27:0] nodes_features_proj_V_28_q0;
output  [6:0] nodes_features_proj_V_44_address0;
output   nodes_features_proj_V_44_ce0;
input  [27:0] nodes_features_proj_V_44_q0;
output  [6:0] nodes_features_proj_V_60_address0;
output   nodes_features_proj_V_60_ce0;
input  [27:0] nodes_features_proj_V_60_q0;
output  [6:0] nodes_features_proj_V_11_address0;
output   nodes_features_proj_V_11_ce0;
input  [27:0] nodes_features_proj_V_11_q0;
output  [6:0] nodes_features_proj_V_27_address0;
output   nodes_features_proj_V_27_ce0;
input  [27:0] nodes_features_proj_V_27_q0;
output  [6:0] nodes_features_proj_V_43_address0;
output   nodes_features_proj_V_43_ce0;
input  [27:0] nodes_features_proj_V_43_q0;
output  [6:0] nodes_features_proj_V_59_address0;
output   nodes_features_proj_V_59_ce0;
input  [27:0] nodes_features_proj_V_59_q0;
output  [6:0] nodes_features_proj_V_10_address0;
output   nodes_features_proj_V_10_ce0;
input  [27:0] nodes_features_proj_V_10_q0;
output  [6:0] nodes_features_proj_V_26_address0;
output   nodes_features_proj_V_26_ce0;
input  [27:0] nodes_features_proj_V_26_q0;
output  [6:0] nodes_features_proj_V_42_address0;
output   nodes_features_proj_V_42_ce0;
input  [27:0] nodes_features_proj_V_42_q0;
output  [6:0] nodes_features_proj_V_58_address0;
output   nodes_features_proj_V_58_ce0;
input  [27:0] nodes_features_proj_V_58_q0;
output  [6:0] nodes_features_proj_V_9_address0;
output   nodes_features_proj_V_9_ce0;
input  [27:0] nodes_features_proj_V_9_q0;
output  [6:0] nodes_features_proj_V_25_address0;
output   nodes_features_proj_V_25_ce0;
input  [27:0] nodes_features_proj_V_25_q0;
output  [6:0] nodes_features_proj_V_41_address0;
output   nodes_features_proj_V_41_ce0;
input  [27:0] nodes_features_proj_V_41_q0;
output  [6:0] nodes_features_proj_V_57_address0;
output   nodes_features_proj_V_57_ce0;
input  [27:0] nodes_features_proj_V_57_q0;
output  [6:0] nodes_features_proj_V_8_address0;
output   nodes_features_proj_V_8_ce0;
input  [27:0] nodes_features_proj_V_8_q0;
output  [6:0] nodes_features_proj_V_24_address0;
output   nodes_features_proj_V_24_ce0;
input  [27:0] nodes_features_proj_V_24_q0;
output  [6:0] nodes_features_proj_V_40_address0;
output   nodes_features_proj_V_40_ce0;
input  [27:0] nodes_features_proj_V_40_q0;
output  [6:0] nodes_features_proj_V_56_address0;
output   nodes_features_proj_V_56_ce0;
input  [27:0] nodes_features_proj_V_56_q0;
output  [6:0] nodes_features_proj_V_7_address0;
output   nodes_features_proj_V_7_ce0;
input  [27:0] nodes_features_proj_V_7_q0;
output  [6:0] nodes_features_proj_V_23_address0;
output   nodes_features_proj_V_23_ce0;
input  [27:0] nodes_features_proj_V_23_q0;
output  [6:0] nodes_features_proj_V_39_address0;
output   nodes_features_proj_V_39_ce0;
input  [27:0] nodes_features_proj_V_39_q0;
output  [6:0] nodes_features_proj_V_55_address0;
output   nodes_features_proj_V_55_ce0;
input  [27:0] nodes_features_proj_V_55_q0;
output  [6:0] nodes_features_proj_V_6_address0;
output   nodes_features_proj_V_6_ce0;
input  [27:0] nodes_features_proj_V_6_q0;
output  [6:0] nodes_features_proj_V_22_address0;
output   nodes_features_proj_V_22_ce0;
input  [27:0] nodes_features_proj_V_22_q0;
output  [6:0] nodes_features_proj_V_38_address0;
output   nodes_features_proj_V_38_ce0;
input  [27:0] nodes_features_proj_V_38_q0;
output  [6:0] nodes_features_proj_V_54_address0;
output   nodes_features_proj_V_54_ce0;
input  [27:0] nodes_features_proj_V_54_q0;
output  [6:0] nodes_features_proj_V_5_address0;
output   nodes_features_proj_V_5_ce0;
input  [27:0] nodes_features_proj_V_5_q0;
output  [6:0] nodes_features_proj_V_21_address0;
output   nodes_features_proj_V_21_ce0;
input  [27:0] nodes_features_proj_V_21_q0;
output  [6:0] nodes_features_proj_V_37_address0;
output   nodes_features_proj_V_37_ce0;
input  [27:0] nodes_features_proj_V_37_q0;
output  [6:0] nodes_features_proj_V_53_address0;
output   nodes_features_proj_V_53_ce0;
input  [27:0] nodes_features_proj_V_53_q0;
output  [6:0] nodes_features_proj_V_4_address0;
output   nodes_features_proj_V_4_ce0;
input  [27:0] nodes_features_proj_V_4_q0;
output  [6:0] nodes_features_proj_V_20_address0;
output   nodes_features_proj_V_20_ce0;
input  [27:0] nodes_features_proj_V_20_q0;
output  [6:0] nodes_features_proj_V_36_address0;
output   nodes_features_proj_V_36_ce0;
input  [27:0] nodes_features_proj_V_36_q0;
output  [6:0] nodes_features_proj_V_52_address0;
output   nodes_features_proj_V_52_ce0;
input  [27:0] nodes_features_proj_V_52_q0;
output  [6:0] nodes_features_proj_V_3_address0;
output   nodes_features_proj_V_3_ce0;
input  [27:0] nodes_features_proj_V_3_q0;
output  [6:0] nodes_features_proj_V_19_address0;
output   nodes_features_proj_V_19_ce0;
input  [27:0] nodes_features_proj_V_19_q0;
output  [6:0] nodes_features_proj_V_35_address0;
output   nodes_features_proj_V_35_ce0;
input  [27:0] nodes_features_proj_V_35_q0;
output  [6:0] nodes_features_proj_V_51_address0;
output   nodes_features_proj_V_51_ce0;
input  [27:0] nodes_features_proj_V_51_q0;
output  [6:0] nodes_features_proj_V_2_address0;
output   nodes_features_proj_V_2_ce0;
input  [27:0] nodes_features_proj_V_2_q0;
output  [6:0] nodes_features_proj_V_18_address0;
output   nodes_features_proj_V_18_ce0;
input  [27:0] nodes_features_proj_V_18_q0;
output  [6:0] nodes_features_proj_V_34_address0;
output   nodes_features_proj_V_34_ce0;
input  [27:0] nodes_features_proj_V_34_q0;
output  [6:0] nodes_features_proj_V_50_address0;
output   nodes_features_proj_V_50_ce0;
input  [27:0] nodes_features_proj_V_50_q0;
output  [6:0] nodes_features_proj_V_1_address0;
output   nodes_features_proj_V_1_ce0;
input  [27:0] nodes_features_proj_V_1_q0;
output  [6:0] nodes_features_proj_V_17_address0;
output   nodes_features_proj_V_17_ce0;
input  [27:0] nodes_features_proj_V_17_q0;
output  [6:0] nodes_features_proj_V_33_address0;
output   nodes_features_proj_V_33_ce0;
input  [27:0] nodes_features_proj_V_33_q0;
output  [6:0] nodes_features_proj_V_49_address0;
output   nodes_features_proj_V_49_ce0;
input  [27:0] nodes_features_proj_V_49_q0;
output  [6:0] nodes_features_proj_V_0_address0;
output   nodes_features_proj_V_0_ce0;
input  [27:0] nodes_features_proj_V_0_q0;
output  [6:0] nodes_features_proj_V_16_address0;
output   nodes_features_proj_V_16_ce0;
input  [27:0] nodes_features_proj_V_16_q0;
output  [6:0] nodes_features_proj_V_32_address0;
output   nodes_features_proj_V_32_ce0;
input  [27:0] nodes_features_proj_V_32_q0;
output  [6:0] nodes_features_proj_V_48_address0;
output   nodes_features_proj_V_48_ce0;
input  [27:0] nodes_features_proj_V_48_q0;
output  [1:0] scores_target_V_0_address1;
output   scores_target_V_0_ce1;
output   scores_target_V_0_we1;
output  [27:0] scores_target_V_0_d1;
output  [1:0] scores_target_V_1_address1;
output   scores_target_V_1_ce1;
output   scores_target_V_1_we1;
output  [27:0] scores_target_V_1_d1;
output  [1:0] scores_target_V_2_address1;
output   scores_target_V_2_ce1;
output   scores_target_V_2_we1;
output  [27:0] scores_target_V_2_d1;
output  [1:0] scores_target_V_3_address1;
output   scores_target_V_3_ce1;
output   scores_target_V_3_we1;
output  [27:0] scores_target_V_3_d1;
output  [1:0] scores_target_V_4_address1;
output   scores_target_V_4_ce1;
output   scores_target_V_4_we1;
output  [27:0] scores_target_V_4_d1;
output  [1:0] scores_target_V_5_address1;
output   scores_target_V_5_ce1;
output   scores_target_V_5_we1;
output  [27:0] scores_target_V_5_d1;
output  [1:0] scores_target_V_6_address1;
output   scores_target_V_6_ce1;
output   scores_target_V_6_we1;
output  [27:0] scores_target_V_6_d1;
output  [1:0] scores_target_V_7_address1;
output   scores_target_V_7_ce1;
output   scores_target_V_7_we1;
output  [27:0] scores_target_V_7_d1;
output  [1:0] scores_target_V_8_address1;
output   scores_target_V_8_ce1;
output   scores_target_V_8_we1;
output  [27:0] scores_target_V_8_d1;
output  [1:0] scores_target_V_9_address1;
output   scores_target_V_9_ce1;
output   scores_target_V_9_we1;
output  [27:0] scores_target_V_9_d1;
output  [1:0] scores_target_V_10_address1;
output   scores_target_V_10_ce1;
output   scores_target_V_10_we1;
output  [27:0] scores_target_V_10_d1;
output  [1:0] scores_target_V_11_address1;
output   scores_target_V_11_ce1;
output   scores_target_V_11_we1;
output  [27:0] scores_target_V_11_d1;
output  [1:0] scores_target_V_12_address1;
output   scores_target_V_12_ce1;
output   scores_target_V_12_we1;
output  [27:0] scores_target_V_12_d1;
output  [1:0] scores_target_V_13_address1;
output   scores_target_V_13_ce1;
output   scores_target_V_13_we1;
output  [27:0] scores_target_V_13_d1;
output  [1:0] scores_target_V_14_address1;
output   scores_target_V_14_ce1;
output   scores_target_V_14_we1;
output  [27:0] scores_target_V_14_d1;
output  [1:0] scores_target_V_15_address1;
output   scores_target_V_15_ce1;
output   scores_target_V_15_we1;
output  [27:0] scores_target_V_15_d1;
output  [1:0] scores_target_V_16_address1;
output   scores_target_V_16_ce1;
output   scores_target_V_16_we1;
output  [27:0] scores_target_V_16_d1;
output  [1:0] scores_target_V_17_address1;
output   scores_target_V_17_ce1;
output   scores_target_V_17_we1;
output  [27:0] scores_target_V_17_d1;
output  [1:0] scores_target_V_18_address1;
output   scores_target_V_18_ce1;
output   scores_target_V_18_we1;
output  [27:0] scores_target_V_18_d1;
output  [27:0] grp_fu_3323_p_din0;
output  [27:0] grp_fu_3323_p_din1;
input  [45:0] grp_fu_3323_p_dout0;
output   grp_fu_3323_p_ce;
output  [27:0] grp_fu_3327_p_din0;
output  [27:0] grp_fu_3327_p_din1;
input  [45:0] grp_fu_3327_p_dout0;
output   grp_fu_3327_p_ce;
output  [27:0] grp_fu_3331_p_din0;
output  [27:0] grp_fu_3331_p_din1;
input  [45:0] grp_fu_3331_p_dout0;
output   grp_fu_3331_p_ce;
output  [27:0] grp_fu_3335_p_din0;
output  [27:0] grp_fu_3335_p_din1;
input  [45:0] grp_fu_3335_p_dout0;
output   grp_fu_3335_p_ce;
output  [27:0] grp_fu_3339_p_din0;
output  [27:0] grp_fu_3339_p_din1;
input  [45:0] grp_fu_3339_p_dout0;
output   grp_fu_3339_p_ce;
output  [27:0] grp_fu_3343_p_din0;
output  [27:0] grp_fu_3343_p_din1;
input  [45:0] grp_fu_3343_p_dout0;
output   grp_fu_3343_p_ce;
output  [27:0] grp_fu_3347_p_din0;
output  [27:0] grp_fu_3347_p_din1;
input  [45:0] grp_fu_3347_p_dout0;
output   grp_fu_3347_p_ce;
output  [27:0] grp_fu_3351_p_din0;
output  [27:0] grp_fu_3351_p_din1;
input  [45:0] grp_fu_3351_p_dout0;
output   grp_fu_3351_p_ce;
output  [27:0] grp_fu_3355_p_din0;
output  [27:0] grp_fu_3355_p_din1;
input  [45:0] grp_fu_3355_p_dout0;
output   grp_fu_3355_p_ce;
output  [27:0] grp_fu_3359_p_din0;
output  [27:0] grp_fu_3359_p_din1;
input  [45:0] grp_fu_3359_p_dout0;
output   grp_fu_3359_p_ce;
output  [27:0] grp_fu_3363_p_din0;
output  [27:0] grp_fu_3363_p_din1;
input  [45:0] grp_fu_3363_p_dout0;
output   grp_fu_3363_p_ce;
output  [27:0] grp_fu_3367_p_din0;
output  [27:0] grp_fu_3367_p_din1;
input  [45:0] grp_fu_3367_p_dout0;
output   grp_fu_3367_p_ce;
output  [27:0] grp_fu_3371_p_din0;
output  [27:0] grp_fu_3371_p_din1;
input  [45:0] grp_fu_3371_p_dout0;
output   grp_fu_3371_p_ce;
output  [27:0] grp_fu_3375_p_din0;
output  [27:0] grp_fu_3375_p_din1;
input  [45:0] grp_fu_3375_p_dout0;
output   grp_fu_3375_p_ce;
output  [27:0] grp_fu_3379_p_din0;
output  [27:0] grp_fu_3379_p_din1;
input  [45:0] grp_fu_3379_p_dout0;
output   grp_fu_3379_p_ce;
output  [27:0] grp_fu_3383_p_din0;
output  [27:0] grp_fu_3383_p_din1;
input  [45:0] grp_fu_3383_p_dout0;
output   grp_fu_3383_p_ce;

reg ap_idle;
reg scoring_fn_target_V_0_ce0;
reg scoring_fn_target_V_1_ce0;
reg scoring_fn_target_V_2_ce0;
reg scoring_fn_target_V_3_ce0;
reg scoring_fn_target_V_4_ce0;
reg scoring_fn_target_V_5_ce0;
reg scoring_fn_target_V_6_ce0;
reg scoring_fn_target_V_7_ce0;
reg scoring_fn_target_V_8_ce0;
reg scoring_fn_target_V_9_ce0;
reg scoring_fn_target_V_10_ce0;
reg scoring_fn_target_V_11_ce0;
reg scoring_fn_target_V_12_ce0;
reg scoring_fn_target_V_13_ce0;
reg scoring_fn_target_V_14_ce0;
reg scoring_fn_target_V_15_ce0;
reg nodes_features_proj_V_15_ce0;
reg nodes_features_proj_V_31_ce0;
reg nodes_features_proj_V_47_ce0;
reg nodes_features_proj_V_63_ce0;
reg nodes_features_proj_V_14_ce0;
reg nodes_features_proj_V_30_ce0;
reg nodes_features_proj_V_46_ce0;
reg nodes_features_proj_V_62_ce0;
reg nodes_features_proj_V_13_ce0;
reg nodes_features_proj_V_29_ce0;
reg nodes_features_proj_V_45_ce0;
reg nodes_features_proj_V_61_ce0;
reg nodes_features_proj_V_12_ce0;
reg nodes_features_proj_V_28_ce0;
reg nodes_features_proj_V_44_ce0;
reg nodes_features_proj_V_60_ce0;
reg nodes_features_proj_V_11_ce0;
reg nodes_features_proj_V_27_ce0;
reg nodes_features_proj_V_43_ce0;
reg nodes_features_proj_V_59_ce0;
reg nodes_features_proj_V_10_ce0;
reg nodes_features_proj_V_26_ce0;
reg nodes_features_proj_V_42_ce0;
reg nodes_features_proj_V_58_ce0;
reg nodes_features_proj_V_9_ce0;
reg nodes_features_proj_V_25_ce0;
reg nodes_features_proj_V_41_ce0;
reg nodes_features_proj_V_57_ce0;
reg nodes_features_proj_V_8_ce0;
reg nodes_features_proj_V_24_ce0;
reg nodes_features_proj_V_40_ce0;
reg nodes_features_proj_V_56_ce0;
reg nodes_features_proj_V_7_ce0;
reg nodes_features_proj_V_23_ce0;
reg nodes_features_proj_V_39_ce0;
reg nodes_features_proj_V_55_ce0;
reg nodes_features_proj_V_6_ce0;
reg nodes_features_proj_V_22_ce0;
reg nodes_features_proj_V_38_ce0;
reg nodes_features_proj_V_54_ce0;
reg nodes_features_proj_V_5_ce0;
reg nodes_features_proj_V_21_ce0;
reg nodes_features_proj_V_37_ce0;
reg nodes_features_proj_V_53_ce0;
reg nodes_features_proj_V_4_ce0;
reg nodes_features_proj_V_20_ce0;
reg nodes_features_proj_V_36_ce0;
reg nodes_features_proj_V_52_ce0;
reg nodes_features_proj_V_3_ce0;
reg nodes_features_proj_V_19_ce0;
reg nodes_features_proj_V_35_ce0;
reg nodes_features_proj_V_51_ce0;
reg nodes_features_proj_V_2_ce0;
reg nodes_features_proj_V_18_ce0;
reg nodes_features_proj_V_34_ce0;
reg nodes_features_proj_V_50_ce0;
reg nodes_features_proj_V_1_ce0;
reg nodes_features_proj_V_17_ce0;
reg nodes_features_proj_V_33_ce0;
reg nodes_features_proj_V_49_ce0;
reg nodes_features_proj_V_0_ce0;
reg nodes_features_proj_V_16_ce0;
reg nodes_features_proj_V_32_ce0;
reg nodes_features_proj_V_48_ce0;
reg scores_target_V_0_ce1;
reg scores_target_V_0_we1;
reg scores_target_V_1_ce1;
reg scores_target_V_1_we1;
reg scores_target_V_2_ce1;
reg scores_target_V_2_we1;
reg scores_target_V_3_ce1;
reg scores_target_V_3_we1;
reg scores_target_V_4_ce1;
reg scores_target_V_4_we1;
reg scores_target_V_5_ce1;
reg scores_target_V_5_we1;
reg scores_target_V_6_ce1;
reg scores_target_V_6_we1;
reg scores_target_V_7_ce1;
reg scores_target_V_7_we1;
reg scores_target_V_8_ce1;
reg scores_target_V_8_we1;
reg scores_target_V_9_ce1;
reg scores_target_V_9_we1;
reg scores_target_V_10_ce1;
reg scores_target_V_10_we1;
reg scores_target_V_11_ce1;
reg scores_target_V_11_we1;
reg scores_target_V_12_ce1;
reg scores_target_V_12_we1;
reg scores_target_V_13_ce1;
reg scores_target_V_13_we1;
reg scores_target_V_14_ce1;
reg scores_target_V_14_we1;
reg scores_target_V_15_ce1;
reg scores_target_V_15_we1;
reg scores_target_V_16_ce1;
reg scores_target_V_16_we1;
reg scores_target_V_17_ce1;
reg scores_target_V_17_we1;
reg scores_target_V_18_ce1;
reg scores_target_V_18_we1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln71_fu_2071_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [0:0] icmp_ln71_reg_2808;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln71_reg_2808_pp0_iter1_reg;
reg   [0:0] icmp_ln71_reg_2808_pp0_iter2_reg;
reg   [0:0] icmp_ln71_reg_2808_pp0_iter3_reg;
reg   [0:0] icmp_ln71_reg_2808_pp0_iter4_reg;
reg   [0:0] icmp_ln71_reg_2808_pp0_iter5_reg;
reg   [0:0] icmp_ln71_reg_2808_pp0_iter6_reg;
reg   [0:0] icmp_ln71_reg_2808_pp0_iter7_reg;
reg   [0:0] icmp_ln71_reg_2808_pp0_iter8_reg;
reg   [0:0] icmp_ln71_reg_2808_pp0_iter9_reg;
wire   [4:0] select_ln71_fu_2101_p3;
reg   [4:0] select_ln71_reg_2812;
reg   [4:0] select_ln71_reg_2812_pp0_iter1_reg;
reg   [4:0] select_ln71_reg_2812_pp0_iter2_reg;
reg   [4:0] select_ln71_reg_2812_pp0_iter3_reg;
reg   [4:0] select_ln71_reg_2812_pp0_iter4_reg;
reg   [4:0] select_ln71_reg_2812_pp0_iter5_reg;
reg   [4:0] select_ln71_reg_2812_pp0_iter6_reg;
reg   [4:0] select_ln71_reg_2812_pp0_iter7_reg;
reg   [4:0] select_ln71_reg_2812_pp0_iter8_reg;
reg   [4:0] select_ln71_reg_2812_pp0_iter9_reg;
reg   [4:0] select_ln71_reg_2812_pp0_iter10_reg;
reg   [4:0] select_ln71_reg_2812_pp0_iter11_reg;
wire   [1:0] select_ln71_1_fu_2117_p3;
reg   [1:0] select_ln71_1_reg_2816;
reg   [1:0] select_ln71_1_reg_2816_pp0_iter1_reg;
reg   [1:0] select_ln71_1_reg_2816_pp0_iter2_reg;
reg   [1:0] select_ln71_1_reg_2816_pp0_iter3_reg;
reg   [1:0] select_ln71_1_reg_2816_pp0_iter4_reg;
reg   [1:0] select_ln71_1_reg_2816_pp0_iter5_reg;
reg   [1:0] select_ln71_1_reg_2816_pp0_iter6_reg;
reg   [1:0] select_ln71_1_reg_2816_pp0_iter7_reg;
reg   [1:0] select_ln71_1_reg_2816_pp0_iter8_reg;
reg   [1:0] select_ln71_1_reg_2816_pp0_iter9_reg;
reg   [1:0] select_ln71_1_reg_2816_pp0_iter10_reg;
reg   [1:0] select_ln71_1_reg_2816_pp0_iter11_reg;
wire   [63:0] zext_ln1171_fu_2143_p1;
reg   [63:0] zext_ln1171_reg_2821;
reg   [63:0] zext_ln1171_reg_2821_pp0_iter1_reg;
reg   [63:0] zext_ln1171_reg_2821_pp0_iter2_reg;
reg   [63:0] zext_ln1171_reg_2821_pp0_iter3_reg;
reg   [63:0] zext_ln1171_reg_2821_pp0_iter4_reg;
reg   [63:0] zext_ln1171_reg_2821_pp0_iter5_reg;
reg   [63:0] zext_ln1171_reg_2821_pp0_iter6_reg;
wire   [1:0] trunc_ln71_2_fu_2150_p1;
reg   [1:0] trunc_ln71_2_reg_2843;
reg   [1:0] trunc_ln71_2_reg_2843_pp0_iter1_reg;
reg   [1:0] trunc_ln71_2_reg_2843_pp0_iter2_reg;
reg   [1:0] trunc_ln71_2_reg_2843_pp0_iter3_reg;
reg   [1:0] trunc_ln71_2_reg_2843_pp0_iter4_reg;
reg   [1:0] trunc_ln71_2_reg_2843_pp0_iter5_reg;
reg   [1:0] trunc_ln71_2_reg_2843_pp0_iter6_reg;
reg   [1:0] trunc_ln71_2_reg_2843_pp0_iter7_reg;
wire   [63:0] trunc_ln77_cast_fu_2154_p1;
reg   [63:0] trunc_ln77_cast_reg_2857;
reg   [63:0] trunc_ln77_cast_reg_2857_pp0_iter1_reg;
reg   [63:0] trunc_ln77_cast_reg_2857_pp0_iter2_reg;
reg   [63:0] trunc_ln77_cast_reg_2857_pp0_iter3_reg;
reg   [63:0] trunc_ln77_cast_reg_2857_pp0_iter4_reg;
reg   [63:0] trunc_ln77_cast_reg_2857_pp0_iter5_reg;
reg   [27:0] scoring_fn_target_V_0_load_reg_2973;
reg   [27:0] scoring_fn_target_V_1_load_reg_2978;
reg   [27:0] scoring_fn_target_V_2_load_reg_2983;
wire  signed [45:0] sext_ln71_fu_2191_p1;
wire  signed [45:0] sext_ln71_1_fu_2194_p1;
wire  signed [45:0] sext_ln71_2_fu_2197_p1;
reg   [27:0] scoring_fn_target_V_3_load_reg_3113;
reg   [27:0] scoring_fn_target_V_4_load_reg_3118;
wire  signed [45:0] sext_ln1171_fu_2200_p1;
wire  signed [45:0] sext_ln1171_64_fu_2210_p1;
wire  signed [45:0] sext_ln1171_65_fu_2220_p1;
wire  signed [45:0] sext_ln71_3_fu_2230_p1;
wire  signed [45:0] sext_ln71_4_fu_2233_p1;
reg   [27:0] scoring_fn_target_V_5_load_reg_3238;
reg   [27:0] scoring_fn_target_V_6_load_reg_3243;
wire  signed [45:0] sext_ln1171_66_fu_2236_p1;
wire  signed [45:0] sext_ln1171_67_fu_2246_p1;
wire  signed [45:0] sext_ln71_5_fu_2256_p1;
wire  signed [45:0] sext_ln71_6_fu_2259_p1;
reg   [27:0] scoring_fn_target_V_7_load_reg_3358;
reg   [27:0] scoring_fn_target_V_8_load_reg_3363;
reg   [45:0] mul_ln1171_64_reg_3378;
reg   [27:0] tmp_s_reg_3383;
reg   [45:0] mul_ln1171_65_reg_3388;
wire  signed [45:0] sext_ln1171_68_fu_2272_p1;
wire  signed [45:0] sext_ln1171_69_fu_2282_p1;
wire  signed [45:0] sext_ln71_7_fu_2292_p1;
wire  signed [45:0] sext_ln71_8_fu_2295_p1;
reg   [27:0] scoring_fn_target_V_9_load_reg_3493;
reg   [27:0] scoring_fn_target_V_10_load_reg_3498;
reg   [45:0] mul_ln1171_66_reg_3513;
reg   [27:0] tmp_64_reg_3518;
reg   [45:0] mul_ln1171_67_reg_3523;
wire  signed [45:0] sext_ln1171_70_fu_2343_p1;
wire  signed [45:0] sext_ln1171_71_fu_2353_p1;
wire  signed [45:0] sext_ln71_9_fu_2363_p1;
wire  signed [45:0] sext_ln71_10_fu_2366_p1;
reg   [27:0] scoring_fn_target_V_11_load_reg_3628;
reg   [27:0] scoring_fn_target_V_12_load_reg_3633;
reg   [45:0] mul_ln1171_68_reg_3648;
reg   [27:0] tmp_66_reg_3653;
reg   [45:0] mul_ln1171_69_reg_3658;
wire  signed [45:0] sext_ln1171_72_fu_2414_p1;
wire  signed [45:0] sext_ln1171_73_fu_2424_p1;
reg   [6:0] nodes_features_proj_V_15_addr_reg_3753;
reg   [6:0] nodes_features_proj_V_31_addr_reg_3758;
reg   [6:0] nodes_features_proj_V_47_addr_reg_3763;
reg   [6:0] nodes_features_proj_V_63_addr_reg_3768;
wire  signed [45:0] sext_ln71_11_fu_2434_p1;
wire  signed [45:0] sext_ln71_12_fu_2437_p1;
reg   [27:0] scoring_fn_target_V_13_load_reg_3783;
reg   [27:0] scoring_fn_target_V_14_load_reg_3788;
reg   [45:0] mul_ln1171_70_reg_3798;
reg   [27:0] tmp_68_reg_3803;
reg   [45:0] mul_ln1171_71_reg_3808;
wire  signed [45:0] sext_ln1171_74_fu_2485_p1;
wire  signed [45:0] sext_ln1171_75_fu_2495_p1;
wire  signed [45:0] sext_ln71_13_fu_2505_p1;
wire  signed [45:0] sext_ln71_14_fu_2508_p1;
reg   [27:0] scoring_fn_target_V_15_load_reg_3873;
reg   [45:0] mul_ln1171_72_reg_3878;
reg   [27:0] tmp_70_reg_3883;
reg   [45:0] mul_ln1171_73_reg_3888;
wire  signed [45:0] sext_ln1171_76_fu_2556_p1;
wire  signed [45:0] sext_ln1171_77_fu_2566_p1;
wire  signed [45:0] sext_ln71_15_fu_2576_p1;
reg   [45:0] mul_ln1171_74_reg_3928;
reg   [27:0] tmp_72_reg_3933;
reg   [45:0] mul_ln1171_75_reg_3938;
wire  signed [45:0] sext_ln1171_78_fu_2624_p1;
reg   [45:0] mul_ln1171_76_reg_3948;
reg   [27:0] tmp_74_reg_3953;
reg   [45:0] mul_ln1171_77_reg_3958;
reg   [45:0] mul_ln1171_78_reg_3963;
reg   [27:0] tmp_76_reg_3968;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_reg_1837;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_reg_1837;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_reg_1837;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_1_reg_1850;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_1_reg_1850;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_1_reg_1850;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_2_reg_1863;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_2_reg_1863;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_2_reg_1863;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_3_reg_1876;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_3_reg_1876;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_3_reg_1876;
reg   [27:0] ap_phi_reg_pp0_iter3_phi_ln1169_3_reg_1876;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_4_reg_1889;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_4_reg_1889;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_4_reg_1889;
reg   [27:0] ap_phi_reg_pp0_iter3_phi_ln1169_4_reg_1889;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_5_reg_1902;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_5_reg_1902;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_5_reg_1902;
reg   [27:0] ap_phi_reg_pp0_iter3_phi_ln1169_5_reg_1902;
reg   [27:0] ap_phi_reg_pp0_iter4_phi_ln1169_5_reg_1902;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_6_reg_1915;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_6_reg_1915;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_6_reg_1915;
reg   [27:0] ap_phi_reg_pp0_iter3_phi_ln1169_6_reg_1915;
reg   [27:0] ap_phi_reg_pp0_iter4_phi_ln1169_6_reg_1915;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_7_reg_1928;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_7_reg_1928;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_7_reg_1928;
reg   [27:0] ap_phi_reg_pp0_iter3_phi_ln1169_7_reg_1928;
reg   [27:0] ap_phi_reg_pp0_iter4_phi_ln1169_7_reg_1928;
reg   [27:0] ap_phi_reg_pp0_iter5_phi_ln1169_7_reg_1928;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_8_reg_1941;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_8_reg_1941;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_8_reg_1941;
reg   [27:0] ap_phi_reg_pp0_iter3_phi_ln1169_8_reg_1941;
reg   [27:0] ap_phi_reg_pp0_iter4_phi_ln1169_8_reg_1941;
reg   [27:0] ap_phi_reg_pp0_iter5_phi_ln1169_8_reg_1941;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_9_reg_1954;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_9_reg_1954;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_9_reg_1954;
reg   [27:0] ap_phi_reg_pp0_iter3_phi_ln1169_9_reg_1954;
reg   [27:0] ap_phi_reg_pp0_iter4_phi_ln1169_9_reg_1954;
reg   [27:0] ap_phi_reg_pp0_iter5_phi_ln1169_9_reg_1954;
reg   [27:0] ap_phi_reg_pp0_iter6_phi_ln1169_9_reg_1954;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_10_reg_1967;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_10_reg_1967;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_10_reg_1967;
reg   [27:0] ap_phi_reg_pp0_iter3_phi_ln1169_10_reg_1967;
reg   [27:0] ap_phi_reg_pp0_iter4_phi_ln1169_10_reg_1967;
reg   [27:0] ap_phi_reg_pp0_iter5_phi_ln1169_10_reg_1967;
reg   [27:0] ap_phi_reg_pp0_iter6_phi_ln1169_10_reg_1967;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_11_reg_1980;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_11_reg_1980;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_11_reg_1980;
reg   [27:0] ap_phi_reg_pp0_iter3_phi_ln1169_11_reg_1980;
reg   [27:0] ap_phi_reg_pp0_iter4_phi_ln1169_11_reg_1980;
reg   [27:0] ap_phi_reg_pp0_iter5_phi_ln1169_11_reg_1980;
reg   [27:0] ap_phi_reg_pp0_iter6_phi_ln1169_11_reg_1980;
reg   [27:0] ap_phi_reg_pp0_iter7_phi_ln1169_11_reg_1980;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_12_reg_1993;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_12_reg_1993;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_12_reg_1993;
reg   [27:0] ap_phi_reg_pp0_iter3_phi_ln1169_12_reg_1993;
reg   [27:0] ap_phi_reg_pp0_iter4_phi_ln1169_12_reg_1993;
reg   [27:0] ap_phi_reg_pp0_iter5_phi_ln1169_12_reg_1993;
reg   [27:0] ap_phi_reg_pp0_iter6_phi_ln1169_12_reg_1993;
reg   [27:0] ap_phi_reg_pp0_iter7_phi_ln1169_12_reg_1993;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_13_reg_2006;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_13_reg_2006;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_13_reg_2006;
reg   [27:0] ap_phi_reg_pp0_iter3_phi_ln1169_13_reg_2006;
reg   [27:0] ap_phi_reg_pp0_iter4_phi_ln1169_13_reg_2006;
reg   [27:0] ap_phi_reg_pp0_iter5_phi_ln1169_13_reg_2006;
reg   [27:0] ap_phi_reg_pp0_iter6_phi_ln1169_13_reg_2006;
reg   [27:0] ap_phi_reg_pp0_iter7_phi_ln1169_13_reg_2006;
reg   [27:0] ap_phi_reg_pp0_iter8_phi_ln1169_13_reg_2006;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_14_reg_2019;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_14_reg_2019;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_14_reg_2019;
reg   [27:0] ap_phi_reg_pp0_iter3_phi_ln1169_14_reg_2019;
reg   [27:0] ap_phi_reg_pp0_iter4_phi_ln1169_14_reg_2019;
reg   [27:0] ap_phi_reg_pp0_iter5_phi_ln1169_14_reg_2019;
reg   [27:0] ap_phi_reg_pp0_iter6_phi_ln1169_14_reg_2019;
reg   [27:0] ap_phi_reg_pp0_iter7_phi_ln1169_14_reg_2019;
reg   [27:0] ap_phi_reg_pp0_iter8_phi_ln1169_14_reg_2019;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1169_15_reg_2032;
reg   [27:0] ap_phi_reg_pp0_iter1_phi_ln1169_15_reg_2032;
reg   [27:0] ap_phi_reg_pp0_iter2_phi_ln1169_15_reg_2032;
reg   [27:0] ap_phi_reg_pp0_iter3_phi_ln1169_15_reg_2032;
reg   [27:0] ap_phi_reg_pp0_iter4_phi_ln1169_15_reg_2032;
reg   [27:0] ap_phi_reg_pp0_iter5_phi_ln1169_15_reg_2032;
reg   [27:0] ap_phi_reg_pp0_iter6_phi_ln1169_15_reg_2032;
reg   [27:0] ap_phi_reg_pp0_iter7_phi_ln1169_15_reg_2032;
reg   [27:0] ap_phi_reg_pp0_iter8_phi_ln1169_15_reg_2032;
reg   [27:0] ap_phi_reg_pp0_iter9_phi_ln1169_15_reg_2032;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln77_fu_2724_p1;
reg   [4:0] n_fu_460;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_n_load;
wire   [4:0] add_ln72_fu_2170_p2;
reg   [2:0] nh_fu_464;
reg   [2:0] ap_sig_allocacmp_nh_load;
wire   [2:0] select_ln71_3_fu_2125_p3;
reg   [6:0] indvar_flatten_fu_468;
reg   [6:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [6:0] add_ln71_1_fu_2077_p2;
wire   [0:0] icmp_ln72_fu_2095_p2;
wire   [2:0] add_ln71_fu_2089_p2;
wire   [1:0] trunc_ln71_fu_2109_p1;
wire   [1:0] trunc_ln71_1_fu_2113_p1;
wire   [4:0] tmp_fu_2045_p3;
wire   [4:0] zext_ln71_fu_2133_p1;
wire   [4:0] add_ln71_2_fu_2137_p2;
wire   [45:0] shl_ln_fu_2298_p3;
wire   [45:0] add_ln1245_fu_2305_p2;
wire   [27:0] tmp_63_fu_2310_p4;
wire   [45:0] shl_ln737_s_fu_2320_p3;
wire   [45:0] add_ln1245_64_fu_2328_p2;
wire   [45:0] shl_ln737_63_fu_2369_p3;
wire   [45:0] add_ln1245_65_fu_2376_p2;
wire   [27:0] tmp_65_fu_2381_p4;
wire   [45:0] shl_ln737_64_fu_2391_p3;
wire   [45:0] add_ln1245_66_fu_2399_p2;
wire   [45:0] shl_ln737_65_fu_2440_p3;
wire   [45:0] add_ln1245_67_fu_2447_p2;
wire   [27:0] tmp_67_fu_2452_p4;
wire   [45:0] shl_ln737_66_fu_2462_p3;
wire   [45:0] add_ln1245_68_fu_2470_p2;
wire   [45:0] shl_ln737_67_fu_2511_p3;
wire   [45:0] add_ln1245_69_fu_2518_p2;
wire   [27:0] tmp_69_fu_2523_p4;
wire   [45:0] shl_ln737_68_fu_2533_p3;
wire   [45:0] add_ln1245_70_fu_2541_p2;
wire   [45:0] shl_ln737_69_fu_2579_p3;
wire   [45:0] add_ln1245_71_fu_2586_p2;
wire   [27:0] tmp_71_fu_2591_p4;
wire   [45:0] shl_ln737_70_fu_2601_p3;
wire   [45:0] add_ln1245_72_fu_2609_p2;
wire   [45:0] shl_ln737_71_fu_2634_p3;
wire   [45:0] add_ln1245_73_fu_2641_p2;
wire   [27:0] tmp_73_fu_2646_p4;
wire   [45:0] shl_ln737_72_fu_2656_p3;
wire   [45:0] add_ln1245_74_fu_2664_p2;
wire   [45:0] shl_ln737_73_fu_2679_p3;
wire   [45:0] add_ln1245_75_fu_2686_p2;
wire   [27:0] tmp_75_fu_2691_p4;
wire   [45:0] shl_ln737_74_fu_2701_p3;
wire   [45:0] add_ln1245_76_fu_2709_p2;
wire   [45:0] shl_ln737_75_fu_2746_p3;
wire   [45:0] add_ln1245_77_fu_2753_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1365;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_done_reg = 1'b0;
end

GAT_compute_one_graph_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1365)) begin
        if (((trunc_ln71_2_reg_2843 == 2'd3) & (icmp_ln71_reg_2808 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_1_reg_1850 <= nodes_features_proj_V_49_q0;
        end else if (((trunc_ln71_2_reg_2843 == 2'd2) & (icmp_ln71_reg_2808 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_1_reg_1850 <= nodes_features_proj_V_33_q0;
        end else if (((trunc_ln71_2_reg_2843 == 2'd1) & (icmp_ln71_reg_2808 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_1_reg_1850 <= nodes_features_proj_V_17_q0;
        end else if (((trunc_ln71_2_reg_2843 == 2'd0) & (icmp_ln71_reg_2808 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_1_reg_1850 <= nodes_features_proj_V_1_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_1_reg_1850 <= ap_phi_reg_pp0_iter1_phi_ln1169_1_reg_1850;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1365)) begin
        if (((trunc_ln71_2_reg_2843 == 2'd3) & (icmp_ln71_reg_2808 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_2_reg_1863 <= nodes_features_proj_V_50_q0;
        end else if (((trunc_ln71_2_reg_2843 == 2'd2) & (icmp_ln71_reg_2808 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_2_reg_1863 <= nodes_features_proj_V_34_q0;
        end else if (((trunc_ln71_2_reg_2843 == 2'd1) & (icmp_ln71_reg_2808 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_2_reg_1863 <= nodes_features_proj_V_18_q0;
        end else if (((trunc_ln71_2_reg_2843 == 2'd0) & (icmp_ln71_reg_2808 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_2_reg_1863 <= nodes_features_proj_V_2_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_2_reg_1863 <= ap_phi_reg_pp0_iter1_phi_ln1169_2_reg_1863;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1365)) begin
        if (((trunc_ln71_2_reg_2843 == 2'd3) & (icmp_ln71_reg_2808 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_reg_1837 <= nodes_features_proj_V_48_q0;
        end else if (((trunc_ln71_2_reg_2843 == 2'd2) & (icmp_ln71_reg_2808 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_reg_1837 <= nodes_features_proj_V_32_q0;
        end else if (((trunc_ln71_2_reg_2843 == 2'd1) & (icmp_ln71_reg_2808 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_reg_1837 <= nodes_features_proj_V_16_q0;
        end else if (((trunc_ln71_2_reg_2843 == 2'd0) & (icmp_ln71_reg_2808 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_reg_1837 <= nodes_features_proj_V_0_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_phi_ln1169_reg_1837 <= ap_phi_reg_pp0_iter1_phi_ln1169_reg_1837;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((trunc_ln71_2_reg_2843_pp0_iter1_reg == 2'd3) & (icmp_ln71_reg_2808_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_phi_ln1169_3_reg_1876 <= nodes_features_proj_V_51_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter1_reg == 2'd2) & (icmp_ln71_reg_2808_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_phi_ln1169_3_reg_1876 <= nodes_features_proj_V_35_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter1_reg == 2'd1) & (icmp_ln71_reg_2808_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_phi_ln1169_3_reg_1876 <= nodes_features_proj_V_19_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter1_reg == 2'd0) & (icmp_ln71_reg_2808_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_phi_ln1169_3_reg_1876 <= nodes_features_proj_V_3_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_phi_ln1169_3_reg_1876 <= ap_phi_reg_pp0_iter2_phi_ln1169_3_reg_1876;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((trunc_ln71_2_reg_2843_pp0_iter1_reg == 2'd3) & (icmp_ln71_reg_2808_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_phi_ln1169_4_reg_1889 <= nodes_features_proj_V_52_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter1_reg == 2'd2) & (icmp_ln71_reg_2808_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_phi_ln1169_4_reg_1889 <= nodes_features_proj_V_36_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter1_reg == 2'd1) & (icmp_ln71_reg_2808_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_phi_ln1169_4_reg_1889 <= nodes_features_proj_V_20_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter1_reg == 2'd0) & (icmp_ln71_reg_2808_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_phi_ln1169_4_reg_1889 <= nodes_features_proj_V_4_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_phi_ln1169_4_reg_1889 <= ap_phi_reg_pp0_iter2_phi_ln1169_4_reg_1889;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((trunc_ln71_2_reg_2843_pp0_iter2_reg == 2'd3) & (icmp_ln71_reg_2808_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_phi_ln1169_5_reg_1902 <= nodes_features_proj_V_53_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter2_reg == 2'd2) & (icmp_ln71_reg_2808_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_phi_ln1169_5_reg_1902 <= nodes_features_proj_V_37_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter2_reg == 2'd1) & (icmp_ln71_reg_2808_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_phi_ln1169_5_reg_1902 <= nodes_features_proj_V_21_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter2_reg == 2'd0) & (icmp_ln71_reg_2808_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_phi_ln1169_5_reg_1902 <= nodes_features_proj_V_5_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_phi_ln1169_5_reg_1902 <= ap_phi_reg_pp0_iter3_phi_ln1169_5_reg_1902;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if (((trunc_ln71_2_reg_2843_pp0_iter2_reg == 2'd3) & (icmp_ln71_reg_2808_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_phi_ln1169_6_reg_1915 <= nodes_features_proj_V_54_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter2_reg == 2'd2) & (icmp_ln71_reg_2808_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_phi_ln1169_6_reg_1915 <= nodes_features_proj_V_38_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter2_reg == 2'd1) & (icmp_ln71_reg_2808_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_phi_ln1169_6_reg_1915 <= nodes_features_proj_V_22_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter2_reg == 2'd0) & (icmp_ln71_reg_2808_pp0_iter2_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter4_phi_ln1169_6_reg_1915 <= nodes_features_proj_V_6_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_phi_ln1169_6_reg_1915 <= ap_phi_reg_pp0_iter3_phi_ln1169_6_reg_1915;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((trunc_ln71_2_reg_2843_pp0_iter3_reg == 2'd3) & (icmp_ln71_reg_2808_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln1169_7_reg_1928 <= nodes_features_proj_V_55_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter3_reg == 2'd2) & (icmp_ln71_reg_2808_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln1169_7_reg_1928 <= nodes_features_proj_V_39_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter3_reg == 2'd1) & (icmp_ln71_reg_2808_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln1169_7_reg_1928 <= nodes_features_proj_V_23_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter3_reg == 2'd0) & (icmp_ln71_reg_2808_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln1169_7_reg_1928 <= nodes_features_proj_V_7_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_phi_ln1169_7_reg_1928 <= ap_phi_reg_pp0_iter4_phi_ln1169_7_reg_1928;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if (((trunc_ln71_2_reg_2843_pp0_iter3_reg == 2'd3) & (icmp_ln71_reg_2808_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln1169_8_reg_1941 <= nodes_features_proj_V_56_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter3_reg == 2'd2) & (icmp_ln71_reg_2808_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln1169_8_reg_1941 <= nodes_features_proj_V_40_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter3_reg == 2'd1) & (icmp_ln71_reg_2808_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln1169_8_reg_1941 <= nodes_features_proj_V_24_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter3_reg == 2'd0) & (icmp_ln71_reg_2808_pp0_iter3_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln1169_8_reg_1941 <= nodes_features_proj_V_8_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_phi_ln1169_8_reg_1941 <= ap_phi_reg_pp0_iter4_phi_ln1169_8_reg_1941;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if (((trunc_ln71_2_reg_2843_pp0_iter4_reg == 2'd3) & (icmp_ln71_reg_2808_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter6_phi_ln1169_10_reg_1967 <= nodes_features_proj_V_58_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter4_reg == 2'd2) & (icmp_ln71_reg_2808_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter6_phi_ln1169_10_reg_1967 <= nodes_features_proj_V_42_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter4_reg == 2'd1) & (icmp_ln71_reg_2808_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter6_phi_ln1169_10_reg_1967 <= nodes_features_proj_V_26_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter4_reg == 2'd0) & (icmp_ln71_reg_2808_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter6_phi_ln1169_10_reg_1967 <= nodes_features_proj_V_10_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter6_phi_ln1169_10_reg_1967 <= ap_phi_reg_pp0_iter5_phi_ln1169_10_reg_1967;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        if (((trunc_ln71_2_reg_2843_pp0_iter4_reg == 2'd3) & (icmp_ln71_reg_2808_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter6_phi_ln1169_9_reg_1954 <= nodes_features_proj_V_57_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter4_reg == 2'd2) & (icmp_ln71_reg_2808_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter6_phi_ln1169_9_reg_1954 <= nodes_features_proj_V_41_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter4_reg == 2'd1) & (icmp_ln71_reg_2808_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter6_phi_ln1169_9_reg_1954 <= nodes_features_proj_V_25_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter4_reg == 2'd0) & (icmp_ln71_reg_2808_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter6_phi_ln1169_9_reg_1954 <= nodes_features_proj_V_9_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter6_phi_ln1169_9_reg_1954 <= ap_phi_reg_pp0_iter5_phi_ln1169_9_reg_1954;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if (((trunc_ln71_2_reg_2843_pp0_iter5_reg == 2'd3) & (icmp_ln71_reg_2808_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_phi_ln1169_11_reg_1980 <= nodes_features_proj_V_59_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter5_reg == 2'd2) & (icmp_ln71_reg_2808_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_phi_ln1169_11_reg_1980 <= nodes_features_proj_V_43_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter5_reg == 2'd1) & (icmp_ln71_reg_2808_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_phi_ln1169_11_reg_1980 <= nodes_features_proj_V_27_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter5_reg == 2'd0) & (icmp_ln71_reg_2808_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_phi_ln1169_11_reg_1980 <= nodes_features_proj_V_11_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_phi_ln1169_11_reg_1980 <= ap_phi_reg_pp0_iter6_phi_ln1169_11_reg_1980;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if (((trunc_ln71_2_reg_2843_pp0_iter5_reg == 2'd3) & (icmp_ln71_reg_2808_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_phi_ln1169_12_reg_1993 <= nodes_features_proj_V_60_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter5_reg == 2'd2) & (icmp_ln71_reg_2808_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_phi_ln1169_12_reg_1993 <= nodes_features_proj_V_44_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter5_reg == 2'd1) & (icmp_ln71_reg_2808_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_phi_ln1169_12_reg_1993 <= nodes_features_proj_V_28_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter5_reg == 2'd0) & (icmp_ln71_reg_2808_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_phi_ln1169_12_reg_1993 <= nodes_features_proj_V_12_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_phi_ln1169_12_reg_1993 <= ap_phi_reg_pp0_iter6_phi_ln1169_12_reg_1993;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        if (((trunc_ln71_2_reg_2843_pp0_iter6_reg == 2'd3) & (icmp_ln71_reg_2808_pp0_iter6_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter8_phi_ln1169_13_reg_2006 <= nodes_features_proj_V_61_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter6_reg == 2'd2) & (icmp_ln71_reg_2808_pp0_iter6_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter8_phi_ln1169_13_reg_2006 <= nodes_features_proj_V_45_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter6_reg == 2'd1) & (icmp_ln71_reg_2808_pp0_iter6_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter8_phi_ln1169_13_reg_2006 <= nodes_features_proj_V_29_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter6_reg == 2'd0) & (icmp_ln71_reg_2808_pp0_iter6_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter8_phi_ln1169_13_reg_2006 <= nodes_features_proj_V_13_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_phi_ln1169_13_reg_2006 <= ap_phi_reg_pp0_iter7_phi_ln1169_13_reg_2006;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        if (((trunc_ln71_2_reg_2843_pp0_iter6_reg == 2'd3) & (icmp_ln71_reg_2808_pp0_iter6_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter8_phi_ln1169_14_reg_2019 <= nodes_features_proj_V_62_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter6_reg == 2'd2) & (icmp_ln71_reg_2808_pp0_iter6_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter8_phi_ln1169_14_reg_2019 <= nodes_features_proj_V_46_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter6_reg == 2'd1) & (icmp_ln71_reg_2808_pp0_iter6_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter8_phi_ln1169_14_reg_2019 <= nodes_features_proj_V_30_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter6_reg == 2'd0) & (icmp_ln71_reg_2808_pp0_iter6_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter8_phi_ln1169_14_reg_2019 <= nodes_features_proj_V_14_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_phi_ln1169_14_reg_2019 <= ap_phi_reg_pp0_iter7_phi_ln1169_14_reg_2019;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        if (((trunc_ln71_2_reg_2843_pp0_iter7_reg == 2'd3) & (icmp_ln71_reg_2808_pp0_iter7_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter9_phi_ln1169_15_reg_2032 <= nodes_features_proj_V_63_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter7_reg == 2'd2) & (icmp_ln71_reg_2808_pp0_iter7_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter9_phi_ln1169_15_reg_2032 <= nodes_features_proj_V_47_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter7_reg == 2'd1) & (icmp_ln71_reg_2808_pp0_iter7_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter9_phi_ln1169_15_reg_2032 <= nodes_features_proj_V_31_q0;
        end else if (((trunc_ln71_2_reg_2843_pp0_iter7_reg == 2'd0) & (icmp_ln71_reg_2808_pp0_iter7_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter9_phi_ln1169_15_reg_2032 <= nodes_features_proj_V_15_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_phi_ln1169_15_reg_2032 <= ap_phi_reg_pp0_iter8_phi_ln1169_15_reg_2032;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln71_fu_2071_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_468 <= add_ln71_1_fu_2077_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_468 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln71_fu_2071_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            n_fu_460 <= add_ln72_fu_2170_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n_fu_460 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln71_fu_2071_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            nh_fu_464 <= select_ln71_3_fu_2125_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            nh_fu_464 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln71_reg_2808_pp0_iter2_reg <= icmp_ln71_reg_2808_pp0_iter1_reg;
        icmp_ln71_reg_2808_pp0_iter3_reg <= icmp_ln71_reg_2808_pp0_iter2_reg;
        icmp_ln71_reg_2808_pp0_iter4_reg <= icmp_ln71_reg_2808_pp0_iter3_reg;
        icmp_ln71_reg_2808_pp0_iter5_reg <= icmp_ln71_reg_2808_pp0_iter4_reg;
        icmp_ln71_reg_2808_pp0_iter6_reg <= icmp_ln71_reg_2808_pp0_iter5_reg;
        icmp_ln71_reg_2808_pp0_iter7_reg <= icmp_ln71_reg_2808_pp0_iter6_reg;
        icmp_ln71_reg_2808_pp0_iter8_reg <= icmp_ln71_reg_2808_pp0_iter7_reg;
        icmp_ln71_reg_2808_pp0_iter9_reg <= icmp_ln71_reg_2808_pp0_iter8_reg;
        mul_ln1171_78_reg_3963 <= grp_fu_3383_p_dout0;
        select_ln71_1_reg_2816_pp0_iter10_reg <= select_ln71_1_reg_2816_pp0_iter9_reg;
        select_ln71_1_reg_2816_pp0_iter11_reg <= select_ln71_1_reg_2816_pp0_iter10_reg;
        select_ln71_1_reg_2816_pp0_iter2_reg <= select_ln71_1_reg_2816_pp0_iter1_reg;
        select_ln71_1_reg_2816_pp0_iter3_reg <= select_ln71_1_reg_2816_pp0_iter2_reg;
        select_ln71_1_reg_2816_pp0_iter4_reg <= select_ln71_1_reg_2816_pp0_iter3_reg;
        select_ln71_1_reg_2816_pp0_iter5_reg <= select_ln71_1_reg_2816_pp0_iter4_reg;
        select_ln71_1_reg_2816_pp0_iter6_reg <= select_ln71_1_reg_2816_pp0_iter5_reg;
        select_ln71_1_reg_2816_pp0_iter7_reg <= select_ln71_1_reg_2816_pp0_iter6_reg;
        select_ln71_1_reg_2816_pp0_iter8_reg <= select_ln71_1_reg_2816_pp0_iter7_reg;
        select_ln71_1_reg_2816_pp0_iter9_reg <= select_ln71_1_reg_2816_pp0_iter8_reg;
        select_ln71_reg_2812_pp0_iter10_reg <= select_ln71_reg_2812_pp0_iter9_reg;
        select_ln71_reg_2812_pp0_iter11_reg <= select_ln71_reg_2812_pp0_iter10_reg;
        select_ln71_reg_2812_pp0_iter2_reg <= select_ln71_reg_2812_pp0_iter1_reg;
        select_ln71_reg_2812_pp0_iter3_reg <= select_ln71_reg_2812_pp0_iter2_reg;
        select_ln71_reg_2812_pp0_iter4_reg <= select_ln71_reg_2812_pp0_iter3_reg;
        select_ln71_reg_2812_pp0_iter5_reg <= select_ln71_reg_2812_pp0_iter4_reg;
        select_ln71_reg_2812_pp0_iter6_reg <= select_ln71_reg_2812_pp0_iter5_reg;
        select_ln71_reg_2812_pp0_iter7_reg <= select_ln71_reg_2812_pp0_iter6_reg;
        select_ln71_reg_2812_pp0_iter8_reg <= select_ln71_reg_2812_pp0_iter7_reg;
        select_ln71_reg_2812_pp0_iter9_reg <= select_ln71_reg_2812_pp0_iter8_reg;
        tmp_76_reg_3968 <= {{add_ln1245_76_fu_2709_p2[45:18]}};
        trunc_ln71_2_reg_2843_pp0_iter2_reg <= trunc_ln71_2_reg_2843_pp0_iter1_reg;
        trunc_ln71_2_reg_2843_pp0_iter3_reg <= trunc_ln71_2_reg_2843_pp0_iter2_reg;
        trunc_ln71_2_reg_2843_pp0_iter4_reg <= trunc_ln71_2_reg_2843_pp0_iter3_reg;
        trunc_ln71_2_reg_2843_pp0_iter5_reg <= trunc_ln71_2_reg_2843_pp0_iter4_reg;
        trunc_ln71_2_reg_2843_pp0_iter6_reg <= trunc_ln71_2_reg_2843_pp0_iter5_reg;
        trunc_ln71_2_reg_2843_pp0_iter7_reg <= trunc_ln71_2_reg_2843_pp0_iter6_reg;
        trunc_ln77_cast_reg_2857_pp0_iter2_reg[4 : 0] <= trunc_ln77_cast_reg_2857_pp0_iter1_reg[4 : 0];
        trunc_ln77_cast_reg_2857_pp0_iter3_reg[4 : 0] <= trunc_ln77_cast_reg_2857_pp0_iter2_reg[4 : 0];
        trunc_ln77_cast_reg_2857_pp0_iter4_reg[4 : 0] <= trunc_ln77_cast_reg_2857_pp0_iter3_reg[4 : 0];
        trunc_ln77_cast_reg_2857_pp0_iter5_reg[4 : 0] <= trunc_ln77_cast_reg_2857_pp0_iter4_reg[4 : 0];
        zext_ln1171_reg_2821_pp0_iter2_reg[4 : 0] <= zext_ln1171_reg_2821_pp0_iter1_reg[4 : 0];
        zext_ln1171_reg_2821_pp0_iter3_reg[4 : 0] <= zext_ln1171_reg_2821_pp0_iter2_reg[4 : 0];
        zext_ln1171_reg_2821_pp0_iter4_reg[4 : 0] <= zext_ln1171_reg_2821_pp0_iter3_reg[4 : 0];
        zext_ln1171_reg_2821_pp0_iter5_reg[4 : 0] <= zext_ln1171_reg_2821_pp0_iter4_reg[4 : 0];
        zext_ln1171_reg_2821_pp0_iter6_reg[4 : 0] <= zext_ln1171_reg_2821_pp0_iter5_reg[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln71_reg_2808 <= icmp_ln71_fu_2071_p2;
        icmp_ln71_reg_2808_pp0_iter1_reg <= icmp_ln71_reg_2808;
        select_ln71_1_reg_2816_pp0_iter1_reg <= select_ln71_1_reg_2816;
        select_ln71_reg_2812_pp0_iter1_reg <= select_ln71_reg_2812;
        trunc_ln71_2_reg_2843_pp0_iter1_reg <= trunc_ln71_2_reg_2843;
        trunc_ln77_cast_reg_2857_pp0_iter1_reg[4 : 0] <= trunc_ln77_cast_reg_2857[4 : 0];
        zext_ln1171_reg_2821_pp0_iter1_reg[4 : 0] <= zext_ln1171_reg_2821[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_phi_ln1169_10_reg_1967 <= ap_phi_reg_pp0_iter0_phi_ln1169_10_reg_1967;
        ap_phi_reg_pp0_iter1_phi_ln1169_11_reg_1980 <= ap_phi_reg_pp0_iter0_phi_ln1169_11_reg_1980;
        ap_phi_reg_pp0_iter1_phi_ln1169_12_reg_1993 <= ap_phi_reg_pp0_iter0_phi_ln1169_12_reg_1993;
        ap_phi_reg_pp0_iter1_phi_ln1169_13_reg_2006 <= ap_phi_reg_pp0_iter0_phi_ln1169_13_reg_2006;
        ap_phi_reg_pp0_iter1_phi_ln1169_14_reg_2019 <= ap_phi_reg_pp0_iter0_phi_ln1169_14_reg_2019;
        ap_phi_reg_pp0_iter1_phi_ln1169_15_reg_2032 <= ap_phi_reg_pp0_iter0_phi_ln1169_15_reg_2032;
        ap_phi_reg_pp0_iter1_phi_ln1169_1_reg_1850 <= ap_phi_reg_pp0_iter0_phi_ln1169_1_reg_1850;
        ap_phi_reg_pp0_iter1_phi_ln1169_2_reg_1863 <= ap_phi_reg_pp0_iter0_phi_ln1169_2_reg_1863;
        ap_phi_reg_pp0_iter1_phi_ln1169_3_reg_1876 <= ap_phi_reg_pp0_iter0_phi_ln1169_3_reg_1876;
        ap_phi_reg_pp0_iter1_phi_ln1169_4_reg_1889 <= ap_phi_reg_pp0_iter0_phi_ln1169_4_reg_1889;
        ap_phi_reg_pp0_iter1_phi_ln1169_5_reg_1902 <= ap_phi_reg_pp0_iter0_phi_ln1169_5_reg_1902;
        ap_phi_reg_pp0_iter1_phi_ln1169_6_reg_1915 <= ap_phi_reg_pp0_iter0_phi_ln1169_6_reg_1915;
        ap_phi_reg_pp0_iter1_phi_ln1169_7_reg_1928 <= ap_phi_reg_pp0_iter0_phi_ln1169_7_reg_1928;
        ap_phi_reg_pp0_iter1_phi_ln1169_8_reg_1941 <= ap_phi_reg_pp0_iter0_phi_ln1169_8_reg_1941;
        ap_phi_reg_pp0_iter1_phi_ln1169_9_reg_1954 <= ap_phi_reg_pp0_iter0_phi_ln1169_9_reg_1954;
        ap_phi_reg_pp0_iter1_phi_ln1169_reg_1837 <= ap_phi_reg_pp0_iter0_phi_ln1169_reg_1837;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_phi_ln1169_10_reg_1967 <= ap_phi_reg_pp0_iter1_phi_ln1169_10_reg_1967;
        ap_phi_reg_pp0_iter2_phi_ln1169_11_reg_1980 <= ap_phi_reg_pp0_iter1_phi_ln1169_11_reg_1980;
        ap_phi_reg_pp0_iter2_phi_ln1169_12_reg_1993 <= ap_phi_reg_pp0_iter1_phi_ln1169_12_reg_1993;
        ap_phi_reg_pp0_iter2_phi_ln1169_13_reg_2006 <= ap_phi_reg_pp0_iter1_phi_ln1169_13_reg_2006;
        ap_phi_reg_pp0_iter2_phi_ln1169_14_reg_2019 <= ap_phi_reg_pp0_iter1_phi_ln1169_14_reg_2019;
        ap_phi_reg_pp0_iter2_phi_ln1169_15_reg_2032 <= ap_phi_reg_pp0_iter1_phi_ln1169_15_reg_2032;
        ap_phi_reg_pp0_iter2_phi_ln1169_3_reg_1876 <= ap_phi_reg_pp0_iter1_phi_ln1169_3_reg_1876;
        ap_phi_reg_pp0_iter2_phi_ln1169_4_reg_1889 <= ap_phi_reg_pp0_iter1_phi_ln1169_4_reg_1889;
        ap_phi_reg_pp0_iter2_phi_ln1169_5_reg_1902 <= ap_phi_reg_pp0_iter1_phi_ln1169_5_reg_1902;
        ap_phi_reg_pp0_iter2_phi_ln1169_6_reg_1915 <= ap_phi_reg_pp0_iter1_phi_ln1169_6_reg_1915;
        ap_phi_reg_pp0_iter2_phi_ln1169_7_reg_1928 <= ap_phi_reg_pp0_iter1_phi_ln1169_7_reg_1928;
        ap_phi_reg_pp0_iter2_phi_ln1169_8_reg_1941 <= ap_phi_reg_pp0_iter1_phi_ln1169_8_reg_1941;
        ap_phi_reg_pp0_iter2_phi_ln1169_9_reg_1954 <= ap_phi_reg_pp0_iter1_phi_ln1169_9_reg_1954;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_phi_ln1169_10_reg_1967 <= ap_phi_reg_pp0_iter2_phi_ln1169_10_reg_1967;
        ap_phi_reg_pp0_iter3_phi_ln1169_11_reg_1980 <= ap_phi_reg_pp0_iter2_phi_ln1169_11_reg_1980;
        ap_phi_reg_pp0_iter3_phi_ln1169_12_reg_1993 <= ap_phi_reg_pp0_iter2_phi_ln1169_12_reg_1993;
        ap_phi_reg_pp0_iter3_phi_ln1169_13_reg_2006 <= ap_phi_reg_pp0_iter2_phi_ln1169_13_reg_2006;
        ap_phi_reg_pp0_iter3_phi_ln1169_14_reg_2019 <= ap_phi_reg_pp0_iter2_phi_ln1169_14_reg_2019;
        ap_phi_reg_pp0_iter3_phi_ln1169_15_reg_2032 <= ap_phi_reg_pp0_iter2_phi_ln1169_15_reg_2032;
        ap_phi_reg_pp0_iter3_phi_ln1169_5_reg_1902 <= ap_phi_reg_pp0_iter2_phi_ln1169_5_reg_1902;
        ap_phi_reg_pp0_iter3_phi_ln1169_6_reg_1915 <= ap_phi_reg_pp0_iter2_phi_ln1169_6_reg_1915;
        ap_phi_reg_pp0_iter3_phi_ln1169_7_reg_1928 <= ap_phi_reg_pp0_iter2_phi_ln1169_7_reg_1928;
        ap_phi_reg_pp0_iter3_phi_ln1169_8_reg_1941 <= ap_phi_reg_pp0_iter2_phi_ln1169_8_reg_1941;
        ap_phi_reg_pp0_iter3_phi_ln1169_9_reg_1954 <= ap_phi_reg_pp0_iter2_phi_ln1169_9_reg_1954;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_phi_ln1169_10_reg_1967 <= ap_phi_reg_pp0_iter3_phi_ln1169_10_reg_1967;
        ap_phi_reg_pp0_iter4_phi_ln1169_11_reg_1980 <= ap_phi_reg_pp0_iter3_phi_ln1169_11_reg_1980;
        ap_phi_reg_pp0_iter4_phi_ln1169_12_reg_1993 <= ap_phi_reg_pp0_iter3_phi_ln1169_12_reg_1993;
        ap_phi_reg_pp0_iter4_phi_ln1169_13_reg_2006 <= ap_phi_reg_pp0_iter3_phi_ln1169_13_reg_2006;
        ap_phi_reg_pp0_iter4_phi_ln1169_14_reg_2019 <= ap_phi_reg_pp0_iter3_phi_ln1169_14_reg_2019;
        ap_phi_reg_pp0_iter4_phi_ln1169_15_reg_2032 <= ap_phi_reg_pp0_iter3_phi_ln1169_15_reg_2032;
        ap_phi_reg_pp0_iter4_phi_ln1169_7_reg_1928 <= ap_phi_reg_pp0_iter3_phi_ln1169_7_reg_1928;
        ap_phi_reg_pp0_iter4_phi_ln1169_8_reg_1941 <= ap_phi_reg_pp0_iter3_phi_ln1169_8_reg_1941;
        ap_phi_reg_pp0_iter4_phi_ln1169_9_reg_1954 <= ap_phi_reg_pp0_iter3_phi_ln1169_9_reg_1954;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_phi_ln1169_10_reg_1967 <= ap_phi_reg_pp0_iter4_phi_ln1169_10_reg_1967;
        ap_phi_reg_pp0_iter5_phi_ln1169_11_reg_1980 <= ap_phi_reg_pp0_iter4_phi_ln1169_11_reg_1980;
        ap_phi_reg_pp0_iter5_phi_ln1169_12_reg_1993 <= ap_phi_reg_pp0_iter4_phi_ln1169_12_reg_1993;
        ap_phi_reg_pp0_iter5_phi_ln1169_13_reg_2006 <= ap_phi_reg_pp0_iter4_phi_ln1169_13_reg_2006;
        ap_phi_reg_pp0_iter5_phi_ln1169_14_reg_2019 <= ap_phi_reg_pp0_iter4_phi_ln1169_14_reg_2019;
        ap_phi_reg_pp0_iter5_phi_ln1169_15_reg_2032 <= ap_phi_reg_pp0_iter4_phi_ln1169_15_reg_2032;
        ap_phi_reg_pp0_iter5_phi_ln1169_9_reg_1954 <= ap_phi_reg_pp0_iter4_phi_ln1169_9_reg_1954;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_phi_ln1169_11_reg_1980 <= ap_phi_reg_pp0_iter5_phi_ln1169_11_reg_1980;
        ap_phi_reg_pp0_iter6_phi_ln1169_12_reg_1993 <= ap_phi_reg_pp0_iter5_phi_ln1169_12_reg_1993;
        ap_phi_reg_pp0_iter6_phi_ln1169_13_reg_2006 <= ap_phi_reg_pp0_iter5_phi_ln1169_13_reg_2006;
        ap_phi_reg_pp0_iter6_phi_ln1169_14_reg_2019 <= ap_phi_reg_pp0_iter5_phi_ln1169_14_reg_2019;
        ap_phi_reg_pp0_iter6_phi_ln1169_15_reg_2032 <= ap_phi_reg_pp0_iter5_phi_ln1169_15_reg_2032;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_phi_ln1169_13_reg_2006 <= ap_phi_reg_pp0_iter6_phi_ln1169_13_reg_2006;
        ap_phi_reg_pp0_iter7_phi_ln1169_14_reg_2019 <= ap_phi_reg_pp0_iter6_phi_ln1169_14_reg_2019;
        ap_phi_reg_pp0_iter7_phi_ln1169_15_reg_2032 <= ap_phi_reg_pp0_iter6_phi_ln1169_15_reg_2032;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_phi_ln1169_15_reg_2032 <= ap_phi_reg_pp0_iter7_phi_ln1169_15_reg_2032;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln71_reg_2808_pp0_iter3_reg == 1'd0))) begin
        mul_ln1171_64_reg_3378 <= grp_fu_3327_p_dout0;
        mul_ln1171_65_reg_3388 <= grp_fu_3331_p_dout0;
        scoring_fn_target_V_7_load_reg_3358 <= scoring_fn_target_V_7_q0;
        scoring_fn_target_V_8_load_reg_3363 <= scoring_fn_target_V_8_q0;
        tmp_s_reg_3383 <= {{grp_fu_3323_p_dout0[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln71_reg_2808_pp0_iter4_reg == 1'd0))) begin
        mul_ln1171_66_reg_3513 <= grp_fu_3335_p_dout0;
        mul_ln1171_67_reg_3523 <= grp_fu_3339_p_dout0;
        scoring_fn_target_V_10_load_reg_3498 <= scoring_fn_target_V_10_q0;
        scoring_fn_target_V_9_load_reg_3493 <= scoring_fn_target_V_9_q0;
        tmp_64_reg_3518 <= {{add_ln1245_64_fu_2328_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln71_reg_2808_pp0_iter5_reg == 1'd0))) begin
        mul_ln1171_68_reg_3648 <= grp_fu_3343_p_dout0;
        mul_ln1171_69_reg_3658 <= grp_fu_3347_p_dout0;
        nodes_features_proj_V_15_addr_reg_3753[4 : 0] <= trunc_ln77_cast_reg_2857_pp0_iter5_reg[4 : 0];
        nodes_features_proj_V_31_addr_reg_3758[4 : 0] <= trunc_ln77_cast_reg_2857_pp0_iter5_reg[4 : 0];
        nodes_features_proj_V_47_addr_reg_3763[4 : 0] <= trunc_ln77_cast_reg_2857_pp0_iter5_reg[4 : 0];
        nodes_features_proj_V_63_addr_reg_3768[4 : 0] <= trunc_ln77_cast_reg_2857_pp0_iter5_reg[4 : 0];
        scoring_fn_target_V_11_load_reg_3628 <= scoring_fn_target_V_11_q0;
        scoring_fn_target_V_12_load_reg_3633 <= scoring_fn_target_V_12_q0;
        tmp_66_reg_3653 <= {{add_ln1245_66_fu_2399_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln71_reg_2808_pp0_iter6_reg == 1'd0))) begin
        mul_ln1171_70_reg_3798 <= grp_fu_3351_p_dout0;
        mul_ln1171_71_reg_3808 <= grp_fu_3355_p_dout0;
        scoring_fn_target_V_13_load_reg_3783 <= scoring_fn_target_V_13_q0;
        scoring_fn_target_V_14_load_reg_3788 <= scoring_fn_target_V_14_q0;
        tmp_68_reg_3803 <= {{add_ln1245_68_fu_2470_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln71_reg_2808_pp0_iter7_reg == 1'd0))) begin
        mul_ln1171_72_reg_3878 <= grp_fu_3359_p_dout0;
        mul_ln1171_73_reg_3888 <= grp_fu_3363_p_dout0;
        scoring_fn_target_V_15_load_reg_3873 <= scoring_fn_target_V_15_q0;
        tmp_70_reg_3883 <= {{add_ln1245_70_fu_2541_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln71_reg_2808_pp0_iter8_reg == 1'd0))) begin
        mul_ln1171_74_reg_3928 <= grp_fu_3367_p_dout0;
        mul_ln1171_75_reg_3938 <= grp_fu_3371_p_dout0;
        tmp_72_reg_3933 <= {{add_ln1245_72_fu_2609_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln71_reg_2808_pp0_iter9_reg == 1'd0))) begin
        mul_ln1171_76_reg_3948 <= grp_fu_3375_p_dout0;
        mul_ln1171_77_reg_3958 <= grp_fu_3379_p_dout0;
        tmp_74_reg_3953 <= {{add_ln1245_74_fu_2664_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln71_reg_2808 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scoring_fn_target_V_0_load_reg_2973 <= scoring_fn_target_V_0_q0;
        scoring_fn_target_V_1_load_reg_2978 <= scoring_fn_target_V_1_q0;
        scoring_fn_target_V_2_load_reg_2983 <= scoring_fn_target_V_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln71_reg_2808_pp0_iter1_reg == 1'd0))) begin
        scoring_fn_target_V_3_load_reg_3113 <= scoring_fn_target_V_3_q0;
        scoring_fn_target_V_4_load_reg_3118 <= scoring_fn_target_V_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln71_reg_2808_pp0_iter2_reg == 1'd0))) begin
        scoring_fn_target_V_5_load_reg_3238 <= scoring_fn_target_V_5_q0;
        scoring_fn_target_V_6_load_reg_3243 <= scoring_fn_target_V_6_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln71_fu_2071_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln71_1_reg_2816 <= select_ln71_1_fu_2117_p3;
        select_ln71_reg_2812 <= select_ln71_fu_2101_p3;
        trunc_ln71_2_reg_2843 <= trunc_ln71_2_fu_2150_p1;
        trunc_ln77_cast_reg_2857[4 : 0] <= trunc_ln77_cast_fu_2154_p1[4 : 0];
        zext_ln1171_reg_2821[4 : 0] <= zext_ln1171_fu_2143_p1[4 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln71_fu_2071_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 7'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_468;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_n_load = 5'd0;
    end else begin
        ap_sig_allocacmp_n_load = n_fu_460;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_nh_load = 3'd0;
    end else begin
        ap_sig_allocacmp_nh_load = nh_fu_464;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_0_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        nodes_features_proj_V_10_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        nodes_features_proj_V_11_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        nodes_features_proj_V_12_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        nodes_features_proj_V_13_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        nodes_features_proj_V_14_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        nodes_features_proj_V_15_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_16_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_17_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_18_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_19_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_1_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_20_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_21_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_22_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        nodes_features_proj_V_23_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        nodes_features_proj_V_24_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        nodes_features_proj_V_25_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        nodes_features_proj_V_26_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        nodes_features_proj_V_27_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        nodes_features_proj_V_28_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        nodes_features_proj_V_29_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_2_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        nodes_features_proj_V_30_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        nodes_features_proj_V_31_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_32_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_33_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_34_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_35_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_36_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_37_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_38_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        nodes_features_proj_V_39_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_3_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        nodes_features_proj_V_40_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        nodes_features_proj_V_41_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        nodes_features_proj_V_42_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        nodes_features_proj_V_43_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        nodes_features_proj_V_44_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        nodes_features_proj_V_45_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        nodes_features_proj_V_46_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        nodes_features_proj_V_47_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_48_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_49_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_4_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_50_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_51_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_52_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_53_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_54_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        nodes_features_proj_V_55_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        nodes_features_proj_V_56_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        nodes_features_proj_V_57_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        nodes_features_proj_V_58_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        nodes_features_proj_V_59_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_5_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        nodes_features_proj_V_60_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        nodes_features_proj_V_61_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        nodes_features_proj_V_62_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        nodes_features_proj_V_63_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_6_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        nodes_features_proj_V_7_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        nodes_features_proj_V_8_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        nodes_features_proj_V_9_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_0_ce1 = 1'b1;
    end else begin
        scores_target_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (select_ln71_reg_2812_pp0_iter11_reg == 5'd0) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_0_we1 = 1'b1;
    end else begin
        scores_target_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_10_ce1 = 1'b1;
    end else begin
        scores_target_V_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (select_ln71_reg_2812_pp0_iter11_reg == 5'd10) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_10_we1 = 1'b1;
    end else begin
        scores_target_V_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_11_ce1 = 1'b1;
    end else begin
        scores_target_V_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (select_ln71_reg_2812_pp0_iter11_reg == 5'd11) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_11_we1 = 1'b1;
    end else begin
        scores_target_V_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_12_ce1 = 1'b1;
    end else begin
        scores_target_V_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (select_ln71_reg_2812_pp0_iter11_reg == 5'd12) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_12_we1 = 1'b1;
    end else begin
        scores_target_V_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_13_ce1 = 1'b1;
    end else begin
        scores_target_V_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (select_ln71_reg_2812_pp0_iter11_reg == 5'd13) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_13_we1 = 1'b1;
    end else begin
        scores_target_V_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_14_ce1 = 1'b1;
    end else begin
        scores_target_V_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (select_ln71_reg_2812_pp0_iter11_reg == 5'd14) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_14_we1 = 1'b1;
    end else begin
        scores_target_V_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_15_ce1 = 1'b1;
    end else begin
        scores_target_V_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (select_ln71_reg_2812_pp0_iter11_reg == 5'd15) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_15_we1 = 1'b1;
    end else begin
        scores_target_V_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_16_ce1 = 1'b1;
    end else begin
        scores_target_V_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (select_ln71_reg_2812_pp0_iter11_reg == 5'd16) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_16_we1 = 1'b1;
    end else begin
        scores_target_V_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_17_ce1 = 1'b1;
    end else begin
        scores_target_V_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (select_ln71_reg_2812_pp0_iter11_reg == 5'd17) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_17_we1 = 1'b1;
    end else begin
        scores_target_V_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_18_ce1 = 1'b1;
    end else begin
        scores_target_V_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & ((select_ln71_reg_2812_pp0_iter11_reg == 5'd18) | ((select_ln71_reg_2812_pp0_iter11_reg == 5'd19) | ((select_ln71_reg_2812_pp0_iter11_reg == 5'd20) | ((select_ln71_reg_2812_pp0_iter11_reg == 5'd21) | ((select_ln71_reg_2812_pp0_iter11_reg == 5'd22) | ((select_ln71_reg_2812_pp0_iter11_reg == 5'd23) | ((select_ln71_reg_2812_pp0_iter11_reg == 5'd24) | ((select_ln71_reg_2812_pp0_iter11_reg == 5'd25) | ((select_ln71_reg_2812_pp0_iter11_reg == 5'd26) | ((select_ln71_reg_2812_pp0_iter11_reg == 5'd27) | ((select_ln71_reg_2812_pp0_iter11_reg == 5'd28) | ((select_ln71_reg_2812_pp0_iter11_reg == 5'd29) | ((select_ln71_reg_2812_pp0_iter11_reg == 5'd30) | (select_ln71_reg_2812_pp0_iter11_reg == 5'd31)))))))))))))))) begin
        scores_target_V_18_we1 = 1'b1;
    end else begin
        scores_target_V_18_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_1_ce1 = 1'b1;
    end else begin
        scores_target_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (select_ln71_reg_2812_pp0_iter11_reg == 5'd1) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_1_we1 = 1'b1;
    end else begin
        scores_target_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_2_ce1 = 1'b1;
    end else begin
        scores_target_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (select_ln71_reg_2812_pp0_iter11_reg == 5'd2) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_2_we1 = 1'b1;
    end else begin
        scores_target_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_3_ce1 = 1'b1;
    end else begin
        scores_target_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (select_ln71_reg_2812_pp0_iter11_reg == 5'd3) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_3_we1 = 1'b1;
    end else begin
        scores_target_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_4_ce1 = 1'b1;
    end else begin
        scores_target_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (select_ln71_reg_2812_pp0_iter11_reg == 5'd4) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_4_we1 = 1'b1;
    end else begin
        scores_target_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_5_ce1 = 1'b1;
    end else begin
        scores_target_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (select_ln71_reg_2812_pp0_iter11_reg == 5'd5) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_5_we1 = 1'b1;
    end else begin
        scores_target_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_6_ce1 = 1'b1;
    end else begin
        scores_target_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (select_ln71_reg_2812_pp0_iter11_reg == 5'd6) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_6_we1 = 1'b1;
    end else begin
        scores_target_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_7_ce1 = 1'b1;
    end else begin
        scores_target_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (select_ln71_reg_2812_pp0_iter11_reg == 5'd7) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_7_we1 = 1'b1;
    end else begin
        scores_target_V_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_8_ce1 = 1'b1;
    end else begin
        scores_target_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (select_ln71_reg_2812_pp0_iter11_reg == 5'd8) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_8_we1 = 1'b1;
    end else begin
        scores_target_V_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_9_ce1 = 1'b1;
    end else begin
        scores_target_V_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (select_ln71_reg_2812_pp0_iter11_reg == 5'd9) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        scores_target_V_9_we1 = 1'b1;
    end else begin
        scores_target_V_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scoring_fn_target_V_0_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        scoring_fn_target_V_10_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        scoring_fn_target_V_11_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        scoring_fn_target_V_12_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        scoring_fn_target_V_13_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        scoring_fn_target_V_14_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        scoring_fn_target_V_15_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scoring_fn_target_V_1_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scoring_fn_target_V_2_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scoring_fn_target_V_3_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scoring_fn_target_V_4_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        scoring_fn_target_V_5_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        scoring_fn_target_V_6_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scoring_fn_target_V_7_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        scoring_fn_target_V_8_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        scoring_fn_target_V_9_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1245_64_fu_2328_p2 = (shl_ln737_s_fu_2320_p3 + mul_ln1171_65_reg_3388);

assign add_ln1245_65_fu_2376_p2 = (shl_ln737_63_fu_2369_p3 + mul_ln1171_66_reg_3513);

assign add_ln1245_66_fu_2399_p2 = (shl_ln737_64_fu_2391_p3 + mul_ln1171_67_reg_3523);

assign add_ln1245_67_fu_2447_p2 = (shl_ln737_65_fu_2440_p3 + mul_ln1171_68_reg_3648);

assign add_ln1245_68_fu_2470_p2 = (shl_ln737_66_fu_2462_p3 + mul_ln1171_69_reg_3658);

assign add_ln1245_69_fu_2518_p2 = (shl_ln737_67_fu_2511_p3 + mul_ln1171_70_reg_3798);

assign add_ln1245_70_fu_2541_p2 = (shl_ln737_68_fu_2533_p3 + mul_ln1171_71_reg_3808);

assign add_ln1245_71_fu_2586_p2 = (shl_ln737_69_fu_2579_p3 + mul_ln1171_72_reg_3878);

assign add_ln1245_72_fu_2609_p2 = (shl_ln737_70_fu_2601_p3 + mul_ln1171_73_reg_3888);

assign add_ln1245_73_fu_2641_p2 = (shl_ln737_71_fu_2634_p3 + mul_ln1171_74_reg_3928);

assign add_ln1245_74_fu_2664_p2 = (shl_ln737_72_fu_2656_p3 + mul_ln1171_75_reg_3938);

assign add_ln1245_75_fu_2686_p2 = (shl_ln737_73_fu_2679_p3 + mul_ln1171_76_reg_3948);

assign add_ln1245_76_fu_2709_p2 = (shl_ln737_74_fu_2701_p3 + mul_ln1171_77_reg_3958);

assign add_ln1245_77_fu_2753_p2 = (shl_ln737_75_fu_2746_p3 + mul_ln1171_78_reg_3963);

assign add_ln1245_fu_2305_p2 = (shl_ln_fu_2298_p3 + mul_ln1171_64_reg_3378);

assign add_ln71_1_fu_2077_p2 = (ap_sig_allocacmp_indvar_flatten_load + 7'd1);

assign add_ln71_2_fu_2137_p2 = (tmp_fu_2045_p3 + zext_ln71_fu_2133_p1);

assign add_ln71_fu_2089_p2 = (ap_sig_allocacmp_nh_load + 3'd1);

assign add_ln72_fu_2170_p2 = (select_ln71_fu_2101_p3 + 5'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1365 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_phi_ln1169_10_reg_1967 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_11_reg_1980 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_12_reg_1993 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_13_reg_2006 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_14_reg_2019 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_15_reg_2032 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_1_reg_1850 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_2_reg_1863 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_3_reg_1876 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_4_reg_1889 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_5_reg_1902 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_6_reg_1915 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_7_reg_1928 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_8_reg_1941 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_9_reg_1954 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1169_reg_1837 = 'bx;

assign grp_fu_3323_p_ce = 1'b1;

assign grp_fu_3323_p_din0 = sext_ln71_fu_2191_p1;

assign grp_fu_3323_p_din1 = sext_ln1171_fu_2200_p1;

assign grp_fu_3327_p_ce = 1'b1;

assign grp_fu_3327_p_din0 = sext_ln71_1_fu_2194_p1;

assign grp_fu_3327_p_din1 = sext_ln1171_64_fu_2210_p1;

assign grp_fu_3331_p_ce = 1'b1;

assign grp_fu_3331_p_din0 = sext_ln71_2_fu_2197_p1;

assign grp_fu_3331_p_din1 = sext_ln1171_65_fu_2220_p1;

assign grp_fu_3335_p_ce = 1'b1;

assign grp_fu_3335_p_din0 = sext_ln71_3_fu_2230_p1;

assign grp_fu_3335_p_din1 = sext_ln1171_66_fu_2236_p1;

assign grp_fu_3339_p_ce = 1'b1;

assign grp_fu_3339_p_din0 = sext_ln71_4_fu_2233_p1;

assign grp_fu_3339_p_din1 = sext_ln1171_67_fu_2246_p1;

assign grp_fu_3343_p_ce = 1'b1;

assign grp_fu_3343_p_din0 = sext_ln71_5_fu_2256_p1;

assign grp_fu_3343_p_din1 = sext_ln1171_68_fu_2272_p1;

assign grp_fu_3347_p_ce = 1'b1;

assign grp_fu_3347_p_din0 = sext_ln71_6_fu_2259_p1;

assign grp_fu_3347_p_din1 = sext_ln1171_69_fu_2282_p1;

assign grp_fu_3351_p_ce = 1'b1;

assign grp_fu_3351_p_din0 = sext_ln71_7_fu_2292_p1;

assign grp_fu_3351_p_din1 = sext_ln1171_70_fu_2343_p1;

assign grp_fu_3355_p_ce = 1'b1;

assign grp_fu_3355_p_din0 = sext_ln71_8_fu_2295_p1;

assign grp_fu_3355_p_din1 = sext_ln1171_71_fu_2353_p1;

assign grp_fu_3359_p_ce = 1'b1;

assign grp_fu_3359_p_din0 = sext_ln71_9_fu_2363_p1;

assign grp_fu_3359_p_din1 = sext_ln1171_72_fu_2414_p1;

assign grp_fu_3363_p_ce = 1'b1;

assign grp_fu_3363_p_din0 = sext_ln71_10_fu_2366_p1;

assign grp_fu_3363_p_din1 = sext_ln1171_73_fu_2424_p1;

assign grp_fu_3367_p_ce = 1'b1;

assign grp_fu_3367_p_din0 = sext_ln71_11_fu_2434_p1;

assign grp_fu_3367_p_din1 = sext_ln1171_74_fu_2485_p1;

assign grp_fu_3371_p_ce = 1'b1;

assign grp_fu_3371_p_din0 = sext_ln71_12_fu_2437_p1;

assign grp_fu_3371_p_din1 = sext_ln1171_75_fu_2495_p1;

assign grp_fu_3375_p_ce = 1'b1;

assign grp_fu_3375_p_din0 = sext_ln71_13_fu_2505_p1;

assign grp_fu_3375_p_din1 = sext_ln1171_76_fu_2556_p1;

assign grp_fu_3379_p_ce = 1'b1;

assign grp_fu_3379_p_din0 = sext_ln71_14_fu_2508_p1;

assign grp_fu_3379_p_din1 = sext_ln1171_77_fu_2566_p1;

assign grp_fu_3383_p_ce = 1'b1;

assign grp_fu_3383_p_din0 = sext_ln71_15_fu_2576_p1;

assign grp_fu_3383_p_din1 = sext_ln1171_78_fu_2624_p1;

assign icmp_ln71_fu_2071_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 7'd76) ? 1'b1 : 1'b0);

assign icmp_ln72_fu_2095_p2 = ((ap_sig_allocacmp_n_load == 5'd19) ? 1'b1 : 1'b0);

assign nodes_features_proj_V_0_address0 = trunc_ln77_cast_fu_2154_p1;

assign nodes_features_proj_V_10_address0 = trunc_ln77_cast_reg_2857_pp0_iter3_reg;

assign nodes_features_proj_V_11_address0 = trunc_ln77_cast_reg_2857_pp0_iter4_reg;

assign nodes_features_proj_V_12_address0 = trunc_ln77_cast_reg_2857_pp0_iter4_reg;

assign nodes_features_proj_V_13_address0 = trunc_ln77_cast_reg_2857_pp0_iter5_reg;

assign nodes_features_proj_V_14_address0 = trunc_ln77_cast_reg_2857_pp0_iter5_reg;

assign nodes_features_proj_V_15_address0 = nodes_features_proj_V_15_addr_reg_3753;

assign nodes_features_proj_V_16_address0 = trunc_ln77_cast_fu_2154_p1;

assign nodes_features_proj_V_17_address0 = trunc_ln77_cast_fu_2154_p1;

assign nodes_features_proj_V_18_address0 = trunc_ln77_cast_fu_2154_p1;

assign nodes_features_proj_V_19_address0 = trunc_ln77_cast_reg_2857;

assign nodes_features_proj_V_1_address0 = trunc_ln77_cast_fu_2154_p1;

assign nodes_features_proj_V_20_address0 = trunc_ln77_cast_reg_2857;

assign nodes_features_proj_V_21_address0 = trunc_ln77_cast_reg_2857_pp0_iter1_reg;

assign nodes_features_proj_V_22_address0 = trunc_ln77_cast_reg_2857_pp0_iter1_reg;

assign nodes_features_proj_V_23_address0 = trunc_ln77_cast_reg_2857_pp0_iter2_reg;

assign nodes_features_proj_V_24_address0 = trunc_ln77_cast_reg_2857_pp0_iter2_reg;

assign nodes_features_proj_V_25_address0 = trunc_ln77_cast_reg_2857_pp0_iter3_reg;

assign nodes_features_proj_V_26_address0 = trunc_ln77_cast_reg_2857_pp0_iter3_reg;

assign nodes_features_proj_V_27_address0 = trunc_ln77_cast_reg_2857_pp0_iter4_reg;

assign nodes_features_proj_V_28_address0 = trunc_ln77_cast_reg_2857_pp0_iter4_reg;

assign nodes_features_proj_V_29_address0 = trunc_ln77_cast_reg_2857_pp0_iter5_reg;

assign nodes_features_proj_V_2_address0 = trunc_ln77_cast_fu_2154_p1;

assign nodes_features_proj_V_30_address0 = trunc_ln77_cast_reg_2857_pp0_iter5_reg;

assign nodes_features_proj_V_31_address0 = nodes_features_proj_V_31_addr_reg_3758;

assign nodes_features_proj_V_32_address0 = trunc_ln77_cast_fu_2154_p1;

assign nodes_features_proj_V_33_address0 = trunc_ln77_cast_fu_2154_p1;

assign nodes_features_proj_V_34_address0 = trunc_ln77_cast_fu_2154_p1;

assign nodes_features_proj_V_35_address0 = trunc_ln77_cast_reg_2857;

assign nodes_features_proj_V_36_address0 = trunc_ln77_cast_reg_2857;

assign nodes_features_proj_V_37_address0 = trunc_ln77_cast_reg_2857_pp0_iter1_reg;

assign nodes_features_proj_V_38_address0 = trunc_ln77_cast_reg_2857_pp0_iter1_reg;

assign nodes_features_proj_V_39_address0 = trunc_ln77_cast_reg_2857_pp0_iter2_reg;

assign nodes_features_proj_V_3_address0 = trunc_ln77_cast_reg_2857;

assign nodes_features_proj_V_40_address0 = trunc_ln77_cast_reg_2857_pp0_iter2_reg;

assign nodes_features_proj_V_41_address0 = trunc_ln77_cast_reg_2857_pp0_iter3_reg;

assign nodes_features_proj_V_42_address0 = trunc_ln77_cast_reg_2857_pp0_iter3_reg;

assign nodes_features_proj_V_43_address0 = trunc_ln77_cast_reg_2857_pp0_iter4_reg;

assign nodes_features_proj_V_44_address0 = trunc_ln77_cast_reg_2857_pp0_iter4_reg;

assign nodes_features_proj_V_45_address0 = trunc_ln77_cast_reg_2857_pp0_iter5_reg;

assign nodes_features_proj_V_46_address0 = trunc_ln77_cast_reg_2857_pp0_iter5_reg;

assign nodes_features_proj_V_47_address0 = nodes_features_proj_V_47_addr_reg_3763;

assign nodes_features_proj_V_48_address0 = trunc_ln77_cast_fu_2154_p1;

assign nodes_features_proj_V_49_address0 = trunc_ln77_cast_fu_2154_p1;

assign nodes_features_proj_V_4_address0 = trunc_ln77_cast_reg_2857;

assign nodes_features_proj_V_50_address0 = trunc_ln77_cast_fu_2154_p1;

assign nodes_features_proj_V_51_address0 = trunc_ln77_cast_reg_2857;

assign nodes_features_proj_V_52_address0 = trunc_ln77_cast_reg_2857;

assign nodes_features_proj_V_53_address0 = trunc_ln77_cast_reg_2857_pp0_iter1_reg;

assign nodes_features_proj_V_54_address0 = trunc_ln77_cast_reg_2857_pp0_iter1_reg;

assign nodes_features_proj_V_55_address0 = trunc_ln77_cast_reg_2857_pp0_iter2_reg;

assign nodes_features_proj_V_56_address0 = trunc_ln77_cast_reg_2857_pp0_iter2_reg;

assign nodes_features_proj_V_57_address0 = trunc_ln77_cast_reg_2857_pp0_iter3_reg;

assign nodes_features_proj_V_58_address0 = trunc_ln77_cast_reg_2857_pp0_iter3_reg;

assign nodes_features_proj_V_59_address0 = trunc_ln77_cast_reg_2857_pp0_iter4_reg;

assign nodes_features_proj_V_5_address0 = trunc_ln77_cast_reg_2857_pp0_iter1_reg;

assign nodes_features_proj_V_60_address0 = trunc_ln77_cast_reg_2857_pp0_iter4_reg;

assign nodes_features_proj_V_61_address0 = trunc_ln77_cast_reg_2857_pp0_iter5_reg;

assign nodes_features_proj_V_62_address0 = trunc_ln77_cast_reg_2857_pp0_iter5_reg;

assign nodes_features_proj_V_63_address0 = nodes_features_proj_V_63_addr_reg_3768;

assign nodes_features_proj_V_6_address0 = trunc_ln77_cast_reg_2857_pp0_iter1_reg;

assign nodes_features_proj_V_7_address0 = trunc_ln77_cast_reg_2857_pp0_iter2_reg;

assign nodes_features_proj_V_8_address0 = trunc_ln77_cast_reg_2857_pp0_iter2_reg;

assign nodes_features_proj_V_9_address0 = trunc_ln77_cast_reg_2857_pp0_iter3_reg;

assign scores_target_V_0_address1 = zext_ln77_fu_2724_p1;

assign scores_target_V_0_d1 = {{add_ln1245_77_fu_2753_p2[45:18]}};

assign scores_target_V_10_address1 = zext_ln77_fu_2724_p1;

assign scores_target_V_10_d1 = {{add_ln1245_77_fu_2753_p2[45:18]}};

assign scores_target_V_11_address1 = zext_ln77_fu_2724_p1;

assign scores_target_V_11_d1 = {{add_ln1245_77_fu_2753_p2[45:18]}};

assign scores_target_V_12_address1 = zext_ln77_fu_2724_p1;

assign scores_target_V_12_d1 = {{add_ln1245_77_fu_2753_p2[45:18]}};

assign scores_target_V_13_address1 = zext_ln77_fu_2724_p1;

assign scores_target_V_13_d1 = {{add_ln1245_77_fu_2753_p2[45:18]}};

assign scores_target_V_14_address1 = zext_ln77_fu_2724_p1;

assign scores_target_V_14_d1 = {{add_ln1245_77_fu_2753_p2[45:18]}};

assign scores_target_V_15_address1 = zext_ln77_fu_2724_p1;

assign scores_target_V_15_d1 = {{add_ln1245_77_fu_2753_p2[45:18]}};

assign scores_target_V_16_address1 = zext_ln77_fu_2724_p1;

assign scores_target_V_16_d1 = {{add_ln1245_77_fu_2753_p2[45:18]}};

assign scores_target_V_17_address1 = zext_ln77_fu_2724_p1;

assign scores_target_V_17_d1 = {{add_ln1245_77_fu_2753_p2[45:18]}};

assign scores_target_V_18_address1 = zext_ln77_fu_2724_p1;

assign scores_target_V_18_d1 = {{add_ln1245_77_fu_2753_p2[45:18]}};

assign scores_target_V_1_address1 = zext_ln77_fu_2724_p1;

assign scores_target_V_1_d1 = {{add_ln1245_77_fu_2753_p2[45:18]}};

assign scores_target_V_2_address1 = zext_ln77_fu_2724_p1;

assign scores_target_V_2_d1 = {{add_ln1245_77_fu_2753_p2[45:18]}};

assign scores_target_V_3_address1 = zext_ln77_fu_2724_p1;

assign scores_target_V_3_d1 = {{add_ln1245_77_fu_2753_p2[45:18]}};

assign scores_target_V_4_address1 = zext_ln77_fu_2724_p1;

assign scores_target_V_4_d1 = {{add_ln1245_77_fu_2753_p2[45:18]}};

assign scores_target_V_5_address1 = zext_ln77_fu_2724_p1;

assign scores_target_V_5_d1 = {{add_ln1245_77_fu_2753_p2[45:18]}};

assign scores_target_V_6_address1 = zext_ln77_fu_2724_p1;

assign scores_target_V_6_d1 = {{add_ln1245_77_fu_2753_p2[45:18]}};

assign scores_target_V_7_address1 = zext_ln77_fu_2724_p1;

assign scores_target_V_7_d1 = {{add_ln1245_77_fu_2753_p2[45:18]}};

assign scores_target_V_8_address1 = zext_ln77_fu_2724_p1;

assign scores_target_V_8_d1 = {{add_ln1245_77_fu_2753_p2[45:18]}};

assign scores_target_V_9_address1 = zext_ln77_fu_2724_p1;

assign scores_target_V_9_d1 = {{add_ln1245_77_fu_2753_p2[45:18]}};

assign scoring_fn_target_V_0_address0 = zext_ln1171_fu_2143_p1;

assign scoring_fn_target_V_10_address0 = zext_ln1171_reg_2821_pp0_iter3_reg;

assign scoring_fn_target_V_11_address0 = zext_ln1171_reg_2821_pp0_iter4_reg;

assign scoring_fn_target_V_12_address0 = zext_ln1171_reg_2821_pp0_iter4_reg;

assign scoring_fn_target_V_13_address0 = zext_ln1171_reg_2821_pp0_iter5_reg;

assign scoring_fn_target_V_14_address0 = zext_ln1171_reg_2821_pp0_iter5_reg;

assign scoring_fn_target_V_15_address0 = zext_ln1171_reg_2821_pp0_iter6_reg;

assign scoring_fn_target_V_1_address0 = zext_ln1171_fu_2143_p1;

assign scoring_fn_target_V_2_address0 = zext_ln1171_fu_2143_p1;

assign scoring_fn_target_V_3_address0 = zext_ln1171_reg_2821;

assign scoring_fn_target_V_4_address0 = zext_ln1171_reg_2821;

assign scoring_fn_target_V_5_address0 = zext_ln1171_reg_2821_pp0_iter1_reg;

assign scoring_fn_target_V_6_address0 = zext_ln1171_reg_2821_pp0_iter1_reg;

assign scoring_fn_target_V_7_address0 = zext_ln1171_reg_2821_pp0_iter2_reg;

assign scoring_fn_target_V_8_address0 = zext_ln1171_reg_2821_pp0_iter2_reg;

assign scoring_fn_target_V_9_address0 = zext_ln1171_reg_2821_pp0_iter3_reg;

assign select_ln71_1_fu_2117_p3 = ((icmp_ln72_fu_2095_p2[0:0] == 1'b1) ? trunc_ln71_fu_2109_p1 : trunc_ln71_1_fu_2113_p1);

assign select_ln71_3_fu_2125_p3 = ((icmp_ln72_fu_2095_p2[0:0] == 1'b1) ? add_ln71_fu_2089_p2 : ap_sig_allocacmp_nh_load);

assign select_ln71_fu_2101_p3 = ((icmp_ln72_fu_2095_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_n_load);

assign sext_ln1171_64_fu_2210_p1 = $signed(ap_phi_reg_pp0_iter2_phi_ln1169_1_reg_1850);

assign sext_ln1171_65_fu_2220_p1 = $signed(ap_phi_reg_pp0_iter2_phi_ln1169_2_reg_1863);

assign sext_ln1171_66_fu_2236_p1 = $signed(ap_phi_reg_pp0_iter3_phi_ln1169_3_reg_1876);

assign sext_ln1171_67_fu_2246_p1 = $signed(ap_phi_reg_pp0_iter3_phi_ln1169_4_reg_1889);

assign sext_ln1171_68_fu_2272_p1 = $signed(ap_phi_reg_pp0_iter4_phi_ln1169_5_reg_1902);

assign sext_ln1171_69_fu_2282_p1 = $signed(ap_phi_reg_pp0_iter4_phi_ln1169_6_reg_1915);

assign sext_ln1171_70_fu_2343_p1 = $signed(ap_phi_reg_pp0_iter5_phi_ln1169_7_reg_1928);

assign sext_ln1171_71_fu_2353_p1 = $signed(ap_phi_reg_pp0_iter5_phi_ln1169_8_reg_1941);

assign sext_ln1171_72_fu_2414_p1 = $signed(ap_phi_reg_pp0_iter6_phi_ln1169_9_reg_1954);

assign sext_ln1171_73_fu_2424_p1 = $signed(ap_phi_reg_pp0_iter6_phi_ln1169_10_reg_1967);

assign sext_ln1171_74_fu_2485_p1 = $signed(ap_phi_reg_pp0_iter7_phi_ln1169_11_reg_1980);

assign sext_ln1171_75_fu_2495_p1 = $signed(ap_phi_reg_pp0_iter7_phi_ln1169_12_reg_1993);

assign sext_ln1171_76_fu_2556_p1 = $signed(ap_phi_reg_pp0_iter8_phi_ln1169_13_reg_2006);

assign sext_ln1171_77_fu_2566_p1 = $signed(ap_phi_reg_pp0_iter8_phi_ln1169_14_reg_2019);

assign sext_ln1171_78_fu_2624_p1 = $signed(ap_phi_reg_pp0_iter9_phi_ln1169_15_reg_2032);

assign sext_ln1171_fu_2200_p1 = $signed(ap_phi_reg_pp0_iter2_phi_ln1169_reg_1837);

assign sext_ln71_10_fu_2366_p1 = $signed(scoring_fn_target_V_10_load_reg_3498);

assign sext_ln71_11_fu_2434_p1 = $signed(scoring_fn_target_V_11_load_reg_3628);

assign sext_ln71_12_fu_2437_p1 = $signed(scoring_fn_target_V_12_load_reg_3633);

assign sext_ln71_13_fu_2505_p1 = $signed(scoring_fn_target_V_13_load_reg_3783);

assign sext_ln71_14_fu_2508_p1 = $signed(scoring_fn_target_V_14_load_reg_3788);

assign sext_ln71_15_fu_2576_p1 = $signed(scoring_fn_target_V_15_load_reg_3873);

assign sext_ln71_1_fu_2194_p1 = $signed(scoring_fn_target_V_1_load_reg_2978);

assign sext_ln71_2_fu_2197_p1 = $signed(scoring_fn_target_V_2_load_reg_2983);

assign sext_ln71_3_fu_2230_p1 = $signed(scoring_fn_target_V_3_load_reg_3113);

assign sext_ln71_4_fu_2233_p1 = $signed(scoring_fn_target_V_4_load_reg_3118);

assign sext_ln71_5_fu_2256_p1 = $signed(scoring_fn_target_V_5_load_reg_3238);

assign sext_ln71_6_fu_2259_p1 = $signed(scoring_fn_target_V_6_load_reg_3243);

assign sext_ln71_7_fu_2292_p1 = $signed(scoring_fn_target_V_7_load_reg_3358);

assign sext_ln71_8_fu_2295_p1 = $signed(scoring_fn_target_V_8_load_reg_3363);

assign sext_ln71_9_fu_2363_p1 = $signed(scoring_fn_target_V_9_load_reg_3493);

assign sext_ln71_fu_2191_p1 = $signed(scoring_fn_target_V_0_load_reg_2973);

assign shl_ln737_63_fu_2369_p3 = {{tmp_64_reg_3518}, {18'd0}};

assign shl_ln737_64_fu_2391_p3 = {{tmp_65_fu_2381_p4}, {18'd0}};

assign shl_ln737_65_fu_2440_p3 = {{tmp_66_reg_3653}, {18'd0}};

assign shl_ln737_66_fu_2462_p3 = {{tmp_67_fu_2452_p4}, {18'd0}};

assign shl_ln737_67_fu_2511_p3 = {{tmp_68_reg_3803}, {18'd0}};

assign shl_ln737_68_fu_2533_p3 = {{tmp_69_fu_2523_p4}, {18'd0}};

assign shl_ln737_69_fu_2579_p3 = {{tmp_70_reg_3883}, {18'd0}};

assign shl_ln737_70_fu_2601_p3 = {{tmp_71_fu_2591_p4}, {18'd0}};

assign shl_ln737_71_fu_2634_p3 = {{tmp_72_reg_3933}, {18'd0}};

assign shl_ln737_72_fu_2656_p3 = {{tmp_73_fu_2646_p4}, {18'd0}};

assign shl_ln737_73_fu_2679_p3 = {{tmp_74_reg_3953}, {18'd0}};

assign shl_ln737_74_fu_2701_p3 = {{tmp_75_fu_2691_p4}, {18'd0}};

assign shl_ln737_75_fu_2746_p3 = {{tmp_76_reg_3968}, {18'd0}};

assign shl_ln737_s_fu_2320_p3 = {{tmp_63_fu_2310_p4}, {18'd0}};

assign shl_ln_fu_2298_p3 = {{tmp_s_reg_3383}, {18'd0}};

assign tmp_63_fu_2310_p4 = {{add_ln1245_fu_2305_p2[45:18]}};

assign tmp_65_fu_2381_p4 = {{add_ln1245_65_fu_2376_p2[45:18]}};

assign tmp_67_fu_2452_p4 = {{add_ln1245_67_fu_2447_p2[45:18]}};

assign tmp_69_fu_2523_p4 = {{add_ln1245_69_fu_2518_p2[45:18]}};

assign tmp_71_fu_2591_p4 = {{add_ln1245_71_fu_2586_p2[45:18]}};

assign tmp_73_fu_2646_p4 = {{add_ln1245_73_fu_2641_p2[45:18]}};

assign tmp_75_fu_2691_p4 = {{add_ln1245_75_fu_2686_p2[45:18]}};

assign tmp_fu_2045_p3 = {{layer}, {2'd0}};

assign trunc_ln71_1_fu_2113_p1 = ap_sig_allocacmp_nh_load[1:0];

assign trunc_ln71_2_fu_2150_p1 = select_ln71_3_fu_2125_p3[1:0];

assign trunc_ln71_fu_2109_p1 = add_ln71_fu_2089_p2[1:0];

assign trunc_ln77_cast_fu_2154_p1 = select_ln71_fu_2101_p3;

assign zext_ln1171_fu_2143_p1 = add_ln71_2_fu_2137_p2;

assign zext_ln71_fu_2133_p1 = select_ln71_3_fu_2125_p3;

assign zext_ln77_fu_2724_p1 = select_ln71_1_reg_2816_pp0_iter11_reg;

always @ (posedge ap_clk) begin
    zext_ln1171_reg_2821[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln1171_reg_2821_pp0_iter1_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln1171_reg_2821_pp0_iter2_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln1171_reg_2821_pp0_iter3_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln1171_reg_2821_pp0_iter4_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln1171_reg_2821_pp0_iter5_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln1171_reg_2821_pp0_iter6_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    trunc_ln77_cast_reg_2857[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    trunc_ln77_cast_reg_2857_pp0_iter1_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    trunc_ln77_cast_reg_2857_pp0_iter2_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    trunc_ln77_cast_reg_2857_pp0_iter3_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    trunc_ln77_cast_reg_2857_pp0_iter4_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    trunc_ln77_cast_reg_2857_pp0_iter5_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    nodes_features_proj_V_15_addr_reg_3753[6:5] <= 2'b00;
    nodes_features_proj_V_31_addr_reg_3758[6:5] <= 2'b00;
    nodes_features_proj_V_47_addr_reg_3763[6:5] <= 2'b00;
    nodes_features_proj_V_63_addr_reg_3768[6:5] <= 2'b00;
end

endmodule //GAT_compute_one_graph_compute_scores_target
