I. 


1. Setup the environment

source <Vitis_install_path>/Vitis/2021.2/settings64.sh; 
source /opt/xilinx/xrt/setup.sh;

2. Build for hardware emulation

make run TARGET=hw_emu PLATFORM=xilinx_u280_xdma_201920_3 all

3. Build for the hardware

make TARGET=hw PLATFORM=xilinx_u280_xdma_201920_3 all

3-1. Run application
- put SAT instances in 'test' folder
$ <exe file> <XCLBIN file> <fileName> <seed> <maxFlips> <k> <r>

<exe file>: executable cile in './fyalsat_FPGA/'
<XCLBIN file>: .xclbin file in './fyalsat_FPGA/build_dir.hw.<platform>/'
<maxFlips>: The number of flips
<k>: The maximum number of variables allowed in a single clause
<r>: The maximum number of clauses where a variable can appear

ex) $ fsat.exe fsat.xclbin k3-r4.26-v600-c2556-043.cnf 0 10000000 16 640


