# system info lab1 on 2024.01.12.14:50:29
system_info:
name,value
DEVICE,10M50DAF484C6GES
DEVICE_FAMILY,MAX 10
GENERATION_ID,1705067413
#
#
# Files generated for lab1 on 2024.01.12.14:50:29
files:
filepath,kind,attributes,module,is_top
simulation/lab1.vhd,VHDL,,lab1,true
simulation/submodules/lab1_jtag_uart_0.vhd,VHDL,,lab1_jtag_uart_0,false
simulation/submodules/lab1_nios2_gen2_0.v,VERILOG,,lab1_nios2_gen2_0,false
simulation/submodules/lab1_onchip_memory2_0.vhd,VHDL,,lab1_onchip_memory2_0,false
simulation/submodules/lab1_pio_0.vhd,VHDL,,lab1_pio_0,false
simulation/submodules/lab1_pio_1.vhd,VHDL,,lab1_pio_1,false
simulation/submodules/lab1_mm_interconnect_0.v,VERILOG,,lab1_mm_interconnect_0,false
simulation/submodules/lab1_irq_mapper.sv,SYSTEM_VERILOG,,lab1_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/lab1_nios2_gen2_0_cpu.sdc,SDC,,lab1_nios2_gen2_0_cpu,false
simulation/submodules/lab1_nios2_gen2_0_cpu.v,VERILOG,,lab1_nios2_gen2_0_cpu,false
simulation/submodules/lab1_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,lab1_nios2_gen2_0_cpu,false
simulation/submodules/lab1_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,lab1_nios2_gen2_0_cpu,false
simulation/submodules/lab1_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,lab1_nios2_gen2_0_cpu,false
simulation/submodules/lab1_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,lab1_nios2_gen2_0_cpu,false
simulation/submodules/lab1_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,lab1_nios2_gen2_0_cpu,false
simulation/submodules/lab1_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,lab1_nios2_gen2_0_cpu,false
simulation/submodules/lab1_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,lab1_nios2_gen2_0_cpu,false
simulation/submodules/lab1_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,lab1_nios2_gen2_0_cpu,false
simulation/submodules/lab1_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,lab1_nios2_gen2_0_cpu,false
simulation/submodules/lab1_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,lab1_nios2_gen2_0_cpu,false
simulation/submodules/lab1_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,lab1_nios2_gen2_0_cpu,false
simulation/submodules/lab1_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,lab1_nios2_gen2_0_cpu,false
simulation/submodules/lab1_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,lab1_nios2_gen2_0_cpu,false
simulation/submodules/lab1_nios2_gen2_0_cpu_test_bench.v,VERILOG,,lab1_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/lab1_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,lab1_mm_interconnect_0_router,false
simulation/submodules/lab1_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,lab1_mm_interconnect_0_router_001,false
simulation/submodules/lab1_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,lab1_mm_interconnect_0_router_002,false
simulation/submodules/lab1_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,lab1_mm_interconnect_0_router_003,false
simulation/submodules/lab1_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,lab1_mm_interconnect_0_cmd_demux,false
simulation/submodules/lab1_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,lab1_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/lab1_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,lab1_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,lab1_mm_interconnect_0_cmd_mux,false
simulation/submodules/lab1_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,lab1_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,lab1_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/lab1_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,lab1_mm_interconnect_0_rsp_demux,false
simulation/submodules/lab1_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,lab1_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,lab1_mm_interconnect_0_rsp_mux,false
simulation/submodules/lab1_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,lab1_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,lab1_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/lab1_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,lab1_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/lab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,lab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
lab1.jtag_uart_0,lab1_jtag_uart_0
lab1.nios2_gen2_0,lab1_nios2_gen2_0
lab1.nios2_gen2_0.cpu,lab1_nios2_gen2_0_cpu
lab1.onchip_memory2_0,lab1_onchip_memory2_0
lab1.pio_0,lab1_pio_0
lab1.pio_1,lab1_pio_1
lab1.mm_interconnect_0,lab1_mm_interconnect_0
lab1.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
lab1.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
lab1.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
lab1.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
lab1.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
lab1.mm_interconnect_0.pio_0_s1_translator,altera_merlin_slave_translator
lab1.mm_interconnect_0.pio_1_s1_translator,altera_merlin_slave_translator
lab1.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
lab1.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
lab1.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
lab1.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
lab1.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
lab1.mm_interconnect_0.pio_0_s1_agent,altera_merlin_slave_agent
lab1.mm_interconnect_0.pio_1_s1_agent,altera_merlin_slave_agent
lab1.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
lab1.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
lab1.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
lab1.mm_interconnect_0.pio_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
lab1.mm_interconnect_0.pio_1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
lab1.mm_interconnect_0.router,lab1_mm_interconnect_0_router
lab1.mm_interconnect_0.router_001,lab1_mm_interconnect_0_router_001
lab1.mm_interconnect_0.router_002,lab1_mm_interconnect_0_router_002
lab1.mm_interconnect_0.router_005,lab1_mm_interconnect_0_router_002
lab1.mm_interconnect_0.router_006,lab1_mm_interconnect_0_router_002
lab1.mm_interconnect_0.router_003,lab1_mm_interconnect_0_router_003
lab1.mm_interconnect_0.router_004,lab1_mm_interconnect_0_router_003
lab1.mm_interconnect_0.cmd_demux,lab1_mm_interconnect_0_cmd_demux
lab1.mm_interconnect_0.cmd_demux_001,lab1_mm_interconnect_0_cmd_demux_001
lab1.mm_interconnect_0.rsp_demux_001,lab1_mm_interconnect_0_cmd_demux_001
lab1.mm_interconnect_0.rsp_demux_002,lab1_mm_interconnect_0_cmd_demux_001
lab1.mm_interconnect_0.cmd_mux,lab1_mm_interconnect_0_cmd_mux
lab1.mm_interconnect_0.cmd_mux_003,lab1_mm_interconnect_0_cmd_mux
lab1.mm_interconnect_0.cmd_mux_004,lab1_mm_interconnect_0_cmd_mux
lab1.mm_interconnect_0.cmd_mux_001,lab1_mm_interconnect_0_cmd_mux_001
lab1.mm_interconnect_0.cmd_mux_002,lab1_mm_interconnect_0_cmd_mux_001
lab1.mm_interconnect_0.rsp_demux,lab1_mm_interconnect_0_rsp_demux
lab1.mm_interconnect_0.rsp_demux_003,lab1_mm_interconnect_0_rsp_demux
lab1.mm_interconnect_0.rsp_demux_004,lab1_mm_interconnect_0_rsp_demux
lab1.mm_interconnect_0.rsp_mux,lab1_mm_interconnect_0_rsp_mux
lab1.mm_interconnect_0.rsp_mux_001,lab1_mm_interconnect_0_rsp_mux_001
lab1.mm_interconnect_0.avalon_st_adapter,lab1_mm_interconnect_0_avalon_st_adapter
lab1.mm_interconnect_0.avalon_st_adapter.error_adapter_0,lab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
lab1.mm_interconnect_0.avalon_st_adapter_001,lab1_mm_interconnect_0_avalon_st_adapter
lab1.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,lab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
lab1.mm_interconnect_0.avalon_st_adapter_002,lab1_mm_interconnect_0_avalon_st_adapter
lab1.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,lab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
lab1.mm_interconnect_0.avalon_st_adapter_003,lab1_mm_interconnect_0_avalon_st_adapter
lab1.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,lab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
lab1.mm_interconnect_0.avalon_st_adapter_004,lab1_mm_interconnect_0_avalon_st_adapter
lab1.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,lab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
lab1.irq_mapper,lab1_irq_mapper
lab1.rst_controller,altera_reset_controller
