// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (C) 2019 Marvell International Ltd.
 *
 * Device tree for the CN9131 based COM Express type 7 board.
 */

#include "cn9130-db-comexpress.dts"

/ {
	model = "Marvell Armada CN9131-DB-Comexpress type 7 CPU module";
	compatible = "marvell,cn9131", "marvell,cn9130",
		     "marvell,armada-ap807-quad", "marvell,armada-ap807";

	aliases {
		i2c2 = &cp1_i2c0;
		i2c3 = &cp1_i2c1;
		gpio3 = &cp1_gpio1;
		gpio4 = &cp1_gpio2;
		ethernet3 = &cp1_eth0;
		ethernet4 = &cp1_eth1;
	};

	cp1_reg_usb3_vbus0: cp1_usb3_vbus@0 {
		compatible = "regulator-fixed";
		regulator-name = "cp1-xhci0-vbus";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		enable-active-high;
	};

	cp1_usb3_0_phy0: cp1_usb3_phy0 {
		compatible = "usb-nop-xceiv";
		vcc-supply = <&cp1_reg_usb3_vbus0>;
	};

	cp1_reg_usb3_vbus1: cp1_usb3_vbus@1 {
		compatible = "regulator-fixed";
		regulator-name = "cp1-xhci1-vbus";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		enable-active-high;
	};

	cp1_usb3_0_phy1: cp1_usb3_phy@1 {
		compatible = "usb-nop-xceiv";
		vcc-supply = <&cp1_reg_usb3_vbus1>;
	};

	cp1_sfp_eth0: sfp-eth0 {
		compatible = "sff,sfp";
		/*i2c-bus = <&cp1_i2c1>;*/
		mod-def0-gpio = <&cp1_gpio2 10 GPIO_ACTIVE_LOW>;
		pinctrl-names = "default";
		pinctrl-0 = <&cp1_sfp_present_pins>;
	};
};

/*
 * Instantiate the first slave CP115
 */

#define CP11X_NAME		cp1
#define CP11X_BASE		f4000000
#define CP11X_PCIEx_MEM_BASE(iface) (0xe2000000 + (iface * 0x1000000))
#define CP11X_PCIEx_MEM_SIZE(iface) 0xf00000
#define CP11X_PCIE0_BASE	f4600000
#define CP11X_PCIE1_BASE	f4620000
#define CP11X_PCIE2_BASE	f4640000

#include "armada-cp115.dtsi"

#undef CP11X_NAME
#undef CP11X_BASE
#undef CP11X_PCIEx_MEM_BASE
#undef CP11X_PCIEx_MEM_SIZE
#undef CP11X_PCIE0_BASE
#undef CP11X_PCIE1_BASE
#undef CP11X_PCIE2_BASE

&cp1_crypto {
	status = "disabled";
};

&cp1_ethernet {
	status = "disabled";
};

/* CON50 */
&cp1_eth0 {
	status = "okay";
	phy-mode = "10gbase-kr";
	/* Generic PHY, providing serdes lanes */
	phys = <&cp1_comphy2 0>;
	managed = "in-band-status";
	sfp = <&cp1_sfp_eth0>;
};

&cp1_eth1 {
	status = "disabled";
};

&cp1_eth2 {
	status = "disabled";
};

&cp1_gpio1 {
	status = "okay";
};

&cp1_gpio2 {
	status = "okay";
};

/*
 *  CP1_I2C1 MPP[02:03]
 *  or
 *  CP1_I2C1 MPP[35:36]
 *
 *  CP1_MSSI2C? MPP[00:01]
 *  or
 *  CP1_MSSI2C? MPP[50:51]
 */
&cp1_i2c0 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&cp1_mss_i2c0_pins>;
	clock-frequency = <100000>;
};

&cp1_i2c1 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&cp1_i2c1_pins>;
	clock-frequency = <100000>;
};

/*
 * Comphy chip #1:
 * Comphy-0: PEX0
 * Comphy-1: PEX0
 * Comphy-2: SFI0          10.3125 Gbps
 * Comphy-3: SATA1
 * Comphy-4: PEX1
 * Comphy-5: PEX2
 */

/* PCIE X2 NVME */
&cp1_pcie0 {
	num-lanes = <2>;
	num-viewport = <8>;
	marvell,reset-gpio = <&cp1_gpio1 0 GPIO_ACTIVE_HIGH>;
	status = "okay";
	/* Generic PHY, providing serdes lanes */
	phys = <&cp1_comphy0 0
		&cp1_comphy1 0>;
};

&cp1_sata0 {
	status = "okay";

	/* CON32 */
	sata-port@1 {
		/* Generic PHY, providing serdes lanes */
		phys = <&cp1_comphy3 1>;
	};
};

&cp1_syscon0 {
	cp1_pinctrl: pinctrl {
		compatible = "marvell,cp115-standalone-pinctrl";

		cp1_i2c1_pins: cp1-i2c-pins-1 {
			marvell,pins = "mpp3", "mpp2";
			marvell,function = "i2c1";
		};
		cp1_mss_i2c0_pins: cp1-mss-i2c-pins-1 {
			marvell,pins = "mpp0", "mpp1";
			marvell,function = "mss_i2c";
		};
		cp1_xmdio_pins: cp1_xmdio_pins-0 {
			marvell,pins = "mpp37", "mpp38";
			marvell,function = "xg";
		};
		cp1_sfp_present_pins: cp1_sfp_present_pins-0 {
			marvell,pins = "mpp50";
			marvell,function = "gpio";
		};
	};
};

/* CON58 */
&cp1_usb3_1 {
	status = "okay";
	usb-phy = <&cp1_usb3_0_phy0>;
	/* Generic PHY, providing serdes lanes */
	phys = <&cp1_comphy3 1>;
	phy-names = "usb";
};
