

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sun Mar 12 16:50:54 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        matrixmul
* Solution:       solution6 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.33 ns|  2.249 ns|     3.60 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.133 us|  0.133 us|    5|    5|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|    18|        -|       -|    -|
|Expression           |        -|     -|        0|       2|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     0|        0|     360|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     219|    -|
|Register             |        -|     -|      632|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    18|      632|     581|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U1  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U2  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U3  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U4  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U5  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U6  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U7  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U8  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U9  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0| 360|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U18  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U19  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U20  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U22  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U23  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U24  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U25  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U26  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U27  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U10   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U11   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U12   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U13   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U14   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U15   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U16   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U17   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U21   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+----+---+----+------------+------------+
    | Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+----+---+----+------------+------------+
    |ap_enable_pp0  |       xor|   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+
    |Total          |          |   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a_address0               |  14|          3|    2|          6|
    |ap_NS_fsm                |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |b_0_address0             |  14|          3|    2|          6|
    |b_1_address0             |  14|          3|    2|          6|
    |b_2_address0             |  14|          3|    2|          6|
    |res_address0             |  31|          6|    4|         24|
    |res_address1             |  26|          5|    4|         20|
    |res_d0                   |  31|          6|   16|         96|
    |res_d1                   |  26|          5|   16|         80|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 219|         44|   51|        254|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln60_10_reg_853          |  16|   0|   16|          0|
    |add_ln60_11_reg_888          |  16|   0|   16|          0|
    |add_ln60_12_reg_858          |  16|   0|   16|          0|
    |add_ln60_13_reg_893          |  16|   0|   16|          0|
    |add_ln60_14_reg_863          |  16|   0|   16|          0|
    |add_ln60_15_reg_898          |  16|   0|   16|          0|
    |add_ln60_16_reg_878          |  16|   0|   16|          0|
    |add_ln60_17_reg_903          |  16|   0|   16|          0|
    |add_ln60_2_reg_804           |  16|   0|   16|          0|
    |add_ln60_5_reg_873           |  16|   0|   16|          0|
    |add_ln60_6_reg_816           |  16|   0|   16|          0|
    |add_ln60_8_reg_821           |  16|   0|   16|          0|
    |add_ln60_9_reg_883           |  16|   0|   16|          0|
    |add_ln60_reg_799             |  16|   0|   16|          0|
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |b_1_load_1_reg_661           |   8|   0|    8|          0|
    |b_1_load_2_reg_721           |   8|   0|    8|          0|
    |b_1_load_reg_631             |   8|   0|    8|          0|
    |mul_ln60_15_reg_794          |  16|   0|   16|          0|
    |mul_ln60_3_reg_656           |  16|   0|   16|          0|
    |mul_ln60_6_reg_716           |  16|   0|   16|          0|
    |mul_ln60_9_reg_739           |  16|   0|   16|          0|
    |mul_ln60_reg_621             |  16|   0|   16|          0|
    |sext_ln60_10_reg_782         |  16|   0|   16|          0|
    |sext_ln60_11_reg_726         |  16|   0|   16|          0|
    |sext_ln60_12_reg_733         |  16|   0|   16|          0|
    |sext_ln60_14_reg_698         |  16|   0|   16|          0|
    |sext_ln60_15_reg_826         |  16|   0|   16|          0|
    |sext_ln60_16_reg_836         |  16|   0|   16|          0|
    |sext_ln60_17_reg_754         |  16|   0|   16|          0|
    |sext_ln60_1_reg_615          |  16|   0|   16|          0|
    |sext_ln60_3_reg_768          |  16|   0|   16|          0|
    |sext_ln60_4_reg_636          |  16|   0|   16|          0|
    |sext_ln60_5_reg_643          |  16|   0|   16|          0|
    |sext_ln60_6_reg_650          |  16|   0|   16|          0|
    |sext_ln60_7_reg_775          |  16|   0|   16|          0|
    |sext_ln60_8_reg_666          |  16|   0|   16|          0|
    |sext_ln60_9_reg_710          |  16|   0|   16|          0|
    |sext_ln60_reg_610            |  16|   0|   16|          0|
    |tmp1_reg_626                 |   8|   0|    8|          0|
    |tmp_1_reg_693                |   8|   0|    8|          0|
    |tmp_3_reg_749                |   8|   0|    8|          0|
    |trunc_ln60_1_reg_688         |   8|   0|    8|          0|
    |trunc_ln60_2_reg_744         |   8|   0|    8|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 632|   0|  632|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_address0    |  out|    2|   ap_memory|             a|         array|
|a_ce0         |  out|    1|   ap_memory|             a|         array|
|a_q0          |   in|   24|   ap_memory|             a|         array|
|a_address1    |  out|    2|   ap_memory|             a|         array|
|a_ce1         |  out|    1|   ap_memory|             a|         array|
|a_q1          |   in|   24|   ap_memory|             a|         array|
|b_0_address0  |  out|    2|   ap_memory|           b_0|         array|
|b_0_ce0       |  out|    1|   ap_memory|           b_0|         array|
|b_0_q0        |   in|    8|   ap_memory|           b_0|         array|
|b_0_address1  |  out|    2|   ap_memory|           b_0|         array|
|b_0_ce1       |  out|    1|   ap_memory|           b_0|         array|
|b_0_q1        |   in|    8|   ap_memory|           b_0|         array|
|b_1_address0  |  out|    2|   ap_memory|           b_1|         array|
|b_1_ce0       |  out|    1|   ap_memory|           b_1|         array|
|b_1_q0        |   in|    8|   ap_memory|           b_1|         array|
|b_1_address1  |  out|    2|   ap_memory|           b_1|         array|
|b_1_ce1       |  out|    1|   ap_memory|           b_1|         array|
|b_1_q1        |   in|    8|   ap_memory|           b_1|         array|
|b_2_address0  |  out|    2|   ap_memory|           b_2|         array|
|b_2_ce0       |  out|    1|   ap_memory|           b_2|         array|
|b_2_q0        |   in|    8|   ap_memory|           b_2|         array|
|b_2_address1  |  out|    2|   ap_memory|           b_2|         array|
|b_2_ce1       |  out|    1|   ap_memory|           b_2|         array|
|b_2_q1        |   in|    8|   ap_memory|           b_2|         array|
|res_address0  |  out|    4|   ap_memory|           res|         array|
|res_ce0       |  out|    1|   ap_memory|           res|         array|
|res_we0       |  out|    1|   ap_memory|           res|         array|
|res_d0        |  out|   16|   ap_memory|           res|         array|
|res_address1  |  out|    4|   ap_memory|           res|         array|
|res_ce1       |  out|    1|   ap_memory|           res|         array|
|res_we1       |  out|    1|   ap_memory|           res|         array|
|res_d1        |  out|   16|   ap_memory|           res|         array|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 5, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i24 %a, i64 0, i64 0" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 12 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.69ns)   --->   "%a_load = load i2 %a_addr" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 13 'load' 'a_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr i8 %b_0, i64 0, i64 0" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 14 'getelementptr' 'b_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.66ns)   --->   "%b_0_load = load i2 %b_0_addr" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 15 'load' 'b_0_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i8 %b_1, i64 0, i64 0" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 16 'getelementptr' 'b_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.66ns)   --->   "%b_1_load = load i2 %b_1_addr" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 17 'load' 'b_1_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%b_2_addr = getelementptr i8 %b_2, i64 0, i64 0" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 18 'getelementptr' 'b_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.66ns)   --->   "%b_2_load = load i2 %b_2_addr" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 19 'load' 'b_2_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%b_0_addr_1 = getelementptr i8 %b_0, i64 0, i64 1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 20 'getelementptr' 'b_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.66ns)   --->   "%b_0_load_1 = load i2 %b_0_addr_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 21 'load' 'b_0_load_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%b_1_addr_1 = getelementptr i8 %b_1, i64 0, i64 1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 22 'getelementptr' 'b_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.66ns)   --->   "%b_1_load_1 = load i2 %b_1_addr_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 23 'load' 'b_1_load_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%b_2_addr_1 = getelementptr i8 %b_2, i64 0, i64 1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 24 'getelementptr' 'b_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.66ns)   --->   "%b_2_load_1 = load i2 %b_2_addr_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 25 'load' 'b_2_load_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i24 %a, i64 0, i64 1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 26 'getelementptr' 'a_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.69ns)   --->   "%a_load_1 = load i2 %a_addr_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 27 'load' 'a_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>

State 2 <SV = 1> <Delay = 2.24>
ST_2 : Operation 28 [1/2] (0.69ns)   --->   "%a_load = load i2 %a_addr" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 28 'load' 'a_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i24 %a_load" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 29 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (0.66ns)   --->   "%b_0_load = load i2 %b_0_addr" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 30 'load' 'b_0_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i8 %trunc_ln60" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 31 'sext' 'sext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i8 %b_0_load" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 32 'sext' 'sext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.55ns)   --->   "%mul_ln60 = mul i16 %sext_ln60_1, i16 %sext_ln60" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 33 'mul' 'mul_ln60' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load, i32 8, i32 15" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 34 'partselect' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (0.66ns)   --->   "%b_1_load = load i2 %b_1_addr" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 35 'load' 'b_1_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load, i32 16, i32 23" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 36 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (0.66ns)   --->   "%b_2_load = load i2 %b_2_addr" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 37 'load' 'b_2_load' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln60_4 = sext i8 %tmp_s" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 38 'sext' 'sext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln60_5 = sext i8 %b_2_load" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 39 'sext' 'sext_ln60_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [3/3] (0.99ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_5, i16 %sext_ln60_4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 40 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/2] (0.66ns)   --->   "%b_0_load_1 = load i2 %b_0_addr_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 41 'load' 'b_0_load_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln60_6 = sext i8 %b_0_load_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 42 'sext' 'sext_ln60_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.55ns)   --->   "%mul_ln60_3 = mul i16 %sext_ln60_6, i16 %sext_ln60" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 43 'mul' 'mul_ln60_3' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/2] (0.66ns)   --->   "%b_1_load_1 = load i2 %b_1_addr_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 44 'load' 'b_1_load_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 45 [1/2] (0.66ns)   --->   "%b_2_load_1 = load i2 %b_2_addr_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 45 'load' 'b_2_load_1' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln60_8 = sext i8 %b_2_load_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 46 'sext' 'sext_ln60_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_2)   --->   "%mul_ln60_5 = mul i16 %sext_ln60_8, i16 %sext_ln60_4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 47 'mul' 'mul_ln60_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%b_0_addr_2 = getelementptr i8 %b_0, i64 0, i64 2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 48 'getelementptr' 'b_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (0.66ns)   --->   "%b_0_load_2 = load i2 %b_0_addr_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 49 'load' 'b_0_load_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%b_1_addr_2 = getelementptr i8 %b_1, i64 0, i64 2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 50 'getelementptr' 'b_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (0.66ns)   --->   "%b_1_load_2 = load i2 %b_1_addr_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 51 'load' 'b_1_load_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%b_2_addr_2 = getelementptr i8 %b_2, i64 0, i64 2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 52 'getelementptr' 'b_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (0.66ns)   --->   "%b_2_load_2 = load i2 %b_2_addr_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 53 'load' 'b_2_load_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 54 [1/2] (0.69ns)   --->   "%a_load_1 = load i2 %a_addr_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 54 'load' 'a_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln60_1 = trunc i24 %a_load_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 55 'trunc' 'trunc_ln60_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load_1, i32 8, i32 15" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 56 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load_1, i32 16, i32 23" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 57 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln60_14 = sext i8 %tmp_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 58 'sext' 'sext_ln60_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_6)   --->   "%mul_ln60_11 = mul i16 %sext_ln60_14, i16 %sext_ln60_5" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 59 'mul' 'mul_ln60_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_8)   --->   "%mul_ln60_14 = mul i16 %sext_ln60_14, i16 %sext_ln60_8" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 60 'mul' 'mul_ln60_14' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i24 %a, i64 0, i64 2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 61 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (0.69ns)   --->   "%a_load_2 = load i2 %a_addr_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 62 'load' 'a_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>

State 3 <SV = 2> <Delay = 2.21>
ST_3 : Operation 63 [2/3] (0.99ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_5, i16 %sext_ln60_4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 63 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_2)   --->   "%mul_ln60_5 = mul i16 %sext_ln60_8, i16 %sext_ln60_4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 64 'mul' 'mul_ln60_5' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 65 [1/2] (0.66ns)   --->   "%b_0_load_2 = load i2 %b_0_addr_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 65 'load' 'b_0_load_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln60_9 = sext i8 %b_0_load_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 66 'sext' 'sext_ln60_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.55ns)   --->   "%mul_ln60_6 = mul i16 %sext_ln60_9, i16 %sext_ln60" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 67 'mul' 'mul_ln60_6' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/2] (0.66ns)   --->   "%b_1_load_2 = load i2 %b_1_addr_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 68 'load' 'b_1_load_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 69 [1/2] (0.66ns)   --->   "%b_2_load_2 = load i2 %b_2_addr_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 69 'load' 'b_2_load_2' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln60_11 = sext i8 %b_2_load_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 70 'sext' 'sext_ln60_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_4)   --->   "%mul_ln60_8 = mul i16 %sext_ln60_11, i16 %sext_ln60_4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 71 'mul' 'mul_ln60_8' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln60_12 = sext i8 %trunc_ln60_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 72 'sext' 'sext_ln60_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.55ns)   --->   "%mul_ln60_9 = mul i16 %sext_ln60_12, i16 %sext_ln60_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 73 'mul' 'mul_ln60_9' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_6)   --->   "%mul_ln60_11 = mul i16 %sext_ln60_14, i16 %sext_ln60_5" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 74 'mul' 'mul_ln60_11' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_8)   --->   "%mul_ln60_14 = mul i16 %sext_ln60_14, i16 %sext_ln60_8" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 75 'mul' 'mul_ln60_14' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_10)   --->   "%mul_ln60_17 = mul i16 %sext_ln60_14, i16 %sext_ln60_11" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 76 'mul' 'mul_ln60_17' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [1/2] (0.69ns)   --->   "%a_load_2 = load i2 %a_addr_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 77 'load' 'a_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln60_2 = trunc i24 %a_load_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 78 'trunc' 'trunc_ln60_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load_2, i32 8, i32 15" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 79 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %a_load_2, i32 16, i32 23" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 80 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln60_17 = sext i8 %tmp_4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 81 'sext' 'sext_ln60_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_12)   --->   "%mul_ln60_20 = mul i16 %sext_ln60_17, i16 %sext_ln60_5" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 82 'mul' 'mul_ln60_20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_14)   --->   "%mul_ln60_23 = mul i16 %sext_ln60_17, i16 %sext_ln60_8" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 83 'mul' 'mul_ln60_23' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.19>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln60_2 = sext i8 %tmp1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 84 'sext' 'sext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln60_3 = sext i8 %b_1_load" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 85 'sext' 'sext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_3, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 86 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 87 [1/3] (0.00ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_5, i16 %sext_ln60_4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 87 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60, i16 %mul_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 88 'add' 'add_ln60' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln60_7 = sext i8 %b_1_load_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 89 'sext' 'sext_ln60_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_3)   --->   "%mul_ln60_4 = mul i16 %sext_ln60_7, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 90 'mul' 'mul_ln60_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 91 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_2)   --->   "%mul_ln60_5 = mul i16 %sext_ln60_8, i16 %sext_ln60_4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 91 'mul' 'mul_ln60_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 92 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_2 = add i16 %mul_ln60_3, i16 %mul_ln60_5" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 92 'add' 'add_ln60_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln60_10 = sext i8 %b_1_load_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 93 'sext' 'sext_ln60_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_5)   --->   "%mul_ln60_7 = mul i16 %sext_ln60_10, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 94 'mul' 'mul_ln60_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_4)   --->   "%mul_ln60_8 = mul i16 %sext_ln60_11, i16 %sext_ln60_4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 95 'mul' 'mul_ln60_8' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 96 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_6)   --->   "%mul_ln60_11 = mul i16 %sext_ln60_14, i16 %sext_ln60_5" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 96 'mul' 'mul_ln60_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_6 = add i16 %mul_ln60_9, i16 %mul_ln60_11" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 97 'add' 'add_ln60_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 98 [1/1] (1.55ns)   --->   "%mul_ln60_12 = mul i16 %sext_ln60_12, i16 %sext_ln60_6" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 98 'mul' 'mul_ln60_12' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_8)   --->   "%mul_ln60_14 = mul i16 %sext_ln60_14, i16 %sext_ln60_8" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 99 'mul' 'mul_ln60_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 100 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_8 = add i16 %mul_ln60_12, i16 %mul_ln60_14" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 100 'add' 'add_ln60_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 101 [1/1] (1.55ns)   --->   "%mul_ln60_15 = mul i16 %sext_ln60_12, i16 %sext_ln60_9" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 101 'mul' 'mul_ln60_15' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_10)   --->   "%mul_ln60_17 = mul i16 %sext_ln60_14, i16 %sext_ln60_11" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 102 'mul' 'mul_ln60_17' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 103 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_12)   --->   "%mul_ln60_20 = mul i16 %sext_ln60_17, i16 %sext_ln60_5" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 103 'mul' 'mul_ln60_20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_14)   --->   "%mul_ln60_23 = mul i16 %sext_ln60_17, i16 %sext_ln60_8" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 104 'mul' 'mul_ln60_23' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 105 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_16)   --->   "%mul_ln60_26 = mul i16 %sext_ln60_17, i16 %sext_ln60_11" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 105 'mul' 'mul_ln60_26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.19>
ST_5 : Operation 106 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_3, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 106 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 107 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60, i16 %mul_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 107 'add' 'add_ln60' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 108 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_3)   --->   "%mul_ln60_4 = mul i16 %sext_ln60_7, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 108 'mul' 'mul_ln60_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 109 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_2 = add i16 %mul_ln60_3, i16 %mul_ln60_5" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 109 'add' 'add_ln60_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 110 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_5)   --->   "%mul_ln60_7 = mul i16 %sext_ln60_10, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 110 'mul' 'mul_ln60_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 111 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_4)   --->   "%mul_ln60_8 = mul i16 %sext_ln60_11, i16 %sext_ln60_4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 111 'mul' 'mul_ln60_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_4 = add i16 %mul_ln60_6, i16 %mul_ln60_8" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 112 'add' 'add_ln60_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln60_13 = sext i8 %tmp_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 113 'sext' 'sext_ln60_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_7)   --->   "%mul_ln60_10 = mul i16 %sext_ln60_13, i16 %sext_ln60_3" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 114 'mul' 'mul_ln60_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_6 = add i16 %mul_ln60_9, i16 %mul_ln60_11" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 115 'add' 'add_ln60_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_9)   --->   "%mul_ln60_13 = mul i16 %sext_ln60_13, i16 %sext_ln60_7" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 116 'mul' 'mul_ln60_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_8 = add i16 %mul_ln60_12, i16 %mul_ln60_14" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 117 'add' 'add_ln60_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_11)   --->   "%mul_ln60_16 = mul i16 %sext_ln60_13, i16 %sext_ln60_10" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 118 'mul' 'mul_ln60_16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_10)   --->   "%mul_ln60_17 = mul i16 %sext_ln60_14, i16 %sext_ln60_11" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 119 'mul' 'mul_ln60_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 120 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_10 = add i16 %mul_ln60_15, i16 %mul_ln60_17" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 120 'add' 'add_ln60_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln60_15 = sext i8 %trunc_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 121 'sext' 'sext_ln60_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (1.55ns)   --->   "%mul_ln60_18 = mul i16 %sext_ln60_15, i16 %sext_ln60_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 122 'mul' 'mul_ln60_18' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln60_16 = sext i8 %tmp_3" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 123 'sext' 'sext_ln60_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_13)   --->   "%mul_ln60_19 = mul i16 %sext_ln60_16, i16 %sext_ln60_3" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 124 'mul' 'mul_ln60_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_12)   --->   "%mul_ln60_20 = mul i16 %sext_ln60_17, i16 %sext_ln60_5" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 125 'mul' 'mul_ln60_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 126 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_12 = add i16 %mul_ln60_18, i16 %mul_ln60_20" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 126 'add' 'add_ln60_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 127 [1/1] (1.55ns)   --->   "%mul_ln60_21 = mul i16 %sext_ln60_15, i16 %sext_ln60_6" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 127 'mul' 'mul_ln60_21' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_14)   --->   "%mul_ln60_23 = mul i16 %sext_ln60_17, i16 %sext_ln60_8" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 128 'mul' 'mul_ln60_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 129 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_14 = add i16 %mul_ln60_21, i16 %mul_ln60_23" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 129 'add' 'add_ln60_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 130 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_16)   --->   "%mul_ln60_26 = mul i16 %sext_ln60_17, i16 %sext_ln60_11" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 130 'mul' 'mul_ln60_26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.19>
ST_6 : Operation 131 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_3, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 131 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 132 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_1 = add i16 %add_ln60, i16 %mul_ln60_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 132 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 133 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_3)   --->   "%mul_ln60_4 = mul i16 %sext_ln60_7, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 133 'mul' 'mul_ln60_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 134 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_3 = add i16 %add_ln60_2, i16 %mul_ln60_4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 134 'add' 'add_ln60_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 135 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_5)   --->   "%mul_ln60_7 = mul i16 %sext_ln60_10, i16 %sext_ln60_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 135 'mul' 'mul_ln60_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 136 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_4 = add i16 %mul_ln60_6, i16 %mul_ln60_8" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 136 'add' 'add_ln60_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 137 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_5 = add i16 %add_ln60_4, i16 %mul_ln60_7" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 137 'add' 'add_ln60_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 138 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_7)   --->   "%mul_ln60_10 = mul i16 %sext_ln60_13, i16 %sext_ln60_3" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 138 'mul' 'mul_ln60_10' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 139 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_9)   --->   "%mul_ln60_13 = mul i16 %sext_ln60_13, i16 %sext_ln60_7" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 139 'mul' 'mul_ln60_13' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 140 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_11)   --->   "%mul_ln60_16 = mul i16 %sext_ln60_13, i16 %sext_ln60_10" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 140 'mul' 'mul_ln60_16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 141 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_10 = add i16 %mul_ln60_15, i16 %mul_ln60_17" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 141 'add' 'add_ln60_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 142 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_13)   --->   "%mul_ln60_19 = mul i16 %sext_ln60_16, i16 %sext_ln60_3" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 142 'mul' 'mul_ln60_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 143 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_12 = add i16 %mul_ln60_18, i16 %mul_ln60_20" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 143 'add' 'add_ln60_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 144 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_15)   --->   "%mul_ln60_22 = mul i16 %sext_ln60_16, i16 %sext_ln60_7" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 144 'mul' 'mul_ln60_22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 145 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_14 = add i16 %mul_ln60_21, i16 %mul_ln60_23" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 145 'add' 'add_ln60_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 146 [1/1] (1.55ns)   --->   "%mul_ln60_24 = mul i16 %sext_ln60_15, i16 %sext_ln60_9" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 146 'mul' 'mul_ln60_24' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [3/3] (0.99ns) (grouped into DSP with root node add_ln60_17)   --->   "%mul_ln60_25 = mul i16 %sext_ln60_16, i16 %sext_ln60_10" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 147 'mul' 'mul_ln60_25' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 148 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_16)   --->   "%mul_ln60_26 = mul i16 %sext_ln60_17, i16 %sext_ln60_11" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 148 'mul' 'mul_ln60_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 149 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_16 = add i16 %mul_ln60_24, i16 %mul_ln60_26" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 149 'add' 'add_ln60_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.32>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 0" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 150 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%res_addr_1 = getelementptr i16 %res, i64 0, i64 1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 151 'getelementptr' 'res_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_1 = add i16 %add_ln60, i16 %mul_ln60_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 152 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 153 [1/1] (0.68ns)   --->   "%store_ln60 = store i16 %add_ln60_1, i4 %res_addr" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 153 'store' 'store_ln60' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 154 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_3 = add i16 %add_ln60_2, i16 %mul_ln60_4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 154 'add' 'add_ln60_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 155 [1/1] (0.68ns)   --->   "%store_ln60 = store i16 %add_ln60_3, i4 %res_addr_1" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 155 'store' 'store_ln60' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 156 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_5 = add i16 %add_ln60_4, i16 %mul_ln60_7" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 156 'add' 'add_ln60_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 157 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_7)   --->   "%mul_ln60_10 = mul i16 %sext_ln60_13, i16 %sext_ln60_3" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 157 'mul' 'mul_ln60_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 158 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_7 = add i16 %add_ln60_6, i16 %mul_ln60_10" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 158 'add' 'add_ln60_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 159 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_9)   --->   "%mul_ln60_13 = mul i16 %sext_ln60_13, i16 %sext_ln60_7" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 159 'mul' 'mul_ln60_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 160 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_9 = add i16 %add_ln60_8, i16 %mul_ln60_13" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 160 'add' 'add_ln60_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 161 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_11)   --->   "%mul_ln60_16 = mul i16 %sext_ln60_13, i16 %sext_ln60_10" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 161 'mul' 'mul_ln60_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 162 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_11 = add i16 %add_ln60_10, i16 %mul_ln60_16" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 162 'add' 'add_ln60_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 163 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_13)   --->   "%mul_ln60_19 = mul i16 %sext_ln60_16, i16 %sext_ln60_3" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 163 'mul' 'mul_ln60_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 164 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_13 = add i16 %add_ln60_12, i16 %mul_ln60_19" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 164 'add' 'add_ln60_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 165 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_15)   --->   "%mul_ln60_22 = mul i16 %sext_ln60_16, i16 %sext_ln60_7" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 165 'mul' 'mul_ln60_22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 166 [2/3] (0.99ns) (grouped into DSP with root node add_ln60_17)   --->   "%mul_ln60_25 = mul i16 %sext_ln60_16, i16 %sext_ln60_10" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 166 'mul' 'mul_ln60_25' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 167 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_16 = add i16 %mul_ln60_24, i16 %mul_ln60_26" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 167 'add' 'add_ln60_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.32>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%res_addr_2 = getelementptr i16 %res, i64 0, i64 2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 168 'getelementptr' 'res_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%res_addr_3 = getelementptr i16 %res, i64 0, i64 3" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 169 'getelementptr' 'res_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.68ns)   --->   "%store_ln60 = store i16 %add_ln60_5, i4 %res_addr_2" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 170 'store' 'store_ln60' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_8 : Operation 171 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_7 = add i16 %add_ln60_6, i16 %mul_ln60_10" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 171 'add' 'add_ln60_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 172 [1/1] (0.68ns)   --->   "%store_ln60 = store i16 %add_ln60_7, i4 %res_addr_3" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 172 'store' 'store_ln60' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_8 : Operation 173 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_9 = add i16 %add_ln60_8, i16 %mul_ln60_13" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 173 'add' 'add_ln60_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 174 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_11 = add i16 %add_ln60_10, i16 %mul_ln60_16" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 174 'add' 'add_ln60_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 175 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_13 = add i16 %add_ln60_12, i16 %mul_ln60_19" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 175 'add' 'add_ln60_13' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 176 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_15)   --->   "%mul_ln60_22 = mul i16 %sext_ln60_16, i16 %sext_ln60_7" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 176 'mul' 'mul_ln60_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 177 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_15 = add i16 %add_ln60_14, i16 %mul_ln60_22" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 177 'add' 'add_ln60_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 178 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_17)   --->   "%mul_ln60_25 = mul i16 %sext_ln60_16, i16 %sext_ln60_10" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 178 'mul' 'mul_ln60_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 179 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_17 = add i16 %add_ln60_16, i16 %mul_ln60_25" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 179 'add' 'add_ln60_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 0.68>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%res_addr_4 = getelementptr i16 %res, i64 0, i64 4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 180 'getelementptr' 'res_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%res_addr_5 = getelementptr i16 %res, i64 0, i64 5" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 181 'getelementptr' 'res_addr_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (0.68ns)   --->   "%store_ln60 = store i16 %add_ln60_9, i4 %res_addr_4" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 182 'store' 'store_ln60' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_9 : Operation 183 [1/1] (0.68ns)   --->   "%store_ln60 = store i16 %add_ln60_11, i4 %res_addr_5" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 183 'store' 'store_ln60' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_9 : Operation 184 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_15 = add i16 %add_ln60_14, i16 %mul_ln60_22" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 184 'add' 'add_ln60_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 185 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln60_17 = add i16 %add_ln60_16, i16 %mul_ln60_25" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 185 'add' 'add_ln60_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.68>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%res_addr_6 = getelementptr i16 %res, i64 0, i64 6" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 186 'getelementptr' 'res_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%res_addr_7 = getelementptr i16 %res, i64 0, i64 7" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 187 'getelementptr' 'res_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.68ns)   --->   "%store_ln60 = store i16 %add_ln60_13, i4 %res_addr_6" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 188 'store' 'store_ln60' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_10 : Operation 189 [1/1] (0.68ns)   --->   "%store_ln60 = store i16 %add_ln60_15, i4 %res_addr_7" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 189 'store' 'store_ln60' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 11 <SV = 10> <Delay = 0.68>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%res_addr_8 = getelementptr i16 %res, i64 0, i64 8" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 190 'getelementptr' 'res_addr_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 191 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 192 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %a"   --->   Operation 194 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_0"   --->   Operation 196 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_1"   --->   Operation 198 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 199 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_2"   --->   Operation 200 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 202 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 203 [1/1] (0.68ns)   --->   "%store_ln60 = store i16 %add_ln60_17, i4 %res_addr_8" [Design_Optimization/lab1/matrixmul.cpp:60]   --->   Operation 203 'store' 'store_ln60' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%ret_ln65 = ret" [Design_Optimization/lab1/matrixmul.cpp:65]   --->   Operation 204 'ret' 'ret_ln65' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_addr            (getelementptr) [ 001000000000]
b_0_addr          (getelementptr) [ 001000000000]
b_1_addr          (getelementptr) [ 001000000000]
b_2_addr          (getelementptr) [ 001000000000]
b_0_addr_1        (getelementptr) [ 001000000000]
b_1_addr_1        (getelementptr) [ 001000000000]
b_2_addr_1        (getelementptr) [ 001000000000]
a_addr_1          (getelementptr) [ 001000000000]
a_load            (load         ) [ 000000000000]
trunc_ln60        (trunc        ) [ 000000000000]
b_0_load          (load         ) [ 000000000000]
sext_ln60         (sext         ) [ 000100000000]
sext_ln60_1       (sext         ) [ 000111000000]
mul_ln60          (mul          ) [ 000111000000]
tmp1              (partselect   ) [ 000110000000]
b_1_load          (load         ) [ 000110000000]
tmp_s             (partselect   ) [ 000000000000]
b_2_load          (load         ) [ 000000000000]
sext_ln60_4       (sext         ) [ 000111000000]
sext_ln60_5       (sext         ) [ 000111000000]
b_0_load_1        (load         ) [ 000000000000]
sext_ln60_6       (sext         ) [ 000111000000]
mul_ln60_3        (mul          ) [ 000111000000]
b_1_load_1        (load         ) [ 000110000000]
b_2_load_1        (load         ) [ 000000000000]
sext_ln60_8       (sext         ) [ 000111000000]
b_0_addr_2        (getelementptr) [ 000100000000]
b_1_addr_2        (getelementptr) [ 000100000000]
b_2_addr_2        (getelementptr) [ 000100000000]
a_load_1          (load         ) [ 000000000000]
trunc_ln60_1      (trunc        ) [ 000100000000]
tmp_1             (partselect   ) [ 000111000000]
tmp_2             (partselect   ) [ 000000000000]
sext_ln60_14      (sext         ) [ 000111000000]
a_addr_2          (getelementptr) [ 000100000000]
b_0_load_2        (load         ) [ 000000000000]
sext_ln60_9       (sext         ) [ 010011100000]
mul_ln60_6        (mul          ) [ 010011100000]
b_1_load_2        (load         ) [ 000010000000]
b_2_load_2        (load         ) [ 000000000000]
sext_ln60_11      (sext         ) [ 010011100000]
sext_ln60_12      (sext         ) [ 000010000000]
mul_ln60_9        (mul          ) [ 000011000000]
a_load_2          (load         ) [ 000000000000]
trunc_ln60_2      (trunc        ) [ 000011000000]
tmp_3             (partselect   ) [ 000011000000]
tmp_4             (partselect   ) [ 000000000000]
sext_ln60_17      (sext         ) [ 010011100000]
sext_ln60_2       (sext         ) [ 010001100000]
sext_ln60_3       (sext         ) [ 011001110000]
mul_ln60_2        (mul          ) [ 000001000000]
sext_ln60_7       (sext         ) [ 011101111000]
mul_ln60_5        (mul          ) [ 000001000000]
sext_ln60_10      (sext         ) [ 011101111000]
mul_ln60_11       (mul          ) [ 000001000000]
mul_ln60_12       (mul          ) [ 000001000000]
mul_ln60_14       (mul          ) [ 000001000000]
mul_ln60_15       (mul          ) [ 010001100000]
add_ln60          (add          ) [ 011000110000]
add_ln60_2        (add          ) [ 011000110000]
mul_ln60_8        (mul          ) [ 010000100000]
sext_ln60_13      (sext         ) [ 011000110000]
add_ln60_6        (add          ) [ 011100111000]
add_ln60_8        (add          ) [ 011100111000]
mul_ln60_17       (mul          ) [ 010000100000]
sext_ln60_15      (sext         ) [ 010000100000]
mul_ln60_18       (mul          ) [ 010000100000]
sext_ln60_16      (sext         ) [ 011100111000]
mul_ln60_20       (mul          ) [ 010000100000]
mul_ln60_21       (mul          ) [ 010000100000]
mul_ln60_23       (mul          ) [ 010000100000]
mul_ln60_1        (mul          ) [ 001000010000]
mul_ln60_4        (mul          ) [ 001000010000]
mul_ln60_7        (mul          ) [ 001000010000]
add_ln60_4        (add          ) [ 001000010000]
add_ln60_10       (add          ) [ 001100011000]
add_ln60_12       (add          ) [ 001100011000]
add_ln60_14       (add          ) [ 001110011100]
mul_ln60_24       (mul          ) [ 001000010000]
mul_ln60_26       (mul          ) [ 001000010000]
res_addr          (getelementptr) [ 000000000000]
res_addr_1        (getelementptr) [ 000000000000]
add_ln60_1        (add          ) [ 000000000000]
store_ln60        (store        ) [ 000000000000]
add_ln60_3        (add          ) [ 000000000000]
store_ln60        (store        ) [ 000000000000]
add_ln60_5        (add          ) [ 000100001000]
mul_ln60_10       (mul          ) [ 000100001000]
mul_ln60_13       (mul          ) [ 000100001000]
mul_ln60_16       (mul          ) [ 000100001000]
mul_ln60_19       (mul          ) [ 000100001000]
add_ln60_16       (add          ) [ 000110001100]
res_addr_2        (getelementptr) [ 000000000000]
res_addr_3        (getelementptr) [ 000000000000]
store_ln60        (store        ) [ 000000000000]
add_ln60_7        (add          ) [ 000000000000]
store_ln60        (store        ) [ 000000000000]
add_ln60_9        (add          ) [ 000010000100]
add_ln60_11       (add          ) [ 000010000100]
add_ln60_13       (add          ) [ 000011000110]
mul_ln60_22       (mul          ) [ 000010000100]
mul_ln60_25       (mul          ) [ 000010000100]
res_addr_4        (getelementptr) [ 000000000000]
res_addr_5        (getelementptr) [ 000000000000]
store_ln60        (store        ) [ 000000000000]
store_ln60        (store        ) [ 000000000000]
add_ln60_15       (add          ) [ 000001000010]
add_ln60_17       (add          ) [ 010001000011]
res_addr_6        (getelementptr) [ 000000000000]
res_addr_7        (getelementptr) [ 000000000000]
store_ln60        (store        ) [ 000000000000]
store_ln60        (store        ) [ 000000000000]
res_addr_8        (getelementptr) [ 000000000000]
specpipeline_ln0  (specpipeline ) [ 000000000000]
spectopmodule_ln0 (spectopmodule) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
specinterface_ln0 (specinterface) [ 000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000]
store_ln60        (store        ) [ 000000000000]
ret_ln65          (ret          ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="a_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="24" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="1" slack="0"/>
<pin id="60" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="2" slack="0"/>
<pin id="66" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="0" slack="0"/>
<pin id="69" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="70" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="71" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="24" slack="0"/>
<pin id="72" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 a_load_1/1 a_load_2/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="b_0_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="2" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="0"/>
<pin id="87" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="88" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="89" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="8" slack="0"/>
<pin id="90" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_0_load/1 b_0_load_1/1 b_0_load_2/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="b_1_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="2" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="0"/>
<pin id="105" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="106" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="107" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="8" slack="1"/>
<pin id="108" dir="1" index="7" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_1_load/1 b_1_load_1/1 b_1_load_2/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="b_2_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_2_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="2" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="0"/>
<pin id="123" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="124" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="125" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="8" slack="0"/>
<pin id="126" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_2_load/1 b_2_load_1/1 b_2_load_2/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="b_0_addr_1_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr_1/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="b_1_addr_1_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="b_2_addr_1_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_2_addr_1/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="a_addr_1_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="24" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="b_0_addr_2_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="3" slack="0"/>
<pin id="168" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr_2/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="b_1_addr_2_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="3" slack="0"/>
<pin id="177" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr_2/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="b_2_addr_2_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="3" slack="0"/>
<pin id="186" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_2_addr_2/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="a_addr_2_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="24" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="3" slack="0"/>
<pin id="195" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="res_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/7 "/>
</bind>
</comp>

<comp id="208" class="1004" name="res_addr_1_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_1/7 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="0"/>
<pin id="219" dir="0" index="2" bw="0" slack="0"/>
<pin id="221" dir="0" index="4" bw="4" slack="0"/>
<pin id="222" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="223" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="224" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/7 store_ln60/7 store_ln60/8 store_ln60/8 store_ln60/9 store_ln60/9 store_ln60/10 store_ln60/10 store_ln60/11 "/>
</bind>
</comp>

<comp id="227" class="1004" name="res_addr_2_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="3" slack="0"/>
<pin id="231" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_2/8 "/>
</bind>
</comp>

<comp id="235" class="1004" name="res_addr_3_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="3" slack="0"/>
<pin id="239" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_3/8 "/>
</bind>
</comp>

<comp id="245" class="1004" name="res_addr_4_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="4" slack="0"/>
<pin id="249" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_4/9 "/>
</bind>
</comp>

<comp id="253" class="1004" name="res_addr_5_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="4" slack="0"/>
<pin id="257" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_5/9 "/>
</bind>
</comp>

<comp id="263" class="1004" name="res_addr_6_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="4" slack="0"/>
<pin id="267" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_6/10 "/>
</bind>
</comp>

<comp id="271" class="1004" name="res_addr_7_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="4" slack="0"/>
<pin id="275" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_7/10 "/>
</bind>
</comp>

<comp id="281" class="1004" name="res_addr_8_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="5" slack="0"/>
<pin id="285" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_8/11 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="24" slack="0"/>
<pin id="293" dir="0" index="2" bw="5" slack="0"/>
<pin id="294" dir="0" index="3" bw="5" slack="0"/>
<pin id="295" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 tmp_3/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="24" slack="0"/>
<pin id="303" dir="0" index="2" bw="6" slack="0"/>
<pin id="304" dir="0" index="3" bw="6" slack="0"/>
<pin id="305" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 tmp_4/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="trunc_ln60_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="24" slack="0"/>
<pin id="312" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sext_ln60_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sext_ln60_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_1/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="mul_ln60_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="0"/>
<pin id="325" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="24" slack="0"/>
<pin id="331" dir="0" index="2" bw="5" slack="0"/>
<pin id="332" dir="0" index="3" bw="5" slack="0"/>
<pin id="333" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_s_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="24" slack="0"/>
<pin id="341" dir="0" index="2" bw="6" slack="0"/>
<pin id="342" dir="0" index="3" bw="6" slack="0"/>
<pin id="343" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sext_ln60_4_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_4/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sext_ln60_5_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_5/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sext_ln60_6_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_6/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="mul_ln60_3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="0"/>
<pin id="363" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_3/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sext_ln60_8_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_8/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="trunc_ln60_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="24" slack="0"/>
<pin id="372" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_1/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="sext_ln60_14_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_14/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sext_ln60_9_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_9/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="mul_ln60_6_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="1"/>
<pin id="385" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_6/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="sext_ln60_11_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_11/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sext_ln60_12_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="1"/>
<pin id="393" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_12/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="mul_ln60_9_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="8" slack="1"/>
<pin id="397" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_9/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="trunc_ln60_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="24" slack="0"/>
<pin id="401" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_2/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sext_ln60_17_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_17/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sext_ln60_2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="2"/>
<pin id="409" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_2/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="sext_ln60_3_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="2"/>
<pin id="412" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_3/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sext_ln60_7_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="2"/>
<pin id="415" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_7/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sext_ln60_10_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="1"/>
<pin id="418" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_10/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="mul_ln60_12_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="1"/>
<pin id="421" dir="0" index="1" bw="8" slack="2"/>
<pin id="422" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_12/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="mul_ln60_15_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="1"/>
<pin id="425" dir="0" index="1" bw="8" slack="1"/>
<pin id="426" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_15/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="sext_ln60_13_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="3"/>
<pin id="429" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_13/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sext_ln60_15_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="2"/>
<pin id="432" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_15/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="mul_ln60_18_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="0" index="1" bw="8" slack="3"/>
<pin id="436" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_18/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="sext_ln60_16_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="2"/>
<pin id="440" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_16/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="mul_ln60_21_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="0" index="1" bw="8" slack="3"/>
<pin id="444" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_21/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="mul_ln60_24_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="1"/>
<pin id="448" dir="0" index="1" bw="8" slack="3"/>
<pin id="449" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_24/6 "/>
</bind>
</comp>

<comp id="450" class="1007" name="grp_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="0"/>
<pin id="452" dir="0" index="1" bw="8" slack="0"/>
<pin id="453" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="454" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_2/2 add_ln60/4 "/>
</bind>
</comp>

<comp id="457" class="1007" name="grp_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="0" index="1" bw="8" slack="0"/>
<pin id="460" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="461" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_5/2 add_ln60_2/4 "/>
</bind>
</comp>

<comp id="464" class="1007" name="grp_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="0" index="1" bw="8" slack="0"/>
<pin id="467" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="468" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_11/2 add_ln60_6/4 "/>
</bind>
</comp>

<comp id="471" class="1007" name="grp_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="0"/>
<pin id="473" dir="0" index="1" bw="8" slack="0"/>
<pin id="474" dir="0" index="2" bw="16" slack="0"/>
<pin id="475" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_14/2 add_ln60_8/4 "/>
</bind>
</comp>

<comp id="479" class="1007" name="grp_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="8" slack="1"/>
<pin id="482" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="483" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_8/3 add_ln60_4/5 "/>
</bind>
</comp>

<comp id="485" class="1007" name="grp_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="1"/>
<pin id="487" dir="0" index="1" bw="8" slack="0"/>
<pin id="488" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="489" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_17/3 add_ln60_10/5 "/>
</bind>
</comp>

<comp id="491" class="1007" name="grp_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="0"/>
<pin id="493" dir="0" index="1" bw="8" slack="1"/>
<pin id="494" dir="0" index="2" bw="16" slack="0"/>
<pin id="495" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_20/3 add_ln60_12/5 "/>
</bind>
</comp>

<comp id="498" class="1007" name="grp_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="0" index="1" bw="8" slack="1"/>
<pin id="501" dir="0" index="2" bw="16" slack="0"/>
<pin id="502" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_23/3 add_ln60_14/5 "/>
</bind>
</comp>

<comp id="505" class="1007" name="grp_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="0"/>
<pin id="507" dir="0" index="1" bw="8" slack="0"/>
<pin id="508" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="509" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_1/4 add_ln60_1/6 "/>
</bind>
</comp>

<comp id="513" class="1007" name="grp_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="0" index="1" bw="8" slack="0"/>
<pin id="516" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="517" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_4/4 add_ln60_3/6 "/>
</bind>
</comp>

<comp id="521" class="1007" name="grp_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="0"/>
<pin id="523" dir="0" index="1" bw="8" slack="0"/>
<pin id="524" dir="0" index="2" bw="16" slack="0"/>
<pin id="525" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_7/4 add_ln60_5/6 "/>
</bind>
</comp>

<comp id="529" class="1007" name="grp_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="1"/>
<pin id="531" dir="0" index="1" bw="8" slack="1"/>
<pin id="532" dir="0" index="2" bw="16" slack="0"/>
<pin id="533" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_26/4 add_ln60_16/6 "/>
</bind>
</comp>

<comp id="535" class="1007" name="grp_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="0"/>
<pin id="537" dir="0" index="1" bw="8" slack="1"/>
<pin id="538" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="539" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_10/5 add_ln60_7/7 "/>
</bind>
</comp>

<comp id="542" class="1007" name="grp_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="0" index="1" bw="8" slack="1"/>
<pin id="545" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="546" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_13/5 add_ln60_9/7 "/>
</bind>
</comp>

<comp id="548" class="1007" name="grp_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="0"/>
<pin id="550" dir="0" index="1" bw="8" slack="1"/>
<pin id="551" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="552" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_16/5 add_ln60_11/7 "/>
</bind>
</comp>

<comp id="554" class="1007" name="grp_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="0"/>
<pin id="556" dir="0" index="1" bw="8" slack="1"/>
<pin id="557" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="558" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_19/5 add_ln60_13/7 "/>
</bind>
</comp>

<comp id="560" class="1007" name="grp_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="1"/>
<pin id="562" dir="0" index="1" bw="8" slack="2"/>
<pin id="563" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="564" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_22/6 add_ln60_15/8 "/>
</bind>
</comp>

<comp id="565" class="1007" name="grp_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="1"/>
<pin id="567" dir="0" index="1" bw="8" slack="2"/>
<pin id="568" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="569" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_25/6 add_ln60_17/8 "/>
</bind>
</comp>

<comp id="570" class="1005" name="a_addr_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="2" slack="1"/>
<pin id="572" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="575" class="1005" name="b_0_addr_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="2" slack="1"/>
<pin id="577" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr "/>
</bind>
</comp>

<comp id="580" class="1005" name="b_1_addr_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="2" slack="1"/>
<pin id="582" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr "/>
</bind>
</comp>

<comp id="585" class="1005" name="b_2_addr_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="2" slack="1"/>
<pin id="587" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_2_addr "/>
</bind>
</comp>

<comp id="590" class="1005" name="b_0_addr_1_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="2" slack="1"/>
<pin id="592" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr_1 "/>
</bind>
</comp>

<comp id="595" class="1005" name="b_1_addr_1_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="2" slack="1"/>
<pin id="597" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr_1 "/>
</bind>
</comp>

<comp id="600" class="1005" name="b_2_addr_1_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="2" slack="1"/>
<pin id="602" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_2_addr_1 "/>
</bind>
</comp>

<comp id="605" class="1005" name="a_addr_1_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="2" slack="1"/>
<pin id="607" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="610" class="1005" name="sext_ln60_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="16" slack="1"/>
<pin id="612" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60 "/>
</bind>
</comp>

<comp id="615" class="1005" name="sext_ln60_1_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="16" slack="1"/>
<pin id="617" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_1 "/>
</bind>
</comp>

<comp id="621" class="1005" name="mul_ln60_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="16" slack="2"/>
<pin id="623" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln60 "/>
</bind>
</comp>

<comp id="626" class="1005" name="tmp1_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="2"/>
<pin id="628" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="631" class="1005" name="b_1_load_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="2"/>
<pin id="633" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_1_load "/>
</bind>
</comp>

<comp id="636" class="1005" name="sext_ln60_4_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="1"/>
<pin id="638" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_4 "/>
</bind>
</comp>

<comp id="643" class="1005" name="sext_ln60_5_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="1"/>
<pin id="645" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_5 "/>
</bind>
</comp>

<comp id="650" class="1005" name="sext_ln60_6_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="16" slack="2"/>
<pin id="652" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln60_6 "/>
</bind>
</comp>

<comp id="656" class="1005" name="mul_ln60_3_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="16" slack="2"/>
<pin id="658" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln60_3 "/>
</bind>
</comp>

<comp id="661" class="1005" name="b_1_load_1_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="2"/>
<pin id="663" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_1_load_1 "/>
</bind>
</comp>

<comp id="666" class="1005" name="sext_ln60_8_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="16" slack="1"/>
<pin id="668" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_8 "/>
</bind>
</comp>

<comp id="673" class="1005" name="b_0_addr_2_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="2" slack="1"/>
<pin id="675" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr_2 "/>
</bind>
</comp>

<comp id="678" class="1005" name="b_1_addr_2_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="2" slack="1"/>
<pin id="680" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr_2 "/>
</bind>
</comp>

<comp id="683" class="1005" name="b_2_addr_2_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="2" slack="1"/>
<pin id="685" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_2_addr_2 "/>
</bind>
</comp>

<comp id="688" class="1005" name="trunc_ln60_1_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="8" slack="1"/>
<pin id="690" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_1 "/>
</bind>
</comp>

<comp id="693" class="1005" name="tmp_1_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="3"/>
<pin id="695" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="698" class="1005" name="sext_ln60_14_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="16" slack="1"/>
<pin id="700" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_14 "/>
</bind>
</comp>

<comp id="705" class="1005" name="a_addr_2_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="2" slack="1"/>
<pin id="707" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="710" class="1005" name="sext_ln60_9_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="16" slack="1"/>
<pin id="712" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_9 "/>
</bind>
</comp>

<comp id="716" class="1005" name="mul_ln60_6_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="16" slack="2"/>
<pin id="718" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln60_6 "/>
</bind>
</comp>

<comp id="721" class="1005" name="b_1_load_2_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="1"/>
<pin id="723" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_1_load_2 "/>
</bind>
</comp>

<comp id="726" class="1005" name="sext_ln60_11_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="16" slack="1"/>
<pin id="728" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_11 "/>
</bind>
</comp>

<comp id="733" class="1005" name="sext_ln60_12_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="16" slack="1"/>
<pin id="735" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_12 "/>
</bind>
</comp>

<comp id="739" class="1005" name="mul_ln60_9_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="16" slack="1"/>
<pin id="741" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln60_9 "/>
</bind>
</comp>

<comp id="744" class="1005" name="trunc_ln60_2_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="2"/>
<pin id="746" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln60_2 "/>
</bind>
</comp>

<comp id="749" class="1005" name="tmp_3_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="2"/>
<pin id="751" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="754" class="1005" name="sext_ln60_17_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="16" slack="1"/>
<pin id="756" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_17 "/>
</bind>
</comp>

<comp id="761" class="1005" name="sext_ln60_2_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="16" slack="1"/>
<pin id="763" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_2 "/>
</bind>
</comp>

<comp id="768" class="1005" name="sext_ln60_3_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="16" slack="1"/>
<pin id="770" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_3 "/>
</bind>
</comp>

<comp id="775" class="1005" name="sext_ln60_7_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="16" slack="1"/>
<pin id="777" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_7 "/>
</bind>
</comp>

<comp id="782" class="1005" name="sext_ln60_10_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="16" slack="1"/>
<pin id="784" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_10 "/>
</bind>
</comp>

<comp id="789" class="1005" name="mul_ln60_12_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="16" slack="1"/>
<pin id="791" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln60_12 "/>
</bind>
</comp>

<comp id="794" class="1005" name="mul_ln60_15_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="16" slack="1"/>
<pin id="796" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln60_15 "/>
</bind>
</comp>

<comp id="799" class="1005" name="add_ln60_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="16" slack="1"/>
<pin id="801" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60 "/>
</bind>
</comp>

<comp id="804" class="1005" name="add_ln60_2_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="16" slack="1"/>
<pin id="806" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_2 "/>
</bind>
</comp>

<comp id="809" class="1005" name="sext_ln60_13_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="16" slack="1"/>
<pin id="811" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_13 "/>
</bind>
</comp>

<comp id="816" class="1005" name="add_ln60_6_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="16" slack="2"/>
<pin id="818" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln60_6 "/>
</bind>
</comp>

<comp id="821" class="1005" name="add_ln60_8_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="16" slack="2"/>
<pin id="823" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln60_8 "/>
</bind>
</comp>

<comp id="826" class="1005" name="sext_ln60_15_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="16" slack="1"/>
<pin id="828" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_15 "/>
</bind>
</comp>

<comp id="831" class="1005" name="mul_ln60_18_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="16" slack="1"/>
<pin id="833" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln60_18 "/>
</bind>
</comp>

<comp id="836" class="1005" name="sext_ln60_16_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="16" slack="1"/>
<pin id="838" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_16 "/>
</bind>
</comp>

<comp id="843" class="1005" name="mul_ln60_21_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="16" slack="1"/>
<pin id="845" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln60_21 "/>
</bind>
</comp>

<comp id="848" class="1005" name="add_ln60_4_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="16" slack="1"/>
<pin id="850" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_4 "/>
</bind>
</comp>

<comp id="853" class="1005" name="add_ln60_10_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="16" slack="1"/>
<pin id="855" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_10 "/>
</bind>
</comp>

<comp id="858" class="1005" name="add_ln60_12_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="16" slack="1"/>
<pin id="860" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_12 "/>
</bind>
</comp>

<comp id="863" class="1005" name="add_ln60_14_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="16" slack="2"/>
<pin id="865" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln60_14 "/>
</bind>
</comp>

<comp id="868" class="1005" name="mul_ln60_24_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="16" slack="1"/>
<pin id="870" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln60_24 "/>
</bind>
</comp>

<comp id="873" class="1005" name="add_ln60_5_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="16" slack="1"/>
<pin id="875" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_5 "/>
</bind>
</comp>

<comp id="878" class="1005" name="add_ln60_16_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="16" slack="1"/>
<pin id="880" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_16 "/>
</bind>
</comp>

<comp id="883" class="1005" name="add_ln60_9_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="16" slack="1"/>
<pin id="885" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_9 "/>
</bind>
</comp>

<comp id="888" class="1005" name="add_ln60_11_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="16" slack="1"/>
<pin id="890" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_11 "/>
</bind>
</comp>

<comp id="893" class="1005" name="add_ln60_13_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="16" slack="2"/>
<pin id="895" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln60_13 "/>
</bind>
</comp>

<comp id="898" class="1005" name="add_ln60_15_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="16" slack="1"/>
<pin id="900" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60_15 "/>
</bind>
</comp>

<comp id="903" class="1005" name="add_ln60_17_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="16" slack="2"/>
<pin id="905" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln60_17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="73"><net_src comp="56" pin="3"/><net_sink comp="64" pin=2"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="91"><net_src comp="74" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="109"><net_src comp="92" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="127"><net_src comp="110" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="136"><net_src comp="128" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="145"><net_src comp="137" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="154"><net_src comp="146" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="163"><net_src comp="155" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="172"><net_src comp="164" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="181"><net_src comp="173" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="10" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="190"><net_src comp="182" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="196"><net_src comp="0" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="199"><net_src comp="191" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="10" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="10" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="213"><net_src comp="8" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="10" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="225"><net_src comp="200" pin="3"/><net_sink comp="216" pin=2"/></net>

<net id="226"><net_src comp="208" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="232"><net_src comp="8" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="24" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="240"><net_src comp="8" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="10" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="26" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="243"><net_src comp="227" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="244"><net_src comp="235" pin="3"/><net_sink comp="216" pin=2"/></net>

<net id="250"><net_src comp="8" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="10" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="28" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="258"><net_src comp="8" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="10" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="30" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="261"><net_src comp="245" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="262"><net_src comp="253" pin="3"/><net_sink comp="216" pin=2"/></net>

<net id="268"><net_src comp="8" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="10" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="32" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="276"><net_src comp="8" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="10" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="34" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="279"><net_src comp="263" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="280"><net_src comp="271" pin="3"/><net_sink comp="216" pin=2"/></net>

<net id="286"><net_src comp="8" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="10" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="36" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="289"><net_src comp="281" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="296"><net_src comp="14" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="64" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="16" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="299"><net_src comp="18" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="306"><net_src comp="14" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="64" pin="3"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="20" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="22" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="313"><net_src comp="64" pin="7"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="82" pin="7"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="314" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="14" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="64" pin="7"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="16" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="18" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="344"><net_src comp="14" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="64" pin="7"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="20" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="22" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="351"><net_src comp="338" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="118" pin="7"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="82" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="356" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="314" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="118" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="64" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="300" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="82" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="378" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="118" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="398"><net_src comp="391" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="64" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="300" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="437"><net_src comp="430" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="445"><net_src comp="430" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="455"><net_src comp="352" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="348" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="462"><net_src comp="366" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="348" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="469"><net_src comp="374" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="352" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="476"><net_src comp="374" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="366" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="419" pin="2"/><net_sink comp="471" pin=2"/></net>

<net id="484"><net_src comp="387" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="490"><net_src comp="387" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="403" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="433" pin="2"/><net_sink comp="491" pin=2"/></net>

<net id="503"><net_src comp="403" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="441" pin="2"/><net_sink comp="498" pin=2"/></net>

<net id="510"><net_src comp="410" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="407" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="505" pin="3"/><net_sink comp="216" pin=4"/></net>

<net id="518"><net_src comp="413" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="407" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="513" pin="3"/><net_sink comp="216" pin=1"/></net>

<net id="526"><net_src comp="416" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="407" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="479" pin="3"/><net_sink comp="521" pin=2"/></net>

<net id="534"><net_src comp="446" pin="2"/><net_sink comp="529" pin=2"/></net>

<net id="540"><net_src comp="427" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="535" pin="3"/><net_sink comp="216" pin=4"/></net>

<net id="547"><net_src comp="427" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="553"><net_src comp="427" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="559"><net_src comp="438" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="573"><net_src comp="56" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="578"><net_src comp="74" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="583"><net_src comp="92" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="588"><net_src comp="110" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="593"><net_src comp="128" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="598"><net_src comp="137" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="603"><net_src comp="146" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="608"><net_src comp="155" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="613"><net_src comp="314" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="618"><net_src comp="318" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="624"><net_src comp="322" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="629"><net_src comp="328" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="634"><net_src comp="100" pin="7"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="639"><net_src comp="348" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="642"><net_src comp="636" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="646"><net_src comp="352" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="649"><net_src comp="643" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="653"><net_src comp="356" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="659"><net_src comp="360" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="664"><net_src comp="100" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="669"><net_src comp="366" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="672"><net_src comp="666" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="676"><net_src comp="164" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="681"><net_src comp="173" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="686"><net_src comp="182" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="691"><net_src comp="370" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="696"><net_src comp="290" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="701"><net_src comp="374" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="704"><net_src comp="698" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="708"><net_src comp="191" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="713"><net_src comp="378" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="719"><net_src comp="382" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="724"><net_src comp="100" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="729"><net_src comp="387" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="732"><net_src comp="726" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="736"><net_src comp="391" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="742"><net_src comp="394" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="747"><net_src comp="399" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="752"><net_src comp="290" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="757"><net_src comp="403" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="760"><net_src comp="754" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="764"><net_src comp="407" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="767"><net_src comp="761" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="771"><net_src comp="410" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="774"><net_src comp="768" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="778"><net_src comp="413" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="781"><net_src comp="775" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="785"><net_src comp="416" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="788"><net_src comp="782" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="792"><net_src comp="419" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="797"><net_src comp="423" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="802"><net_src comp="450" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="807"><net_src comp="457" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="812"><net_src comp="427" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="815"><net_src comp="809" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="819"><net_src comp="464" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="824"><net_src comp="471" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="829"><net_src comp="430" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="834"><net_src comp="433" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="839"><net_src comp="438" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="842"><net_src comp="836" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="846"><net_src comp="441" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="851"><net_src comp="479" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="856"><net_src comp="485" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="861"><net_src comp="491" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="866"><net_src comp="498" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="871"><net_src comp="446" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="876"><net_src comp="521" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="881"><net_src comp="529" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="886"><net_src comp="542" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="891"><net_src comp="548" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="216" pin=4"/></net>

<net id="896"><net_src comp="554" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="901"><net_src comp="560" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="216" pin=4"/></net>

<net id="906"><net_src comp="565" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="216" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {7 8 9 10 11 }
 - Input state : 
	Port: matrixmul : a | {1 2 3 }
	Port: matrixmul : b_0 | {1 2 3 }
	Port: matrixmul : b_1 | {1 2 3 }
	Port: matrixmul : b_2 | {1 2 3 }
  - Chain level:
	State 1
		a_load : 1
		b_0_load : 1
		b_1_load : 1
		b_2_load : 1
		b_0_load_1 : 1
		b_1_load_1 : 1
		b_2_load_1 : 1
		a_load_1 : 1
	State 2
		trunc_ln60 : 1
		sext_ln60 : 2
		sext_ln60_1 : 1
		mul_ln60 : 3
		tmp1 : 1
		tmp_s : 1
		sext_ln60_4 : 2
		sext_ln60_5 : 1
		mul_ln60_2 : 3
		sext_ln60_6 : 1
		mul_ln60_3 : 3
		sext_ln60_8 : 1
		mul_ln60_5 : 3
		b_0_load_2 : 1
		b_1_load_2 : 1
		b_2_load_2 : 1
		trunc_ln60_1 : 1
		tmp_1 : 1
		tmp_2 : 1
		sext_ln60_14 : 2
		mul_ln60_11 : 3
		mul_ln60_14 : 3
		a_load_2 : 1
	State 3
		sext_ln60_9 : 1
		mul_ln60_6 : 2
		sext_ln60_11 : 1
		mul_ln60_8 : 2
		mul_ln60_9 : 1
		mul_ln60_17 : 2
		trunc_ln60_2 : 1
		tmp_3 : 1
		tmp_4 : 1
		sext_ln60_17 : 2
		mul_ln60_20 : 3
		mul_ln60_23 : 3
	State 4
		mul_ln60_1 : 1
		add_ln60 : 1
		mul_ln60_4 : 1
		add_ln60_2 : 1
		mul_ln60_7 : 1
		add_ln60_6 : 1
		add_ln60_8 : 1
	State 5
		add_ln60_4 : 1
		mul_ln60_10 : 1
		mul_ln60_13 : 1
		mul_ln60_16 : 1
		add_ln60_10 : 1
		mul_ln60_18 : 1
		mul_ln60_19 : 1
		add_ln60_12 : 2
		mul_ln60_21 : 1
		add_ln60_14 : 2
	State 6
		add_ln60_1 : 1
		add_ln60_3 : 1
		add_ln60_5 : 1
		add_ln60_16 : 1
	State 7
		store_ln60 : 1
		store_ln60 : 1
		add_ln60_7 : 1
		add_ln60_9 : 1
		add_ln60_11 : 1
		add_ln60_13 : 1
	State 8
		store_ln60 : 1
		store_ln60 : 1
		add_ln60_15 : 1
		add_ln60_17 : 1
	State 9
		store_ln60 : 1
		store_ln60 : 1
	State 10
		store_ln60 : 1
		store_ln60 : 1
	State 11
		store_ln60 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |   mul_ln60_fu_322   |    0    |    0    |    40   |
|          |  mul_ln60_3_fu_360  |    0    |    0    |    40   |
|          |  mul_ln60_6_fu_382  |    0    |    0    |    40   |
|          |  mul_ln60_9_fu_394  |    0    |    0    |    40   |
|    mul   |  mul_ln60_12_fu_419 |    0    |    0    |    40   |
|          |  mul_ln60_15_fu_423 |    0    |    0    |    40   |
|          |  mul_ln60_18_fu_433 |    0    |    0    |    40   |
|          |  mul_ln60_21_fu_441 |    0    |    0    |    40   |
|          |  mul_ln60_24_fu_446 |    0    |    0    |    40   |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_450     |    1    |    0    |    0    |
|          |      grp_fu_457     |    1    |    0    |    0    |
|          |      grp_fu_464     |    1    |    0    |    0    |
|          |      grp_fu_471     |    1    |    0    |    0    |
|          |      grp_fu_479     |    1    |    0    |    0    |
|          |      grp_fu_485     |    1    |    0    |    0    |
|          |      grp_fu_491     |    1    |    0    |    0    |
|          |      grp_fu_498     |    1    |    0    |    0    |
|  muladd  |      grp_fu_505     |    1    |    0    |    0    |
|          |      grp_fu_513     |    1    |    0    |    0    |
|          |      grp_fu_521     |    1    |    0    |    0    |
|          |      grp_fu_529     |    1    |    0    |    0    |
|          |      grp_fu_535     |    1    |    0    |    0    |
|          |      grp_fu_542     |    1    |    0    |    0    |
|          |      grp_fu_548     |    1    |    0    |    0    |
|          |      grp_fu_554     |    1    |    0    |    0    |
|          |      grp_fu_560     |    1    |    0    |    0    |
|          |      grp_fu_565     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_290     |    0    |    0    |    0    |
|partselect|      grp_fu_300     |    0    |    0    |    0    |
|          |     tmp1_fu_328     |    0    |    0    |    0    |
|          |     tmp_s_fu_338    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  trunc_ln60_fu_310  |    0    |    0    |    0    |
|   trunc  | trunc_ln60_1_fu_370 |    0    |    0    |    0    |
|          | trunc_ln60_2_fu_399 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln60_fu_314  |    0    |    0    |    0    |
|          |  sext_ln60_1_fu_318 |    0    |    0    |    0    |
|          |  sext_ln60_4_fu_348 |    0    |    0    |    0    |
|          |  sext_ln60_5_fu_352 |    0    |    0    |    0    |
|          |  sext_ln60_6_fu_356 |    0    |    0    |    0    |
|          |  sext_ln60_8_fu_366 |    0    |    0    |    0    |
|          | sext_ln60_14_fu_374 |    0    |    0    |    0    |
|          |  sext_ln60_9_fu_378 |    0    |    0    |    0    |
|   sext   | sext_ln60_11_fu_387 |    0    |    0    |    0    |
|          | sext_ln60_12_fu_391 |    0    |    0    |    0    |
|          | sext_ln60_17_fu_403 |    0    |    0    |    0    |
|          |  sext_ln60_2_fu_407 |    0    |    0    |    0    |
|          |  sext_ln60_3_fu_410 |    0    |    0    |    0    |
|          |  sext_ln60_7_fu_413 |    0    |    0    |    0    |
|          | sext_ln60_10_fu_416 |    0    |    0    |    0    |
|          | sext_ln60_13_fu_427 |    0    |    0    |    0    |
|          | sext_ln60_15_fu_430 |    0    |    0    |    0    |
|          | sext_ln60_16_fu_438 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    18   |    0    |   360   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  a_addr_1_reg_605  |    2   |
|  a_addr_2_reg_705  |    2   |
|   a_addr_reg_570   |    2   |
| add_ln60_10_reg_853|   16   |
| add_ln60_11_reg_888|   16   |
| add_ln60_12_reg_858|   16   |
| add_ln60_13_reg_893|   16   |
| add_ln60_14_reg_863|   16   |
| add_ln60_15_reg_898|   16   |
| add_ln60_16_reg_878|   16   |
| add_ln60_17_reg_903|   16   |
| add_ln60_2_reg_804 |   16   |
| add_ln60_4_reg_848 |   16   |
| add_ln60_5_reg_873 |   16   |
| add_ln60_6_reg_816 |   16   |
| add_ln60_8_reg_821 |   16   |
| add_ln60_9_reg_883 |   16   |
|  add_ln60_reg_799  |   16   |
| b_0_addr_1_reg_590 |    2   |
| b_0_addr_2_reg_673 |    2   |
|  b_0_addr_reg_575  |    2   |
| b_1_addr_1_reg_595 |    2   |
| b_1_addr_2_reg_678 |    2   |
|  b_1_addr_reg_580  |    2   |
| b_1_load_1_reg_661 |    8   |
| b_1_load_2_reg_721 |    8   |
|  b_1_load_reg_631  |    8   |
| b_2_addr_1_reg_600 |    2   |
| b_2_addr_2_reg_683 |    2   |
|  b_2_addr_reg_585  |    2   |
| mul_ln60_12_reg_789|   16   |
| mul_ln60_15_reg_794|   16   |
| mul_ln60_18_reg_831|   16   |
| mul_ln60_21_reg_843|   16   |
| mul_ln60_24_reg_868|   16   |
| mul_ln60_3_reg_656 |   16   |
| mul_ln60_6_reg_716 |   16   |
| mul_ln60_9_reg_739 |   16   |
|  mul_ln60_reg_621  |   16   |
|sext_ln60_10_reg_782|   16   |
|sext_ln60_11_reg_726|   16   |
|sext_ln60_12_reg_733|   16   |
|sext_ln60_13_reg_809|   16   |
|sext_ln60_14_reg_698|   16   |
|sext_ln60_15_reg_826|   16   |
|sext_ln60_16_reg_836|   16   |
|sext_ln60_17_reg_754|   16   |
| sext_ln60_1_reg_615|   16   |
| sext_ln60_2_reg_761|   16   |
| sext_ln60_3_reg_768|   16   |
| sext_ln60_4_reg_636|   16   |
| sext_ln60_5_reg_643|   16   |
| sext_ln60_6_reg_650|   16   |
| sext_ln60_7_reg_775|   16   |
| sext_ln60_8_reg_666|   16   |
| sext_ln60_9_reg_710|   16   |
|  sext_ln60_reg_610 |   16   |
|    tmp1_reg_626    |    8   |
|    tmp_1_reg_693   |    8   |
|    tmp_3_reg_749   |    8   |
|trunc_ln60_1_reg_688|    8   |
|trunc_ln60_2_reg_744|    8   |
+--------------------+--------+
|        Total       |   760  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_64 |  p0  |   4  |   2  |    8   ||    20   |
|  grp_access_fu_64 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_82 |  p0  |   4  |   2  |    8   ||    20   |
|  grp_access_fu_82 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_100 |  p0  |   4  |   2  |    8   ||    20   |
| grp_access_fu_100 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_118 |  p0  |   4  |   2  |    8   ||    20   |
| grp_access_fu_118 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_216 |  p0  |   5  |   4  |   20   ||    26   |
| grp_access_fu_216 |  p1  |   5  |  16  |   80   ||    26   |
| grp_access_fu_216 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_216 |  p4  |   4  |   4  |   16   ||    20   |
|     grp_fu_450    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_450    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_457    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_457    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_464    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_464    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_471    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_471    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_479    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_485    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_485    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_491    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_498    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_505    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_505    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_513    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_513    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_521    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_521    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_529    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_535    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_542    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_548    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_554    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_560    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_565    |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   676  || 15.7574 ||   512   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    -   |    0   |   360  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   512  |
|  Register |    -   |    -   |   760  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |   15   |   760  |   872  |
+-----------+--------+--------+--------+--------+
