Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun 18 10:12:37 2020
| Host         : DESKTOP-J26TQC9 running 64-bit major release  (build 9200)
| Command      : report_drc -file TOP_RB_drc_routed.rpt -pb TOP_RB_drc_routed.pb -rpx TOP_RB_drc_routed.rpx
| Design       : TOP_RB
| Device       : xc7z100ffg900-2
| Speed File   : -2
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 258
+-----------+----------+--------------------+------------+
| Rule      | Severity | Description        | Violations |
+-----------+----------+--------------------+------------+
| PDRC-153  | Warning  | Gated clock check  | 256        |
| RTSTAT-10 | Warning  | No routable loads  | 1          |
| ZPS7-1    | Warning  | PS7 block required | 1          |
+-----------+----------+--------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net DATA_IN_reg[1][0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][0]_LDC_i_1/O, cell DATA_IN_reg[1][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net DATA_IN_reg[1][10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][10]_LDC_i_1/O, cell DATA_IN_reg[1][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net DATA_IN_reg[1][11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][11]_LDC_i_1/O, cell DATA_IN_reg[1][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net DATA_IN_reg[1][12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][12]_LDC_i_1/O, cell DATA_IN_reg[1][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net DATA_IN_reg[1][13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][13]_LDC_i_1/O, cell DATA_IN_reg[1][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net DATA_IN_reg[1][14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][14]_LDC_i_1/O, cell DATA_IN_reg[1][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net DATA_IN_reg[1][15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][15]_LDC_i_1/O, cell DATA_IN_reg[1][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net DATA_IN_reg[1][16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][16]_LDC_i_1/O, cell DATA_IN_reg[1][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net DATA_IN_reg[1][17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][17]_LDC_i_1/O, cell DATA_IN_reg[1][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net DATA_IN_reg[1][18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][18]_LDC_i_1/O, cell DATA_IN_reg[1][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net DATA_IN_reg[1][19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][19]_LDC_i_1/O, cell DATA_IN_reg[1][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net DATA_IN_reg[1][1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][1]_LDC_i_1/O, cell DATA_IN_reg[1][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net DATA_IN_reg[1][20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][20]_LDC_i_1/O, cell DATA_IN_reg[1][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net DATA_IN_reg[1][21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][21]_LDC_i_1/O, cell DATA_IN_reg[1][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net DATA_IN_reg[1][22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][22]_LDC_i_1/O, cell DATA_IN_reg[1][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net DATA_IN_reg[1][23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][23]_LDC_i_1/O, cell DATA_IN_reg[1][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net DATA_IN_reg[1][24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][24]_LDC_i_1/O, cell DATA_IN_reg[1][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net DATA_IN_reg[1][25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][25]_LDC_i_1/O, cell DATA_IN_reg[1][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net DATA_IN_reg[1][26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][26]_LDC_i_1/O, cell DATA_IN_reg[1][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net DATA_IN_reg[1][27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][27]_LDC_i_1/O, cell DATA_IN_reg[1][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net DATA_IN_reg[1][28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][28]_LDC_i_1/O, cell DATA_IN_reg[1][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net DATA_IN_reg[1][29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][29]_LDC_i_1/O, cell DATA_IN_reg[1][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net DATA_IN_reg[1][2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][2]_LDC_i_1/O, cell DATA_IN_reg[1][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net DATA_IN_reg[1][30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][30]_LDC_i_1/O, cell DATA_IN_reg[1][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net DATA_IN_reg[1][31]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][31]_LDC_i_1/O, cell DATA_IN_reg[1][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net DATA_IN_reg[1][32]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][32]_LDC_i_1/O, cell DATA_IN_reg[1][32]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net DATA_IN_reg[1][33]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][33]_LDC_i_1/O, cell DATA_IN_reg[1][33]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net DATA_IN_reg[1][34]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][34]_LDC_i_1/O, cell DATA_IN_reg[1][34]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#29 Warning
Gated clock check  
Net DATA_IN_reg[1][35]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][35]_LDC_i_1/O, cell DATA_IN_reg[1][35]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#30 Warning
Gated clock check  
Net DATA_IN_reg[1][36]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][36]_LDC_i_1/O, cell DATA_IN_reg[1][36]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#31 Warning
Gated clock check  
Net DATA_IN_reg[1][37]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][37]_LDC_i_1/O, cell DATA_IN_reg[1][37]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#32 Warning
Gated clock check  
Net DATA_IN_reg[1][38]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][38]_LDC_i_1/O, cell DATA_IN_reg[1][38]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#33 Warning
Gated clock check  
Net DATA_IN_reg[1][39]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][39]_LDC_i_1/O, cell DATA_IN_reg[1][39]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#34 Warning
Gated clock check  
Net DATA_IN_reg[1][3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][3]_LDC_i_1/O, cell DATA_IN_reg[1][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#35 Warning
Gated clock check  
Net DATA_IN_reg[1][40]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][40]_LDC_i_1/O, cell DATA_IN_reg[1][40]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#36 Warning
Gated clock check  
Net DATA_IN_reg[1][41]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][41]_LDC_i_1/O, cell DATA_IN_reg[1][41]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#37 Warning
Gated clock check  
Net DATA_IN_reg[1][42]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][42]_LDC_i_1/O, cell DATA_IN_reg[1][42]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#38 Warning
Gated clock check  
Net DATA_IN_reg[1][43]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][43]_LDC_i_1/O, cell DATA_IN_reg[1][43]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#39 Warning
Gated clock check  
Net DATA_IN_reg[1][44]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][44]_LDC_i_1/O, cell DATA_IN_reg[1][44]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#40 Warning
Gated clock check  
Net DATA_IN_reg[1][45]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][45]_LDC_i_1/O, cell DATA_IN_reg[1][45]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#41 Warning
Gated clock check  
Net DATA_IN_reg[1][46]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][46]_LDC_i_1/O, cell DATA_IN_reg[1][46]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#42 Warning
Gated clock check  
Net DATA_IN_reg[1][47]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][47]_LDC_i_1/O, cell DATA_IN_reg[1][47]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#43 Warning
Gated clock check  
Net DATA_IN_reg[1][48]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][48]_LDC_i_1/O, cell DATA_IN_reg[1][48]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#44 Warning
Gated clock check  
Net DATA_IN_reg[1][49]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][49]_LDC_i_1/O, cell DATA_IN_reg[1][49]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#45 Warning
Gated clock check  
Net DATA_IN_reg[1][4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][4]_LDC_i_1/O, cell DATA_IN_reg[1][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#46 Warning
Gated clock check  
Net DATA_IN_reg[1][50]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][50]_LDC_i_1/O, cell DATA_IN_reg[1][50]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#47 Warning
Gated clock check  
Net DATA_IN_reg[1][51]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][51]_LDC_i_1/O, cell DATA_IN_reg[1][51]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#48 Warning
Gated clock check  
Net DATA_IN_reg[1][52]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][52]_LDC_i_1/O, cell DATA_IN_reg[1][52]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#49 Warning
Gated clock check  
Net DATA_IN_reg[1][53]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][53]_LDC_i_1/O, cell DATA_IN_reg[1][53]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#50 Warning
Gated clock check  
Net DATA_IN_reg[1][54]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][54]_LDC_i_1/O, cell DATA_IN_reg[1][54]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#51 Warning
Gated clock check  
Net DATA_IN_reg[1][55]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][55]_LDC_i_1/O, cell DATA_IN_reg[1][55]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#52 Warning
Gated clock check  
Net DATA_IN_reg[1][56]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][56]_LDC_i_1/O, cell DATA_IN_reg[1][56]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#53 Warning
Gated clock check  
Net DATA_IN_reg[1][57]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][57]_LDC_i_1/O, cell DATA_IN_reg[1][57]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#54 Warning
Gated clock check  
Net DATA_IN_reg[1][58]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][58]_LDC_i_1/O, cell DATA_IN_reg[1][58]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#55 Warning
Gated clock check  
Net DATA_IN_reg[1][59]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][59]_LDC_i_1/O, cell DATA_IN_reg[1][59]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#56 Warning
Gated clock check  
Net DATA_IN_reg[1][5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][5]_LDC_i_1/O, cell DATA_IN_reg[1][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#57 Warning
Gated clock check  
Net DATA_IN_reg[1][60]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][60]_LDC_i_1/O, cell DATA_IN_reg[1][60]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#58 Warning
Gated clock check  
Net DATA_IN_reg[1][61]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][61]_LDC_i_1/O, cell DATA_IN_reg[1][61]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#59 Warning
Gated clock check  
Net DATA_IN_reg[1][62]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][62]_LDC_i_1/O, cell DATA_IN_reg[1][62]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#60 Warning
Gated clock check  
Net DATA_IN_reg[1][63]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][63]_LDC_i_1/O, cell DATA_IN_reg[1][63]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#61 Warning
Gated clock check  
Net DATA_IN_reg[1][6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][6]_LDC_i_1/O, cell DATA_IN_reg[1][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#62 Warning
Gated clock check  
Net DATA_IN_reg[1][7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][7]_LDC_i_1/O, cell DATA_IN_reg[1][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#63 Warning
Gated clock check  
Net DATA_IN_reg[1][8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][8]_LDC_i_1/O, cell DATA_IN_reg[1][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#64 Warning
Gated clock check  
Net DATA_IN_reg[1][9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[1][9]_LDC_i_1/O, cell DATA_IN_reg[1][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#65 Warning
Gated clock check  
Net DATA_IN_reg[3][0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][0]_LDC_i_1/O, cell DATA_IN_reg[3][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#66 Warning
Gated clock check  
Net DATA_IN_reg[3][10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][10]_LDC_i_1/O, cell DATA_IN_reg[3][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#67 Warning
Gated clock check  
Net DATA_IN_reg[3][11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][11]_LDC_i_1/O, cell DATA_IN_reg[3][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#68 Warning
Gated clock check  
Net DATA_IN_reg[3][12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][12]_LDC_i_1/O, cell DATA_IN_reg[3][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#69 Warning
Gated clock check  
Net DATA_IN_reg[3][13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][13]_LDC_i_1/O, cell DATA_IN_reg[3][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#70 Warning
Gated clock check  
Net DATA_IN_reg[3][14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][14]_LDC_i_1/O, cell DATA_IN_reg[3][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#71 Warning
Gated clock check  
Net DATA_IN_reg[3][15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][15]_LDC_i_1/O, cell DATA_IN_reg[3][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#72 Warning
Gated clock check  
Net DATA_IN_reg[3][16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][16]_LDC_i_1/O, cell DATA_IN_reg[3][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#73 Warning
Gated clock check  
Net DATA_IN_reg[3][17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][17]_LDC_i_1/O, cell DATA_IN_reg[3][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#74 Warning
Gated clock check  
Net DATA_IN_reg[3][18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][18]_LDC_i_1/O, cell DATA_IN_reg[3][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#75 Warning
Gated clock check  
Net DATA_IN_reg[3][19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][19]_LDC_i_1/O, cell DATA_IN_reg[3][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#76 Warning
Gated clock check  
Net DATA_IN_reg[3][1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][1]_LDC_i_1/O, cell DATA_IN_reg[3][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#77 Warning
Gated clock check  
Net DATA_IN_reg[3][20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][20]_LDC_i_1/O, cell DATA_IN_reg[3][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#78 Warning
Gated clock check  
Net DATA_IN_reg[3][21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][21]_LDC_i_1/O, cell DATA_IN_reg[3][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#79 Warning
Gated clock check  
Net DATA_IN_reg[3][22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][22]_LDC_i_1/O, cell DATA_IN_reg[3][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#80 Warning
Gated clock check  
Net DATA_IN_reg[3][23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][23]_LDC_i_1/O, cell DATA_IN_reg[3][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#81 Warning
Gated clock check  
Net DATA_IN_reg[3][24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][24]_LDC_i_1/O, cell DATA_IN_reg[3][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#82 Warning
Gated clock check  
Net DATA_IN_reg[3][25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][25]_LDC_i_1/O, cell DATA_IN_reg[3][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#83 Warning
Gated clock check  
Net DATA_IN_reg[3][26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][26]_LDC_i_1/O, cell DATA_IN_reg[3][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#84 Warning
Gated clock check  
Net DATA_IN_reg[3][27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][27]_LDC_i_1/O, cell DATA_IN_reg[3][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#85 Warning
Gated clock check  
Net DATA_IN_reg[3][28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][28]_LDC_i_1/O, cell DATA_IN_reg[3][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#86 Warning
Gated clock check  
Net DATA_IN_reg[3][29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][29]_LDC_i_1/O, cell DATA_IN_reg[3][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#87 Warning
Gated clock check  
Net DATA_IN_reg[3][2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][2]_LDC_i_1/O, cell DATA_IN_reg[3][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#88 Warning
Gated clock check  
Net DATA_IN_reg[3][30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][30]_LDC_i_1/O, cell DATA_IN_reg[3][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#89 Warning
Gated clock check  
Net DATA_IN_reg[3][31]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][31]_LDC_i_1/O, cell DATA_IN_reg[3][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#90 Warning
Gated clock check  
Net DATA_IN_reg[3][32]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][32]_LDC_i_1/O, cell DATA_IN_reg[3][32]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#91 Warning
Gated clock check  
Net DATA_IN_reg[3][33]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][33]_LDC_i_1/O, cell DATA_IN_reg[3][33]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#92 Warning
Gated clock check  
Net DATA_IN_reg[3][34]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][34]_LDC_i_1/O, cell DATA_IN_reg[3][34]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#93 Warning
Gated clock check  
Net DATA_IN_reg[3][35]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][35]_LDC_i_1/O, cell DATA_IN_reg[3][35]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#94 Warning
Gated clock check  
Net DATA_IN_reg[3][36]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][36]_LDC_i_1/O, cell DATA_IN_reg[3][36]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#95 Warning
Gated clock check  
Net DATA_IN_reg[3][37]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][37]_LDC_i_1/O, cell DATA_IN_reg[3][37]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#96 Warning
Gated clock check  
Net DATA_IN_reg[3][38]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][38]_LDC_i_1/O, cell DATA_IN_reg[3][38]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#97 Warning
Gated clock check  
Net DATA_IN_reg[3][39]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][39]_LDC_i_1/O, cell DATA_IN_reg[3][39]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#98 Warning
Gated clock check  
Net DATA_IN_reg[3][3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][3]_LDC_i_1/O, cell DATA_IN_reg[3][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#99 Warning
Gated clock check  
Net DATA_IN_reg[3][40]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][40]_LDC_i_1/O, cell DATA_IN_reg[3][40]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#100 Warning
Gated clock check  
Net DATA_IN_reg[3][41]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][41]_LDC_i_1/O, cell DATA_IN_reg[3][41]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#101 Warning
Gated clock check  
Net DATA_IN_reg[3][42]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][42]_LDC_i_1/O, cell DATA_IN_reg[3][42]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#102 Warning
Gated clock check  
Net DATA_IN_reg[3][43]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][43]_LDC_i_1/O, cell DATA_IN_reg[3][43]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#103 Warning
Gated clock check  
Net DATA_IN_reg[3][44]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][44]_LDC_i_1/O, cell DATA_IN_reg[3][44]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#104 Warning
Gated clock check  
Net DATA_IN_reg[3][45]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][45]_LDC_i_1/O, cell DATA_IN_reg[3][45]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#105 Warning
Gated clock check  
Net DATA_IN_reg[3][46]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][46]_LDC_i_1/O, cell DATA_IN_reg[3][46]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#106 Warning
Gated clock check  
Net DATA_IN_reg[3][47]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][47]_LDC_i_1/O, cell DATA_IN_reg[3][47]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#107 Warning
Gated clock check  
Net DATA_IN_reg[3][48]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][48]_LDC_i_1/O, cell DATA_IN_reg[3][48]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#108 Warning
Gated clock check  
Net DATA_IN_reg[3][49]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][49]_LDC_i_1/O, cell DATA_IN_reg[3][49]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#109 Warning
Gated clock check  
Net DATA_IN_reg[3][4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][4]_LDC_i_1/O, cell DATA_IN_reg[3][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#110 Warning
Gated clock check  
Net DATA_IN_reg[3][50]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][50]_LDC_i_1/O, cell DATA_IN_reg[3][50]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#111 Warning
Gated clock check  
Net DATA_IN_reg[3][51]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][51]_LDC_i_1/O, cell DATA_IN_reg[3][51]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#112 Warning
Gated clock check  
Net DATA_IN_reg[3][52]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][52]_LDC_i_1/O, cell DATA_IN_reg[3][52]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#113 Warning
Gated clock check  
Net DATA_IN_reg[3][53]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][53]_LDC_i_1/O, cell DATA_IN_reg[3][53]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#114 Warning
Gated clock check  
Net DATA_IN_reg[3][54]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][54]_LDC_i_1/O, cell DATA_IN_reg[3][54]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#115 Warning
Gated clock check  
Net DATA_IN_reg[3][55]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][55]_LDC_i_1/O, cell DATA_IN_reg[3][55]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#116 Warning
Gated clock check  
Net DATA_IN_reg[3][56]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][56]_LDC_i_1/O, cell DATA_IN_reg[3][56]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#117 Warning
Gated clock check  
Net DATA_IN_reg[3][57]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][57]_LDC_i_1/O, cell DATA_IN_reg[3][57]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#118 Warning
Gated clock check  
Net DATA_IN_reg[3][58]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][58]_LDC_i_1/O, cell DATA_IN_reg[3][58]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#119 Warning
Gated clock check  
Net DATA_IN_reg[3][59]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][59]_LDC_i_1/O, cell DATA_IN_reg[3][59]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#120 Warning
Gated clock check  
Net DATA_IN_reg[3][5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][5]_LDC_i_1/O, cell DATA_IN_reg[3][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#121 Warning
Gated clock check  
Net DATA_IN_reg[3][60]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][60]_LDC_i_1/O, cell DATA_IN_reg[3][60]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#122 Warning
Gated clock check  
Net DATA_IN_reg[3][61]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][61]_LDC_i_1/O, cell DATA_IN_reg[3][61]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#123 Warning
Gated clock check  
Net DATA_IN_reg[3][62]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][62]_LDC_i_1/O, cell DATA_IN_reg[3][62]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#124 Warning
Gated clock check  
Net DATA_IN_reg[3][63]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][63]_LDC_i_1/O, cell DATA_IN_reg[3][63]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#125 Warning
Gated clock check  
Net DATA_IN_reg[3][6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][6]_LDC_i_1/O, cell DATA_IN_reg[3][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#126 Warning
Gated clock check  
Net DATA_IN_reg[3][7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][7]_LDC_i_1/O, cell DATA_IN_reg[3][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#127 Warning
Gated clock check  
Net DATA_IN_reg[3][8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][8]_LDC_i_1/O, cell DATA_IN_reg[3][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#128 Warning
Gated clock check  
Net DATA_IN_reg[3][9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin DATA_IN_reg[3][9]_LDC_i_1/O, cell DATA_IN_reg[3][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#129 Warning
Gated clock check  
Net idataInCtrl_reg[0][0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][0]_LDC_i_1/O, cell idataInCtrl_reg[0][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#130 Warning
Gated clock check  
Net idataInCtrl_reg[0][10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][10]_LDC_i_1/O, cell idataInCtrl_reg[0][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#131 Warning
Gated clock check  
Net idataInCtrl_reg[0][11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][11]_LDC_i_1/O, cell idataInCtrl_reg[0][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#132 Warning
Gated clock check  
Net idataInCtrl_reg[0][12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][12]_LDC_i_1/O, cell idataInCtrl_reg[0][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#133 Warning
Gated clock check  
Net idataInCtrl_reg[0][13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][13]_LDC_i_1/O, cell idataInCtrl_reg[0][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#134 Warning
Gated clock check  
Net idataInCtrl_reg[0][14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][14]_LDC_i_1/O, cell idataInCtrl_reg[0][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#135 Warning
Gated clock check  
Net idataInCtrl_reg[0][15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][15]_LDC_i_1/O, cell idataInCtrl_reg[0][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#136 Warning
Gated clock check  
Net idataInCtrl_reg[0][16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][16]_LDC_i_1/O, cell idataInCtrl_reg[0][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#137 Warning
Gated clock check  
Net idataInCtrl_reg[0][17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][17]_LDC_i_1/O, cell idataInCtrl_reg[0][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#138 Warning
Gated clock check  
Net idataInCtrl_reg[0][18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][18]_LDC_i_1/O, cell idataInCtrl_reg[0][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#139 Warning
Gated clock check  
Net idataInCtrl_reg[0][19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][19]_LDC_i_1/O, cell idataInCtrl_reg[0][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#140 Warning
Gated clock check  
Net idataInCtrl_reg[0][1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][1]_LDC_i_1/O, cell idataInCtrl_reg[0][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#141 Warning
Gated clock check  
Net idataInCtrl_reg[0][20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][20]_LDC_i_1/O, cell idataInCtrl_reg[0][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#142 Warning
Gated clock check  
Net idataInCtrl_reg[0][21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][21]_LDC_i_1/O, cell idataInCtrl_reg[0][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#143 Warning
Gated clock check  
Net idataInCtrl_reg[0][22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][22]_LDC_i_1/O, cell idataInCtrl_reg[0][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#144 Warning
Gated clock check  
Net idataInCtrl_reg[0][23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][23]_LDC_i_1/O, cell idataInCtrl_reg[0][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#145 Warning
Gated clock check  
Net idataInCtrl_reg[0][24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][24]_LDC_i_1/O, cell idataInCtrl_reg[0][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#146 Warning
Gated clock check  
Net idataInCtrl_reg[0][25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][25]_LDC_i_1/O, cell idataInCtrl_reg[0][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#147 Warning
Gated clock check  
Net idataInCtrl_reg[0][26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][26]_LDC_i_1/O, cell idataInCtrl_reg[0][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#148 Warning
Gated clock check  
Net idataInCtrl_reg[0][27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][27]_LDC_i_1/O, cell idataInCtrl_reg[0][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#149 Warning
Gated clock check  
Net idataInCtrl_reg[0][28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][28]_LDC_i_1/O, cell idataInCtrl_reg[0][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#150 Warning
Gated clock check  
Net idataInCtrl_reg[0][29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][29]_LDC_i_1/O, cell idataInCtrl_reg[0][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#151 Warning
Gated clock check  
Net idataInCtrl_reg[0][2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][2]_LDC_i_1/O, cell idataInCtrl_reg[0][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#152 Warning
Gated clock check  
Net idataInCtrl_reg[0][30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][30]_LDC_i_1/O, cell idataInCtrl_reg[0][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#153 Warning
Gated clock check  
Net idataInCtrl_reg[0][31]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][31]_LDC_i_1/O, cell idataInCtrl_reg[0][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#154 Warning
Gated clock check  
Net idataInCtrl_reg[0][3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][3]_LDC_i_1/O, cell idataInCtrl_reg[0][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#155 Warning
Gated clock check  
Net idataInCtrl_reg[0][4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][4]_LDC_i_1/O, cell idataInCtrl_reg[0][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#156 Warning
Gated clock check  
Net idataInCtrl_reg[0][5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][5]_LDC_i_1/O, cell idataInCtrl_reg[0][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#157 Warning
Gated clock check  
Net idataInCtrl_reg[0][6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][6]_LDC_i_1/O, cell idataInCtrl_reg[0][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#158 Warning
Gated clock check  
Net idataInCtrl_reg[0][7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][7]_LDC_i_1/O, cell idataInCtrl_reg[0][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#159 Warning
Gated clock check  
Net idataInCtrl_reg[0][8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][8]_LDC_i_1/O, cell idataInCtrl_reg[0][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#160 Warning
Gated clock check  
Net idataInCtrl_reg[0][9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[0][9]_LDC_i_1/O, cell idataInCtrl_reg[0][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#161 Warning
Gated clock check  
Net idataInCtrl_reg[3][0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][0]_LDC_i_1/O, cell idataInCtrl_reg[3][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#162 Warning
Gated clock check  
Net idataInCtrl_reg[3][10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][10]_LDC_i_1/O, cell idataInCtrl_reg[3][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#163 Warning
Gated clock check  
Net idataInCtrl_reg[3][11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][11]_LDC_i_1/O, cell idataInCtrl_reg[3][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#164 Warning
Gated clock check  
Net idataInCtrl_reg[3][12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][12]_LDC_i_1/O, cell idataInCtrl_reg[3][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#165 Warning
Gated clock check  
Net idataInCtrl_reg[3][13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][13]_LDC_i_1/O, cell idataInCtrl_reg[3][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#166 Warning
Gated clock check  
Net idataInCtrl_reg[3][14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][14]_LDC_i_1/O, cell idataInCtrl_reg[3][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#167 Warning
Gated clock check  
Net idataInCtrl_reg[3][15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][15]_LDC_i_1/O, cell idataInCtrl_reg[3][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#168 Warning
Gated clock check  
Net idataInCtrl_reg[3][16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][16]_LDC_i_1/O, cell idataInCtrl_reg[3][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#169 Warning
Gated clock check  
Net idataInCtrl_reg[3][17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][17]_LDC_i_1/O, cell idataInCtrl_reg[3][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#170 Warning
Gated clock check  
Net idataInCtrl_reg[3][18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][18]_LDC_i_1/O, cell idataInCtrl_reg[3][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#171 Warning
Gated clock check  
Net idataInCtrl_reg[3][19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][19]_LDC_i_1/O, cell idataInCtrl_reg[3][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#172 Warning
Gated clock check  
Net idataInCtrl_reg[3][1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][1]_LDC_i_1/O, cell idataInCtrl_reg[3][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#173 Warning
Gated clock check  
Net idataInCtrl_reg[3][20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][20]_LDC_i_1/O, cell idataInCtrl_reg[3][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#174 Warning
Gated clock check  
Net idataInCtrl_reg[3][21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][21]_LDC_i_1/O, cell idataInCtrl_reg[3][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#175 Warning
Gated clock check  
Net idataInCtrl_reg[3][22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][22]_LDC_i_1/O, cell idataInCtrl_reg[3][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#176 Warning
Gated clock check  
Net idataInCtrl_reg[3][23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][23]_LDC_i_1/O, cell idataInCtrl_reg[3][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#177 Warning
Gated clock check  
Net idataInCtrl_reg[3][24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][24]_LDC_i_1/O, cell idataInCtrl_reg[3][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#178 Warning
Gated clock check  
Net idataInCtrl_reg[3][25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][25]_LDC_i_1/O, cell idataInCtrl_reg[3][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#179 Warning
Gated clock check  
Net idataInCtrl_reg[3][26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][26]_LDC_i_1/O, cell idataInCtrl_reg[3][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#180 Warning
Gated clock check  
Net idataInCtrl_reg[3][27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][27]_LDC_i_1/O, cell idataInCtrl_reg[3][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#181 Warning
Gated clock check  
Net idataInCtrl_reg[3][28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][28]_LDC_i_1/O, cell idataInCtrl_reg[3][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#182 Warning
Gated clock check  
Net idataInCtrl_reg[3][29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][29]_LDC_i_1/O, cell idataInCtrl_reg[3][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#183 Warning
Gated clock check  
Net idataInCtrl_reg[3][2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][2]_LDC_i_1/O, cell idataInCtrl_reg[3][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#184 Warning
Gated clock check  
Net idataInCtrl_reg[3][30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][30]_LDC_i_1/O, cell idataInCtrl_reg[3][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#185 Warning
Gated clock check  
Net idataInCtrl_reg[3][31]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][31]_LDC_i_1/O, cell idataInCtrl_reg[3][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#186 Warning
Gated clock check  
Net idataInCtrl_reg[3][3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][3]_LDC_i_1/O, cell idataInCtrl_reg[3][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#187 Warning
Gated clock check  
Net idataInCtrl_reg[3][4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][4]_LDC_i_1/O, cell idataInCtrl_reg[3][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#188 Warning
Gated clock check  
Net idataInCtrl_reg[3][5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][5]_LDC_i_1/O, cell idataInCtrl_reg[3][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#189 Warning
Gated clock check  
Net idataInCtrl_reg[3][6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][6]_LDC_i_1/O, cell idataInCtrl_reg[3][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#190 Warning
Gated clock check  
Net idataInCtrl_reg[3][7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][7]_LDC_i_1/O, cell idataInCtrl_reg[3][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#191 Warning
Gated clock check  
Net idataInCtrl_reg[3][8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][8]_LDC_i_1/O, cell idataInCtrl_reg[3][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#192 Warning
Gated clock check  
Net idataInCtrl_reg[3][9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin idataInCtrl_reg[3][9]_LDC_i_1/O, cell idataInCtrl_reg[3][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#193 Warning
Gated clock check  
Net parity_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[0]_LDC_i_1/O, cell parity_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#194 Warning
Gated clock check  
Net parity_reg[10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[10]_LDC_i_1/O, cell parity_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#195 Warning
Gated clock check  
Net parity_reg[11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[11]_LDC_i_1/O, cell parity_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#196 Warning
Gated clock check  
Net parity_reg[12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[12]_LDC_i_1/O, cell parity_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#197 Warning
Gated clock check  
Net parity_reg[13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[13]_LDC_i_1/O, cell parity_reg[13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#198 Warning
Gated clock check  
Net parity_reg[14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[14]_LDC_i_1/O, cell parity_reg[14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#199 Warning
Gated clock check  
Net parity_reg[15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[15]_LDC_i_1/O, cell parity_reg[15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#200 Warning
Gated clock check  
Net parity_reg[16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[16]_LDC_i_1/O, cell parity_reg[16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#201 Warning
Gated clock check  
Net parity_reg[17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[17]_LDC_i_1/O, cell parity_reg[17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#202 Warning
Gated clock check  
Net parity_reg[18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[18]_LDC_i_1/O, cell parity_reg[18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#203 Warning
Gated clock check  
Net parity_reg[19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[19]_LDC_i_1/O, cell parity_reg[19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#204 Warning
Gated clock check  
Net parity_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[1]_LDC_i_1/O, cell parity_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#205 Warning
Gated clock check  
Net parity_reg[20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[20]_LDC_i_1/O, cell parity_reg[20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#206 Warning
Gated clock check  
Net parity_reg[21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[21]_LDC_i_1/O, cell parity_reg[21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#207 Warning
Gated clock check  
Net parity_reg[22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[22]_LDC_i_1/O, cell parity_reg[22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#208 Warning
Gated clock check  
Net parity_reg[23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[23]_LDC_i_1/O, cell parity_reg[23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#209 Warning
Gated clock check  
Net parity_reg[24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[24]_LDC_i_1/O, cell parity_reg[24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#210 Warning
Gated clock check  
Net parity_reg[25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[25]_LDC_i_1/O, cell parity_reg[25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#211 Warning
Gated clock check  
Net parity_reg[26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[26]_LDC_i_1/O, cell parity_reg[26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#212 Warning
Gated clock check  
Net parity_reg[27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[27]_LDC_i_1/O, cell parity_reg[27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#213 Warning
Gated clock check  
Net parity_reg[28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[28]_LDC_i_1/O, cell parity_reg[28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#214 Warning
Gated clock check  
Net parity_reg[29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[29]_LDC_i_1/O, cell parity_reg[29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#215 Warning
Gated clock check  
Net parity_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[2]_LDC_i_1/O, cell parity_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#216 Warning
Gated clock check  
Net parity_reg[30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[30]_LDC_i_1/O, cell parity_reg[30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#217 Warning
Gated clock check  
Net parity_reg[31]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[31]_LDC_i_1/O, cell parity_reg[31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#218 Warning
Gated clock check  
Net parity_reg[32]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[32]_LDC_i_1/O, cell parity_reg[32]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#219 Warning
Gated clock check  
Net parity_reg[33]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[33]_LDC_i_1/O, cell parity_reg[33]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#220 Warning
Gated clock check  
Net parity_reg[34]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[34]_LDC_i_1/O, cell parity_reg[34]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#221 Warning
Gated clock check  
Net parity_reg[35]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[35]_LDC_i_1/O, cell parity_reg[35]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#222 Warning
Gated clock check  
Net parity_reg[36]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[36]_LDC_i_1/O, cell parity_reg[36]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#223 Warning
Gated clock check  
Net parity_reg[37]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[37]_LDC_i_1/O, cell parity_reg[37]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#224 Warning
Gated clock check  
Net parity_reg[38]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[38]_LDC_i_1/O, cell parity_reg[38]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#225 Warning
Gated clock check  
Net parity_reg[39]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[39]_LDC_i_1/O, cell parity_reg[39]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#226 Warning
Gated clock check  
Net parity_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[3]_LDC_i_1/O, cell parity_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#227 Warning
Gated clock check  
Net parity_reg[40]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[40]_LDC_i_1/O, cell parity_reg[40]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#228 Warning
Gated clock check  
Net parity_reg[41]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[41]_LDC_i_1/O, cell parity_reg[41]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#229 Warning
Gated clock check  
Net parity_reg[42]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[42]_LDC_i_1/O, cell parity_reg[42]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#230 Warning
Gated clock check  
Net parity_reg[43]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[43]_LDC_i_1/O, cell parity_reg[43]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#231 Warning
Gated clock check  
Net parity_reg[44]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[44]_LDC_i_1/O, cell parity_reg[44]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#232 Warning
Gated clock check  
Net parity_reg[45]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[45]_LDC_i_1/O, cell parity_reg[45]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#233 Warning
Gated clock check  
Net parity_reg[46]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[46]_LDC_i_1/O, cell parity_reg[46]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#234 Warning
Gated clock check  
Net parity_reg[47]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[47]_LDC_i_1/O, cell parity_reg[47]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#235 Warning
Gated clock check  
Net parity_reg[48]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[48]_LDC_i_1/O, cell parity_reg[48]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#236 Warning
Gated clock check  
Net parity_reg[49]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[49]_LDC_i_1/O, cell parity_reg[49]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#237 Warning
Gated clock check  
Net parity_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[4]_LDC_i_1/O, cell parity_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#238 Warning
Gated clock check  
Net parity_reg[50]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[50]_LDC_i_1/O, cell parity_reg[50]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#239 Warning
Gated clock check  
Net parity_reg[51]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[51]_LDC_i_1/O, cell parity_reg[51]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#240 Warning
Gated clock check  
Net parity_reg[52]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[52]_LDC_i_1/O, cell parity_reg[52]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#241 Warning
Gated clock check  
Net parity_reg[53]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[53]_LDC_i_1/O, cell parity_reg[53]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#242 Warning
Gated clock check  
Net parity_reg[54]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[54]_LDC_i_1/O, cell parity_reg[54]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#243 Warning
Gated clock check  
Net parity_reg[55]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[55]_LDC_i_1/O, cell parity_reg[55]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#244 Warning
Gated clock check  
Net parity_reg[56]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[56]_LDC_i_1/O, cell parity_reg[56]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#245 Warning
Gated clock check  
Net parity_reg[57]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[57]_LDC_i_1/O, cell parity_reg[57]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#246 Warning
Gated clock check  
Net parity_reg[58]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[58]_LDC_i_1/O, cell parity_reg[58]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#247 Warning
Gated clock check  
Net parity_reg[59]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[59]_LDC_i_1/O, cell parity_reg[59]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#248 Warning
Gated clock check  
Net parity_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[5]_LDC_i_1/O, cell parity_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#249 Warning
Gated clock check  
Net parity_reg[60]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[60]_LDC_i_1/O, cell parity_reg[60]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#250 Warning
Gated clock check  
Net parity_reg[61]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[61]_LDC_i_1/O, cell parity_reg[61]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#251 Warning
Gated clock check  
Net parity_reg[62]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[62]_LDC_i_1/O, cell parity_reg[62]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#252 Warning
Gated clock check  
Net parity_reg[63]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[63]_LDC_i_1/O, cell parity_reg[63]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#253 Warning
Gated clock check  
Net parity_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[6]_LDC_i_1/O, cell parity_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#254 Warning
Gated clock check  
Net parity_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[7]_LDC_i_1/O, cell parity_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#255 Warning
Gated clock check  
Net parity_reg[8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[8]_LDC_i_1/O, cell parity_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#256 Warning
Gated clock check  
Net parity_reg[9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin parity_reg[9]_LDC_i_1/O, cell parity_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
37 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, ila_1_rx/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], ila_1_tx/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13] (the first 15 of 35 listed).
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


