;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	MOV 0, 2
	MOV -7, <-20
	SUB <0, @2
	SPL @310, <-672
	SPL 0, <2
	ADD 10, 30
	MOV -7, <-20
	CMP @10, 20
	CMP <730, -679
	CMP <730, -679
	ADD @210, @60
	SUB @10, 20
	SPL -7, @-420
	ADD @210, @60
	SPL @300, <-672
	SUB @127, 100
	SUB @127, 100
	CMP @0, @20
	ADD 210, 60
	SUB @0, @2
	SUB -7, <-420
	SPL 0, <2
	JMN <127, 106
	MOV 10, 30
	SPL 0, <2
	JMN -7, @-420
	SUB @127, 100
	SUB @10, 20
	SUB @10, 20
	SPL 300, 90
	SPL 0, #2
	SUB @0, @2
	CMP @127, 100
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	SUB @127, 100
	ADD 210, 30
	SUB #72, @200
	SPL 300, 90
	ADD 270, 1
	JMN @12, #200
	ADD 210, 30
	ADD 130, 9
	SUB #72, @201
	SUB 270, 0
	MOV <300, -672
