

================================================================
== Vitis HLS Report for 'updateReplyHandler'
================================================================
* Date:           Tue Jul 19 06:13:55 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  0.988 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      32|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|     165|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     165|      59|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op15_write_state2    |       and|   0|  0|   2|           1|           1|
    |tmp_i_nbreadreq_fu_26_p3          |       and|   0|  0|   2|           1|           0|
    |icmp_ln232_fu_51_p2               |      icmp|   0|  0|  20|          32|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  32|          38|           7|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done                               |   9|          2|    1|          2|
    |s_axis_session_upd_rsp_V_TDATA_blk_n  |   9|          2|    1|          2|
    |slc_sessionInsert_rsp_blk_n           |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  27|          6|    3|          6|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                             |    1|   0|    1|          0|
    |ap_done_reg                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |icmp_ln232_reg_66                     |    1|   0|    1|          0|
    |s_axis_session_upd_rsp_V_read_reg_61  |  160|   0|  160|          0|
    |tmp_i_reg_57                          |    1|   0|    1|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 |  165|   0|  165|          0|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|        updateReplyHandler|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|        updateReplyHandler|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|        updateReplyHandler|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|        updateReplyHandler|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|        updateReplyHandler|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|        updateReplyHandler|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|        updateReplyHandler|  return value|
|s_axis_session_upd_rsp_V_TVALID  |   in|    1|        axis|  s_axis_session_upd_rsp_V|       pointer|
|s_axis_session_upd_rsp_V_TDATA   |   in|  160|        axis|  s_axis_session_upd_rsp_V|       pointer|
|s_axis_session_upd_rsp_V_TREADY  |  out|    1|        axis|  s_axis_session_upd_rsp_V|       pointer|
|slc_sessionInsert_rsp_din        |  out|  160|     ap_fifo|     slc_sessionInsert_rsp|       pointer|
|slc_sessionInsert_rsp_full_n     |   in|    1|     ap_fifo|     slc_sessionInsert_rsp|       pointer|
|slc_sessionInsert_rsp_write      |  out|    1|     ap_fifo|     slc_sessionInsert_rsp|       pointer|
+---------------------------------+-----+-----+------------+--------------------------+--------------+

