module top_module(
	output out);
	
	// Always assign logic low to the output
	assign out = 0;
	
endmodule
