INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cpu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'data_path'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/rom_128x8_sync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rom_128x8_sync'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/rw_96x8_sync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rw_96x8_sync'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sources_1/imports/new/computer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'computer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dyrge/Documents/EEL4744/processor/processor.srcs/sim_1/new/computer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'computer_tb'
