// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "02/24/2023 12:04:14"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module slc3_sramtop (
	SW,
	Clk,
	Run,
	\Continue ,
	LED,
	HEX0,
	HEX1,
	HEX2,
	HEX3);
input 	[9:0] SW;
input 	Clk;
input 	Run;
input 	\Continue ;
output 	[9:0] LED;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;

// Design Ports Information
// LED[0]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[8]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[9]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Continue	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \LED[8]~output_o ;
wire \LED[9]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Run~input_o ;
wire \button_sync[1]|q~q ;
wire \Continue~input_o ;
wire \button_sync[0]|q~q ;
wire \slc|state_controller|State~19_combout ;
wire \slc|state_controller|State.S_33_1~q ;
wire \slc|state_controller|State~20_combout ;
wire \slc|state_controller|State.S_33_2~q ;
wire \slc|state_controller|State~18_combout ;
wire \slc|state_controller|State.S_33_3~q ;
wire \slc|state_controller|State~17_combout ;
wire \slc|state_controller|State.S_35~q ;
wire \slc|state_controller|State~22_combout ;
wire \slc|state_controller|State.PauseIR1~q ;
wire \slc|state_controller|State~21_combout ;
wire \slc|state_controller|State.PauseIR2~q ;
wire \slc|state_controller|State.Halted~0_combout ;
wire \slc|state_controller|State.Halted~q ;
wire \slc|state_controller|State~16_combout ;
wire \slc|state_controller|State.S_18~q ;
wire \SW[2]~input_o ;
wire \slc|d0|PC_REG|output_vals[0]~16_combout ;
wire \Reset_ah~combout ;
wire \slc|d0|MAR_REG|output_vals[13]~0_combout ;
wire \slc|d0|PC_REG|output_vals[0]~17 ;
wire \slc|d0|PC_REG|output_vals[1]~18_combout ;
wire \slc|d0|PC_REG|output_vals[1]~19 ;
wire \slc|d0|PC_REG|output_vals[2]~20_combout ;
wire \slc|d0|PC_REG|output_vals[2]~21 ;
wire \slc|d0|PC_REG|output_vals[3]~22_combout ;
wire \slc|d0|PC_REG|output_vals[3]~23 ;
wire \slc|d0|PC_REG|output_vals[4]~24_combout ;
wire \slc|d0|PC_REG|output_vals[4]~25 ;
wire \slc|d0|PC_REG|output_vals[5]~26_combout ;
wire \SW[5]~input_o ;
wire \instaRam|address[0]~45_combout ;
wire \Reset_ah~clkctrl_outclk ;
wire \instaRam|address[1]~15_combout ;
wire \instaRam|address[1]~16 ;
wire \instaRam|address[2]~17_combout ;
wire \instaRam|address[2]~18 ;
wire \instaRam|address[3]~19_combout ;
wire \instaRam|address[3]~20 ;
wire \instaRam|address[4]~21_combout ;
wire \instaRam|address[4]~22 ;
wire \instaRam|address[5]~23_combout ;
wire \instaRam|address[5]~24 ;
wire \instaRam|address[6]~25_combout ;
wire \instaRam|address[6]~26 ;
wire \instaRam|address[7]~27_combout ;
wire \instaRam|address[7]~28 ;
wire \instaRam|address[8]~29_combout ;
wire \instaRam|address[8]~30 ;
wire \instaRam|address[9]~31_combout ;
wire \instaRam|address[9]~32 ;
wire \instaRam|address[10]~33_combout ;
wire \instaRam|address[10]~34 ;
wire \instaRam|address[11]~35_combout ;
wire \instaRam|Equal129~0_combout ;
wire \instaRam|address[11]~36 ;
wire \instaRam|address[12]~37_combout ;
wire \instaRam|address[12]~38 ;
wire \instaRam|address[13]~39_combout ;
wire \instaRam|address[13]~40 ;
wire \instaRam|address[14]~41_combout ;
wire \instaRam|address[14]~42 ;
wire \instaRam|address[15]~43_combout ;
wire \instaRam|Equal129~1_combout ;
wire \instaRam|Equal0~0_combout ;
wire \instaRam|Equal0~3_combout ;
wire \instaRam|Equal0~5_combout ;
wire \instaRam|state.mem_write~0_combout ;
wire \instaRam|state.mem_write~q ;
wire \slc|state_controller|WideOr8~combout ;
wire \instaRam|Equal0~4_combout ;
wire \instaRam|Equal65~0_combout ;
wire \instaRam|Equal1~4_combout ;
wire \instaRam|Equal93~0_combout ;
wire \instaRam|Equal9~1_combout ;
wire \instaRam|Equal129~2_combout ;
wire \instaRam|Equal131~2_combout ;
wire \instaRam|WideNor0~41_combout ;
wire \instaRam|Equal1~7_combout ;
wire \instaRam|Equal1~6_combout ;
wire \instaRam|Equal129~3_combout ;
wire \instaRam|Equal0~1_combout ;
wire \instaRam|Equal32~0_combout ;
wire \instaRam|Equal141~0_combout ;
wire \Data_to_SRAM[0]~16_combout ;
wire \Data_to_SRAM[0]~17_combout ;
wire \instaRam|Equal3~0_combout ;
wire \instaRam|Equal13~0_combout ;
wire \instaRam|Equal49~0_combout ;
wire \instaRam|Equal53~4_combout ;
wire \instaRam|Equal132~0_combout ;
wire \instaRam|Equal31~0_combout ;
wire \instaRam|WideOr10~4_combout ;
wire \instaRam|Equal113~0_combout ;
wire \instaRam|Equal16~0_combout ;
wire \instaRam|Equal153~2_combout ;
wire \instaRam|WideOr11~0_combout ;
wire \instaRam|Equal6~0_combout ;
wire \instaRam|Equal54~0_combout ;
wire \instaRam|WideOr1~3_combout ;
wire \instaRam|Equal12~0_combout ;
wire \instaRam|Equal41~1_combout ;
wire \instaRam|WideNor0~29_combout ;
wire \instaRam|Equal2~0_combout ;
wire \instaRam|Equal138~1_combout ;
wire \instaRam|Equal130~2_combout ;
wire \instaRam|WideNor0~30_combout ;
wire \instaRam|WideNor0~31_combout ;
wire \instaRam|Equal1~5_combout ;
wire \instaRam|Equal17~0_combout ;
wire \instaRam|Equal18~0_combout ;
wire \instaRam|Equal1~8_combout ;
wire \instaRam|WideNor0~9_combout ;
wire \instaRam|Equal11~0_combout ;
wire \instaRam|WideNor0~44_combout ;
wire \instaRam|Equal17~1_combout ;
wire \instaRam|WideNor0~8_combout ;
wire \instaRam|WideNor0~10_combout ;
wire \instaRam|WideOr1~4_combout ;
wire \instaRam|WideOr10~5_combout ;
wire \instaRam|Equal5~0_combout ;
wire \instaRam|Equal69~0_combout ;
wire \instaRam|Equal149~0_combout ;
wire \Data_to_SRAM[0]~14_combout ;
wire \Data_to_SRAM[0]~15_combout ;
wire \instaRam|Equal138~0_combout ;
wire \instaRam|Equal10~2_combout ;
wire \instaRam|Equal122~0_combout ;
wire \instaRam|WideOr14~3_combout ;
wire \instaRam|Equal24~0_combout ;
wire \instaRam|Equal9~0_combout ;
wire \instaRam|Equal10~1_combout ;
wire \instaRam|WideOr5~4_combout ;
wire \instaRam|WideOr0~7_combout ;
wire \instaRam|Equal0~2_combout ;
wire \instaRam|Equal140~0_combout ;
wire \instaRam|WideOr0~8_combout ;
wire \instaRam|WideOr0~9_combout ;
wire \instaRam|Equal25~0_combout ;
wire \instaRam|Equal27~0_combout ;
wire \instaRam|Equal30~0_combout ;
wire \instaRam|WideOr14~5_combout ;
wire \instaRam|WideOr14~6_combout ;
wire \instaRam|WideOr14~7_combout ;
wire \Data_to_SRAM[0]~18_combout ;
wire \instaRam|Equal3~1_combout ;
wire \instaRam|Equal137~0_combout ;
wire \instaRam|WideOr0~4_combout ;
wire \instaRam|Equal155~2_combout ;
wire \instaRam|Equal15~0_combout ;
wire \instaRam|WideOr0~5_combout ;
wire \instaRam|WideOr0~6_combout ;
wire \instaRam|Equal33~2_combout ;
wire \instaRam|Equal161~0_combout ;
wire \instaRam|Equal163~0_combout ;
wire \instaRam|Equal9~2_combout ;
wire \instaRam|WideOr14~4_combout ;
wire \instaRam|WideOr5~11_combout ;
wire \instaRam|WideNor0~36_combout ;
wire \instaRam|Equal73~0_combout ;
wire \instaRam|Equal75~0_combout ;
wire \instaRam|Equal81~4_combout ;
wire \instaRam|Equal88~4_combout ;
wire \instaRam|WideNor0~37_combout ;
wire \instaRam|WideNor0~38_combout ;
wire \instaRam|Equal70~0_combout ;
wire \instaRam|WideNor0~39_combout ;
wire \instaRam|WideNor0~40_combout ;
wire \instaRam|WideNor0~42_combout ;
wire \instaRam|Equal22~0_combout ;
wire \instaRam|Equal65~1_combout ;
wire \instaRam|Equal29~0_combout ;
wire \instaRam|WideOr0~16_combout ;
wire \instaRam|Equal66~0_combout ;
wire \instaRam|WideOr10~1_combout ;
wire \instaRam|Equal59~0_combout ;
wire \instaRam|WideOr7~0_combout ;
wire \instaRam|WideOr7~1_combout ;
wire \instaRam|Equal52~0_combout ;
wire \instaRam|WideOr5~6_combout ;
wire \instaRam|Equal33~0_combout ;
wire \instaRam|WideOr8~6_combout ;
wire \instaRam|Equal26~0_combout ;
wire \instaRam|WideOr5~5_combout ;
wire \instaRam|WideOr5~7_combout ;
wire \instaRam|Equal164~0_combout ;
wire \instaRam|WideOr8~4_combout ;
wire \instaRam|Equal60~0_combout ;
wire \instaRam|WideOr1~2_combout ;
wire \instaRam|WideOr8~5_combout ;
wire \instaRam|Equal151~2_combout ;
wire \instaRam|Equal36~0_combout ;
wire \instaRam|Equal105~0_combout ;
wire \instaRam|WideOr5~8_combout ;
wire \instaRam|WideOr5~9_combout ;
wire \instaRam|Equal173~0_combout ;
wire \instaRam|WideOr5~10_combout ;
wire \instaRam|Equal41~0_combout ;
wire \instaRam|WideOr10~2_combout ;
wire \instaRam|Equal152~0_combout ;
wire \instaRam|WideOr10~3_combout ;
wire \instaRam|Equal68~0_combout ;
wire \instaRam|WideNor0~32_combout ;
wire \instaRam|WideNor0~33_combout ;
wire \instaRam|Equal123~0_combout ;
wire \instaRam|WideOr4~1_combout ;
wire \instaRam|Equal169~0_combout ;
wire \instaRam|Equal162~0_combout ;
wire \instaRam|WideOr13~2_combout ;
wire \instaRam|WideNor0~34_combout ;
wire \instaRam|WideNor0~35_combout ;
wire \instaRam|WideNor0~43_combout ;
wire \instaRam|Equal80~0_combout ;
wire \instaRam|WideOr9~0_combout ;
wire \instaRam|Equal85~0_combout ;
wire \instaRam|WideNor0~12_combout ;
wire \instaRam|Equal165~0_combout ;
wire \instaRam|Equal167~0_combout ;
wire \instaRam|WideOr8~2_combout ;
wire \instaRam|Equal97~0_combout ;
wire \instaRam|Equal97~1_combout ;
wire \instaRam|WideOr6~12_combout ;
wire \instaRam|Equal6~1_combout ;
wire \instaRam|WideOr6~13_combout ;
wire \instaRam|WideOr6~14_combout ;
wire \instaRam|Equal11~1_combout ;
wire \instaRam|WideOr6~15_combout ;
wire \instaRam|WideOr5~3_combout ;
wire \instaRam|WideOr6~9_combout ;
wire \instaRam|Equal33~1_combout ;
wire \instaRam|WideOr6~10_combout ;
wire \instaRam|WideOr6~11_combout ;
wire \instaRam|Equal58~0_combout ;
wire \instaRam|WideOr5~2_combout ;
wire \instaRam|Equal123~1_combout ;
wire \instaRam|WideOr1~0_combout ;
wire \instaRam|Equal8~0_combout ;
wire \instaRam|Equal2~1_combout ;
wire \instaRam|WideOr6~4_combout ;
wire \instaRam|WideOr6~5_combout ;
wire \instaRam|WideOr6~3_combout ;
wire \instaRam|Equal23~0_combout ;
wire \instaRam|WideOr6~6_combout ;
wire \instaRam|WideOr6~2_combout ;
wire \instaRam|Equal67~0_combout ;
wire \instaRam|WideOr4~2_combout ;
wire \instaRam|Equal5~1_combout ;
wire \instaRam|WideOr6~7_combout ;
wire \instaRam|Equal174~0_combout ;
wire \instaRam|WideOr5~0_combout ;
wire \instaRam|WideOr5~1_combout ;
wire \instaRam|WideOr6~8_combout ;
wire \instaRam|WideOr1~1_combout ;
wire \instaRam|WideNor0~13_combout ;
wire \instaRam|Equal83~4_combout ;
wire \instaRam|WideNor0~14_combout ;
wire \instaRam|Equal161~1_combout ;
wire \instaRam|Equal51~0_combout ;
wire \Data_to_SRAM[12]~2_combout ;
wire \instaRam|Equal84~4_combout ;
wire \Data_to_SRAM[12]~3_combout ;
wire \Data_to_SRAM[12]~4_combout ;
wire \Data_to_SRAM[12]~5_combout ;
wire \instaRam|WideOr0~10_combout ;
wire \instaRam|Equal7~0_combout ;
wire \instaRam|WideOr0~11_combout ;
wire \instaRam|WideOr0~12_combout ;
wire \instaRam|WideNor0~15_combout ;
wire \instaRam|Equal131~3_combout ;
wire \instaRam|WideNor0~16_combout ;
wire \instaRam|WideNor0~17_combout ;
wire \instaRam|Equal38~0_combout ;
wire \instaRam|Equal10~0_combout ;
wire \instaRam|WideNor0~5_combout ;
wire \instaRam|WideNor0~6_combout ;
wire \instaRam|WideNor0~4_combout ;
wire \instaRam|Equal38~1_combout ;
wire \instaRam|WideOr4~0_combout ;
wire \instaRam|WideOr6~21_combout ;
wire \instaRam|WideNor0~7_combout ;
wire \instaRam|WideNor0~11_combout ;
wire \instaRam|WideNor0~18_combout ;
wire \Data_to_SRAM[12]~0_combout ;
wire \instaRam|WideOr8~0_combout ;
wire \instaRam|WideOr8~1_combout ;
wire \Data_to_SRAM[12]~1_combout ;
wire \instaRam|Equal168~0_combout ;
wire \instaRam|WideOr14~2_combout ;
wire \Data_to_SRAM[12]~8_combout ;
wire \Data_to_SRAM[12]~6_combout ;
wire \Data_to_SRAM[12]~7_combout ;
wire \Data_to_SRAM[12]~9_combout ;
wire \instaRam|Equal120~0_combout ;
wire \instaRam|Equal74~0_combout ;
wire \instaRam|Equal84~5_combout ;
wire \instaRam|Equal78~0_combout ;
wire \instaRam|WideNor0~21_combout ;
wire \instaRam|WideNor0~19_combout ;
wire \instaRam|WideNor0~20_combout ;
wire \instaRam|Equal90~0_combout ;
wire \Data_to_SRAM[12]~10_combout ;
wire \instaRam|Equal175~0_combout ;
wire \Data_to_SRAM[12]~11_combout ;
wire \instaRam|WideNor0~22_combout ;
wire \instaRam|WideNor0~27_combout ;
wire \instaRam|Equal165~1_combout ;
wire \instaRam|Equal128~0_combout ;
wire \Data_to_SRAM[12]~12_combout ;
wire \instaRam|WideNor0~25_combout ;
wire \instaRam|Equal72~0_combout ;
wire \instaRam|Equal35~0_combout ;
wire \instaRam|WideNor0~24_combout ;
wire \instaRam|WideNor0~23_combout ;
wire \instaRam|WideOr10~0_combout ;
wire \instaRam|WideOr8~3_combout ;
wire \instaRam|WideNor0~26_combout ;
wire \instaRam|WideNor0~28_combout ;
wire \Data_to_SRAM[12]~13_combout ;
wire \slc|d0|tm1|Mux0~0_combout ;
wire \slc|d0|IR_REG|output_vals~33_combout ;
wire \ADDR[0]~0_combout ;
wire \SW[1]~input_o ;
wire \ADDR[2]~2_combout ;
wire \SW[3]~input_o ;
wire \ADDR[5]~5_combout ;
wire \slc|d0|PC_REG|output_vals[5]~27 ;
wire \slc|d0|PC_REG|output_vals[6]~28_combout ;
wire \slc|d0|PC_REG|output_vals[6]~29 ;
wire \slc|d0|PC_REG|output_vals[7]~30_combout ;
wire \slc|d0|PC_REG|output_vals[7]~31 ;
wire \slc|d0|PC_REG|output_vals[8]~32_combout ;
wire \slc|d0|PC_REG|output_vals[8]~33 ;
wire \slc|d0|PC_REG|output_vals[9]~34_combout ;
wire \SW[9]~input_o ;
wire \instaRam|WideOr6~16_combout ;
wire \instaRam|WideOr6~17_combout ;
wire \instaRam|WideOr6~18_combout ;
wire \instaRam|WideOr6~19_combout ;
wire \instaRam|WideOr6~20_combout ;
wire \Data_to_SRAM[9]~31_combout ;
wire \instaRam|WideOr5~12_combout ;
wire \instaRam|WideOr5~13_combout ;
wire \instaRam|WideOr5~combout ;
wire \slc|d0|PC_REG|output_vals[9]~35 ;
wire \slc|d0|PC_REG|output_vals[10]~36_combout ;
wire \slc|d0|tm1|Mux10~0_combout ;
wire \slc|d0|MDR_REG|output_vals[10]~10_combout ;
wire \instaRam|WideOr7~2_combout ;
wire \instaRam|WideOr9~2_combout ;
wire \instaRam|WideOr14~10_combout ;
wire \instaRam|WideOr10~6_combout ;
wire \instaRam|WideOr10~7_combout ;
wire \instaRam|WideOr10~11_combout ;
wire \instaRam|WideOr7~3_combout ;
wire \instaRam|Equal94~4_combout ;
wire \instaRam|WideOr7~8_combout ;
wire \instaRam|Equal148~2_combout ;
wire \instaRam|WideOr4~4_combout ;
wire \instaRam|WideOr4~3_combout ;
wire \instaRam|WideOr4~5_combout ;
wire \instaRam|WideOr4~6_combout ;
wire \slc|d0|PC_REG|output_vals[10]~37 ;
wire \slc|d0|PC_REG|output_vals[11]~38_combout ;
wire \slc|d0|tm1|Mux11~0_combout ;
wire \slc|d0|MDR_REG|output_vals[11]~11_combout ;
wire \instaRam|Equal14~0_combout ;
wire \Data_to_SRAM[12]~34_combout ;
wire \instaRam|WideOr1~5_combout ;
wire \Data_to_SRAM[12]~35_combout ;
wire \Data_to_SRAM[12]~22_combout ;
wire \instaRam|WideOr14~8_combout ;
wire \Data_to_SRAM[12]~23_combout ;
wire \Data_to_SRAM[12]~24_combout ;
wire \Data_to_SRAM[12]~36_combout ;
wire \slc|d0|PC_REG|output_vals[11]~39 ;
wire \slc|d0|PC_REG|output_vals[12]~40_combout ;
wire \slc|d0|tm1|Mux12~0_combout ;
wire \slc|d0|MDR_REG|output_vals[12]~12_combout ;
wire \instaRam|WideOr7~9_combout ;
wire \instaRam|WideOr7~5_combout ;
wire \instaRam|WideOr1~6_combout ;
wire \instaRam|WideOr2~0_combout ;
wire \slc|d0|PC_REG|output_vals[12]~41 ;
wire \slc|d0|PC_REG|output_vals[13]~42_combout ;
wire \slc|d0|tm1|Mux13~0_combout ;
wire \slc|d0|MDR_REG|output_vals[13]~13_combout ;
wire \instaRam|WideOr0~13_combout ;
wire \instaRam|WideOr1~7_combout ;
wire \slc|d0|PC_REG|output_vals[13]~43 ;
wire \slc|d0|PC_REG|output_vals[14]~44_combout ;
wire \slc|d0|tm1|Mux14~0_combout ;
wire \slc|d0|MDR_REG|output_vals[14]~14_combout ;
wire \slc|d0|PC_REG|output_vals[14]~45 ;
wire \slc|d0|PC_REG|output_vals[15]~46_combout ;
wire \slc|d0|tm1|Mux15~0_combout ;
wire \slc|d0|MDR_REG|output_vals[15]~15_combout ;
wire \slc|d0|MDR_REG|output_vals[12]~19_combout ;
wire \slc|d0|MDR_REG|output_vals[7]~18_combout ;
wire \instaRam|WideOr0~17_combout ;
wire \instaRam|WideOr0~14_combout ;
wire \instaRam|WideOr0~15_combout ;
wire \Data_to_SRAM[15]~40_combout ;
wire \Data_to_SRAM[14]~39_combout ;
wire \Data_to_SRAM[13]~38_combout ;
wire \Data_to_SRAM[12]~37_combout ;
wire \Data_to_SRAM[11]~33_combout ;
wire \Data_to_SRAM[10]~32_combout ;
wire \slc|d0|MDR_REG|output_vals[9]~9_combout ;
wire \slc|d0|tm1|Mux9~0_combout ;
wire \slc|d0|IR_REG|output_vals~42_combout ;
wire \ADDR[9]~9_combout ;
wire \instaRam|WideOr14~13_combout ;
wire \instaRam|WideOr14~9_combout ;
wire \instaRam|WideOr14~11_combout ;
wire \instaRam|WideOr14~12_combout ;
wire \instaRam|WideOr13~3_combout ;
wire \instaRam|WideOr13~4_combout ;
wire \instaRam|WideOr13~5_combout ;
wire \Data_to_SRAM[1]~20_combout ;
wire \instaRam|WideOr13~13_combout ;
wire \instaRam|WideOr13~10_combout ;
wire \instaRam|WideOr13~11_combout ;
wire \instaRam|WideOr13~6_combout ;
wire \instaRam|WideOr13~7_combout ;
wire \instaRam|WideOr13~8_combout ;
wire \instaRam|WideOr13~9_combout ;
wire \instaRam|WideOr13~12_combout ;
wire \Data_to_SRAM[2]~21_combout ;
wire \instaRam|WideOr12~2_combout ;
wire \instaRam|WideOr12~4_combout ;
wire \instaRam|WideOr12~3_combout ;
wire \Data_to_SRAM[3]~25_combout ;
wire \instaRam|WideOr11~1_combout ;
wire \instaRam|WideOr11~2_combout ;
wire \instaRam|WideNor0~45_combout ;
wire \Data_to_SRAM[4]~26_combout ;
wire \instaRam|Equal121~4_combout ;
wire \instaRam|Equal87~4_combout ;
wire \instaRam|WideOr10~8_combout ;
wire \instaRam|WideOr10~9_combout ;
wire \instaRam|WideOr10~10_combout ;
wire \instaRam|WideOr10~12_combout ;
wire \Data_to_SRAM[5]~27_combout ;
wire \instaRam|WideOr8~7_combout ;
wire \instaRam|WideOr9~1_combout ;
wire \instaRam|WideOr9~3_combout ;
wire \Data_to_SRAM[6]~28_combout ;
wire \instaRam|WideOr7~4_combout ;
wire \instaRam|WideOr7~6_combout ;
wire \instaRam|Equal146~0_combout ;
wire \instaRam|WideOr8~9_combout ;
wire \instaRam|WideOr8~8_combout ;
wire \instaRam|WideOr8~10_combout ;
wire \instaRam|WideOr8~11_combout ;
wire \Data_to_SRAM[7]~29_combout ;
wire \instaRam|Equal147~2_combout ;
wire \instaRam|WideOr7~7_combout ;
wire \instaRam|WideOr7~10_combout ;
wire \Data_to_SRAM[8]~30_combout ;
wire \SW[8]~input_o ;
wire \slc|d0|MDR_REG|output_vals[8]~8_combout ;
wire \slc|d0|tm1|Mux8~0_combout ;
wire \slc|d0|IR_REG|output_vals~41_combout ;
wire \ADDR[8]~8_combout ;
wire \SW[7]~input_o ;
wire \slc|d0|MDR_REG|output_vals[7]~7_combout ;
wire \slc|d0|tm1|Mux7~0_combout ;
wire \slc|d0|IR_REG|output_vals~40_combout ;
wire \ADDR[7]~7_combout ;
wire \SW[6]~input_o ;
wire \slc|d0|MDR_REG|output_vals[6]~6_combout ;
wire \slc|d0|tm1|Mux6~0_combout ;
wire \slc|d0|IR_REG|output_vals~39_combout ;
wire \ADDR[6]~6_combout ;
wire \SW[4]~input_o ;
wire \slc|d0|MDR_REG|output_vals[4]~4_combout ;
wire \slc|d0|tm1|Mux4~0_combout ;
wire \slc|d0|IR_REG|output_vals~37_combout ;
wire \ADDR[4]~4_combout ;
wire \slc|d0|MDR_REG|output_vals[3]~3_combout ;
wire \slc|d0|tm1|Mux3~0_combout ;
wire \slc|d0|IR_REG|output_vals~36_combout ;
wire \ADDR[3]~3_combout ;
wire \slc|d0|MDR_REG|output_vals[1]~1_combout ;
wire \slc|d0|tm1|Mux1~0_combout ;
wire \slc|d0|IR_REG|output_vals~34_combout ;
wire \ADDR[1]~1_combout ;
wire \SW[0]~input_o ;
wire \slc|d0|MDR_REG|output_vals[0]~0_combout ;
wire \Data_to_SRAM[0]~19_combout ;
wire \slc|d0|MDR_REG|output_vals[5]~5_combout ;
wire \slc|d0|tm1|Mux5~0_combout ;
wire \slc|d0|IR_REG|output_vals~38_combout ;
wire \slc|memory_subsystem|Equal0~1_combout ;
wire \slc|memory_subsystem|Equal0~0_combout ;
wire \slc|d0|IR_REG|output_vals~43_combout ;
wire \slc|d0|IR_REG|output_vals~44_combout ;
wire \slc|memory_subsystem|Equal0~2_combout ;
wire \slc|d0|IR_REG|output_vals~45_combout ;
wire \slc|d0|IR_REG|output_vals~47_combout ;
wire \slc|d0|IR_REG|output_vals~46_combout ;
wire \slc|d0|IR_REG|output_vals~48_combout ;
wire \slc|memory_subsystem|Equal0~3_combout ;
wire \slc|memory_subsystem|Equal0~4_combout ;
wire \slc|d0|MDR_REG|output_vals[2]~2_combout ;
wire \slc|d0|tm1|Mux2~0_combout ;
wire \slc|d0|IR_REG|output_vals~35_combout ;
wire \slc|d0|IR_REG|output_vals[2]~32_combout ;
wire \slc|d0|IR_REG|output_vals[1]~feeder_combout ;
wire \slc|hex_driver0|WideOr6~0_combout ;
wire \slc|hex_driver0|WideOr5~0_combout ;
wire \slc|hex_driver0|WideOr4~0_combout ;
wire \slc|hex_driver0|WideOr3~0_combout ;
wire \slc|hex_driver0|WideOr2~0_combout ;
wire \slc|hex_driver0|WideOr1~0_combout ;
wire \slc|hex_driver0|WideOr0~0_combout ;
wire \slc|d0|IR_REG|output_vals[5]~feeder_combout ;
wire \slc|d0|IR_REG|output_vals[7]~feeder_combout ;
wire \slc|hex_driver1|WideOr6~0_combout ;
wire \slc|hex_driver1|WideOr5~0_combout ;
wire \slc|hex_driver1|WideOr4~0_combout ;
wire \slc|hex_driver1|WideOr3~0_combout ;
wire \slc|hex_driver1|WideOr2~0_combout ;
wire \slc|hex_driver1|WideOr1~0_combout ;
wire \slc|hex_driver1|WideOr0~0_combout ;
wire \slc|hex_driver2|WideOr6~0_combout ;
wire \slc|hex_driver2|WideOr5~0_combout ;
wire \slc|hex_driver2|WideOr4~0_combout ;
wire \slc|hex_driver2|WideOr3~0_combout ;
wire \slc|hex_driver2|WideOr2~0_combout ;
wire \slc|hex_driver2|WideOr1~0_combout ;
wire \slc|hex_driver2|WideOr0~0_combout ;
wire \slc|d0|IR_REG|output_vals[14]~feeder_combout ;
wire \slc|d0|IR_REG|output_vals[12]~feeder_combout ;
wire \slc|d0|IR_REG|output_vals[15]~feeder_combout ;
wire \slc|d0|IR_REG|output_vals[13]~feeder_combout ;
wire \slc|hex_driver3|WideOr6~0_combout ;
wire \slc|hex_driver3|WideOr5~0_combout ;
wire \slc|hex_driver3|WideOr4~0_combout ;
wire \slc|hex_driver3|WideOr3~0_combout ;
wire \slc|hex_driver3|WideOr2~0_combout ;
wire \slc|hex_driver3|WideOr1~0_combout ;
wire \slc|hex_driver3|WideOr0~0_combout ;
wire [15:0] \slc|d0|MDR_REG|output_vals ;
wire [15:0] \slc|d0|MAR_REG|output_vals ;
wire [15:0] \ram0|altsyncram_component|auto_generated|q_a ;
wire [15:0] \slc|d0|PC_REG|output_vals ;
wire [15:0] \instaRam|address ;
wire [15:0] \slc|d0|IR_REG|output_vals ;

wire [8:0] \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;

assign \ram0|altsyncram_component|auto_generated|q_a [0] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ram0|altsyncram_component|auto_generated|q_a [1] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ram0|altsyncram_component|auto_generated|q_a [2] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ram0|altsyncram_component|auto_generated|q_a [3] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ram0|altsyncram_component|auto_generated|q_a [4] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ram0|altsyncram_component|auto_generated|q_a [5] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ram0|altsyncram_component|auto_generated|q_a [6] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ram0|altsyncram_component|auto_generated|q_a [7] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \ram0|altsyncram_component|auto_generated|q_a [8] = \ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

assign \ram0|altsyncram_component|auto_generated|q_a [9] = \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \ram0|altsyncram_component|auto_generated|q_a [10] = \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];
assign \ram0|altsyncram_component|auto_generated|q_a [11] = \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [2];
assign \ram0|altsyncram_component|auto_generated|q_a [12] = \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [3];
assign \ram0|altsyncram_component|auto_generated|q_a [13] = \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [4];
assign \ram0|altsyncram_component|auto_generated|q_a [14] = \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [5];
assign \ram0|altsyncram_component|auto_generated|q_a [15] = \ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [6];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y51_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N9
fiftyfivenm_io_obuf \LED[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
fiftyfivenm_io_obuf \LED[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LED[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N2
fiftyfivenm_io_obuf \LED[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \LED[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N24
fiftyfivenm_io_obuf \LED[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y54_N30
fiftyfivenm_io_obuf \LED[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N30
fiftyfivenm_io_obuf \LED[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LED[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N23
fiftyfivenm_io_obuf \LED[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\slc|hex_driver0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\slc|hex_driver0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\slc|hex_driver0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\slc|hex_driver0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\slc|hex_driver0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\slc|hex_driver0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\slc|hex_driver0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\slc|hex_driver1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\slc|hex_driver1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\slc|hex_driver1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\slc|hex_driver1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\slc|hex_driver1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\slc|hex_driver1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\slc|hex_driver1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(\slc|hex_driver2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(\slc|hex_driver2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(\slc|hex_driver2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(\slc|hex_driver2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(\slc|hex_driver2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(\slc|hex_driver2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(!\slc|hex_driver2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(\slc|hex_driver3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(\slc|hex_driver3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(\slc|hex_driver3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(\slc|hex_driver3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(\slc|hex_driver3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(\slc|hex_driver3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(!\slc|hex_driver3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .listen_to_nsleep_signal = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .listen_to_nsleep_signal = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y43_N27
dffeas \button_sync[1]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Run~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button_sync[1]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \button_sync[1]|q .is_wysiwyg = "true";
defparam \button_sync[1]|q .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \Continue~input (
	.i(\Continue ),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\Continue~input_o ));
// synopsys translate_off
defparam \Continue~input .bus_hold = "false";
defparam \Continue~input .listen_to_nsleep_signal = "false";
defparam \Continue~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y43_N9
dffeas \button_sync[0]|q (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Continue~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button_sync[0]|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \button_sync[0]|q .is_wysiwyg = "true";
defparam \button_sync[0]|q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N10
fiftyfivenm_lcell_comb \slc|state_controller|State~19 (
// Equation(s):
// \slc|state_controller|State~19_combout  = (\slc|state_controller|State.S_18~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~19_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~19 .lut_mask = 16'hFA00;
defparam \slc|state_controller|State~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N11
dffeas \slc|state_controller|State.S_33_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_33_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_33_1 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_33_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N4
fiftyfivenm_lcell_comb \slc|state_controller|State~20 (
// Equation(s):
// \slc|state_controller|State~20_combout  = (\slc|state_controller|State.S_33_1~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\slc|state_controller|State.S_33_1~q ),
	.datab(gnd),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~20_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~20 .lut_mask = 16'hAAA0;
defparam \slc|state_controller|State~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N5
dffeas \slc|state_controller|State.S_33_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_33_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_33_2 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_33_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N24
fiftyfivenm_lcell_comb \slc|state_controller|State~18 (
// Equation(s):
// \slc|state_controller|State~18_combout  = (\slc|state_controller|State.S_33_2~q  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(\slc|state_controller|State.S_33_2~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|state_controller|State~18_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~18 .lut_mask = 16'hC8C8;
defparam \slc|state_controller|State~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N25
dffeas \slc|state_controller|State.S_33_3 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_33_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_33_3 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_33_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N16
fiftyfivenm_lcell_comb \slc|state_controller|State~17 (
// Equation(s):
// \slc|state_controller|State~17_combout  = (\slc|state_controller|State.S_33_3~q  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|state_controller|State.S_33_3~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~17_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~17 .lut_mask = 16'hFA00;
defparam \slc|state_controller|State~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N17
dffeas \slc|state_controller|State.S_35 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_35~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_35 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N6
fiftyfivenm_lcell_comb \slc|state_controller|State~22 (
// Equation(s):
// \slc|state_controller|State~22_combout  = (\button_sync[0]|q~q  & (((\slc|state_controller|State.PauseIR1~q ) # (\slc|state_controller|State.S_35~q )))) # (!\button_sync[0]|q~q  & (\button_sync[1]|q~q  & ((\slc|state_controller|State.S_35~q ))))

	.dataa(\button_sync[1]|q~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|state_controller|State.PauseIR1~q ),
	.datad(\slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~22_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~22 .lut_mask = 16'hEEC0;
defparam \slc|state_controller|State~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N7
dffeas \slc|state_controller|State.PauseIR1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.PauseIR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.PauseIR1 .is_wysiwyg = "true";
defparam \slc|state_controller|State.PauseIR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N2
fiftyfivenm_lcell_comb \slc|state_controller|State~21 (
// Equation(s):
// \slc|state_controller|State~21_combout  = (\button_sync[1]|q~q  & (!\button_sync[0]|q~q  & ((\slc|state_controller|State.PauseIR2~q ) # (\slc|state_controller|State.PauseIR1~q ))))

	.dataa(\button_sync[1]|q~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|state_controller|State.PauseIR2~q ),
	.datad(\slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~21_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~21 .lut_mask = 16'h2220;
defparam \slc|state_controller|State~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N3
dffeas \slc|state_controller|State.PauseIR2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.PauseIR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.PauseIR2 .is_wysiwyg = "true";
defparam \slc|state_controller|State.PauseIR2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N28
fiftyfivenm_lcell_comb \slc|state_controller|State.Halted~0 (
// Equation(s):
// \slc|state_controller|State.Halted~0_combout  = (\button_sync[1]|q~q  & ((\slc|state_controller|State.Halted~q ))) # (!\button_sync[1]|q~q  & (\button_sync[0]|q~q ))

	.dataa(\button_sync[1]|q~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|state_controller|State.Halted~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|state_controller|State.Halted~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State.Halted~0 .lut_mask = 16'hE4E4;
defparam \slc|state_controller|State.Halted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N29
dffeas \slc|state_controller|State.Halted (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State.Halted~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.Halted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.Halted .is_wysiwyg = "true";
defparam \slc|state_controller|State.Halted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N30
fiftyfivenm_lcell_comb \slc|state_controller|State~16 (
// Equation(s):
// \slc|state_controller|State~16_combout  = (\button_sync[0]|q~q  & ((\slc|state_controller|State.PauseIR2~q ) # ((!\button_sync[1]|q~q  & !\slc|state_controller|State.Halted~q ))))

	.dataa(\button_sync[1]|q~q ),
	.datab(\slc|state_controller|State.PauseIR2~q ),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|state_controller|State.Halted~q ),
	.cin(gnd),
	.combout(\slc|state_controller|State~16_combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|State~16 .lut_mask = 16'hC0D0;
defparam \slc|state_controller|State~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N31
dffeas \slc|state_controller|State.S_18 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|state_controller|State~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|state_controller|State.S_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \slc|state_controller|State.S_18 .is_wysiwyg = "true";
defparam \slc|state_controller|State.S_18 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
fiftyfivenm_lcell_comb \slc|d0|PC_REG|output_vals[0]~16 (
// Equation(s):
// \slc|d0|PC_REG|output_vals[0]~16_combout  = \slc|d0|PC_REG|output_vals [0] $ (VCC)
// \slc|d0|PC_REG|output_vals[0]~17  = CARRY(\slc|d0|PC_REG|output_vals [0])

	.dataa(gnd),
	.datab(\slc|d0|PC_REG|output_vals [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\slc|d0|PC_REG|output_vals[0]~16_combout ),
	.cout(\slc|d0|PC_REG|output_vals[0]~17 ));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[0]~16 .lut_mask = 16'h33CC;
defparam \slc|d0|PC_REG|output_vals[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N12
fiftyfivenm_lcell_comb Reset_ah(
// Equation(s):
// \Reset_ah~combout  = (!\button_sync[1]|q~q  & !\button_sync[0]|q~q )

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Reset_ah~combout ),
	.cout());
// synopsys translate_off
defparam Reset_ah.lut_mask = 16'h0505;
defparam Reset_ah.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N8
fiftyfivenm_lcell_comb \slc|d0|MAR_REG|output_vals[13]~0 (
// Equation(s):
// \slc|d0|MAR_REG|output_vals[13]~0_combout  = (\slc|state_controller|State.S_18~q ) # ((!\button_sync[1]|q~q  & !\button_sync[0]|q~q ))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\button_sync[0]|q~q ),
	.datad(\slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MAR_REG|output_vals[13]~0 .lut_mask = 16'hFF05;
defparam \slc|d0|MAR_REG|output_vals[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N1
dffeas \slc|d0|PC_REG|output_vals[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_REG|output_vals[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_REG|output_vals [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[0] .is_wysiwyg = "true";
defparam \slc|d0|PC_REG|output_vals[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N2
fiftyfivenm_lcell_comb \slc|d0|PC_REG|output_vals[1]~18 (
// Equation(s):
// \slc|d0|PC_REG|output_vals[1]~18_combout  = (\slc|d0|PC_REG|output_vals [1] & (!\slc|d0|PC_REG|output_vals[0]~17 )) # (!\slc|d0|PC_REG|output_vals [1] & ((\slc|d0|PC_REG|output_vals[0]~17 ) # (GND)))
// \slc|d0|PC_REG|output_vals[1]~19  = CARRY((!\slc|d0|PC_REG|output_vals[0]~17 ) # (!\slc|d0|PC_REG|output_vals [1]))

	.dataa(gnd),
	.datab(\slc|d0|PC_REG|output_vals [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_REG|output_vals[0]~17 ),
	.combout(\slc|d0|PC_REG|output_vals[1]~18_combout ),
	.cout(\slc|d0|PC_REG|output_vals[1]~19 ));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[1]~18 .lut_mask = 16'h3C3F;
defparam \slc|d0|PC_REG|output_vals[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y42_N3
dffeas \slc|d0|PC_REG|output_vals[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_REG|output_vals[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_REG|output_vals [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[1] .is_wysiwyg = "true";
defparam \slc|d0|PC_REG|output_vals[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N4
fiftyfivenm_lcell_comb \slc|d0|PC_REG|output_vals[2]~20 (
// Equation(s):
// \slc|d0|PC_REG|output_vals[2]~20_combout  = (\slc|d0|PC_REG|output_vals [2] & (\slc|d0|PC_REG|output_vals[1]~19  $ (GND))) # (!\slc|d0|PC_REG|output_vals [2] & (!\slc|d0|PC_REG|output_vals[1]~19  & VCC))
// \slc|d0|PC_REG|output_vals[2]~21  = CARRY((\slc|d0|PC_REG|output_vals [2] & !\slc|d0|PC_REG|output_vals[1]~19 ))

	.dataa(gnd),
	.datab(\slc|d0|PC_REG|output_vals [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_REG|output_vals[1]~19 ),
	.combout(\slc|d0|PC_REG|output_vals[2]~20_combout ),
	.cout(\slc|d0|PC_REG|output_vals[2]~21 ));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[2]~20 .lut_mask = 16'hC30C;
defparam \slc|d0|PC_REG|output_vals[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y42_N5
dffeas \slc|d0|PC_REG|output_vals[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_REG|output_vals[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_REG|output_vals [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[2] .is_wysiwyg = "true";
defparam \slc|d0|PC_REG|output_vals[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
fiftyfivenm_lcell_comb \slc|d0|PC_REG|output_vals[3]~22 (
// Equation(s):
// \slc|d0|PC_REG|output_vals[3]~22_combout  = (\slc|d0|PC_REG|output_vals [3] & (!\slc|d0|PC_REG|output_vals[2]~21 )) # (!\slc|d0|PC_REG|output_vals [3] & ((\slc|d0|PC_REG|output_vals[2]~21 ) # (GND)))
// \slc|d0|PC_REG|output_vals[3]~23  = CARRY((!\slc|d0|PC_REG|output_vals[2]~21 ) # (!\slc|d0|PC_REG|output_vals [3]))

	.dataa(\slc|d0|PC_REG|output_vals [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_REG|output_vals[2]~21 ),
	.combout(\slc|d0|PC_REG|output_vals[3]~22_combout ),
	.cout(\slc|d0|PC_REG|output_vals[3]~23 ));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[3]~22 .lut_mask = 16'h5A5F;
defparam \slc|d0|PC_REG|output_vals[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y42_N7
dffeas \slc|d0|PC_REG|output_vals[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_REG|output_vals[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_REG|output_vals [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[3] .is_wysiwyg = "true";
defparam \slc|d0|PC_REG|output_vals[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N8
fiftyfivenm_lcell_comb \slc|d0|PC_REG|output_vals[4]~24 (
// Equation(s):
// \slc|d0|PC_REG|output_vals[4]~24_combout  = (\slc|d0|PC_REG|output_vals [4] & (\slc|d0|PC_REG|output_vals[3]~23  $ (GND))) # (!\slc|d0|PC_REG|output_vals [4] & (!\slc|d0|PC_REG|output_vals[3]~23  & VCC))
// \slc|d0|PC_REG|output_vals[4]~25  = CARRY((\slc|d0|PC_REG|output_vals [4] & !\slc|d0|PC_REG|output_vals[3]~23 ))

	.dataa(gnd),
	.datab(\slc|d0|PC_REG|output_vals [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_REG|output_vals[3]~23 ),
	.combout(\slc|d0|PC_REG|output_vals[4]~24_combout ),
	.cout(\slc|d0|PC_REG|output_vals[4]~25 ));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[4]~24 .lut_mask = 16'hC30C;
defparam \slc|d0|PC_REG|output_vals[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y42_N9
dffeas \slc|d0|PC_REG|output_vals[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_REG|output_vals[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_REG|output_vals [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[4] .is_wysiwyg = "true";
defparam \slc|d0|PC_REG|output_vals[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N10
fiftyfivenm_lcell_comb \slc|d0|PC_REG|output_vals[5]~26 (
// Equation(s):
// \slc|d0|PC_REG|output_vals[5]~26_combout  = (\slc|d0|PC_REG|output_vals [5] & (!\slc|d0|PC_REG|output_vals[4]~25 )) # (!\slc|d0|PC_REG|output_vals [5] & ((\slc|d0|PC_REG|output_vals[4]~25 ) # (GND)))
// \slc|d0|PC_REG|output_vals[5]~27  = CARRY((!\slc|d0|PC_REG|output_vals[4]~25 ) # (!\slc|d0|PC_REG|output_vals [5]))

	.dataa(\slc|d0|PC_REG|output_vals [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_REG|output_vals[4]~25 ),
	.combout(\slc|d0|PC_REG|output_vals[5]~26_combout ),
	.cout(\slc|d0|PC_REG|output_vals[5]~27 ));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[5]~26 .lut_mask = 16'h5A5F;
defparam \slc|d0|PC_REG|output_vals[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y42_N11
dffeas \slc|d0|PC_REG|output_vals[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_REG|output_vals[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_REG|output_vals [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[5] .is_wysiwyg = "true";
defparam \slc|d0|PC_REG|output_vals[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N8
fiftyfivenm_lcell_comb \instaRam|address[0]~45 (
// Equation(s):
// \instaRam|address[0]~45_combout  = \instaRam|state.mem_write~q  $ (!\instaRam|address [0])

	.dataa(gnd),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\instaRam|address [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\instaRam|address[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|address[0]~45 .lut_mask = 16'hC3C3;
defparam \instaRam|address[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
fiftyfivenm_clkctrl \Reset_ah~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Reset_ah~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Reset_ah~clkctrl_outclk ));
// synopsys translate_off
defparam \Reset_ah~clkctrl .clock_type = "global clock";
defparam \Reset_ah~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X52_Y39_N9
dffeas \instaRam|address[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[0]~45_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[0] .is_wysiwyg = "true";
defparam \instaRam|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N2
fiftyfivenm_lcell_comb \instaRam|address[1]~15 (
// Equation(s):
// \instaRam|address[1]~15_combout  = (\instaRam|address [0] & (\instaRam|address [1] $ (VCC))) # (!\instaRam|address [0] & (\instaRam|address [1] & VCC))
// \instaRam|address[1]~16  = CARRY((\instaRam|address [0] & \instaRam|address [1]))

	.dataa(\instaRam|address [0]),
	.datab(\instaRam|address [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\instaRam|address[1]~15_combout ),
	.cout(\instaRam|address[1]~16 ));
// synopsys translate_off
defparam \instaRam|address[1]~15 .lut_mask = 16'h6688;
defparam \instaRam|address[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N3
dffeas \instaRam|address[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[1]~15_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[1] .is_wysiwyg = "true";
defparam \instaRam|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N4
fiftyfivenm_lcell_comb \instaRam|address[2]~17 (
// Equation(s):
// \instaRam|address[2]~17_combout  = (\instaRam|address [2] & (!\instaRam|address[1]~16 )) # (!\instaRam|address [2] & ((\instaRam|address[1]~16 ) # (GND)))
// \instaRam|address[2]~18  = CARRY((!\instaRam|address[1]~16 ) # (!\instaRam|address [2]))

	.dataa(gnd),
	.datab(\instaRam|address [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[1]~16 ),
	.combout(\instaRam|address[2]~17_combout ),
	.cout(\instaRam|address[2]~18 ));
// synopsys translate_off
defparam \instaRam|address[2]~17 .lut_mask = 16'h3C3F;
defparam \instaRam|address[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y38_N5
dffeas \instaRam|address[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[2]~17_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[2] .is_wysiwyg = "true";
defparam \instaRam|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N6
fiftyfivenm_lcell_comb \instaRam|address[3]~19 (
// Equation(s):
// \instaRam|address[3]~19_combout  = (\instaRam|address [3] & (\instaRam|address[2]~18  $ (GND))) # (!\instaRam|address [3] & (!\instaRam|address[2]~18  & VCC))
// \instaRam|address[3]~20  = CARRY((\instaRam|address [3] & !\instaRam|address[2]~18 ))

	.dataa(\instaRam|address [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[2]~18 ),
	.combout(\instaRam|address[3]~19_combout ),
	.cout(\instaRam|address[3]~20 ));
// synopsys translate_off
defparam \instaRam|address[3]~19 .lut_mask = 16'hA50A;
defparam \instaRam|address[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y38_N7
dffeas \instaRam|address[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[3]~19_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[3] .is_wysiwyg = "true";
defparam \instaRam|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N8
fiftyfivenm_lcell_comb \instaRam|address[4]~21 (
// Equation(s):
// \instaRam|address[4]~21_combout  = (\instaRam|address [4] & (!\instaRam|address[3]~20 )) # (!\instaRam|address [4] & ((\instaRam|address[3]~20 ) # (GND)))
// \instaRam|address[4]~22  = CARRY((!\instaRam|address[3]~20 ) # (!\instaRam|address [4]))

	.dataa(gnd),
	.datab(\instaRam|address [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[3]~20 ),
	.combout(\instaRam|address[4]~21_combout ),
	.cout(\instaRam|address[4]~22 ));
// synopsys translate_off
defparam \instaRam|address[4]~21 .lut_mask = 16'h3C3F;
defparam \instaRam|address[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y38_N9
dffeas \instaRam|address[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[4]~21_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[4] .is_wysiwyg = "true";
defparam \instaRam|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
fiftyfivenm_lcell_comb \instaRam|address[5]~23 (
// Equation(s):
// \instaRam|address[5]~23_combout  = (\instaRam|address [5] & (\instaRam|address[4]~22  $ (GND))) # (!\instaRam|address [5] & (!\instaRam|address[4]~22  & VCC))
// \instaRam|address[5]~24  = CARRY((\instaRam|address [5] & !\instaRam|address[4]~22 ))

	.dataa(\instaRam|address [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[4]~22 ),
	.combout(\instaRam|address[5]~23_combout ),
	.cout(\instaRam|address[5]~24 ));
// synopsys translate_off
defparam \instaRam|address[5]~23 .lut_mask = 16'hA50A;
defparam \instaRam|address[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y38_N11
dffeas \instaRam|address[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[5]~23_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[5] .is_wysiwyg = "true";
defparam \instaRam|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
fiftyfivenm_lcell_comb \instaRam|address[6]~25 (
// Equation(s):
// \instaRam|address[6]~25_combout  = (\instaRam|address [6] & (!\instaRam|address[5]~24 )) # (!\instaRam|address [6] & ((\instaRam|address[5]~24 ) # (GND)))
// \instaRam|address[6]~26  = CARRY((!\instaRam|address[5]~24 ) # (!\instaRam|address [6]))

	.dataa(\instaRam|address [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[5]~24 ),
	.combout(\instaRam|address[6]~25_combout ),
	.cout(\instaRam|address[6]~26 ));
// synopsys translate_off
defparam \instaRam|address[6]~25 .lut_mask = 16'h5A5F;
defparam \instaRam|address[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y38_N13
dffeas \instaRam|address[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[6]~25_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[6] .is_wysiwyg = "true";
defparam \instaRam|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N14
fiftyfivenm_lcell_comb \instaRam|address[7]~27 (
// Equation(s):
// \instaRam|address[7]~27_combout  = (\instaRam|address [7] & (\instaRam|address[6]~26  $ (GND))) # (!\instaRam|address [7] & (!\instaRam|address[6]~26  & VCC))
// \instaRam|address[7]~28  = CARRY((\instaRam|address [7] & !\instaRam|address[6]~26 ))

	.dataa(gnd),
	.datab(\instaRam|address [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[6]~26 ),
	.combout(\instaRam|address[7]~27_combout ),
	.cout(\instaRam|address[7]~28 ));
// synopsys translate_off
defparam \instaRam|address[7]~27 .lut_mask = 16'hC30C;
defparam \instaRam|address[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y38_N15
dffeas \instaRam|address[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[7]~27_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[7] .is_wysiwyg = "true";
defparam \instaRam|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N16
fiftyfivenm_lcell_comb \instaRam|address[8]~29 (
// Equation(s):
// \instaRam|address[8]~29_combout  = (\instaRam|address [8] & (!\instaRam|address[7]~28 )) # (!\instaRam|address [8] & ((\instaRam|address[7]~28 ) # (GND)))
// \instaRam|address[8]~30  = CARRY((!\instaRam|address[7]~28 ) # (!\instaRam|address [8]))

	.dataa(gnd),
	.datab(\instaRam|address [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[7]~28 ),
	.combout(\instaRam|address[8]~29_combout ),
	.cout(\instaRam|address[8]~30 ));
// synopsys translate_off
defparam \instaRam|address[8]~29 .lut_mask = 16'h3C3F;
defparam \instaRam|address[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y38_N17
dffeas \instaRam|address[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[8]~29_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[8] .is_wysiwyg = "true";
defparam \instaRam|address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N18
fiftyfivenm_lcell_comb \instaRam|address[9]~31 (
// Equation(s):
// \instaRam|address[9]~31_combout  = (\instaRam|address [9] & (\instaRam|address[8]~30  $ (GND))) # (!\instaRam|address [9] & (!\instaRam|address[8]~30  & VCC))
// \instaRam|address[9]~32  = CARRY((\instaRam|address [9] & !\instaRam|address[8]~30 ))

	.dataa(gnd),
	.datab(\instaRam|address [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[8]~30 ),
	.combout(\instaRam|address[9]~31_combout ),
	.cout(\instaRam|address[9]~32 ));
// synopsys translate_off
defparam \instaRam|address[9]~31 .lut_mask = 16'hC30C;
defparam \instaRam|address[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y38_N19
dffeas \instaRam|address[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[9]~31_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[9] .is_wysiwyg = "true";
defparam \instaRam|address[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
fiftyfivenm_lcell_comb \instaRam|address[10]~33 (
// Equation(s):
// \instaRam|address[10]~33_combout  = (\instaRam|address [10] & (!\instaRam|address[9]~32 )) # (!\instaRam|address [10] & ((\instaRam|address[9]~32 ) # (GND)))
// \instaRam|address[10]~34  = CARRY((!\instaRam|address[9]~32 ) # (!\instaRam|address [10]))

	.dataa(gnd),
	.datab(\instaRam|address [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[9]~32 ),
	.combout(\instaRam|address[10]~33_combout ),
	.cout(\instaRam|address[10]~34 ));
// synopsys translate_off
defparam \instaRam|address[10]~33 .lut_mask = 16'h3C3F;
defparam \instaRam|address[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y38_N21
dffeas \instaRam|address[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[10]~33_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[10] .is_wysiwyg = "true";
defparam \instaRam|address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N22
fiftyfivenm_lcell_comb \instaRam|address[11]~35 (
// Equation(s):
// \instaRam|address[11]~35_combout  = (\instaRam|address [11] & (\instaRam|address[10]~34  $ (GND))) # (!\instaRam|address [11] & (!\instaRam|address[10]~34  & VCC))
// \instaRam|address[11]~36  = CARRY((\instaRam|address [11] & !\instaRam|address[10]~34 ))

	.dataa(\instaRam|address [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[10]~34 ),
	.combout(\instaRam|address[11]~35_combout ),
	.cout(\instaRam|address[11]~36 ));
// synopsys translate_off
defparam \instaRam|address[11]~35 .lut_mask = 16'hA50A;
defparam \instaRam|address[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y38_N23
dffeas \instaRam|address[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[11]~35_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[11] .is_wysiwyg = "true";
defparam \instaRam|address[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N0
fiftyfivenm_lcell_comb \instaRam|Equal129~0 (
// Equation(s):
// \instaRam|Equal129~0_combout  = (!\instaRam|address [8] & (!\instaRam|address [9] & (!\instaRam|address [10] & !\instaRam|address [11])))

	.dataa(\instaRam|address [8]),
	.datab(\instaRam|address [9]),
	.datac(\instaRam|address [10]),
	.datad(\instaRam|address [11]),
	.cin(gnd),
	.combout(\instaRam|Equal129~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal129~0 .lut_mask = 16'h0001;
defparam \instaRam|Equal129~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
fiftyfivenm_lcell_comb \instaRam|address[12]~37 (
// Equation(s):
// \instaRam|address[12]~37_combout  = (\instaRam|address [12] & (!\instaRam|address[11]~36 )) # (!\instaRam|address [12] & ((\instaRam|address[11]~36 ) # (GND)))
// \instaRam|address[12]~38  = CARRY((!\instaRam|address[11]~36 ) # (!\instaRam|address [12]))

	.dataa(gnd),
	.datab(\instaRam|address [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[11]~36 ),
	.combout(\instaRam|address[12]~37_combout ),
	.cout(\instaRam|address[12]~38 ));
// synopsys translate_off
defparam \instaRam|address[12]~37 .lut_mask = 16'h3C3F;
defparam \instaRam|address[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y38_N25
dffeas \instaRam|address[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[12]~37_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[12] .is_wysiwyg = "true";
defparam \instaRam|address[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N26
fiftyfivenm_lcell_comb \instaRam|address[13]~39 (
// Equation(s):
// \instaRam|address[13]~39_combout  = (\instaRam|address [13] & (\instaRam|address[12]~38  $ (GND))) # (!\instaRam|address [13] & (!\instaRam|address[12]~38  & VCC))
// \instaRam|address[13]~40  = CARRY((\instaRam|address [13] & !\instaRam|address[12]~38 ))

	.dataa(\instaRam|address [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[12]~38 ),
	.combout(\instaRam|address[13]~39_combout ),
	.cout(\instaRam|address[13]~40 ));
// synopsys translate_off
defparam \instaRam|address[13]~39 .lut_mask = 16'hA50A;
defparam \instaRam|address[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y38_N27
dffeas \instaRam|address[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[13]~39_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[13] .is_wysiwyg = "true";
defparam \instaRam|address[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N28
fiftyfivenm_lcell_comb \instaRam|address[14]~41 (
// Equation(s):
// \instaRam|address[14]~41_combout  = (\instaRam|address [14] & (!\instaRam|address[13]~40 )) # (!\instaRam|address [14] & ((\instaRam|address[13]~40 ) # (GND)))
// \instaRam|address[14]~42  = CARRY((!\instaRam|address[13]~40 ) # (!\instaRam|address [14]))

	.dataa(gnd),
	.datab(\instaRam|address [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\instaRam|address[13]~40 ),
	.combout(\instaRam|address[14]~41_combout ),
	.cout(\instaRam|address[14]~42 ));
// synopsys translate_off
defparam \instaRam|address[14]~41 .lut_mask = 16'h3C3F;
defparam \instaRam|address[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y38_N29
dffeas \instaRam|address[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[14]~41_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[14] .is_wysiwyg = "true";
defparam \instaRam|address[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N30
fiftyfivenm_lcell_comb \instaRam|address[15]~43 (
// Equation(s):
// \instaRam|address[15]~43_combout  = \instaRam|address [15] $ (!\instaRam|address[14]~42 )

	.dataa(\instaRam|address [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\instaRam|address[14]~42 ),
	.combout(\instaRam|address[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|address[15]~43 .lut_mask = 16'hA5A5;
defparam \instaRam|address[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y38_N31
dffeas \instaRam|address[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|address[15]~43_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\instaRam|state.mem_write~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|address[15] .is_wysiwyg = "true";
defparam \instaRam|address[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N0
fiftyfivenm_lcell_comb \instaRam|Equal129~1 (
// Equation(s):
// \instaRam|Equal129~1_combout  = (!\instaRam|address [15] & (!\instaRam|address [14] & (!\instaRam|address [13] & !\instaRam|address [12])))

	.dataa(\instaRam|address [15]),
	.datab(\instaRam|address [14]),
	.datac(\instaRam|address [13]),
	.datad(\instaRam|address [12]),
	.cin(gnd),
	.combout(\instaRam|Equal129~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal129~1 .lut_mask = 16'h0001;
defparam \instaRam|Equal129~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N12
fiftyfivenm_lcell_comb \instaRam|Equal0~0 (
// Equation(s):
// \instaRam|Equal0~0_combout  = (\instaRam|address [1] & (\instaRam|Equal129~0_combout  & (\instaRam|Equal129~1_combout  & \instaRam|address [0])))

	.dataa(\instaRam|address [1]),
	.datab(\instaRam|Equal129~0_combout ),
	.datac(\instaRam|Equal129~1_combout ),
	.datad(\instaRam|address [0]),
	.cin(gnd),
	.combout(\instaRam|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal0~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N20
fiftyfivenm_lcell_comb \instaRam|Equal0~3 (
// Equation(s):
// \instaRam|Equal0~3_combout  = (\instaRam|address [6] & \instaRam|address [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal0~3 .lut_mask = 16'hF000;
defparam \instaRam|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N28
fiftyfivenm_lcell_comb \instaRam|Equal0~5 (
// Equation(s):
// \instaRam|Equal0~5_combout  = (\instaRam|address [7] & (\instaRam|address [2] & (\instaRam|address [4] & \instaRam|address [3])))

	.dataa(\instaRam|address [7]),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal0~5 .lut_mask = 16'h8000;
defparam \instaRam|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N8
fiftyfivenm_lcell_comb \instaRam|state.mem_write~0 (
// Equation(s):
// \instaRam|state.mem_write~0_combout  = (\instaRam|state.mem_write~q ) # ((\instaRam|Equal0~0_combout  & (\instaRam|Equal0~3_combout  & \instaRam|Equal0~5_combout )))

	.dataa(\instaRam|Equal0~0_combout ),
	.datab(\instaRam|Equal0~3_combout ),
	.datac(\instaRam|state.mem_write~q ),
	.datad(\instaRam|Equal0~5_combout ),
	.cin(gnd),
	.combout(\instaRam|state.mem_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|state.mem_write~0 .lut_mask = 16'hF8F0;
defparam \instaRam|state.mem_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N9
dffeas \instaRam|state.mem_write (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\instaRam|state.mem_write~0_combout ),
	.asdata(vcc),
	.clrn(!\Reset_ah~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instaRam|state.mem_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \instaRam|state.mem_write .is_wysiwyg = "true";
defparam \instaRam|state.mem_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N22
fiftyfivenm_lcell_comb \slc|state_controller|WideOr8 (
// Equation(s):
// \slc|state_controller|WideOr8~combout  = (\slc|state_controller|State.S_33_1~q ) # ((\slc|state_controller|State.S_33_3~q ) # (\slc|state_controller|State.S_33_2~q ))

	.dataa(\slc|state_controller|State.S_33_1~q ),
	.datab(\slc|state_controller|State.S_33_3~q ),
	.datac(\slc|state_controller|State.S_33_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|state_controller|WideOr8~combout ),
	.cout());
// synopsys translate_off
defparam \slc|state_controller|WideOr8 .lut_mask = 16'hFEFE;
defparam \slc|state_controller|WideOr8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N6
fiftyfivenm_lcell_comb \instaRam|Equal0~4 (
// Equation(s):
// \instaRam|Equal0~4_combout  = (\instaRam|address [4] & (\instaRam|address [3] & \instaRam|address [2]))

	.dataa(gnd),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal0~4 .lut_mask = 16'hC000;
defparam \instaRam|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N10
fiftyfivenm_lcell_comb \instaRam|Equal65~0 (
// Equation(s):
// \instaRam|Equal65~0_combout  = (\instaRam|address [6] & !\instaRam|address [5])

	.dataa(\instaRam|address [6]),
	.datab(gnd),
	.datac(\instaRam|address [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\instaRam|Equal65~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal65~0 .lut_mask = 16'h0A0A;
defparam \instaRam|Equal65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N10
fiftyfivenm_lcell_comb \instaRam|Equal1~4 (
// Equation(s):
// \instaRam|Equal1~4_combout  = (!\instaRam|address [7] & (!\instaRam|address [0] & (\instaRam|Equal129~1_combout  & \instaRam|Equal129~0_combout )))

	.dataa(\instaRam|address [7]),
	.datab(\instaRam|address [0]),
	.datac(\instaRam|Equal129~1_combout ),
	.datad(\instaRam|Equal129~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal1~4 .lut_mask = 16'h1000;
defparam \instaRam|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N2
fiftyfivenm_lcell_comb \instaRam|Equal93~0 (
// Equation(s):
// \instaRam|Equal93~0_combout  = (\instaRam|Equal0~4_combout  & (!\instaRam|address [1] & (\instaRam|Equal65~0_combout  & \instaRam|Equal1~4_combout )))

	.dataa(\instaRam|Equal0~4_combout ),
	.datab(\instaRam|address [1]),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\instaRam|Equal1~4_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal93~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal93~0 .lut_mask = 16'h2000;
defparam \instaRam|Equal93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N18
fiftyfivenm_lcell_comb \instaRam|Equal9~1 (
// Equation(s):
// \instaRam|Equal9~1_combout  = (\instaRam|address [3] & !\instaRam|address [4])

	.dataa(\instaRam|address [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal9~1 .lut_mask = 16'h00AA;
defparam \instaRam|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N18
fiftyfivenm_lcell_comb \instaRam|Equal129~2 (
// Equation(s):
// \instaRam|Equal129~2_combout  = (\instaRam|address [7] & (\instaRam|Equal129~0_combout  & (\instaRam|Equal129~1_combout  & !\instaRam|address [6])))

	.dataa(\instaRam|address [7]),
	.datab(\instaRam|Equal129~0_combout ),
	.datac(\instaRam|Equal129~1_combout ),
	.datad(\instaRam|address [6]),
	.cin(gnd),
	.combout(\instaRam|Equal129~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal129~2 .lut_mask = 16'h0080;
defparam \instaRam|Equal129~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N18
fiftyfivenm_lcell_comb \instaRam|Equal131~2 (
// Equation(s):
// \instaRam|Equal131~2_combout  = (!\instaRam|address [0] & (\instaRam|Equal129~2_combout  & (!\instaRam|address [5] & \instaRam|address [1])))

	.dataa(\instaRam|address [0]),
	.datab(\instaRam|Equal129~2_combout ),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|address [1]),
	.cin(gnd),
	.combout(\instaRam|Equal131~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal131~2 .lut_mask = 16'h0400;
defparam \instaRam|Equal131~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N12
fiftyfivenm_lcell_comb \instaRam|WideNor0~41 (
// Equation(s):
// \instaRam|WideNor0~41_combout  = (!\instaRam|Equal93~0_combout  & (((\instaRam|address [2]) # (!\instaRam|Equal131~2_combout )) # (!\instaRam|Equal9~1_combout )))

	.dataa(\instaRam|Equal93~0_combout ),
	.datab(\instaRam|Equal9~1_combout ),
	.datac(\instaRam|Equal131~2_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|WideNor0~41_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~41 .lut_mask = 16'h5515;
defparam \instaRam|WideNor0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N20
fiftyfivenm_lcell_comb \instaRam|Equal1~7 (
// Equation(s):
// \instaRam|Equal1~7_combout  = (!\instaRam|address [4] & (!\instaRam|address [2] & !\instaRam|address [3]))

	.dataa(gnd),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal1~7 .lut_mask = 16'h0003;
defparam \instaRam|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N16
fiftyfivenm_lcell_comb \instaRam|Equal1~6 (
// Equation(s):
// \instaRam|Equal1~6_combout  = (!\instaRam|address [6] & !\instaRam|address [5])

	.dataa(\instaRam|address [6]),
	.datab(gnd),
	.datac(\instaRam|address [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\instaRam|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal1~6 .lut_mask = 16'h0505;
defparam \instaRam|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N0
fiftyfivenm_lcell_comb \instaRam|Equal129~3 (
// Equation(s):
// \instaRam|Equal129~3_combout  = (!\instaRam|address [0] & (\instaRam|Equal129~2_combout  & (!\instaRam|address [5] & !\instaRam|address [1])))

	.dataa(\instaRam|address [0]),
	.datab(\instaRam|Equal129~2_combout ),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|address [1]),
	.cin(gnd),
	.combout(\instaRam|Equal129~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal129~3 .lut_mask = 16'h0004;
defparam \instaRam|Equal129~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N24
fiftyfivenm_lcell_comb \instaRam|Equal0~1 (
// Equation(s):
// \instaRam|Equal0~1_combout  = (\instaRam|address [3] & \instaRam|address [4])

	.dataa(\instaRam|address [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal0~1 .lut_mask = 16'hAA00;
defparam \instaRam|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N2
fiftyfivenm_lcell_comb \instaRam|Equal32~0 (
// Equation(s):
// \instaRam|Equal32~0_combout  = (\instaRam|Equal0~0_combout  & (\instaRam|Equal0~1_combout  & (!\instaRam|address [7] & \instaRam|address [2])))

	.dataa(\instaRam|Equal0~0_combout ),
	.datab(\instaRam|Equal0~1_combout ),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal32~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal32~0 .lut_mask = 16'h0800;
defparam \instaRam|Equal32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N28
fiftyfivenm_lcell_comb \instaRam|Equal141~0 (
// Equation(s):
// \instaRam|Equal141~0_combout  = (!\instaRam|address [4] & (\instaRam|address [2] & \instaRam|address [3]))

	.dataa(\instaRam|address [4]),
	.datab(gnd),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal141~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal141~0 .lut_mask = 16'h5000;
defparam \instaRam|Equal141~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
fiftyfivenm_lcell_comb \Data_to_SRAM[0]~16 (
// Equation(s):
// \Data_to_SRAM[0]~16_combout  = (\instaRam|Equal1~6_combout  & (!\instaRam|Equal32~0_combout  & ((!\instaRam|Equal141~0_combout ) # (!\instaRam|Equal129~3_combout )))) # (!\instaRam|Equal1~6_combout  & (((!\instaRam|Equal141~0_combout )) # 
// (!\instaRam|Equal129~3_combout )))

	.dataa(\instaRam|Equal1~6_combout ),
	.datab(\instaRam|Equal129~3_combout ),
	.datac(\instaRam|Equal32~0_combout ),
	.datad(\instaRam|Equal141~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[0]~16 .lut_mask = 16'h135F;
defparam \Data_to_SRAM[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N30
fiftyfivenm_lcell_comb \Data_to_SRAM[0]~17 (
// Equation(s):
// \Data_to_SRAM[0]~17_combout  = (\instaRam|WideNor0~41_combout  & (\Data_to_SRAM[0]~16_combout  & ((!\instaRam|Equal1~7_combout ) # (!\instaRam|Equal131~2_combout ))))

	.dataa(\instaRam|WideNor0~41_combout ),
	.datab(\instaRam|Equal131~2_combout ),
	.datac(\instaRam|Equal1~7_combout ),
	.datad(\Data_to_SRAM[0]~16_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[0]~17 .lut_mask = 16'h2A00;
defparam \Data_to_SRAM[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N6
fiftyfivenm_lcell_comb \instaRam|Equal3~0 (
// Equation(s):
// \instaRam|Equal3~0_combout  = (!\instaRam|address [7] & (\instaRam|Equal129~1_combout  & \instaRam|Equal129~0_combout ))

	.dataa(\instaRam|address [7]),
	.datab(gnd),
	.datac(\instaRam|Equal129~1_combout ),
	.datad(\instaRam|Equal129~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal3~0 .lut_mask = 16'h5000;
defparam \instaRam|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N4
fiftyfivenm_lcell_comb \instaRam|Equal13~0 (
// Equation(s):
// \instaRam|Equal13~0_combout  = (\instaRam|Equal3~0_combout  & (!\instaRam|address [0] & (!\instaRam|address [1] & \instaRam|address [2])))

	.dataa(\instaRam|Equal3~0_combout ),
	.datab(\instaRam|address [0]),
	.datac(\instaRam|address [1]),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal13~0 .lut_mask = 16'h0200;
defparam \instaRam|Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N16
fiftyfivenm_lcell_comb \instaRam|Equal49~0 (
// Equation(s):
// \instaRam|Equal49~0_combout  = (!\instaRam|address [6] & \instaRam|address [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|Equal49~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal49~0 .lut_mask = 16'h0F00;
defparam \instaRam|Equal49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N18
fiftyfivenm_lcell_comb \instaRam|Equal53~4 (
// Equation(s):
// \instaRam|Equal53~4_combout  = (\instaRam|Equal13~0_combout  & (\instaRam|address [4] & (\instaRam|Equal49~0_combout  & !\instaRam|address [3])))

	.dataa(\instaRam|Equal13~0_combout ),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|Equal49~0_combout ),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal53~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal53~4 .lut_mask = 16'h0080;
defparam \instaRam|Equal53~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N28
fiftyfivenm_lcell_comb \instaRam|Equal132~0 (
// Equation(s):
// \instaRam|Equal132~0_combout  = (\instaRam|address [0] & (\instaRam|Equal129~2_combout  & (!\instaRam|address [5] & \instaRam|address [1])))

	.dataa(\instaRam|address [0]),
	.datab(\instaRam|Equal129~2_combout ),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|address [1]),
	.cin(gnd),
	.combout(\instaRam|Equal132~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal132~0 .lut_mask = 16'h0800;
defparam \instaRam|Equal132~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N30
fiftyfivenm_lcell_comb \instaRam|Equal31~0 (
// Equation(s):
// \instaRam|Equal31~0_combout  = (\instaRam|Equal0~4_combout  & (!\instaRam|address [0] & (\instaRam|address [1] & \instaRam|Equal3~0_combout )))

	.dataa(\instaRam|Equal0~4_combout ),
	.datab(\instaRam|address [0]),
	.datac(\instaRam|address [1]),
	.datad(\instaRam|Equal3~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal31~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal31~0 .lut_mask = 16'h2000;
defparam \instaRam|Equal31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N24
fiftyfivenm_lcell_comb \instaRam|WideOr10~4 (
// Equation(s):
// \instaRam|WideOr10~4_combout  = (\instaRam|Equal132~0_combout  & (!\instaRam|Equal141~0_combout  & ((!\instaRam|Equal49~0_combout ) # (!\instaRam|Equal31~0_combout )))) # (!\instaRam|Equal132~0_combout  & (((!\instaRam|Equal49~0_combout )) # 
// (!\instaRam|Equal31~0_combout )))

	.dataa(\instaRam|Equal132~0_combout ),
	.datab(\instaRam|Equal31~0_combout ),
	.datac(\instaRam|Equal49~0_combout ),
	.datad(\instaRam|Equal141~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~4 .lut_mask = 16'h153F;
defparam \instaRam|WideOr10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N18
fiftyfivenm_lcell_comb \instaRam|Equal113~0 (
// Equation(s):
// \instaRam|Equal113~0_combout  = (!\instaRam|address [3] & (\instaRam|address [5] & (\instaRam|address [6] & \instaRam|address [4])))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [5]),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal113~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal113~0 .lut_mask = 16'h4000;
defparam \instaRam|Equal113~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N4
fiftyfivenm_lcell_comb \instaRam|Equal16~0 (
// Equation(s):
// \instaRam|Equal16~0_combout  = (\instaRam|Equal0~0_combout  & (!\instaRam|address [7] & \instaRam|address [2]))

	.dataa(\instaRam|Equal0~0_combout ),
	.datab(gnd),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal16~0 .lut_mask = 16'h0A00;
defparam \instaRam|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N14
fiftyfivenm_lcell_comb \instaRam|Equal153~2 (
// Equation(s):
// \instaRam|Equal153~2_combout  = (\instaRam|address [4] & (!\instaRam|address [2] & (\instaRam|address [3] & \instaRam|Equal129~3_combout )))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|Equal129~3_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal153~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal153~2 .lut_mask = 16'h2000;
defparam \instaRam|Equal153~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N22
fiftyfivenm_lcell_comb \instaRam|WideOr11~0 (
// Equation(s):
// \instaRam|WideOr11~0_combout  = (!\instaRam|Equal153~2_combout  & (((!\instaRam|Equal13~0_combout  & !\instaRam|Equal16~0_combout )) # (!\instaRam|Equal113~0_combout )))

	.dataa(\instaRam|Equal13~0_combout ),
	.datab(\instaRam|Equal113~0_combout ),
	.datac(\instaRam|Equal16~0_combout ),
	.datad(\instaRam|Equal153~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr11~0 .lut_mask = 16'h0037;
defparam \instaRam|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N16
fiftyfivenm_lcell_comb \instaRam|Equal6~0 (
// Equation(s):
// \instaRam|Equal6~0_combout  = (!\instaRam|address [1] & (\instaRam|address [0] & (\instaRam|Equal3~0_combout  & \instaRam|address [2])))

	.dataa(\instaRam|address [1]),
	.datab(\instaRam|address [0]),
	.datac(\instaRam|Equal3~0_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal6~0 .lut_mask = 16'h4000;
defparam \instaRam|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N30
fiftyfivenm_lcell_comb \instaRam|Equal54~0 (
// Equation(s):
// \instaRam|Equal54~0_combout  = (\instaRam|Equal6~0_combout  & (\instaRam|address [4] & (!\instaRam|address [3] & \instaRam|Equal49~0_combout )))

	.dataa(\instaRam|Equal6~0_combout ),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|Equal49~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal54~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal54~0 .lut_mask = 16'h0800;
defparam \instaRam|Equal54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N28
fiftyfivenm_lcell_comb \instaRam|WideOr1~3 (
// Equation(s):
// \instaRam|WideOr1~3_combout  = ((!\instaRam|Equal132~0_combout  & !\instaRam|Equal131~2_combout )) # (!\instaRam|Equal0~4_combout )

	.dataa(\instaRam|Equal0~4_combout ),
	.datab(gnd),
	.datac(\instaRam|Equal132~0_combout ),
	.datad(\instaRam|Equal131~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr1~3 .lut_mask = 16'h555F;
defparam \instaRam|WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N16
fiftyfivenm_lcell_comb \instaRam|Equal12~0 (
// Equation(s):
// \instaRam|Equal12~0_combout  = (\instaRam|Equal0~0_combout  & (!\instaRam|address [7] & !\instaRam|address [2]))

	.dataa(\instaRam|Equal0~0_combout ),
	.datab(gnd),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal12~0 .lut_mask = 16'h000A;
defparam \instaRam|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N16
fiftyfivenm_lcell_comb \instaRam|Equal41~1 (
// Equation(s):
// \instaRam|Equal41~1_combout  = (\instaRam|address [5] & (!\instaRam|address [4] & \instaRam|address [3]))

	.dataa(\instaRam|address [5]),
	.datab(gnd),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal41~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal41~1 .lut_mask = 16'h0A00;
defparam \instaRam|Equal41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N20
fiftyfivenm_lcell_comb \instaRam|WideNor0~29 (
// Equation(s):
// \instaRam|WideNor0~29_combout  = ((\instaRam|address [6] & ((!\instaRam|Equal6~0_combout ))) # (!\instaRam|address [6] & (!\instaRam|Equal12~0_combout ))) # (!\instaRam|Equal41~1_combout )

	.dataa(\instaRam|Equal12~0_combout ),
	.datab(\instaRam|Equal6~0_combout ),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|Equal41~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~29_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~29 .lut_mask = 16'h35FF;
defparam \instaRam|WideNor0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
fiftyfivenm_lcell_comb \instaRam|Equal2~0 (
// Equation(s):
// \instaRam|Equal2~0_combout  = (!\instaRam|address [1] & \instaRam|address [0])

	.dataa(\instaRam|address [1]),
	.datab(gnd),
	.datac(\instaRam|address [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\instaRam|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal2~0 .lut_mask = 16'h5050;
defparam \instaRam|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N26
fiftyfivenm_lcell_comb \instaRam|Equal138~1 (
// Equation(s):
// \instaRam|Equal138~1_combout  = (!\instaRam|address [5] & (\instaRam|Equal129~2_combout  & (!\instaRam|address [2] & \instaRam|Equal2~0_combout )))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|Equal129~2_combout ),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|Equal2~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal138~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal138~1 .lut_mask = 16'h0400;
defparam \instaRam|Equal138~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N2
fiftyfivenm_lcell_comb \instaRam|Equal130~2 (
// Equation(s):
// \instaRam|Equal130~2_combout  = (\instaRam|address [0] & (\instaRam|Equal129~2_combout  & (!\instaRam|address [5] & !\instaRam|address [1])))

	.dataa(\instaRam|address [0]),
	.datab(\instaRam|Equal129~2_combout ),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|address [1]),
	.cin(gnd),
	.combout(\instaRam|Equal130~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal130~2 .lut_mask = 16'h0008;
defparam \instaRam|Equal130~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N28
fiftyfivenm_lcell_comb \instaRam|WideNor0~30 (
// Equation(s):
// \instaRam|WideNor0~30_combout  = (\instaRam|Equal138~1_combout  & (!\instaRam|Equal9~1_combout  & ((!\instaRam|Equal130~2_combout ) # (!\instaRam|Equal0~4_combout )))) # (!\instaRam|Equal138~1_combout  & (((!\instaRam|Equal130~2_combout ) # 
// (!\instaRam|Equal0~4_combout ))))

	.dataa(\instaRam|Equal138~1_combout ),
	.datab(\instaRam|Equal9~1_combout ),
	.datac(\instaRam|Equal0~4_combout ),
	.datad(\instaRam|Equal130~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~30_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~30 .lut_mask = 16'h0777;
defparam \instaRam|WideNor0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N22
fiftyfivenm_lcell_comb \instaRam|WideNor0~31 (
// Equation(s):
// \instaRam|WideNor0~31_combout  = (\instaRam|WideNor0~29_combout  & \instaRam|WideNor0~30_combout )

	.dataa(gnd),
	.datab(\instaRam|WideNor0~29_combout ),
	.datac(gnd),
	.datad(\instaRam|WideNor0~30_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~31_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~31 .lut_mask = 16'hCC00;
defparam \instaRam|WideNor0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N12
fiftyfivenm_lcell_comb \instaRam|Equal1~5 (
// Equation(s):
// \instaRam|Equal1~5_combout  = (!\instaRam|address [0] & (\instaRam|Equal3~0_combout  & !\instaRam|address [1]))

	.dataa(gnd),
	.datab(\instaRam|address [0]),
	.datac(\instaRam|Equal3~0_combout ),
	.datad(\instaRam|address [1]),
	.cin(gnd),
	.combout(\instaRam|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal1~5 .lut_mask = 16'h0030;
defparam \instaRam|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N24
fiftyfivenm_lcell_comb \instaRam|Equal17~0 (
// Equation(s):
// \instaRam|Equal17~0_combout  = (!\instaRam|address [3] & \instaRam|address [4])

	.dataa(gnd),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|address [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\instaRam|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal17~0 .lut_mask = 16'h3030;
defparam \instaRam|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N2
fiftyfivenm_lcell_comb \instaRam|Equal18~0 (
// Equation(s):
// \instaRam|Equal18~0_combout  = (\instaRam|Equal3~0_combout  & (\instaRam|Equal17~0_combout  & (\instaRam|Equal2~0_combout  & !\instaRam|address [2])))

	.dataa(\instaRam|Equal3~0_combout ),
	.datab(\instaRam|Equal17~0_combout ),
	.datac(\instaRam|Equal2~0_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal18~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal18~0 .lut_mask = 16'h0080;
defparam \instaRam|Equal18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N20
fiftyfivenm_lcell_comb \instaRam|Equal1~8 (
// Equation(s):
// \instaRam|Equal1~8_combout  = (\instaRam|Equal1~7_combout  & (!\instaRam|address [6] & !\instaRam|address [5]))

	.dataa(gnd),
	.datab(\instaRam|Equal1~7_combout ),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal1~8 .lut_mask = 16'h000C;
defparam \instaRam|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N10
fiftyfivenm_lcell_comb \instaRam|WideNor0~9 (
// Equation(s):
// \instaRam|WideNor0~9_combout  = (\instaRam|Equal1~5_combout  & (!\instaRam|Equal1~8_combout  & ((!\instaRam|Equal49~0_combout ) # (!\instaRam|Equal18~0_combout )))) # (!\instaRam|Equal1~5_combout  & (((!\instaRam|Equal49~0_combout )) # 
// (!\instaRam|Equal18~0_combout )))

	.dataa(\instaRam|Equal1~5_combout ),
	.datab(\instaRam|Equal18~0_combout ),
	.datac(\instaRam|Equal1~8_combout ),
	.datad(\instaRam|Equal49~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~9 .lut_mask = 16'h135F;
defparam \instaRam|WideNor0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N22
fiftyfivenm_lcell_comb \instaRam|Equal11~0 (
// Equation(s):
// \instaRam|Equal11~0_combout  = (\instaRam|Equal3~0_combout  & (!\instaRam|address [0] & (\instaRam|address [1] & !\instaRam|address [2])))

	.dataa(\instaRam|Equal3~0_combout ),
	.datab(\instaRam|address [0]),
	.datac(\instaRam|address [1]),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal11~0 .lut_mask = 16'h0020;
defparam \instaRam|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N6
fiftyfivenm_lcell_comb \instaRam|WideNor0~44 (
// Equation(s):
// \instaRam|WideNor0~44_combout  = (\instaRam|address [6] & (\instaRam|Equal0~1_combout  & ((!\instaRam|address [5])))) # (!\instaRam|address [6] & (((\instaRam|Equal41~1_combout ))))

	.dataa(\instaRam|Equal0~1_combout ),
	.datab(\instaRam|Equal41~1_combout ),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|WideNor0~44_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~44 .lut_mask = 16'h0CAC;
defparam \instaRam|WideNor0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N12
fiftyfivenm_lcell_comb \instaRam|Equal17~1 (
// Equation(s):
// \instaRam|Equal17~1_combout  = (!\instaRam|address [6] & (!\instaRam|address [5] & (!\instaRam|address [3] & \instaRam|address [4])))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|address [5]),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal17~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal17~1 .lut_mask = 16'h0100;
defparam \instaRam|Equal17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N24
fiftyfivenm_lcell_comb \instaRam|WideNor0~8 (
// Equation(s):
// \instaRam|WideNor0~8_combout  = (\instaRam|Equal17~1_combout  & (!\instaRam|Equal13~0_combout  & ((!\instaRam|Equal0~4_combout ) # (!\instaRam|Equal129~3_combout )))) # (!\instaRam|Equal17~1_combout  & (((!\instaRam|Equal0~4_combout )) # 
// (!\instaRam|Equal129~3_combout )))

	.dataa(\instaRam|Equal17~1_combout ),
	.datab(\instaRam|Equal129~3_combout ),
	.datac(\instaRam|Equal13~0_combout ),
	.datad(\instaRam|Equal0~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~8 .lut_mask = 16'h135F;
defparam \instaRam|WideNor0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N20
fiftyfivenm_lcell_comb \instaRam|WideNor0~10 (
// Equation(s):
// \instaRam|WideNor0~10_combout  = (\instaRam|WideNor0~9_combout  & (\instaRam|WideNor0~8_combout  & ((!\instaRam|WideNor0~44_combout ) # (!\instaRam|Equal11~0_combout ))))

	.dataa(\instaRam|WideNor0~9_combout ),
	.datab(\instaRam|Equal11~0_combout ),
	.datac(\instaRam|WideNor0~44_combout ),
	.datad(\instaRam|WideNor0~8_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~10 .lut_mask = 16'h2A00;
defparam \instaRam|WideNor0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N0
fiftyfivenm_lcell_comb \instaRam|WideOr1~4 (
// Equation(s):
// \instaRam|WideOr1~4_combout  = (!\instaRam|Equal54~0_combout  & (\instaRam|WideOr1~3_combout  & (\instaRam|WideNor0~31_combout  & \instaRam|WideNor0~10_combout )))

	.dataa(\instaRam|Equal54~0_combout ),
	.datab(\instaRam|WideOr1~3_combout ),
	.datac(\instaRam|WideNor0~31_combout ),
	.datad(\instaRam|WideNor0~10_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr1~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr1~4 .lut_mask = 16'h4000;
defparam \instaRam|WideOr1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N10
fiftyfivenm_lcell_comb \instaRam|WideOr10~5 (
// Equation(s):
// \instaRam|WideOr10~5_combout  = (!\instaRam|Equal53~4_combout  & (\instaRam|WideOr10~4_combout  & (\instaRam|WideOr11~0_combout  & \instaRam|WideOr1~4_combout )))

	.dataa(\instaRam|Equal53~4_combout ),
	.datab(\instaRam|WideOr10~4_combout ),
	.datac(\instaRam|WideOr11~0_combout ),
	.datad(\instaRam|WideOr1~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~5 .lut_mask = 16'h4000;
defparam \instaRam|WideOr10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N0
fiftyfivenm_lcell_comb \instaRam|Equal5~0 (
// Equation(s):
// \instaRam|Equal5~0_combout  = (!\instaRam|address [3] & (!\instaRam|address [4] & \instaRam|address [2]))

	.dataa(gnd),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal5~0 .lut_mask = 16'h0300;
defparam \instaRam|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N0
fiftyfivenm_lcell_comb \instaRam|Equal69~0 (
// Equation(s):
// \instaRam|Equal69~0_combout  = (\instaRam|Equal65~0_combout  & (\instaRam|Equal5~0_combout  & (\instaRam|Equal1~4_combout  & !\instaRam|address [1])))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|Equal5~0_combout ),
	.datac(\instaRam|Equal1~4_combout ),
	.datad(\instaRam|address [1]),
	.cin(gnd),
	.combout(\instaRam|Equal69~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal69~0 .lut_mask = 16'h0080;
defparam \instaRam|Equal69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N8
fiftyfivenm_lcell_comb \instaRam|Equal149~0 (
// Equation(s):
// \instaRam|Equal149~0_combout  = (!\instaRam|address [3] & (\instaRam|address [2] & \instaRam|address [4]))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|address [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\instaRam|Equal149~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal149~0 .lut_mask = 16'h4040;
defparam \instaRam|Equal149~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
fiftyfivenm_lcell_comb \Data_to_SRAM[0]~14 (
// Equation(s):
// \Data_to_SRAM[0]~14_combout  = (\instaRam|Equal113~0_combout  & (!\instaRam|Equal11~0_combout  & ((!\instaRam|Equal149~0_combout ) # (!\instaRam|Equal131~2_combout )))) # (!\instaRam|Equal113~0_combout  & (((!\instaRam|Equal149~0_combout ) # 
// (!\instaRam|Equal131~2_combout ))))

	.dataa(\instaRam|Equal113~0_combout ),
	.datab(\instaRam|Equal11~0_combout ),
	.datac(\instaRam|Equal131~2_combout ),
	.datad(\instaRam|Equal149~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[0]~14 .lut_mask = 16'h0777;
defparam \Data_to_SRAM[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
fiftyfivenm_lcell_comb \Data_to_SRAM[0]~15 (
// Equation(s):
// \Data_to_SRAM[0]~15_combout  = (!\instaRam|Equal69~0_combout  & (\Data_to_SRAM[0]~14_combout  & ((!\instaRam|Equal141~0_combout ) # (!\instaRam|Equal130~2_combout ))))

	.dataa(\instaRam|Equal69~0_combout ),
	.datab(\Data_to_SRAM[0]~14_combout ),
	.datac(\instaRam|Equal130~2_combout ),
	.datad(\instaRam|Equal141~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[0]~15 .lut_mask = 16'h0444;
defparam \Data_to_SRAM[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N14
fiftyfivenm_lcell_comb \instaRam|Equal138~0 (
// Equation(s):
// \instaRam|Equal138~0_combout  = (\instaRam|address [0] & (!\instaRam|address [1] & !\instaRam|address [2]))

	.dataa(gnd),
	.datab(\instaRam|address [0]),
	.datac(\instaRam|address [1]),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal138~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal138~0 .lut_mask = 16'h000C;
defparam \instaRam|Equal138~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N26
fiftyfivenm_lcell_comb \instaRam|Equal10~2 (
// Equation(s):
// \instaRam|Equal10~2_combout  = (!\instaRam|address [7] & (\instaRam|Equal138~0_combout  & (\instaRam|Equal129~1_combout  & \instaRam|Equal129~0_combout )))

	.dataa(\instaRam|address [7]),
	.datab(\instaRam|Equal138~0_combout ),
	.datac(\instaRam|Equal129~1_combout ),
	.datad(\instaRam|Equal129~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal10~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal10~2 .lut_mask = 16'h4000;
defparam \instaRam|Equal10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N12
fiftyfivenm_lcell_comb \instaRam|Equal122~0 (
// Equation(s):
// \instaRam|Equal122~0_combout  = (\instaRam|Equal0~3_combout  & (\instaRam|Equal10~2_combout  & (\instaRam|address [3] & \instaRam|address [4])))

	.dataa(\instaRam|Equal0~3_combout ),
	.datab(\instaRam|Equal10~2_combout ),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal122~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal122~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal122~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N18
fiftyfivenm_lcell_comb \instaRam|WideOr14~3 (
// Equation(s):
// \instaRam|WideOr14~3_combout  = (!\instaRam|Equal122~0_combout  & ((\instaRam|address [2]) # ((!\instaRam|Equal17~0_combout ) # (!\instaRam|Equal129~3_combout ))))

	.dataa(\instaRam|address [2]),
	.datab(\instaRam|Equal122~0_combout ),
	.datac(\instaRam|Equal129~3_combout ),
	.datad(\instaRam|Equal17~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~3 .lut_mask = 16'h2333;
defparam \instaRam|WideOr14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N12
fiftyfivenm_lcell_comb \instaRam|Equal24~0 (
// Equation(s):
// \instaRam|Equal24~0_combout  = (\instaRam|Equal17~0_combout  & (\instaRam|address [2] & (!\instaRam|address [7] & \instaRam|Equal0~0_combout )))

	.dataa(\instaRam|Equal17~0_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|Equal0~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal24~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal24~0 .lut_mask = 16'h0800;
defparam \instaRam|Equal24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N8
fiftyfivenm_lcell_comb \instaRam|Equal9~0 (
// Equation(s):
// \instaRam|Equal9~0_combout  = (\instaRam|Equal3~0_combout  & (!\instaRam|address [0] & (!\instaRam|address [1] & !\instaRam|address [2])))

	.dataa(\instaRam|Equal3~0_combout ),
	.datab(\instaRam|address [0]),
	.datac(\instaRam|address [1]),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal9~0 .lut_mask = 16'h0002;
defparam \instaRam|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N16
fiftyfivenm_lcell_comb \instaRam|Equal10~1 (
// Equation(s):
// \instaRam|Equal10~1_combout  = (\instaRam|Equal3~0_combout  & (\instaRam|Equal138~0_combout  & (!\instaRam|address [4] & \instaRam|address [3])))

	.dataa(\instaRam|Equal3~0_combout ),
	.datab(\instaRam|Equal138~0_combout ),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal10~1 .lut_mask = 16'h0800;
defparam \instaRam|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N30
fiftyfivenm_lcell_comb \instaRam|WideOr5~4 (
// Equation(s):
// \instaRam|WideOr5~4_combout  = ((!\instaRam|Equal10~1_combout  & ((!\instaRam|Equal9~0_combout ) # (!\instaRam|Equal17~0_combout )))) # (!\instaRam|Equal1~6_combout )

	.dataa(\instaRam|Equal1~6_combout ),
	.datab(\instaRam|Equal17~0_combout ),
	.datac(\instaRam|Equal9~0_combout ),
	.datad(\instaRam|Equal10~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~4 .lut_mask = 16'h557F;
defparam \instaRam|WideOr5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N20
fiftyfivenm_lcell_comb \instaRam|WideOr0~7 (
// Equation(s):
// \instaRam|WideOr0~7_combout  = (\instaRam|WideOr5~4_combout  & (((!\instaRam|Equal49~0_combout ) # (!\instaRam|Equal0~1_combout )) # (!\instaRam|Equal9~0_combout )))

	.dataa(\instaRam|Equal9~0_combout ),
	.datab(\instaRam|Equal0~1_combout ),
	.datac(\instaRam|WideOr5~4_combout ),
	.datad(\instaRam|Equal49~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~7 .lut_mask = 16'h70F0;
defparam \instaRam|WideOr0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N6
fiftyfivenm_lcell_comb \instaRam|Equal0~2 (
// Equation(s):
// \instaRam|Equal0~2_combout  = (\instaRam|address [1] & \instaRam|address [0])

	.dataa(\instaRam|address [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\instaRam|address [0]),
	.cin(gnd),
	.combout(\instaRam|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal0~2 .lut_mask = 16'hAA00;
defparam \instaRam|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N16
fiftyfivenm_lcell_comb \instaRam|Equal140~0 (
// Equation(s):
// \instaRam|Equal140~0_combout  = (\instaRam|Equal0~2_combout  & (\instaRam|Equal129~2_combout  & (!\instaRam|address [2] & !\instaRam|address [5])))

	.dataa(\instaRam|Equal0~2_combout ),
	.datab(\instaRam|Equal129~2_combout ),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|Equal140~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal140~0 .lut_mask = 16'h0008;
defparam \instaRam|Equal140~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N6
fiftyfivenm_lcell_comb \instaRam|WideOr0~8 (
// Equation(s):
// \instaRam|WideOr0~8_combout  = (\instaRam|Equal140~0_combout  & (!\instaRam|Equal0~1_combout  & ((!\instaRam|Equal149~0_combout ) # (!\instaRam|Equal129~3_combout )))) # (!\instaRam|Equal140~0_combout  & (((!\instaRam|Equal149~0_combout ) # 
// (!\instaRam|Equal129~3_combout ))))

	.dataa(\instaRam|Equal140~0_combout ),
	.datab(\instaRam|Equal0~1_combout ),
	.datac(\instaRam|Equal129~3_combout ),
	.datad(\instaRam|Equal149~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~8 .lut_mask = 16'h0777;
defparam \instaRam|WideOr0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N24
fiftyfivenm_lcell_comb \instaRam|WideOr0~9 (
// Equation(s):
// \instaRam|WideOr0~9_combout  = (\instaRam|WideOr0~7_combout  & (\instaRam|WideOr0~8_combout  & ((!\instaRam|Equal1~6_combout ) # (!\instaRam|Equal24~0_combout ))))

	.dataa(\instaRam|Equal24~0_combout ),
	.datab(\instaRam|WideOr0~7_combout ),
	.datac(\instaRam|Equal1~6_combout ),
	.datad(\instaRam|WideOr0~8_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~9 .lut_mask = 16'h4C00;
defparam \instaRam|WideOr0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N0
fiftyfivenm_lcell_comb \instaRam|Equal25~0 (
// Equation(s):
// \instaRam|Equal25~0_combout  = (\instaRam|address [3] & (!\instaRam|address [5] & (!\instaRam|address [6] & \instaRam|address [4])))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [5]),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal25~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal25~0 .lut_mask = 16'h0200;
defparam \instaRam|Equal25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N12
fiftyfivenm_lcell_comb \instaRam|Equal27~0 (
// Equation(s):
// \instaRam|Equal27~0_combout  = (\instaRam|address [1] & (\instaRam|Equal25~0_combout  & (\instaRam|Equal1~4_combout  & !\instaRam|address [2])))

	.dataa(\instaRam|address [1]),
	.datab(\instaRam|Equal25~0_combout ),
	.datac(\instaRam|Equal1~4_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal27~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal27~0 .lut_mask = 16'h0080;
defparam \instaRam|Equal27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N30
fiftyfivenm_lcell_comb \instaRam|Equal30~0 (
// Equation(s):
// \instaRam|Equal30~0_combout  = (\instaRam|Equal0~1_combout  & (\instaRam|Equal3~0_combout  & (\instaRam|Equal2~0_combout  & \instaRam|address [2])))

	.dataa(\instaRam|Equal0~1_combout ),
	.datab(\instaRam|Equal3~0_combout ),
	.datac(\instaRam|Equal2~0_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal30~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal30~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N30
fiftyfivenm_lcell_comb \instaRam|WideOr14~5 (
// Equation(s):
// \instaRam|WideOr14~5_combout  = (\instaRam|Equal149~0_combout  & (!\instaRam|Equal130~2_combout  & ((!\instaRam|Equal5~0_combout ) # (!\instaRam|Equal129~3_combout )))) # (!\instaRam|Equal149~0_combout  & (((!\instaRam|Equal5~0_combout )) # 
// (!\instaRam|Equal129~3_combout )))

	.dataa(\instaRam|Equal149~0_combout ),
	.datab(\instaRam|Equal129~3_combout ),
	.datac(\instaRam|Equal130~2_combout ),
	.datad(\instaRam|Equal5~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~5 .lut_mask = 16'h135F;
defparam \instaRam|WideOr14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N16
fiftyfivenm_lcell_comb \instaRam|WideOr14~6 (
// Equation(s):
// \instaRam|WideOr14~6_combout  = (\instaRam|WideOr14~5_combout  & (((!\instaRam|Equal65~0_combout  & !\instaRam|Equal49~0_combout )) # (!\instaRam|Equal30~0_combout )))

	.dataa(\instaRam|Equal30~0_combout ),
	.datab(\instaRam|Equal65~0_combout ),
	.datac(\instaRam|WideOr14~5_combout ),
	.datad(\instaRam|Equal49~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~6 .lut_mask = 16'h5070;
defparam \instaRam|WideOr14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N18
fiftyfivenm_lcell_comb \instaRam|WideOr14~7 (
// Equation(s):
// \instaRam|WideOr14~7_combout  = (\instaRam|WideOr14~3_combout  & (\instaRam|WideOr0~9_combout  & (!\instaRam|Equal27~0_combout  & \instaRam|WideOr14~6_combout )))

	.dataa(\instaRam|WideOr14~3_combout ),
	.datab(\instaRam|WideOr0~9_combout ),
	.datac(\instaRam|Equal27~0_combout ),
	.datad(\instaRam|WideOr14~6_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~7 .lut_mask = 16'h0800;
defparam \instaRam|WideOr14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N8
fiftyfivenm_lcell_comb \Data_to_SRAM[0]~18 (
// Equation(s):
// \Data_to_SRAM[0]~18_combout  = (\Data_to_SRAM[0]~17_combout  & (\instaRam|WideOr10~5_combout  & (\Data_to_SRAM[0]~15_combout  & \instaRam|WideOr14~7_combout )))

	.dataa(\Data_to_SRAM[0]~17_combout ),
	.datab(\instaRam|WideOr10~5_combout ),
	.datac(\Data_to_SRAM[0]~15_combout ),
	.datad(\instaRam|WideOr14~7_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[0]~18 .lut_mask = 16'h8000;
defparam \Data_to_SRAM[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N14
fiftyfivenm_lcell_comb \instaRam|Equal3~1 (
// Equation(s):
// \instaRam|Equal3~1_combout  = (!\instaRam|address [0] & (\instaRam|Equal3~0_combout  & \instaRam|address [1]))

	.dataa(gnd),
	.datab(\instaRam|address [0]),
	.datac(\instaRam|Equal3~0_combout ),
	.datad(\instaRam|address [1]),
	.cin(gnd),
	.combout(\instaRam|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal3~1 .lut_mask = 16'h3000;
defparam \instaRam|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N26
fiftyfivenm_lcell_comb \instaRam|Equal137~0 (
// Equation(s):
// \instaRam|Equal137~0_combout  = (\instaRam|Equal129~3_combout  & (\instaRam|address [3] & (!\instaRam|address [4] & !\instaRam|address [2])))

	.dataa(\instaRam|Equal129~3_combout ),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal137~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal137~0 .lut_mask = 16'h0008;
defparam \instaRam|Equal137~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N12
fiftyfivenm_lcell_comb \instaRam|WideOr0~4 (
// Equation(s):
// \instaRam|WideOr0~4_combout  = (!\instaRam|Equal137~0_combout  & (((!\instaRam|Equal9~0_combout ) # (!\instaRam|Equal17~0_combout )) # (!\instaRam|Equal49~0_combout )))

	.dataa(\instaRam|Equal49~0_combout ),
	.datab(\instaRam|Equal17~0_combout ),
	.datac(\instaRam|Equal137~0_combout ),
	.datad(\instaRam|Equal9~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~4 .lut_mask = 16'h070F;
defparam \instaRam|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N28
fiftyfivenm_lcell_comb \instaRam|Equal155~2 (
// Equation(s):
// \instaRam|Equal155~2_combout  = (\instaRam|address [4] & (\instaRam|Equal131~2_combout  & (\instaRam|address [3] & !\instaRam|address [2])))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|Equal131~2_combout ),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal155~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal155~2 .lut_mask = 16'h0080;
defparam \instaRam|Equal155~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N28
fiftyfivenm_lcell_comb \instaRam|Equal15~0 (
// Equation(s):
// \instaRam|Equal15~0_combout  = (\instaRam|Equal3~0_combout  & (!\instaRam|address [0] & (\instaRam|address [1] & \instaRam|address [2])))

	.dataa(\instaRam|Equal3~0_combout ),
	.datab(\instaRam|address [0]),
	.datac(\instaRam|address [1]),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal15~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal15~0 .lut_mask = 16'h2000;
defparam \instaRam|Equal15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N6
fiftyfivenm_lcell_comb \instaRam|WideOr0~5 (
// Equation(s):
// \instaRam|WideOr0~5_combout  = (\instaRam|WideOr0~4_combout  & (!\instaRam|Equal155~2_combout  & ((!\instaRam|Equal113~0_combout ) # (!\instaRam|Equal15~0_combout ))))

	.dataa(\instaRam|WideOr0~4_combout ),
	.datab(\instaRam|Equal155~2_combout ),
	.datac(\instaRam|Equal15~0_combout ),
	.datad(\instaRam|Equal113~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~5 .lut_mask = 16'h0222;
defparam \instaRam|WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N14
fiftyfivenm_lcell_comb \instaRam|WideOr0~6 (
// Equation(s):
// \instaRam|WideOr0~6_combout  = (\instaRam|WideOr0~5_combout  & ((!\instaRam|Equal1~8_combout ) # (!\instaRam|Equal3~1_combout )))

	.dataa(\instaRam|Equal3~1_combout ),
	.datab(\instaRam|WideOr0~5_combout ),
	.datac(gnd),
	.datad(\instaRam|Equal1~8_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~6 .lut_mask = 16'h44CC;
defparam \instaRam|WideOr0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N18
fiftyfivenm_lcell_comb \instaRam|Equal33~2 (
// Equation(s):
// \instaRam|Equal33~2_combout  = (\instaRam|address [5] & (!\instaRam|address [4] & !\instaRam|address [3]))

	.dataa(\instaRam|address [5]),
	.datab(gnd),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal33~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal33~2 .lut_mask = 16'h000A;
defparam \instaRam|Equal33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N2
fiftyfivenm_lcell_comb \instaRam|Equal161~0 (
// Equation(s):
// \instaRam|Equal161~0_combout  = (!\instaRam|address [0] & \instaRam|Equal129~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instaRam|address [0]),
	.datad(\instaRam|Equal129~2_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal161~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal161~0 .lut_mask = 16'h0F00;
defparam \instaRam|Equal161~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
fiftyfivenm_lcell_comb \instaRam|Equal163~0 (
// Equation(s):
// \instaRam|Equal163~0_combout  = (\instaRam|Equal33~2_combout  & (\instaRam|Equal161~0_combout  & (\instaRam|address [1] & !\instaRam|address [2])))

	.dataa(\instaRam|Equal33~2_combout ),
	.datab(\instaRam|Equal161~0_combout ),
	.datac(\instaRam|address [1]),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal163~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal163~0 .lut_mask = 16'h0080;
defparam \instaRam|Equal163~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N16
fiftyfivenm_lcell_comb \instaRam|Equal9~2 (
// Equation(s):
// \instaRam|Equal9~2_combout  = (\instaRam|address [3] & (!\instaRam|address [5] & (!\instaRam|address [6] & !\instaRam|address [4])))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [5]),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal9~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal9~2 .lut_mask = 16'h0002;
defparam \instaRam|Equal9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N18
fiftyfivenm_lcell_comb \instaRam|WideOr14~4 (
// Equation(s):
// \instaRam|WideOr14~4_combout  = (\instaRam|Equal6~0_combout  & (!\instaRam|Equal9~2_combout  & ((!\instaRam|Equal17~1_combout ) # (!\instaRam|Equal11~0_combout )))) # (!\instaRam|Equal6~0_combout  & (((!\instaRam|Equal17~1_combout ) # 
// (!\instaRam|Equal11~0_combout ))))

	.dataa(\instaRam|Equal6~0_combout ),
	.datab(\instaRam|Equal9~2_combout ),
	.datac(\instaRam|Equal11~0_combout ),
	.datad(\instaRam|Equal17~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~4 .lut_mask = 16'h0777;
defparam \instaRam|WideOr14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N2
fiftyfivenm_lcell_comb \instaRam|WideOr5~11 (
// Equation(s):
// \instaRam|WideOr5~11_combout  = (!\instaRam|Equal163~0_combout  & (\instaRam|WideOr14~4_combout  & ((!\instaRam|Equal11~0_combout ) # (!\instaRam|Equal113~0_combout ))))

	.dataa(\instaRam|Equal113~0_combout ),
	.datab(\instaRam|Equal11~0_combout ),
	.datac(\instaRam|Equal163~0_combout ),
	.datad(\instaRam|WideOr14~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~11_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~11 .lut_mask = 16'h0700;
defparam \instaRam|WideOr5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N6
fiftyfivenm_lcell_comb \instaRam|WideNor0~36 (
// Equation(s):
// \instaRam|WideNor0~36_combout  = (\instaRam|Equal65~0_combout  & (!\instaRam|Equal18~0_combout  & ((!\instaRam|Equal138~1_combout ) # (!\instaRam|Equal0~1_combout )))) # (!\instaRam|Equal65~0_combout  & (((!\instaRam|Equal138~1_combout )) # 
// (!\instaRam|Equal0~1_combout )))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|Equal0~1_combout ),
	.datac(\instaRam|Equal138~1_combout ),
	.datad(\instaRam|Equal18~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~36_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~36 .lut_mask = 16'h153F;
defparam \instaRam|WideNor0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N28
fiftyfivenm_lcell_comb \instaRam|Equal73~0 (
// Equation(s):
// \instaRam|Equal73~0_combout  = (\instaRam|address [3] & (!\instaRam|address [5] & (\instaRam|address [6] & !\instaRam|address [4])))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [5]),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal73~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal73~0 .lut_mask = 16'h0020;
defparam \instaRam|Equal73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N22
fiftyfivenm_lcell_comb \instaRam|Equal75~0 (
// Equation(s):
// \instaRam|Equal75~0_combout  = (\instaRam|address [1] & (\instaRam|Equal73~0_combout  & (\instaRam|Equal1~4_combout  & !\instaRam|address [2])))

	.dataa(\instaRam|address [1]),
	.datab(\instaRam|Equal73~0_combout ),
	.datac(\instaRam|Equal1~4_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal75~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal75~0 .lut_mask = 16'h0080;
defparam \instaRam|Equal75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N30
fiftyfivenm_lcell_comb \instaRam|Equal81~4 (
// Equation(s):
// \instaRam|Equal81~4_combout  = (\instaRam|Equal65~0_combout  & (\instaRam|address [4] & (\instaRam|Equal9~0_combout  & !\instaRam|address [3])))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|Equal9~0_combout ),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal81~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal81~4 .lut_mask = 16'h0080;
defparam \instaRam|Equal81~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N10
fiftyfivenm_lcell_comb \instaRam|Equal88~4 (
// Equation(s):
// \instaRam|Equal88~4_combout  = (\instaRam|Equal65~0_combout  & (\instaRam|address [4] & (\instaRam|Equal16~0_combout  & !\instaRam|address [3])))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|Equal16~0_combout ),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal88~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal88~4 .lut_mask = 16'h0080;
defparam \instaRam|Equal88~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N16
fiftyfivenm_lcell_comb \instaRam|WideNor0~37 (
// Equation(s):
// \instaRam|WideNor0~37_combout  = (\instaRam|WideNor0~36_combout  & (!\instaRam|Equal75~0_combout  & (!\instaRam|Equal81~4_combout  & !\instaRam|Equal88~4_combout )))

	.dataa(\instaRam|WideNor0~36_combout ),
	.datab(\instaRam|Equal75~0_combout ),
	.datac(\instaRam|Equal81~4_combout ),
	.datad(\instaRam|Equal88~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~37_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~37 .lut_mask = 16'h0002;
defparam \instaRam|WideNor0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N26
fiftyfivenm_lcell_comb \instaRam|WideNor0~38 (
// Equation(s):
// \instaRam|WideNor0~38_combout  = ((!\instaRam|Equal73~0_combout  & ((!\instaRam|Equal17~0_combout ) # (!\instaRam|Equal65~0_combout )))) # (!\instaRam|Equal15~0_combout )

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|Equal17~0_combout ),
	.datac(\instaRam|Equal73~0_combout ),
	.datad(\instaRam|Equal15~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~38_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~38 .lut_mask = 16'h07FF;
defparam \instaRam|WideNor0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N2
fiftyfivenm_lcell_comb \instaRam|Equal70~0 (
// Equation(s):
// \instaRam|Equal70~0_combout  = (\instaRam|Equal65~0_combout  & (!\instaRam|address [3] & (!\instaRam|address [4] & \instaRam|Equal6~0_combout )))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|Equal6~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal70~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal70~0 .lut_mask = 16'h0200;
defparam \instaRam|Equal70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N8
fiftyfivenm_lcell_comb \instaRam|WideNor0~39 (
// Equation(s):
// \instaRam|WideNor0~39_combout  = (!\instaRam|Equal70~0_combout  & (((!\instaRam|Equal130~2_combout  & !\instaRam|Equal132~0_combout )) # (!\instaRam|Equal5~0_combout )))

	.dataa(\instaRam|Equal130~2_combout ),
	.datab(\instaRam|Equal70~0_combout ),
	.datac(\instaRam|Equal132~0_combout ),
	.datad(\instaRam|Equal5~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~39_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~39 .lut_mask = 16'h0133;
defparam \instaRam|WideNor0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N10
fiftyfivenm_lcell_comb \instaRam|WideNor0~40 (
// Equation(s):
// \instaRam|WideNor0~40_combout  = (\instaRam|WideNor0~38_combout  & \instaRam|WideNor0~39_combout )

	.dataa(\instaRam|WideNor0~38_combout ),
	.datab(gnd),
	.datac(\instaRam|WideNor0~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instaRam|WideNor0~40_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~40 .lut_mask = 16'hA0A0;
defparam \instaRam|WideNor0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N6
fiftyfivenm_lcell_comb \instaRam|WideNor0~42 (
// Equation(s):
// \instaRam|WideNor0~42_combout  = (\instaRam|WideNor0~41_combout  & (!\instaRam|Equal153~2_combout  & (\instaRam|WideNor0~37_combout  & \instaRam|WideNor0~40_combout )))

	.dataa(\instaRam|WideNor0~41_combout ),
	.datab(\instaRam|Equal153~2_combout ),
	.datac(\instaRam|WideNor0~37_combout ),
	.datad(\instaRam|WideNor0~40_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~42_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~42 .lut_mask = 16'h2000;
defparam \instaRam|WideNor0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N2
fiftyfivenm_lcell_comb \instaRam|Equal22~0 (
// Equation(s):
// \instaRam|Equal22~0_combout  = (\instaRam|Equal6~0_combout  & (!\instaRam|address [3] & \instaRam|address [4]))

	.dataa(\instaRam|Equal6~0_combout ),
	.datab(gnd),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal22~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal22~0 .lut_mask = 16'h0A00;
defparam \instaRam|Equal22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N12
fiftyfivenm_lcell_comb \instaRam|Equal65~1 (
// Equation(s):
// \instaRam|Equal65~1_combout  = (\instaRam|Equal1~4_combout  & (\instaRam|Equal65~0_combout  & (!\instaRam|address [1] & \instaRam|Equal1~7_combout )))

	.dataa(\instaRam|Equal1~4_combout ),
	.datab(\instaRam|Equal65~0_combout ),
	.datac(\instaRam|address [1]),
	.datad(\instaRam|Equal1~7_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal65~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal65~1 .lut_mask = 16'h0800;
defparam \instaRam|Equal65~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N24
fiftyfivenm_lcell_comb \instaRam|Equal29~0 (
// Equation(s):
// \instaRam|Equal29~0_combout  = (\instaRam|Equal0~4_combout  & (!\instaRam|address [0] & (!\instaRam|address [1] & \instaRam|Equal3~0_combout )))

	.dataa(\instaRam|Equal0~4_combout ),
	.datab(\instaRam|address [0]),
	.datac(\instaRam|address [1]),
	.datad(\instaRam|Equal3~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal29~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal29~0 .lut_mask = 16'h0200;
defparam \instaRam|Equal29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N22
fiftyfivenm_lcell_comb \instaRam|WideOr0~16 (
// Equation(s):
// \instaRam|WideOr0~16_combout  = (!\instaRam|Equal65~1_combout  & (((!\instaRam|address [5]) # (!\instaRam|address [6])) # (!\instaRam|Equal29~0_combout )))

	.dataa(\instaRam|Equal65~1_combout ),
	.datab(\instaRam|Equal29~0_combout ),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|WideOr0~16_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~16 .lut_mask = 16'h1555;
defparam \instaRam|WideOr0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N20
fiftyfivenm_lcell_comb \instaRam|Equal66~0 (
// Equation(s):
// \instaRam|Equal66~0_combout  = (\instaRam|Equal1~7_combout  & (\instaRam|Equal65~0_combout  & (\instaRam|Equal2~0_combout  & \instaRam|Equal3~0_combout )))

	.dataa(\instaRam|Equal1~7_combout ),
	.datab(\instaRam|Equal65~0_combout ),
	.datac(\instaRam|Equal2~0_combout ),
	.datad(\instaRam|Equal3~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal66~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal66~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N14
fiftyfivenm_lcell_comb \instaRam|WideOr10~1 (
// Equation(s):
// \instaRam|WideOr10~1_combout  = (!\instaRam|Equal66~0_combout  & (((!\instaRam|Equal0~3_combout ) # (!\instaRam|Equal0~1_combout )) # (!\instaRam|Equal6~0_combout )))

	.dataa(\instaRam|Equal66~0_combout ),
	.datab(\instaRam|Equal6~0_combout ),
	.datac(\instaRam|Equal0~1_combout ),
	.datad(\instaRam|Equal0~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~1 .lut_mask = 16'h1555;
defparam \instaRam|WideOr10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N18
fiftyfivenm_lcell_comb \instaRam|Equal59~0 (
// Equation(s):
// \instaRam|Equal59~0_combout  = (!\instaRam|address [6] & (\instaRam|Equal11~0_combout  & (\instaRam|address [5] & \instaRam|Equal0~1_combout )))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|Equal11~0_combout ),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|Equal0~1_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal59~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal59~0 .lut_mask = 16'h4000;
defparam \instaRam|Equal59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N16
fiftyfivenm_lcell_comb \instaRam|WideOr7~0 (
// Equation(s):
// \instaRam|WideOr7~0_combout  = (\instaRam|WideOr10~1_combout  & (!\instaRam|Equal59~0_combout  & ((!\instaRam|Equal49~0_combout ) # (!\instaRam|Equal30~0_combout ))))

	.dataa(\instaRam|WideOr10~1_combout ),
	.datab(\instaRam|Equal59~0_combout ),
	.datac(\instaRam|Equal30~0_combout ),
	.datad(\instaRam|Equal49~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~0 .lut_mask = 16'h0222;
defparam \instaRam|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N10
fiftyfivenm_lcell_comb \instaRam|WideOr7~1 (
// Equation(s):
// \instaRam|WideOr7~1_combout  = (\instaRam|WideOr0~16_combout  & (\instaRam|WideOr7~0_combout  & ((!\instaRam|Equal49~0_combout ) # (!\instaRam|Equal22~0_combout ))))

	.dataa(\instaRam|Equal22~0_combout ),
	.datab(\instaRam|WideOr0~16_combout ),
	.datac(\instaRam|WideOr7~0_combout ),
	.datad(\instaRam|Equal49~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~1 .lut_mask = 16'h40C0;
defparam \instaRam|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N8
fiftyfivenm_lcell_comb \instaRam|Equal52~0 (
// Equation(s):
// \instaRam|Equal52~0_combout  = (\instaRam|Equal12~0_combout  & (\instaRam|address [5] & (\instaRam|Equal17~0_combout  & !\instaRam|address [6])))

	.dataa(\instaRam|Equal12~0_combout ),
	.datab(\instaRam|address [5]),
	.datac(\instaRam|Equal17~0_combout ),
	.datad(\instaRam|address [6]),
	.cin(gnd),
	.combout(\instaRam|Equal52~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal52~0 .lut_mask = 16'h0080;
defparam \instaRam|Equal52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N4
fiftyfivenm_lcell_comb \instaRam|WideOr5~6 (
// Equation(s):
// \instaRam|WideOr5~6_combout  = (!\instaRam|Equal52~0_combout  & ((!\instaRam|Equal141~0_combout ) # (!\instaRam|Equal131~2_combout )))

	.dataa(gnd),
	.datab(\instaRam|Equal52~0_combout ),
	.datac(\instaRam|Equal131~2_combout ),
	.datad(\instaRam|Equal141~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~6 .lut_mask = 16'h0333;
defparam \instaRam|WideOr5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N10
fiftyfivenm_lcell_comb \instaRam|Equal33~0 (
// Equation(s):
// \instaRam|Equal33~0_combout  = (!\instaRam|address [3] & (!\instaRam|address [4] & (!\instaRam|address [6] & \instaRam|address [5])))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|Equal33~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal33~0 .lut_mask = 16'h0100;
defparam \instaRam|Equal33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N30
fiftyfivenm_lcell_comb \instaRam|WideOr8~6 (
// Equation(s):
// \instaRam|WideOr8~6_combout  = (\instaRam|Equal33~0_combout  & (!\instaRam|Equal9~0_combout  & ((!\instaRam|Equal12~0_combout ) # (!\instaRam|Equal25~0_combout )))) # (!\instaRam|Equal33~0_combout  & (((!\instaRam|Equal12~0_combout )) # 
// (!\instaRam|Equal25~0_combout )))

	.dataa(\instaRam|Equal33~0_combout ),
	.datab(\instaRam|Equal25~0_combout ),
	.datac(\instaRam|Equal9~0_combout ),
	.datad(\instaRam|Equal12~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~6 .lut_mask = 16'h135F;
defparam \instaRam|WideOr8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N8
fiftyfivenm_lcell_comb \instaRam|Equal26~0 (
// Equation(s):
// \instaRam|Equal26~0_combout  = (\instaRam|Equal1~6_combout  & (\instaRam|address [4] & (\instaRam|Equal10~2_combout  & \instaRam|address [3])))

	.dataa(\instaRam|Equal1~6_combout ),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|Equal10~2_combout ),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal26~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal26~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N26
fiftyfivenm_lcell_comb \instaRam|WideOr5~5 (
// Equation(s):
// \instaRam|WideOr5~5_combout  = (\instaRam|WideOr8~6_combout  & (!\instaRam|Equal26~0_combout  & ((!\instaRam|Equal73~0_combout ) # (!\instaRam|Equal9~0_combout ))))

	.dataa(\instaRam|WideOr8~6_combout ),
	.datab(\instaRam|Equal26~0_combout ),
	.datac(\instaRam|Equal9~0_combout ),
	.datad(\instaRam|Equal73~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~5 .lut_mask = 16'h0222;
defparam \instaRam|WideOr5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N2
fiftyfivenm_lcell_comb \instaRam|WideOr5~7 (
// Equation(s):
// \instaRam|WideOr5~7_combout  = (\instaRam|WideOr5~6_combout  & (\instaRam|WideOr5~5_combout  & ((!\instaRam|Equal13~0_combout ) # (!\instaRam|Equal113~0_combout ))))

	.dataa(\instaRam|WideOr5~6_combout ),
	.datab(\instaRam|Equal113~0_combout ),
	.datac(\instaRam|Equal13~0_combout ),
	.datad(\instaRam|WideOr5~5_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~7 .lut_mask = 16'h2A00;
defparam \instaRam|WideOr5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N4
fiftyfivenm_lcell_comb \instaRam|Equal164~0 (
// Equation(s):
// \instaRam|Equal164~0_combout  = (\instaRam|address [0] & (\instaRam|Equal129~2_combout  & (!\instaRam|address [2] & \instaRam|address [1])))

	.dataa(\instaRam|address [0]),
	.datab(\instaRam|Equal129~2_combout ),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|address [1]),
	.cin(gnd),
	.combout(\instaRam|Equal164~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal164~0 .lut_mask = 16'h0800;
defparam \instaRam|Equal164~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N8
fiftyfivenm_lcell_comb \instaRam|WideOr8~4 (
// Equation(s):
// \instaRam|WideOr8~4_combout  = (\instaRam|Equal164~0_combout  & (!\instaRam|Equal41~1_combout  & ((!\instaRam|Equal132~0_combout ) # (!\instaRam|Equal0~4_combout )))) # (!\instaRam|Equal164~0_combout  & (((!\instaRam|Equal132~0_combout ) # 
// (!\instaRam|Equal0~4_combout ))))

	.dataa(\instaRam|Equal164~0_combout ),
	.datab(\instaRam|Equal41~1_combout ),
	.datac(\instaRam|Equal0~4_combout ),
	.datad(\instaRam|Equal132~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~4 .lut_mask = 16'h0777;
defparam \instaRam|WideOr8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N14
fiftyfivenm_lcell_comb \instaRam|Equal60~0 (
// Equation(s):
// \instaRam|Equal60~0_combout  = (!\instaRam|address [6] & (\instaRam|Equal0~1_combout  & (\instaRam|address [5] & \instaRam|Equal12~0_combout )))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|Equal0~1_combout ),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|Equal12~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal60~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal60~0 .lut_mask = 16'h4000;
defparam \instaRam|Equal60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N12
fiftyfivenm_lcell_comb \instaRam|WideOr1~2 (
// Equation(s):
// \instaRam|WideOr1~2_combout  = (!\instaRam|Equal60~0_combout  & (!\instaRam|Equal27~0_combout  & ((!\instaRam|Equal32~0_combout ) # (!\instaRam|Equal1~6_combout ))))

	.dataa(\instaRam|Equal60~0_combout ),
	.datab(\instaRam|Equal1~6_combout ),
	.datac(\instaRam|Equal32~0_combout ),
	.datad(\instaRam|Equal27~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr1~2 .lut_mask = 16'h0015;
defparam \instaRam|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N18
fiftyfivenm_lcell_comb \instaRam|WideOr8~5 (
// Equation(s):
// \instaRam|WideOr8~5_combout  = (\instaRam|WideOr8~4_combout  & (\instaRam|WideOr1~2_combout  & ((!\instaRam|Equal130~2_combout ) # (!\instaRam|Equal149~0_combout ))))

	.dataa(\instaRam|Equal149~0_combout ),
	.datab(\instaRam|Equal130~2_combout ),
	.datac(\instaRam|WideOr8~4_combout ),
	.datad(\instaRam|WideOr1~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~5 .lut_mask = 16'h7000;
defparam \instaRam|WideOr8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N4
fiftyfivenm_lcell_comb \instaRam|Equal151~2 (
// Equation(s):
// \instaRam|Equal151~2_combout  = (!\instaRam|address [3] & (\instaRam|Equal131~2_combout  & (\instaRam|address [4] & \instaRam|address [2])))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|Equal131~2_combout ),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal151~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal151~2 .lut_mask = 16'h4000;
defparam \instaRam|Equal151~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N24
fiftyfivenm_lcell_comb \instaRam|Equal36~0 (
// Equation(s):
// \instaRam|Equal36~0_combout  = (\instaRam|Equal12~0_combout  & (\instaRam|Equal33~2_combout  & !\instaRam|address [6]))

	.dataa(\instaRam|Equal12~0_combout ),
	.datab(\instaRam|Equal33~2_combout ),
	.datac(\instaRam|address [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\instaRam|Equal36~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal36~0 .lut_mask = 16'h0808;
defparam \instaRam|Equal36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N22
fiftyfivenm_lcell_comb \instaRam|Equal105~0 (
// Equation(s):
// \instaRam|Equal105~0_combout  = (\instaRam|address [3] & (\instaRam|address [5] & (\instaRam|address [6] & !\instaRam|address [4])))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [5]),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal105~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal105~0 .lut_mask = 16'h0080;
defparam \instaRam|Equal105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N14
fiftyfivenm_lcell_comb \instaRam|WideOr5~8 (
// Equation(s):
// \instaRam|WideOr5~8_combout  = (!\instaRam|Equal36~0_combout  & ((!\instaRam|Equal105~0_combout ) # (!\instaRam|Equal1~5_combout )))

	.dataa(\instaRam|Equal1~5_combout ),
	.datab(\instaRam|Equal36~0_combout ),
	.datac(\instaRam|Equal105~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instaRam|WideOr5~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~8 .lut_mask = 16'h1313;
defparam \instaRam|WideOr5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N22
fiftyfivenm_lcell_comb \instaRam|WideOr5~9 (
// Equation(s):
// \instaRam|WideOr5~9_combout  = (!\instaRam|Equal151~2_combout  & (\instaRam|WideOr5~8_combout  & ((!\instaRam|Equal5~0_combout ) # (!\instaRam|Equal129~3_combout ))))

	.dataa(\instaRam|Equal151~2_combout ),
	.datab(\instaRam|Equal129~3_combout ),
	.datac(\instaRam|WideOr5~8_combout ),
	.datad(\instaRam|Equal5~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~9 .lut_mask = 16'h1050;
defparam \instaRam|WideOr5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
fiftyfivenm_lcell_comb \instaRam|Equal173~0 (
// Equation(s):
// \instaRam|Equal173~0_combout  = (!\instaRam|address [1] & (\instaRam|Equal161~0_combout  & (\instaRam|Equal41~1_combout  & \instaRam|address [2])))

	.dataa(\instaRam|address [1]),
	.datab(\instaRam|Equal161~0_combout ),
	.datac(\instaRam|Equal41~1_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal173~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal173~0 .lut_mask = 16'h4000;
defparam \instaRam|Equal173~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N16
fiftyfivenm_lcell_comb \instaRam|WideOr5~10 (
// Equation(s):
// \instaRam|WideOr5~10_combout  = (\instaRam|WideOr5~7_combout  & (\instaRam|WideOr8~5_combout  & (\instaRam|WideOr5~9_combout  & !\instaRam|Equal173~0_combout )))

	.dataa(\instaRam|WideOr5~7_combout ),
	.datab(\instaRam|WideOr8~5_combout ),
	.datac(\instaRam|WideOr5~9_combout ),
	.datad(\instaRam|Equal173~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~10 .lut_mask = 16'h0080;
defparam \instaRam|WideOr5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N2
fiftyfivenm_lcell_comb \instaRam|Equal41~0 (
// Equation(s):
// \instaRam|Equal41~0_combout  = (\instaRam|address [3] & (!\instaRam|address [4] & (!\instaRam|address [6] & \instaRam|address [5])))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|Equal41~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal41~0 .lut_mask = 16'h0200;
defparam \instaRam|Equal41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N10
fiftyfivenm_lcell_comb \instaRam|WideOr10~2 (
// Equation(s):
// \instaRam|WideOr10~2_combout  = (\instaRam|Equal41~0_combout  & (!\instaRam|Equal16~0_combout  & ((!\instaRam|Equal12~0_combout ) # (!\instaRam|Equal113~0_combout )))) # (!\instaRam|Equal41~0_combout  & (((!\instaRam|Equal12~0_combout ) # 
// (!\instaRam|Equal113~0_combout ))))

	.dataa(\instaRam|Equal41~0_combout ),
	.datab(\instaRam|Equal16~0_combout ),
	.datac(\instaRam|Equal113~0_combout ),
	.datad(\instaRam|Equal12~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~2 .lut_mask = 16'h0777;
defparam \instaRam|WideOr10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N30
fiftyfivenm_lcell_comb \instaRam|Equal152~0 (
// Equation(s):
// \instaRam|Equal152~0_combout  = (\instaRam|Equal0~2_combout  & (\instaRam|Equal149~0_combout  & (!\instaRam|address [5] & \instaRam|Equal129~2_combout )))

	.dataa(\instaRam|Equal0~2_combout ),
	.datab(\instaRam|Equal149~0_combout ),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|Equal129~2_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal152~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal152~0 .lut_mask = 16'h0800;
defparam \instaRam|Equal152~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N4
fiftyfivenm_lcell_comb \instaRam|WideOr10~3 (
// Equation(s):
// \instaRam|WideOr10~3_combout  = (\instaRam|WideOr10~2_combout  & (!\instaRam|Equal152~0_combout  & ((!\instaRam|Equal5~0_combout ) # (!\instaRam|Equal131~2_combout ))))

	.dataa(\instaRam|WideOr10~2_combout ),
	.datab(\instaRam|Equal152~0_combout ),
	.datac(\instaRam|Equal131~2_combout ),
	.datad(\instaRam|Equal5~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~3 .lut_mask = 16'h0222;
defparam \instaRam|WideOr10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N0
fiftyfivenm_lcell_comb \instaRam|Equal68~0 (
// Equation(s):
// \instaRam|Equal68~0_combout  = (\instaRam|Equal0~0_combout  & (\instaRam|Equal1~7_combout  & (!\instaRam|address [7] & \instaRam|Equal65~0_combout )))

	.dataa(\instaRam|Equal0~0_combout ),
	.datab(\instaRam|Equal1~7_combout ),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|Equal65~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal68~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal68~0 .lut_mask = 16'h0800;
defparam \instaRam|Equal68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N22
fiftyfivenm_lcell_comb \instaRam|WideNor0~32 (
// Equation(s):
// \instaRam|WideNor0~32_combout  = (!\instaRam|Equal68~0_combout  & ((!\instaRam|Equal141~0_combout ) # (!\instaRam|Equal129~3_combout )))

	.dataa(\instaRam|Equal129~3_combout ),
	.datab(\instaRam|Equal141~0_combout ),
	.datac(gnd),
	.datad(\instaRam|Equal68~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~32_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~32 .lut_mask = 16'h0077;
defparam \instaRam|WideNor0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N8
fiftyfivenm_lcell_comb \instaRam|WideNor0~33 (
// Equation(s):
// \instaRam|WideNor0~33_combout  = (\instaRam|WideOr10~3_combout  & (\instaRam|WideNor0~32_combout  & ((!\instaRam|Equal11~0_combout ) # (!\instaRam|Equal105~0_combout ))))

	.dataa(\instaRam|Equal105~0_combout ),
	.datab(\instaRam|Equal11~0_combout ),
	.datac(\instaRam|WideOr10~3_combout ),
	.datad(\instaRam|WideNor0~32_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~33_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~33 .lut_mask = 16'h7000;
defparam \instaRam|WideNor0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N8
fiftyfivenm_lcell_comb \instaRam|Equal123~0 (
// Equation(s):
// \instaRam|Equal123~0_combout  = (\instaRam|address [3] & (\instaRam|address [4] & (\instaRam|address [6] & \instaRam|address [5])))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|Equal123~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal123~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal123~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N10
fiftyfivenm_lcell_comb \instaRam|WideOr4~1 (
// Equation(s):
// \instaRam|WideOr4~1_combout  = (\instaRam|Equal12~0_combout  & (!\instaRam|Equal123~0_combout  & ((!\instaRam|Equal129~3_combout ) # (!\instaRam|Equal1~7_combout )))) # (!\instaRam|Equal12~0_combout  & (((!\instaRam|Equal129~3_combout )) # 
// (!\instaRam|Equal1~7_combout )))

	.dataa(\instaRam|Equal12~0_combout ),
	.datab(\instaRam|Equal1~7_combout ),
	.datac(\instaRam|Equal129~3_combout ),
	.datad(\instaRam|Equal123~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~1 .lut_mask = 16'h153F;
defparam \instaRam|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
fiftyfivenm_lcell_comb \instaRam|Equal169~0 (
// Equation(s):
// \instaRam|Equal169~0_combout  = (!\instaRam|address [0] & (\instaRam|Equal129~2_combout  & (\instaRam|Equal41~1_combout  & !\instaRam|address [2])))

	.dataa(\instaRam|address [0]),
	.datab(\instaRam|Equal129~2_combout ),
	.datac(\instaRam|Equal41~1_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal169~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal169~0 .lut_mask = 16'h0040;
defparam \instaRam|Equal169~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
fiftyfivenm_lcell_comb \instaRam|Equal162~0 (
// Equation(s):
// \instaRam|Equal162~0_combout  = (\instaRam|Equal129~2_combout  & (\instaRam|Equal2~0_combout  & (\instaRam|Equal33~2_combout  & !\instaRam|address [2])))

	.dataa(\instaRam|Equal129~2_combout ),
	.datab(\instaRam|Equal2~0_combout ),
	.datac(\instaRam|Equal33~2_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal162~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal162~0 .lut_mask = 16'h0080;
defparam \instaRam|Equal162~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
fiftyfivenm_lcell_comb \instaRam|WideOr13~2 (
// Equation(s):
// \instaRam|WideOr13~2_combout  = (!\instaRam|Equal162~0_combout  & ((\instaRam|address [1]) # (!\instaRam|Equal169~0_combout )))

	.dataa(\instaRam|Equal169~0_combout ),
	.datab(gnd),
	.datac(\instaRam|address [1]),
	.datad(\instaRam|Equal162~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~2 .lut_mask = 16'h00F5;
defparam \instaRam|WideOr13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N0
fiftyfivenm_lcell_comb \instaRam|WideNor0~34 (
// Equation(s):
// \instaRam|WideNor0~34_combout  = (\instaRam|WideNor0~33_combout  & (\instaRam|WideOr4~1_combout  & \instaRam|WideOr13~2_combout ))

	.dataa(\instaRam|WideNor0~33_combout ),
	.datab(gnd),
	.datac(\instaRam|WideOr4~1_combout ),
	.datad(\instaRam|WideOr13~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~34_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~34 .lut_mask = 16'hA000;
defparam \instaRam|WideNor0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N24
fiftyfivenm_lcell_comb \instaRam|WideNor0~35 (
// Equation(s):
// \instaRam|WideNor0~35_combout  = (\instaRam|WideOr7~1_combout  & (\instaRam|WideOr5~10_combout  & (\instaRam|WideNor0~31_combout  & \instaRam|WideNor0~34_combout )))

	.dataa(\instaRam|WideOr7~1_combout ),
	.datab(\instaRam|WideOr5~10_combout ),
	.datac(\instaRam|WideNor0~31_combout ),
	.datad(\instaRam|WideNor0~34_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~35_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~35 .lut_mask = 16'h8000;
defparam \instaRam|WideNor0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N30
fiftyfivenm_lcell_comb \instaRam|WideNor0~43 (
// Equation(s):
// \instaRam|WideNor0~43_combout  = (\instaRam|WideOr0~6_combout  & (\instaRam|WideOr5~11_combout  & (\instaRam|WideNor0~42_combout  & \instaRam|WideNor0~35_combout )))

	.dataa(\instaRam|WideOr0~6_combout ),
	.datab(\instaRam|WideOr5~11_combout ),
	.datac(\instaRam|WideNor0~42_combout ),
	.datad(\instaRam|WideNor0~35_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~43_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~43 .lut_mask = 16'h8000;
defparam \instaRam|WideNor0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N6
fiftyfivenm_lcell_comb \instaRam|Equal80~0 (
// Equation(s):
// \instaRam|Equal80~0_combout  = (\instaRam|Equal73~0_combout  & (\instaRam|address [2] & (!\instaRam|address [7] & \instaRam|Equal0~0_combout )))

	.dataa(\instaRam|Equal73~0_combout ),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|Equal0~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal80~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal80~0 .lut_mask = 16'h0800;
defparam \instaRam|Equal80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N8
fiftyfivenm_lcell_comb \instaRam|WideOr9~0 (
// Equation(s):
// \instaRam|WideOr9~0_combout  = (!\instaRam|Equal80~0_combout  & (((!\instaRam|Equal65~0_combout ) # (!\instaRam|Equal0~1_combout )) # (!\instaRam|Equal9~0_combout )))

	.dataa(\instaRam|Equal9~0_combout ),
	.datab(\instaRam|Equal0~1_combout ),
	.datac(\instaRam|Equal80~0_combout ),
	.datad(\instaRam|Equal65~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr9~0 .lut_mask = 16'h070F;
defparam \instaRam|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N4
fiftyfivenm_lcell_comb \instaRam|Equal85~0 (
// Equation(s):
// \instaRam|Equal85~0_combout  = (\instaRam|address [6] & (\instaRam|Equal13~0_combout  & (!\instaRam|address [5] & \instaRam|Equal17~0_combout )))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|Equal13~0_combout ),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|Equal17~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal85~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal85~0 .lut_mask = 16'h0800;
defparam \instaRam|Equal85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N22
fiftyfivenm_lcell_comb \instaRam|WideNor0~12 (
// Equation(s):
// \instaRam|WideNor0~12_combout  = (\instaRam|WideOr9~0_combout  & (!\instaRam|Equal85~0_combout  & ((!\instaRam|Equal0~3_combout ) # (!\instaRam|Equal22~0_combout ))))

	.dataa(\instaRam|WideOr9~0_combout ),
	.datab(\instaRam|Equal85~0_combout ),
	.datac(\instaRam|Equal22~0_combout ),
	.datad(\instaRam|Equal0~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~12_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~12 .lut_mask = 16'h0222;
defparam \instaRam|WideNor0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N18
fiftyfivenm_lcell_comb \instaRam|Equal165~0 (
// Equation(s):
// \instaRam|Equal165~0_combout  = (!\instaRam|address [3] & (\instaRam|address [5] & (!\instaRam|address [4] & \instaRam|address [2])))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [5]),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal165~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal165~0 .lut_mask = 16'h0400;
defparam \instaRam|Equal165~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N14
fiftyfivenm_lcell_comb \instaRam|Equal167~0 (
// Equation(s):
// \instaRam|Equal167~0_combout  = (!\instaRam|address [0] & (\instaRam|Equal165~0_combout  & (\instaRam|Equal129~2_combout  & \instaRam|address [1])))

	.dataa(\instaRam|address [0]),
	.datab(\instaRam|Equal165~0_combout ),
	.datac(\instaRam|Equal129~2_combout ),
	.datad(\instaRam|address [1]),
	.cin(gnd),
	.combout(\instaRam|Equal167~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal167~0 .lut_mask = 16'h4000;
defparam \instaRam|Equal167~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N18
fiftyfivenm_lcell_comb \instaRam|WideOr8~2 (
// Equation(s):
// \instaRam|WideOr8~2_combout  = (!\instaRam|Equal167~0_combout  & (((!\instaRam|Equal0~1_combout ) # (!\instaRam|Equal65~0_combout )) # (!\instaRam|Equal6~0_combout )))

	.dataa(\instaRam|Equal6~0_combout ),
	.datab(\instaRam|Equal65~0_combout ),
	.datac(\instaRam|Equal167~0_combout ),
	.datad(\instaRam|Equal0~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~2 .lut_mask = 16'h070F;
defparam \instaRam|WideOr8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N24
fiftyfivenm_lcell_comb \instaRam|Equal97~0 (
// Equation(s):
// \instaRam|Equal97~0_combout  = (!\instaRam|address [3] & (\instaRam|address [5] & (\instaRam|address [6] & !\instaRam|address [4])))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [5]),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal97~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal97~0 .lut_mask = 16'h0040;
defparam \instaRam|Equal97~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N4
fiftyfivenm_lcell_comb \instaRam|Equal97~1 (
// Equation(s):
// \instaRam|Equal97~1_combout  = (\instaRam|Equal1~4_combout  & (!\instaRam|address [1] & (\instaRam|Equal97~0_combout  & !\instaRam|address [2])))

	.dataa(\instaRam|Equal1~4_combout ),
	.datab(\instaRam|address [1]),
	.datac(\instaRam|Equal97~0_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal97~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal97~1 .lut_mask = 16'h0020;
defparam \instaRam|Equal97~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N10
fiftyfivenm_lcell_comb \instaRam|WideOr6~12 (
// Equation(s):
// \instaRam|WideOr6~12_combout  = (\instaRam|Equal2~0_combout  & ((\instaRam|address [2] & (\instaRam|Equal33~2_combout )) # (!\instaRam|address [2] & ((\instaRam|Equal41~1_combout )))))

	.dataa(\instaRam|Equal33~2_combout ),
	.datab(\instaRam|Equal41~1_combout ),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|Equal2~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~12_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~12 .lut_mask = 16'hAC00;
defparam \instaRam|WideOr6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N0
fiftyfivenm_lcell_comb \instaRam|Equal6~1 (
// Equation(s):
// \instaRam|Equal6~1_combout  = (\instaRam|Equal6~0_combout  & (\instaRam|Equal1~6_combout  & (!\instaRam|address [4] & !\instaRam|address [3])))

	.dataa(\instaRam|Equal6~0_combout ),
	.datab(\instaRam|Equal1~6_combout ),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal6~1 .lut_mask = 16'h0008;
defparam \instaRam|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N4
fiftyfivenm_lcell_comb \instaRam|WideOr6~13 (
// Equation(s):
// \instaRam|WideOr6~13_combout  = (\instaRam|Equal1~4_combout  & (!\instaRam|address [1] & (\instaRam|address [2] & \instaRam|Equal97~0_combout )))

	.dataa(\instaRam|Equal1~4_combout ),
	.datab(\instaRam|address [1]),
	.datac(\instaRam|address [2]),
	.datad(\instaRam|Equal97~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~13_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~13 .lut_mask = 16'h2000;
defparam \instaRam|WideOr6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N22
fiftyfivenm_lcell_comb \instaRam|WideOr6~14 (
// Equation(s):
// \instaRam|WideOr6~14_combout  = (!\instaRam|Equal6~1_combout  & (!\instaRam|WideOr6~13_combout  & ((!\instaRam|Equal129~2_combout ) # (!\instaRam|WideOr6~12_combout ))))

	.dataa(\instaRam|WideOr6~12_combout ),
	.datab(\instaRam|Equal6~1_combout ),
	.datac(\instaRam|WideOr6~13_combout ),
	.datad(\instaRam|Equal129~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~14_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~14 .lut_mask = 16'h0103;
defparam \instaRam|WideOr6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N4
fiftyfivenm_lcell_comb \instaRam|Equal11~1 (
// Equation(s):
// \instaRam|Equal11~1_combout  = (\instaRam|address [1] & (\instaRam|Equal9~2_combout  & (\instaRam|Equal1~4_combout  & !\instaRam|address [2])))

	.dataa(\instaRam|address [1]),
	.datab(\instaRam|Equal9~2_combout ),
	.datac(\instaRam|Equal1~4_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal11~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal11~1 .lut_mask = 16'h0080;
defparam \instaRam|Equal11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
fiftyfivenm_lcell_comb \instaRam|WideOr6~15 (
// Equation(s):
// \instaRam|WideOr6~15_combout  = (\instaRam|WideOr6~14_combout  & (!\instaRam|Equal11~1_combout  & ((!\instaRam|Equal17~1_combout ) # (!\instaRam|Equal12~0_combout ))))

	.dataa(\instaRam|WideOr6~14_combout ),
	.datab(\instaRam|Equal11~1_combout ),
	.datac(\instaRam|Equal12~0_combout ),
	.datad(\instaRam|Equal17~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~15_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~15 .lut_mask = 16'h0222;
defparam \instaRam|WideOr6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N22
fiftyfivenm_lcell_comb \instaRam|WideOr5~3 (
// Equation(s):
// \instaRam|WideOr5~3_combout  = (!\instaRam|Equal69~0_combout  & (\instaRam|WideOr8~2_combout  & (!\instaRam|Equal97~1_combout  & \instaRam|WideOr6~15_combout )))

	.dataa(\instaRam|Equal69~0_combout ),
	.datab(\instaRam|WideOr8~2_combout ),
	.datac(\instaRam|Equal97~1_combout ),
	.datad(\instaRam|WideOr6~15_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~3 .lut_mask = 16'h0400;
defparam \instaRam|WideOr5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N4
fiftyfivenm_lcell_comb \instaRam|WideOr6~9 (
// Equation(s):
// \instaRam|WideOr6~9_combout  = (\instaRam|address [6] & ((\instaRam|Equal10~2_combout ) # ((!\instaRam|address [3] & \instaRam|Equal6~0_combout ))))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|Equal10~2_combout ),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|Equal6~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~9 .lut_mask = 16'hD0C0;
defparam \instaRam|WideOr6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N26
fiftyfivenm_lcell_comb \instaRam|Equal33~1 (
// Equation(s):
// \instaRam|Equal33~1_combout  = (\instaRam|address [5] & !\instaRam|address [4])

	.dataa(\instaRam|address [5]),
	.datab(gnd),
	.datac(\instaRam|address [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\instaRam|Equal33~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal33~1 .lut_mask = 16'h0A0A;
defparam \instaRam|Equal33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N28
fiftyfivenm_lcell_comb \instaRam|WideOr6~10 (
// Equation(s):
// \instaRam|WideOr6~10_combout  = (\instaRam|Equal33~2_combout  & ((\instaRam|Equal164~0_combout ) # ((\instaRam|WideOr6~9_combout  & \instaRam|Equal33~1_combout )))) # (!\instaRam|Equal33~2_combout  & (\instaRam|WideOr6~9_combout  & 
// (\instaRam|Equal33~1_combout )))

	.dataa(\instaRam|Equal33~2_combout ),
	.datab(\instaRam|WideOr6~9_combout ),
	.datac(\instaRam|Equal33~1_combout ),
	.datad(\instaRam|Equal164~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~10 .lut_mask = 16'hEAC0;
defparam \instaRam|WideOr6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N6
fiftyfivenm_lcell_comb \instaRam|WideOr6~11 (
// Equation(s):
// \instaRam|WideOr6~11_combout  = (!\instaRam|WideOr6~10_combout  & (((!\instaRam|Equal3~1_combout ) # (!\instaRam|Equal0~4_combout )) # (!\instaRam|Equal65~0_combout )))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|WideOr6~10_combout ),
	.datac(\instaRam|Equal0~4_combout ),
	.datad(\instaRam|Equal3~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~11_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~11 .lut_mask = 16'h1333;
defparam \instaRam|WideOr6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N2
fiftyfivenm_lcell_comb \instaRam|Equal58~0 (
// Equation(s):
// \instaRam|Equal58~0_combout  = (\instaRam|address [3] & (\instaRam|Equal10~2_combout  & (\instaRam|Equal49~0_combout  & \instaRam|address [4])))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|Equal10~2_combout ),
	.datac(\instaRam|Equal49~0_combout ),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal58~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal58~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N12
fiftyfivenm_lcell_comb \instaRam|WideOr5~2 (
// Equation(s):
// \instaRam|WideOr5~2_combout  = (!\instaRam|Equal58~0_combout  & (((!\instaRam|Equal113~0_combout  & !\instaRam|Equal25~0_combout )) # (!\instaRam|Equal9~0_combout )))

	.dataa(\instaRam|Equal9~0_combout ),
	.datab(\instaRam|Equal58~0_combout ),
	.datac(\instaRam|Equal113~0_combout ),
	.datad(\instaRam|Equal25~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~2 .lut_mask = 16'h1113;
defparam \instaRam|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N2
fiftyfivenm_lcell_comb \instaRam|Equal123~1 (
// Equation(s):
// \instaRam|Equal123~1_combout  = (\instaRam|Equal123~0_combout  & (\instaRam|address [1] & (\instaRam|Equal1~4_combout  & !\instaRam|address [2])))

	.dataa(\instaRam|Equal123~0_combout ),
	.datab(\instaRam|address [1]),
	.datac(\instaRam|Equal1~4_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal123~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal123~1 .lut_mask = 16'h0080;
defparam \instaRam|Equal123~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N26
fiftyfivenm_lcell_comb \instaRam|WideOr1~0 (
// Equation(s):
// \instaRam|WideOr1~0_combout  = (\instaRam|WideOr5~2_combout  & (!\instaRam|Equal123~1_combout  & ((!\instaRam|Equal17~0_combout ) # (!\instaRam|Equal140~0_combout ))))

	.dataa(\instaRam|WideOr5~2_combout ),
	.datab(\instaRam|Equal140~0_combout ),
	.datac(\instaRam|Equal17~0_combout ),
	.datad(\instaRam|Equal123~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr1~0 .lut_mask = 16'h002A;
defparam \instaRam|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N24
fiftyfivenm_lcell_comb \instaRam|Equal8~0 (
// Equation(s):
// \instaRam|Equal8~0_combout  = (\instaRam|Equal1~6_combout  & (\instaRam|Equal5~0_combout  & (!\instaRam|address [7] & \instaRam|Equal0~0_combout )))

	.dataa(\instaRam|Equal1~6_combout ),
	.datab(\instaRam|Equal5~0_combout ),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|Equal0~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal8~0 .lut_mask = 16'h0800;
defparam \instaRam|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N20
fiftyfivenm_lcell_comb \instaRam|Equal2~1 (
// Equation(s):
// \instaRam|Equal2~1_combout  = (\instaRam|Equal1~6_combout  & (\instaRam|Equal2~0_combout  & (\instaRam|Equal1~7_combout  & \instaRam|Equal3~0_combout )))

	.dataa(\instaRam|Equal1~6_combout ),
	.datab(\instaRam|Equal2~0_combout ),
	.datac(\instaRam|Equal1~7_combout ),
	.datad(\instaRam|Equal3~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal2~1 .lut_mask = 16'h8000;
defparam \instaRam|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N22
fiftyfivenm_lcell_comb \instaRam|WideOr6~4 (
// Equation(s):
// \instaRam|WideOr6~4_combout  = (!\instaRam|Equal2~1_combout  & (((\instaRam|address [7]) # (!\instaRam|Equal1~8_combout )) # (!\instaRam|Equal0~0_combout )))

	.dataa(\instaRam|Equal0~0_combout ),
	.datab(\instaRam|Equal2~1_combout ),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|Equal1~8_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~4 .lut_mask = 16'h3133;
defparam \instaRam|WideOr6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N10
fiftyfivenm_lcell_comb \instaRam|WideOr6~5 (
// Equation(s):
// \instaRam|WideOr6~5_combout  = (!\instaRam|Equal8~0_combout  & (\instaRam|WideOr6~4_combout  & ((!\instaRam|Equal65~0_combout ) # (!\instaRam|Equal32~0_combout ))))

	.dataa(\instaRam|Equal32~0_combout ),
	.datab(\instaRam|Equal8~0_combout ),
	.datac(\instaRam|WideOr6~4_combout ),
	.datad(\instaRam|Equal65~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~5 .lut_mask = 16'h1030;
defparam \instaRam|WideOr6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N8
fiftyfivenm_lcell_comb \instaRam|WideOr6~3 (
// Equation(s):
// \instaRam|WideOr6~3_combout  = (\instaRam|Equal24~0_combout  & (!\instaRam|Equal49~0_combout  & ((!\instaRam|Equal9~2_combout ) # (!\instaRam|Equal15~0_combout )))) # (!\instaRam|Equal24~0_combout  & (((!\instaRam|Equal9~2_combout ) # 
// (!\instaRam|Equal15~0_combout ))))

	.dataa(\instaRam|Equal24~0_combout ),
	.datab(\instaRam|Equal49~0_combout ),
	.datac(\instaRam|Equal15~0_combout ),
	.datad(\instaRam|Equal9~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~3 .lut_mask = 16'h0777;
defparam \instaRam|WideOr6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N8
fiftyfivenm_lcell_comb \instaRam|Equal23~0 (
// Equation(s):
// \instaRam|Equal23~0_combout  = (\instaRam|address [1] & (\instaRam|Equal17~0_combout  & (\instaRam|Equal1~4_combout  & \instaRam|address [2])))

	.dataa(\instaRam|address [1]),
	.datab(\instaRam|Equal17~0_combout ),
	.datac(\instaRam|Equal1~4_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal23~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal23~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N26
fiftyfivenm_lcell_comb \instaRam|WideOr6~6 (
// Equation(s):
// \instaRam|WideOr6~6_combout  = (\instaRam|WideOr6~5_combout  & (\instaRam|WideOr6~3_combout  & ((!\instaRam|Equal23~0_combout ) # (!\instaRam|Equal1~6_combout ))))

	.dataa(\instaRam|WideOr6~5_combout ),
	.datab(\instaRam|Equal1~6_combout ),
	.datac(\instaRam|WideOr6~3_combout ),
	.datad(\instaRam|Equal23~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~6 .lut_mask = 16'h20A0;
defparam \instaRam|WideOr6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N6
fiftyfivenm_lcell_comb \instaRam|WideOr6~2 (
// Equation(s):
// \instaRam|WideOr6~2_combout  = (\instaRam|Equal41~0_combout  & (!\instaRam|Equal6~0_combout  & ((!\instaRam|Equal9~2_combout ) # (!\instaRam|Equal16~0_combout )))) # (!\instaRam|Equal41~0_combout  & (((!\instaRam|Equal9~2_combout )) # 
// (!\instaRam|Equal16~0_combout )))

	.dataa(\instaRam|Equal41~0_combout ),
	.datab(\instaRam|Equal16~0_combout ),
	.datac(\instaRam|Equal6~0_combout ),
	.datad(\instaRam|Equal9~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~2 .lut_mask = 16'h135F;
defparam \instaRam|WideOr6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N4
fiftyfivenm_lcell_comb \instaRam|Equal67~0 (
// Equation(s):
// \instaRam|Equal67~0_combout  = (\instaRam|Equal65~0_combout  & (!\instaRam|address [0] & (\instaRam|address [1] & \instaRam|Equal3~0_combout )))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|address [0]),
	.datac(\instaRam|address [1]),
	.datad(\instaRam|Equal3~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal67~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal67~0 .lut_mask = 16'h2000;
defparam \instaRam|Equal67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N18
fiftyfivenm_lcell_comb \instaRam|WideOr4~2 (
// Equation(s):
// \instaRam|WideOr4~2_combout  = (\instaRam|Equal1~7_combout  & (!\instaRam|Equal130~2_combout  & ((!\instaRam|Equal5~0_combout ) # (!\instaRam|Equal67~0_combout )))) # (!\instaRam|Equal1~7_combout  & (((!\instaRam|Equal5~0_combout ) # 
// (!\instaRam|Equal67~0_combout ))))

	.dataa(\instaRam|Equal1~7_combout ),
	.datab(\instaRam|Equal130~2_combout ),
	.datac(\instaRam|Equal67~0_combout ),
	.datad(\instaRam|Equal5~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~2 .lut_mask = 16'h0777;
defparam \instaRam|WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N28
fiftyfivenm_lcell_comb \instaRam|Equal5~1 (
// Equation(s):
// \instaRam|Equal5~1_combout  = (\instaRam|Equal1~6_combout  & (\instaRam|Equal5~0_combout  & (\instaRam|Equal1~4_combout  & !\instaRam|address [1])))

	.dataa(\instaRam|Equal1~6_combout ),
	.datab(\instaRam|Equal5~0_combout ),
	.datac(\instaRam|Equal1~4_combout ),
	.datad(\instaRam|address [1]),
	.cin(gnd),
	.combout(\instaRam|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal5~1 .lut_mask = 16'h0080;
defparam \instaRam|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N22
fiftyfivenm_lcell_comb \instaRam|WideOr6~7 (
// Equation(s):
// \instaRam|WideOr6~7_combout  = (\instaRam|WideOr4~2_combout  & (!\instaRam|Equal5~1_combout  & ((!\instaRam|Equal15~0_combout ) # (!\instaRam|Equal105~0_combout ))))

	.dataa(\instaRam|WideOr4~2_combout ),
	.datab(\instaRam|Equal5~1_combout ),
	.datac(\instaRam|Equal105~0_combout ),
	.datad(\instaRam|Equal15~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~7 .lut_mask = 16'h0222;
defparam \instaRam|WideOr6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
fiftyfivenm_lcell_comb \instaRam|Equal174~0 (
// Equation(s):
// \instaRam|Equal174~0_combout  = (\instaRam|Equal2~0_combout  & (\instaRam|Equal129~2_combout  & (\instaRam|Equal41~1_combout  & \instaRam|address [2])))

	.dataa(\instaRam|Equal2~0_combout ),
	.datab(\instaRam|Equal129~2_combout ),
	.datac(\instaRam|Equal41~1_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal174~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal174~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal174~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
fiftyfivenm_lcell_comb \instaRam|WideOr5~0 (
// Equation(s):
// \instaRam|WideOr5~0_combout  = (!\instaRam|Equal174~0_combout  & (((\instaRam|address [6]) # (!\instaRam|Equal33~2_combout )) # (!\instaRam|Equal10~2_combout )))

	.dataa(\instaRam|Equal174~0_combout ),
	.datab(\instaRam|Equal10~2_combout ),
	.datac(\instaRam|Equal33~2_combout ),
	.datad(\instaRam|address [6]),
	.cin(gnd),
	.combout(\instaRam|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~0 .lut_mask = 16'h5515;
defparam \instaRam|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
fiftyfivenm_lcell_comb \instaRam|WideOr5~1 (
// Equation(s):
// \instaRam|WideOr5~1_combout  = (\instaRam|WideOr5~0_combout  & ((!\instaRam|address [1]) # (!\instaRam|Equal169~0_combout )))

	.dataa(\instaRam|Equal169~0_combout ),
	.datab(gnd),
	.datac(\instaRam|address [1]),
	.datad(\instaRam|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~1 .lut_mask = 16'h5F00;
defparam \instaRam|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N24
fiftyfivenm_lcell_comb \instaRam|WideOr6~8 (
// Equation(s):
// \instaRam|WideOr6~8_combout  = (\instaRam|WideOr6~7_combout  & (\instaRam|WideOr5~1_combout  & ((!\instaRam|Equal9~2_combout ) # (!\instaRam|Equal9~0_combout ))))

	.dataa(\instaRam|WideOr6~7_combout ),
	.datab(\instaRam|Equal9~0_combout ),
	.datac(\instaRam|WideOr5~1_combout ),
	.datad(\instaRam|Equal9~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~8 .lut_mask = 16'h20A0;
defparam \instaRam|WideOr6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N4
fiftyfivenm_lcell_comb \instaRam|WideOr1~1 (
// Equation(s):
// \instaRam|WideOr1~1_combout  = (\instaRam|WideOr1~0_combout  & (\instaRam|WideOr6~6_combout  & (\instaRam|WideOr6~2_combout  & \instaRam|WideOr6~8_combout )))

	.dataa(\instaRam|WideOr1~0_combout ),
	.datab(\instaRam|WideOr6~6_combout ),
	.datac(\instaRam|WideOr6~2_combout ),
	.datad(\instaRam|WideOr6~8_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr1~1 .lut_mask = 16'h8000;
defparam \instaRam|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N24
fiftyfivenm_lcell_comb \instaRam|WideNor0~13 (
// Equation(s):
// \instaRam|WideNor0~13_combout  = (\instaRam|WideNor0~12_combout  & (\instaRam|WideOr5~3_combout  & (\instaRam|WideOr6~11_combout  & \instaRam|WideOr1~1_combout )))

	.dataa(\instaRam|WideNor0~12_combout ),
	.datab(\instaRam|WideOr5~3_combout ),
	.datac(\instaRam|WideOr6~11_combout ),
	.datad(\instaRam|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~13_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~13 .lut_mask = 16'h8000;
defparam \instaRam|WideNor0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N20
fiftyfivenm_lcell_comb \instaRam|Equal83~4 (
// Equation(s):
// \instaRam|Equal83~4_combout  = (\instaRam|Equal65~0_combout  & (\instaRam|address [4] & (\instaRam|Equal11~0_combout  & !\instaRam|address [3])))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|Equal11~0_combout ),
	.datad(\instaRam|address [3]),
	.cin(gnd),
	.combout(\instaRam|Equal83~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal83~4 .lut_mask = 16'h0080;
defparam \instaRam|Equal83~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N18
fiftyfivenm_lcell_comb \instaRam|WideNor0~14 (
// Equation(s):
// \instaRam|WideNor0~14_combout  = (!\instaRam|Equal83~4_combout  & ((!\instaRam|Equal12~0_combout ) # (!\instaRam|Equal73~0_combout )))

	.dataa(gnd),
	.datab(\instaRam|Equal73~0_combout ),
	.datac(\instaRam|Equal12~0_combout ),
	.datad(\instaRam|Equal83~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~14_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~14 .lut_mask = 16'h003F;
defparam \instaRam|WideNor0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N22
fiftyfivenm_lcell_comb \instaRam|Equal161~1 (
// Equation(s):
// \instaRam|Equal161~1_combout  = (\instaRam|Equal33~2_combout  & (\instaRam|Equal129~2_combout  & (!\instaRam|address [0] & !\instaRam|address [2])))

	.dataa(\instaRam|Equal33~2_combout ),
	.datab(\instaRam|Equal129~2_combout ),
	.datac(\instaRam|address [0]),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal161~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal161~1 .lut_mask = 16'h0008;
defparam \instaRam|Equal161~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N6
fiftyfivenm_lcell_comb \instaRam|Equal51~0 (
// Equation(s):
// \instaRam|Equal51~0_combout  = (!\instaRam|address [6] & (\instaRam|Equal17~0_combout  & (\instaRam|address [5] & \instaRam|Equal11~0_combout )))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|Equal17~0_combout ),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|Equal11~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal51~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal51~0 .lut_mask = 16'h4000;
defparam \instaRam|Equal51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N0
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~2 (
// Equation(s):
// \Data_to_SRAM[12]~2_combout  = (!\instaRam|Equal51~0_combout  & (((\instaRam|address [2]) # (!\instaRam|Equal131~2_combout )) # (!\instaRam|Equal17~0_combout )))

	.dataa(\instaRam|Equal51~0_combout ),
	.datab(\instaRam|Equal17~0_combout ),
	.datac(\instaRam|Equal131~2_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~2 .lut_mask = 16'h5515;
defparam \Data_to_SRAM[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N26
fiftyfivenm_lcell_comb \instaRam|Equal84~4 (
// Equation(s):
// \instaRam|Equal84~4_combout  = (\instaRam|Equal0~0_combout  & (\instaRam|Equal65~0_combout  & (!\instaRam|address [7] & !\instaRam|address [2])))

	.dataa(\instaRam|Equal0~0_combout ),
	.datab(\instaRam|Equal65~0_combout ),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal84~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal84~4 .lut_mask = 16'h0008;
defparam \instaRam|Equal84~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N14
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~3 (
// Equation(s):
// \Data_to_SRAM[12]~3_combout  = ((\instaRam|address [4] & ((!\instaRam|Equal84~4_combout ))) # (!\instaRam|address [4] & (!\instaRam|Equal140~0_combout ))) # (!\instaRam|address [3])

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|Equal140~0_combout ),
	.datac(\instaRam|Equal84~4_combout ),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~3 .lut_mask = 16'h5F77;
defparam \Data_to_SRAM[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N10
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~4 (
// Equation(s):
// \Data_to_SRAM[12]~4_combout  = (\Data_to_SRAM[12]~3_combout  & (((!\instaRam|Equal9~2_combout  & !\instaRam|Equal41~0_combout )) # (!\instaRam|Equal13~0_combout )))

	.dataa(\instaRam|Equal9~2_combout ),
	.datab(\instaRam|Equal41~0_combout ),
	.datac(\Data_to_SRAM[12]~3_combout ),
	.datad(\instaRam|Equal13~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~4 .lut_mask = 16'h10F0;
defparam \Data_to_SRAM[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~5 (
// Equation(s):
// \Data_to_SRAM[12]~5_combout  = (\Data_to_SRAM[12]~2_combout  & (\Data_to_SRAM[12]~4_combout  & ((\instaRam|address [1]) # (!\instaRam|Equal161~1_combout ))))

	.dataa(\instaRam|Equal161~1_combout ),
	.datab(\Data_to_SRAM[12]~2_combout ),
	.datac(\instaRam|address [1]),
	.datad(\Data_to_SRAM[12]~4_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~5 .lut_mask = 16'hC400;
defparam \Data_to_SRAM[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N10
fiftyfivenm_lcell_comb \instaRam|WideOr0~10 (
// Equation(s):
// \instaRam|WideOr0~10_combout  = (\instaRam|Equal23~0_combout  & (!\instaRam|Equal49~0_combout  & ((!\instaRam|Equal22~0_combout ) # (!\instaRam|Equal1~6_combout )))) # (!\instaRam|Equal23~0_combout  & (((!\instaRam|Equal22~0_combout )) # 
// (!\instaRam|Equal1~6_combout )))

	.dataa(\instaRam|Equal23~0_combout ),
	.datab(\instaRam|Equal1~6_combout ),
	.datac(\instaRam|Equal22~0_combout ),
	.datad(\instaRam|Equal49~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~10 .lut_mask = 16'h153F;
defparam \instaRam|WideOr0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N4
fiftyfivenm_lcell_comb \instaRam|Equal7~0 (
// Equation(s):
// \instaRam|Equal7~0_combout  = (\instaRam|address [1] & (\instaRam|Equal1~4_combout  & (\instaRam|Equal1~6_combout  & \instaRam|Equal5~0_combout )))

	.dataa(\instaRam|address [1]),
	.datab(\instaRam|Equal1~4_combout ),
	.datac(\instaRam|Equal1~6_combout ),
	.datad(\instaRam|Equal5~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal7~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N28
fiftyfivenm_lcell_comb \instaRam|WideOr0~11 (
// Equation(s):
// \instaRam|WideOr0~11_combout  = (\instaRam|Equal12~0_combout  & (!\instaRam|Equal9~2_combout  & ((!\instaRam|Equal16~0_combout ) # (!\instaRam|Equal105~0_combout )))) # (!\instaRam|Equal12~0_combout  & (((!\instaRam|Equal16~0_combout )) # 
// (!\instaRam|Equal105~0_combout )))

	.dataa(\instaRam|Equal12~0_combout ),
	.datab(\instaRam|Equal105~0_combout ),
	.datac(\instaRam|Equal16~0_combout ),
	.datad(\instaRam|Equal9~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~11_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~11 .lut_mask = 16'h153F;
defparam \instaRam|WideOr0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N22
fiftyfivenm_lcell_comb \instaRam|WideOr0~12 (
// Equation(s):
// \instaRam|WideOr0~12_combout  = (\instaRam|WideOr0~10_combout  & (\instaRam|WideOr0~9_combout  & (!\instaRam|Equal7~0_combout  & \instaRam|WideOr0~11_combout )))

	.dataa(\instaRam|WideOr0~10_combout ),
	.datab(\instaRam|WideOr0~9_combout ),
	.datac(\instaRam|Equal7~0_combout ),
	.datad(\instaRam|WideOr0~11_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~12_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~12 .lut_mask = 16'h0800;
defparam \instaRam|WideOr0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N0
fiftyfivenm_lcell_comb \instaRam|WideNor0~15 (
// Equation(s):
// \instaRam|WideNor0~15_combout  = (\instaRam|Equal97~0_combout  & (!\instaRam|Equal16~0_combout  & ((!\instaRam|Equal12~0_combout )))) # (!\instaRam|Equal97~0_combout  & (((!\instaRam|Equal12~0_combout ) # (!\instaRam|Equal105~0_combout ))))

	.dataa(\instaRam|Equal16~0_combout ),
	.datab(\instaRam|Equal97~0_combout ),
	.datac(\instaRam|Equal105~0_combout ),
	.datad(\instaRam|Equal12~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~15_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~15 .lut_mask = 16'h0377;
defparam \instaRam|WideNor0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N8
fiftyfivenm_lcell_comb \instaRam|Equal131~3 (
// Equation(s):
// \instaRam|Equal131~3_combout  = (!\instaRam|address [3] & (\instaRam|Equal131~2_combout  & (!\instaRam|address [4] & !\instaRam|address [2])))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|Equal131~2_combout ),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal131~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal131~3 .lut_mask = 16'h0004;
defparam \instaRam|Equal131~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N0
fiftyfivenm_lcell_comb \instaRam|WideNor0~16 (
// Equation(s):
// \instaRam|WideNor0~16_combout  = (!\instaRam|Equal131~3_combout  & (!\instaRam|Equal53~4_combout  & ((!\instaRam|Equal30~0_combout ) # (!\instaRam|Equal1~6_combout ))))

	.dataa(\instaRam|Equal1~6_combout ),
	.datab(\instaRam|Equal30~0_combout ),
	.datac(\instaRam|Equal131~3_combout ),
	.datad(\instaRam|Equal53~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~16_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~16 .lut_mask = 16'h0007;
defparam \instaRam|WideNor0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N2
fiftyfivenm_lcell_comb \instaRam|WideNor0~17 (
// Equation(s):
// \instaRam|WideNor0~17_combout  = (\Data_to_SRAM[12]~5_combout  & (\instaRam|WideOr0~12_combout  & (\instaRam|WideNor0~15_combout  & \instaRam|WideNor0~16_combout )))

	.dataa(\Data_to_SRAM[12]~5_combout ),
	.datab(\instaRam|WideOr0~12_combout ),
	.datac(\instaRam|WideNor0~15_combout ),
	.datad(\instaRam|WideNor0~16_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~17_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~17 .lut_mask = 16'h8000;
defparam \instaRam|WideNor0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N6
fiftyfivenm_lcell_comb \instaRam|Equal38~0 (
// Equation(s):
// \instaRam|Equal38~0_combout  = (!\instaRam|address [6] & (!\instaRam|address [4] & \instaRam|address [5]))

	.dataa(\instaRam|address [6]),
	.datab(gnd),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|Equal38~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal38~0 .lut_mask = 16'h0500;
defparam \instaRam|Equal38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N24
fiftyfivenm_lcell_comb \instaRam|Equal10~0 (
// Equation(s):
// \instaRam|Equal10~0_combout  = (\instaRam|address [3] & (!\instaRam|address [2] & (\instaRam|Equal2~0_combout  & \instaRam|Equal3~0_combout )))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|Equal2~0_combout ),
	.datad(\instaRam|Equal3~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal10~0 .lut_mask = 16'h2000;
defparam \instaRam|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N0
fiftyfivenm_lcell_comb \instaRam|WideNor0~5 (
// Equation(s):
// \instaRam|WideNor0~5_combout  = (\instaRam|Equal38~0_combout  & (!\instaRam|Equal10~0_combout  & ((!\instaRam|Equal33~0_combout ) # (!\instaRam|Equal16~0_combout )))) # (!\instaRam|Equal38~0_combout  & (((!\instaRam|Equal33~0_combout )) # 
// (!\instaRam|Equal16~0_combout )))

	.dataa(\instaRam|Equal38~0_combout ),
	.datab(\instaRam|Equal16~0_combout ),
	.datac(\instaRam|Equal10~0_combout ),
	.datad(\instaRam|Equal33~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~5 .lut_mask = 16'h135F;
defparam \instaRam|WideNor0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N22
fiftyfivenm_lcell_comb \instaRam|WideNor0~6 (
// Equation(s):
// \instaRam|WideNor0~6_combout  = (\instaRam|WideNor0~5_combout  & (((\instaRam|address [2]) # (!\instaRam|Equal41~0_combout )) # (!\instaRam|Equal1~5_combout )))

	.dataa(\instaRam|Equal1~5_combout ),
	.datab(\instaRam|WideNor0~5_combout ),
	.datac(\instaRam|Equal41~0_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|WideNor0~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~6 .lut_mask = 16'hCC4C;
defparam \instaRam|WideNor0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N28
fiftyfivenm_lcell_comb \instaRam|WideNor0~4 (
// Equation(s):
// \instaRam|WideNor0~4_combout  = ((!\instaRam|address [2]) # (!\instaRam|Equal1~4_combout )) # (!\instaRam|Equal33~0_combout )

	.dataa(\instaRam|Equal33~0_combout ),
	.datab(gnd),
	.datac(\instaRam|Equal1~4_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|WideNor0~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~4 .lut_mask = 16'h5FFF;
defparam \instaRam|WideNor0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N26
fiftyfivenm_lcell_comb \instaRam|Equal38~1 (
// Equation(s):
// \instaRam|Equal38~1_combout  = (!\instaRam|address [3] & (\instaRam|Equal6~0_combout  & (!\instaRam|address [6] & \instaRam|Equal33~1_combout )))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|Equal6~0_combout ),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|Equal33~1_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal38~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal38~1 .lut_mask = 16'h0400;
defparam \instaRam|Equal38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N24
fiftyfivenm_lcell_comb \instaRam|WideOr4~0 (
// Equation(s):
// \instaRam|WideOr4~0_combout  = ((!\instaRam|address [1]) # (!\instaRam|Equal97~0_combout )) # (!\instaRam|Equal1~4_combout )

	.dataa(gnd),
	.datab(\instaRam|Equal1~4_combout ),
	.datac(\instaRam|Equal97~0_combout ),
	.datad(\instaRam|address [1]),
	.cin(gnd),
	.combout(\instaRam|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~0 .lut_mask = 16'h3FFF;
defparam \instaRam|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
fiftyfivenm_lcell_comb \instaRam|WideOr6~21 (
// Equation(s):
// \instaRam|WideOr6~21_combout  = (\instaRam|WideOr4~0_combout  & ((\instaRam|address [6]) # ((!\instaRam|address [5]) # (!\instaRam|Equal32~0_combout ))))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|Equal32~0_combout ),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~21_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~21 .lut_mask = 16'hBF00;
defparam \instaRam|WideOr6~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N20
fiftyfivenm_lcell_comb \instaRam|WideNor0~7 (
// Equation(s):
// \instaRam|WideNor0~7_combout  = (\instaRam|WideNor0~6_combout  & (\instaRam|WideNor0~4_combout  & (!\instaRam|Equal38~1_combout  & \instaRam|WideOr6~21_combout )))

	.dataa(\instaRam|WideNor0~6_combout ),
	.datab(\instaRam|WideNor0~4_combout ),
	.datac(\instaRam|Equal38~1_combout ),
	.datad(\instaRam|WideOr6~21_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~7 .lut_mask = 16'h0800;
defparam \instaRam|WideNor0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N24
fiftyfivenm_lcell_comb \instaRam|WideNor0~11 (
// Equation(s):
// \instaRam|WideNor0~11_combout  = (!\instaRam|WideNor0~7_combout ) # (!\instaRam|WideNor0~10_combout )

	.dataa(gnd),
	.datab(\instaRam|WideNor0~10_combout ),
	.datac(\instaRam|WideNor0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instaRam|WideNor0~11_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~11 .lut_mask = 16'h3F3F;
defparam \instaRam|WideNor0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N20
fiftyfivenm_lcell_comb \instaRam|WideNor0~18 (
// Equation(s):
// \instaRam|WideNor0~18_combout  = (((\instaRam|WideNor0~11_combout ) # (!\instaRam|WideNor0~17_combout )) # (!\instaRam|WideNor0~14_combout )) # (!\instaRam|WideNor0~13_combout )

	.dataa(\instaRam|WideNor0~13_combout ),
	.datab(\instaRam|WideNor0~14_combout ),
	.datac(\instaRam|WideNor0~17_combout ),
	.datad(\instaRam|WideNor0~11_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~18_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~18 .lut_mask = 16'hFF7F;
defparam \instaRam|WideNor0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N16
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~0 (
// Equation(s):
// \Data_to_SRAM[12]~0_combout  = (!\instaRam|Equal70~0_combout  & (!\instaRam|Equal173~0_combout  & ((!\instaRam|Equal5~0_combout ) # (!\instaRam|Equal132~0_combout ))))

	.dataa(\instaRam|Equal70~0_combout ),
	.datab(\instaRam|Equal132~0_combout ),
	.datac(\instaRam|Equal173~0_combout ),
	.datad(\instaRam|Equal5~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~0 .lut_mask = 16'h0105;
defparam \Data_to_SRAM[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N16
fiftyfivenm_lcell_comb \instaRam|WideOr8~0 (
// Equation(s):
// \instaRam|WideOr8~0_combout  = ((!\instaRam|Equal10~1_combout  & ((!\instaRam|Equal6~0_combout ) # (!\instaRam|Equal9~1_combout )))) # (!\instaRam|Equal65~0_combout )

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|Equal9~1_combout ),
	.datac(\instaRam|Equal6~0_combout ),
	.datad(\instaRam|Equal10~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~0 .lut_mask = 16'h557F;
defparam \instaRam|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N18
fiftyfivenm_lcell_comb \instaRam|WideOr8~1 (
// Equation(s):
// \instaRam|WideOr8~1_combout  = (\instaRam|WideOr9~0_combout  & (!\instaRam|Equal85~0_combout  & (\instaRam|WideOr8~0_combout  & \instaRam|WideOr4~1_combout )))

	.dataa(\instaRam|WideOr9~0_combout ),
	.datab(\instaRam|Equal85~0_combout ),
	.datac(\instaRam|WideOr8~0_combout ),
	.datad(\instaRam|WideOr4~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~1 .lut_mask = 16'h2000;
defparam \instaRam|WideOr8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N26
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~1 (
// Equation(s):
// \Data_to_SRAM[12]~1_combout  = (\instaRam|WideOr0~6_combout  & (\Data_to_SRAM[12]~0_combout  & (\instaRam|WideNor0~7_combout  & \instaRam|WideOr8~1_combout )))

	.dataa(\instaRam|WideOr0~6_combout ),
	.datab(\Data_to_SRAM[12]~0_combout ),
	.datac(\instaRam|WideNor0~7_combout ),
	.datad(\instaRam|WideOr8~1_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~1 .lut_mask = 16'h8000;
defparam \Data_to_SRAM[12]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N10
fiftyfivenm_lcell_comb \instaRam|Equal168~0 (
// Equation(s):
// \instaRam|Equal168~0_combout  = (\instaRam|address [0] & (\instaRam|Equal165~0_combout  & (\instaRam|Equal129~2_combout  & \instaRam|address [1])))

	.dataa(\instaRam|address [0]),
	.datab(\instaRam|Equal165~0_combout ),
	.datac(\instaRam|Equal129~2_combout ),
	.datad(\instaRam|address [1]),
	.cin(gnd),
	.combout(\instaRam|Equal168~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal168~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal168~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N10
fiftyfivenm_lcell_comb \instaRam|WideOr14~2 (
// Equation(s):
// \instaRam|WideOr14~2_combout  = (!\instaRam|Equal168~0_combout  & ((!\instaRam|Equal12~0_combout ) # (!\instaRam|Equal17~1_combout )))

	.dataa(\instaRam|Equal17~1_combout ),
	.datab(\instaRam|Equal168~0_combout ),
	.datac(\instaRam|Equal12~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instaRam|WideOr14~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~2 .lut_mask = 16'h1313;
defparam \instaRam|WideOr14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N28
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~8 (
// Equation(s):
// \Data_to_SRAM[12]~8_combout  = (!\instaRam|state.mem_write~q  & (\instaRam|WideOr14~2_combout  & ((!\instaRam|Equal65~0_combout ) # (!\instaRam|Equal18~0_combout ))))

	.dataa(\instaRam|Equal18~0_combout ),
	.datab(\instaRam|Equal65~0_combout ),
	.datac(\instaRam|state.mem_write~q ),
	.datad(\instaRam|WideOr14~2_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~8 .lut_mask = 16'h0700;
defparam \Data_to_SRAM[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N16
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~6 (
// Equation(s):
// \Data_to_SRAM[12]~6_combout  = (\Data_to_SRAM[12]~5_combout  & (!\instaRam|Equal52~0_combout  & ((!\instaRam|Equal0~3_combout ) # (!\instaRam|Equal22~0_combout ))))

	.dataa(\instaRam|Equal22~0_combout ),
	.datab(\Data_to_SRAM[12]~5_combout ),
	.datac(\instaRam|Equal52~0_combout ),
	.datad(\instaRam|Equal0~3_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~6 .lut_mask = 16'h040C;
defparam \Data_to_SRAM[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~7 (
// Equation(s):
// \Data_to_SRAM[12]~7_combout  = (!\instaRam|Equal11~1_combout  & (!\instaRam|Equal88~4_combout  & \instaRam|WideOr13~2_combout ))

	.dataa(gnd),
	.datab(\instaRam|Equal11~1_combout ),
	.datac(\instaRam|Equal88~4_combout ),
	.datad(\instaRam|WideOr13~2_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~7 .lut_mask = 16'h0300;
defparam \Data_to_SRAM[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N22
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~9 (
// Equation(s):
// \Data_to_SRAM[12]~9_combout  = (\Data_to_SRAM[12]~1_combout  & (\Data_to_SRAM[12]~8_combout  & (\Data_to_SRAM[12]~6_combout  & \Data_to_SRAM[12]~7_combout )))

	.dataa(\Data_to_SRAM[12]~1_combout ),
	.datab(\Data_to_SRAM[12]~8_combout ),
	.datac(\Data_to_SRAM[12]~6_combout ),
	.datad(\Data_to_SRAM[12]~7_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~9 .lut_mask = 16'h8000;
defparam \Data_to_SRAM[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N20
fiftyfivenm_lcell_comb \instaRam|Equal120~0 (
// Equation(s):
// \instaRam|Equal120~0_combout  = (\instaRam|Equal0~0_combout  & (\instaRam|Equal113~0_combout  & (!\instaRam|address [7] & \instaRam|address [2])))

	.dataa(\instaRam|Equal0~0_combout ),
	.datab(\instaRam|Equal113~0_combout ),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal120~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal120~0 .lut_mask = 16'h0800;
defparam \instaRam|Equal120~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N26
fiftyfivenm_lcell_comb \instaRam|Equal74~0 (
// Equation(s):
// \instaRam|Equal74~0_combout  = (\instaRam|Equal65~0_combout  & (\instaRam|Equal10~2_combout  & (\instaRam|address [3] & !\instaRam|address [4])))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|Equal10~2_combout ),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal74~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal74~0 .lut_mask = 16'h0080;
defparam \instaRam|Equal74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N4
fiftyfivenm_lcell_comb \instaRam|Equal84~5 (
// Equation(s):
// \instaRam|Equal84~5_combout  = (\instaRam|Equal65~0_combout  & (\instaRam|Equal12~0_combout  & (!\instaRam|address [3] & \instaRam|address [4])))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|Equal12~0_combout ),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal84~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal84~5 .lut_mask = 16'h0800;
defparam \instaRam|Equal84~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N24
fiftyfivenm_lcell_comb \instaRam|Equal78~0 (
// Equation(s):
// \instaRam|Equal78~0_combout  = (\instaRam|Equal2~0_combout  & (\instaRam|Equal73~0_combout  & (\instaRam|Equal3~0_combout  & \instaRam|address [2])))

	.dataa(\instaRam|Equal2~0_combout ),
	.datab(\instaRam|Equal73~0_combout ),
	.datac(\instaRam|Equal3~0_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal78~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal78~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N8
fiftyfivenm_lcell_comb \instaRam|WideNor0~21 (
// Equation(s):
// \instaRam|WideNor0~21_combout  = (!\instaRam|Equal84~5_combout  & (!\instaRam|Equal78~0_combout  & ((!\instaRam|Equal31~0_combout ) # (!\instaRam|Equal0~3_combout ))))

	.dataa(\instaRam|Equal0~3_combout ),
	.datab(\instaRam|Equal84~5_combout ),
	.datac(\instaRam|Equal78~0_combout ),
	.datad(\instaRam|Equal31~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~21_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~21 .lut_mask = 16'h0103;
defparam \instaRam|WideNor0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N10
fiftyfivenm_lcell_comb \instaRam|WideNor0~19 (
// Equation(s):
// \instaRam|WideNor0~19_combout  = (\instaRam|Equal138~1_combout  & (!\instaRam|Equal17~0_combout  & ((!\instaRam|Equal1~7_combout ) # (!\instaRam|Equal67~0_combout )))) # (!\instaRam|Equal138~1_combout  & (((!\instaRam|Equal1~7_combout )) # 
// (!\instaRam|Equal67~0_combout )))

	.dataa(\instaRam|Equal138~1_combout ),
	.datab(\instaRam|Equal67~0_combout ),
	.datac(\instaRam|Equal17~0_combout ),
	.datad(\instaRam|Equal1~7_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~19_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~19 .lut_mask = 16'h135F;
defparam \instaRam|WideNor0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N30
fiftyfivenm_lcell_comb \instaRam|WideNor0~20 (
// Equation(s):
// \instaRam|WideNor0~20_combout  = (\instaRam|WideNor0~19_combout  & (((!\instaRam|Equal49~0_combout  & !\instaRam|Equal1~6_combout )) # (!\instaRam|Equal31~0_combout )))

	.dataa(\instaRam|WideNor0~19_combout ),
	.datab(\instaRam|Equal49~0_combout ),
	.datac(\instaRam|Equal1~6_combout ),
	.datad(\instaRam|Equal31~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~20_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~20 .lut_mask = 16'h02AA;
defparam \instaRam|WideNor0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N8
fiftyfivenm_lcell_comb \instaRam|Equal90~0 (
// Equation(s):
// \instaRam|Equal90~0_combout  = (\instaRam|address [3] & (\instaRam|Equal10~2_combout  & (\instaRam|Equal65~0_combout  & \instaRam|address [4])))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|Equal10~2_combout ),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\instaRam|address [4]),
	.cin(gnd),
	.combout(\instaRam|Equal90~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal90~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N20
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~10 (
// Equation(s):
// \Data_to_SRAM[12]~10_combout  = (!\instaRam|Equal90~0_combout  & ((!\instaRam|Equal13~0_combout ) # (!\instaRam|Equal73~0_combout )))

	.dataa(gnd),
	.datab(\instaRam|Equal73~0_combout ),
	.datac(\instaRam|Equal13~0_combout ),
	.datad(\instaRam|Equal90~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~10 .lut_mask = 16'h003F;
defparam \Data_to_SRAM[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N6
fiftyfivenm_lcell_comb \instaRam|Equal175~0 (
// Equation(s):
// \instaRam|Equal175~0_combout  = (\instaRam|address [1] & (\instaRam|Equal161~0_combout  & (\instaRam|Equal41~1_combout  & \instaRam|address [2])))

	.dataa(\instaRam|address [1]),
	.datab(\instaRam|Equal161~0_combout ),
	.datac(\instaRam|Equal41~1_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal175~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal175~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal175~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N20
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~11 (
// Equation(s):
// \Data_to_SRAM[12]~11_combout  = (\Data_to_SRAM[12]~10_combout  & (!\instaRam|Equal175~0_combout  & ((!\instaRam|Equal22~0_combout ) # (!\instaRam|Equal65~0_combout ))))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\Data_to_SRAM[12]~10_combout ),
	.datac(\instaRam|Equal22~0_combout ),
	.datad(\instaRam|Equal175~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~11 .lut_mask = 16'h004C;
defparam \Data_to_SRAM[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N18
fiftyfivenm_lcell_comb \instaRam|WideNor0~22 (
// Equation(s):
// \instaRam|WideNor0~22_combout  = (\instaRam|Equal74~0_combout ) # (((!\Data_to_SRAM[12]~11_combout ) # (!\instaRam|WideNor0~20_combout )) # (!\instaRam|WideNor0~21_combout ))

	.dataa(\instaRam|Equal74~0_combout ),
	.datab(\instaRam|WideNor0~21_combout ),
	.datac(\instaRam|WideNor0~20_combout ),
	.datad(\Data_to_SRAM[12]~11_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~22_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~22 .lut_mask = 16'hBFFF;
defparam \instaRam|WideNor0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N22
fiftyfivenm_lcell_comb \instaRam|WideNor0~27 (
// Equation(s):
// \instaRam|WideNor0~27_combout  = (\instaRam|Equal18~0_combout  & (!\instaRam|Equal0~3_combout  & ((!\instaRam|Equal1~6_combout ) # (!\instaRam|Equal29~0_combout )))) # (!\instaRam|Equal18~0_combout  & (((!\instaRam|Equal1~6_combout )) # 
// (!\instaRam|Equal29~0_combout )))

	.dataa(\instaRam|Equal18~0_combout ),
	.datab(\instaRam|Equal29~0_combout ),
	.datac(\instaRam|Equal1~6_combout ),
	.datad(\instaRam|Equal0~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~27_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~27 .lut_mask = 16'h153F;
defparam \instaRam|WideNor0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N20
fiftyfivenm_lcell_comb \instaRam|Equal165~1 (
// Equation(s):
// \instaRam|Equal165~1_combout  = (!\instaRam|address [0] & (\instaRam|Equal165~0_combout  & (\instaRam|Equal129~2_combout  & !\instaRam|address [1])))

	.dataa(\instaRam|address [0]),
	.datab(\instaRam|Equal165~0_combout ),
	.datac(\instaRam|Equal129~2_combout ),
	.datad(\instaRam|address [1]),
	.cin(gnd),
	.combout(\instaRam|Equal165~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal165~1 .lut_mask = 16'h0040;
defparam \instaRam|Equal165~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N2
fiftyfivenm_lcell_comb \instaRam|Equal128~0 (
// Equation(s):
// \instaRam|Equal128~0_combout  = (\instaRam|Equal0~0_combout  & (\instaRam|Equal0~3_combout  & (\instaRam|Equal0~4_combout  & !\instaRam|address [7])))

	.dataa(\instaRam|Equal0~0_combout ),
	.datab(\instaRam|Equal0~3_combout ),
	.datac(\instaRam|Equal0~4_combout ),
	.datad(\instaRam|address [7]),
	.cin(gnd),
	.combout(\instaRam|Equal128~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal128~0 .lut_mask = 16'h0080;
defparam \instaRam|Equal128~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N26
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~12 (
// Equation(s):
// \Data_to_SRAM[12]~12_combout  = (!\instaRam|Equal165~1_combout  & (!\instaRam|Equal128~0_combout  & ((!\instaRam|Equal29~0_combout ) # (!\instaRam|Equal49~0_combout ))))

	.dataa(\instaRam|Equal49~0_combout ),
	.datab(\instaRam|Equal165~1_combout ),
	.datac(\instaRam|Equal29~0_combout ),
	.datad(\instaRam|Equal128~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~12 .lut_mask = 16'h0013;
defparam \Data_to_SRAM[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N10
fiftyfivenm_lcell_comb \instaRam|WideNor0~25 (
// Equation(s):
// \instaRam|WideNor0~25_combout  = (\Data_to_SRAM[12]~12_combout  & (((!\instaRam|Equal130~2_combout  & !\instaRam|Equal132~0_combout )) # (!\instaRam|Equal141~0_combout )))

	.dataa(\instaRam|Equal130~2_combout ),
	.datab(\instaRam|Equal141~0_combout ),
	.datac(\instaRam|Equal132~0_combout ),
	.datad(\Data_to_SRAM[12]~12_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~25_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~25 .lut_mask = 16'h3700;
defparam \instaRam|WideNor0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N30
fiftyfivenm_lcell_comb \instaRam|Equal72~0 (
// Equation(s):
// \instaRam|Equal72~0_combout  = (\instaRam|Equal5~0_combout  & (\instaRam|Equal65~0_combout  & (!\instaRam|address [7] & \instaRam|Equal0~0_combout )))

	.dataa(\instaRam|Equal5~0_combout ),
	.datab(\instaRam|Equal65~0_combout ),
	.datac(\instaRam|address [7]),
	.datad(\instaRam|Equal0~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal72~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal72~0 .lut_mask = 16'h0800;
defparam \instaRam|Equal72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N12
fiftyfivenm_lcell_comb \instaRam|Equal35~0 (
// Equation(s):
// \instaRam|Equal35~0_combout  = (\instaRam|Equal33~2_combout  & (!\instaRam|address [6] & \instaRam|Equal11~0_combout ))

	.dataa(gnd),
	.datab(\instaRam|Equal33~2_combout ),
	.datac(\instaRam|address [6]),
	.datad(\instaRam|Equal11~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal35~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal35~0 .lut_mask = 16'h0C00;
defparam \instaRam|Equal35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N14
fiftyfivenm_lcell_comb \instaRam|WideNor0~24 (
// Equation(s):
// \instaRam|WideNor0~24_combout  = (!\instaRam|Equal72~0_combout  & (!\instaRam|Equal35~0_combout  & ((!\instaRam|Equal41~0_combout ) # (!\instaRam|Equal15~0_combout ))))

	.dataa(\instaRam|Equal72~0_combout ),
	.datab(\instaRam|Equal35~0_combout ),
	.datac(\instaRam|Equal15~0_combout ),
	.datad(\instaRam|Equal41~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~24_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~24 .lut_mask = 16'h0111;
defparam \instaRam|WideNor0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N8
fiftyfivenm_lcell_comb \instaRam|WideNor0~23 (
// Equation(s):
// \instaRam|WideNor0~23_combout  = (!\instaRam|Equal168~0_combout  & (((!\instaRam|Equal9~0_combout ) # (!\instaRam|Equal0~1_combout )) # (!\instaRam|Equal0~3_combout )))

	.dataa(\instaRam|Equal0~3_combout ),
	.datab(\instaRam|Equal0~1_combout ),
	.datac(\instaRam|Equal9~0_combout ),
	.datad(\instaRam|Equal168~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~23_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~23 .lut_mask = 16'h007F;
defparam \instaRam|WideNor0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N0
fiftyfivenm_lcell_comb \instaRam|WideOr10~0 (
// Equation(s):
// \instaRam|WideOr10~0_combout  = (\instaRam|Equal1~7_combout  & (!\instaRam|Equal132~0_combout  & ((!\instaRam|Equal1~6_combout ) # (!\instaRam|Equal18~0_combout )))) # (!\instaRam|Equal1~7_combout  & (((!\instaRam|Equal1~6_combout )) # 
// (!\instaRam|Equal18~0_combout )))

	.dataa(\instaRam|Equal1~7_combout ),
	.datab(\instaRam|Equal18~0_combout ),
	.datac(\instaRam|Equal1~6_combout ),
	.datad(\instaRam|Equal132~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~0 .lut_mask = 16'h153F;
defparam \instaRam|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N2
fiftyfivenm_lcell_comb \instaRam|WideOr8~3 (
// Equation(s):
// \instaRam|WideOr8~3_combout  = (\instaRam|WideOr14~3_combout  & (\instaRam|WideOr10~0_combout  & ((!\instaRam|Equal131~2_combout ) # (!\instaRam|Equal0~4_combout ))))

	.dataa(\instaRam|WideOr14~3_combout ),
	.datab(\instaRam|WideOr10~0_combout ),
	.datac(\instaRam|Equal0~4_combout ),
	.datad(\instaRam|Equal131~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~3 .lut_mask = 16'h0888;
defparam \instaRam|WideOr8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N4
fiftyfivenm_lcell_comb \instaRam|WideNor0~26 (
// Equation(s):
// \instaRam|WideNor0~26_combout  = (\instaRam|WideNor0~25_combout  & (\instaRam|WideNor0~24_combout  & (\instaRam|WideNor0~23_combout  & \instaRam|WideOr8~3_combout )))

	.dataa(\instaRam|WideNor0~25_combout ),
	.datab(\instaRam|WideNor0~24_combout ),
	.datac(\instaRam|WideNor0~23_combout ),
	.datad(\instaRam|WideOr8~3_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~26_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~26 .lut_mask = 16'h8000;
defparam \instaRam|WideNor0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N0
fiftyfivenm_lcell_comb \instaRam|WideNor0~28 (
// Equation(s):
// \instaRam|WideNor0~28_combout  = (\instaRam|Equal120~0_combout ) # ((\instaRam|WideNor0~22_combout ) # ((!\instaRam|WideNor0~26_combout ) # (!\instaRam|WideNor0~27_combout )))

	.dataa(\instaRam|Equal120~0_combout ),
	.datab(\instaRam|WideNor0~22_combout ),
	.datac(\instaRam|WideNor0~27_combout ),
	.datad(\instaRam|WideNor0~26_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~28_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~28 .lut_mask = 16'hEFFF;
defparam \instaRam|WideNor0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N0
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~13 (
// Equation(s):
// \Data_to_SRAM[12]~13_combout  = (\Data_to_SRAM[12]~9_combout  & (((\instaRam|WideNor0~18_combout ) # (\instaRam|WideNor0~28_combout )) # (!\instaRam|WideNor0~43_combout )))

	.dataa(\instaRam|WideNor0~43_combout ),
	.datab(\instaRam|WideNor0~18_combout ),
	.datac(\Data_to_SRAM[12]~9_combout ),
	.datad(\instaRam|WideNor0~28_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~13 .lut_mask = 16'hF0D0;
defparam \Data_to_SRAM[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N24
fiftyfivenm_lcell_comb \slc|d0|tm1|Mux0~0 (
// Equation(s):
// \slc|d0|tm1|Mux0~0_combout  = (\slc|state_controller|State.S_35~q  & (((\slc|d0|MDR_REG|output_vals [0])))) # (!\slc|state_controller|State.S_35~q  & (\slc|state_controller|State.S_18~q  & (\slc|d0|PC_REG|output_vals [0])))

	.dataa(\slc|state_controller|State.S_18~q ),
	.datab(\slc|d0|PC_REG|output_vals [0]),
	.datac(\slc|d0|MDR_REG|output_vals [0]),
	.datad(\slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\slc|d0|tm1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|tm1|Mux0~0 .lut_mask = 16'hF088;
defparam \slc|d0|tm1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N6
fiftyfivenm_lcell_comb \slc|d0|IR_REG|output_vals~33 (
// Equation(s):
// \slc|d0|IR_REG|output_vals~33_combout  = (\slc|d0|tm1|Mux0~0_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|d0|tm1|Mux0~0_combout ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|d0|IR_REG|output_vals~33_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals~33 .lut_mask = 16'hF0C0;
defparam \slc|d0|IR_REG|output_vals~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N7
dffeas \slc|d0|MAR_REG|output_vals[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_REG|output_vals~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_REG|output_vals [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_REG|output_vals[0] .is_wysiwyg = "true";
defparam \slc|d0|MAR_REG|output_vals[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N20
fiftyfivenm_lcell_comb \ADDR[0]~0 (
// Equation(s):
// \ADDR[0]~0_combout  = (\instaRam|state.mem_write~q  & ((\slc|d0|MAR_REG|output_vals [0]))) # (!\instaRam|state.mem_write~q  & (\instaRam|address [0]))

	.dataa(gnd),
	.datab(\instaRam|address [0]),
	.datac(\instaRam|state.mem_write~q ),
	.datad(\slc|d0|MAR_REG|output_vals [0]),
	.cin(gnd),
	.combout(\ADDR[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[0]~0 .lut_mask = 16'hFC0C;
defparam \ADDR[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y41_N29
dffeas \slc|d0|MAR_REG|output_vals[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_REG|output_vals~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_REG|output_vals [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_REG|output_vals[2] .is_wysiwyg = "true";
defparam \slc|d0|MAR_REG|output_vals[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N16
fiftyfivenm_lcell_comb \ADDR[2]~2 (
// Equation(s):
// \ADDR[2]~2_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|MAR_REG|output_vals [2])) # (!\instaRam|state.mem_write~q  & ((\instaRam|address [2])))

	.dataa(\slc|d0|MAR_REG|output_vals [2]),
	.datab(\instaRam|state.mem_write~q ),
	.datac(gnd),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\ADDR[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[2]~2 .lut_mask = 16'hBB88;
defparam \ADDR[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N10
fiftyfivenm_lcell_comb \ADDR[5]~5 (
// Equation(s):
// \ADDR[5]~5_combout  = (\instaRam|state.mem_write~q  & ((\slc|d0|MAR_REG|output_vals [5]))) # (!\instaRam|state.mem_write~q  & (\instaRam|address [5]))

	.dataa(\instaRam|address [5]),
	.datab(\instaRam|state.mem_write~q ),
	.datac(gnd),
	.datad(\slc|d0|MAR_REG|output_vals [5]),
	.cin(gnd),
	.combout(\ADDR[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[5]~5 .lut_mask = 16'hEE22;
defparam \ADDR[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N12
fiftyfivenm_lcell_comb \slc|d0|PC_REG|output_vals[6]~28 (
// Equation(s):
// \slc|d0|PC_REG|output_vals[6]~28_combout  = (\slc|d0|PC_REG|output_vals [6] & (\slc|d0|PC_REG|output_vals[5]~27  $ (GND))) # (!\slc|d0|PC_REG|output_vals [6] & (!\slc|d0|PC_REG|output_vals[5]~27  & VCC))
// \slc|d0|PC_REG|output_vals[6]~29  = CARRY((\slc|d0|PC_REG|output_vals [6] & !\slc|d0|PC_REG|output_vals[5]~27 ))

	.dataa(\slc|d0|PC_REG|output_vals [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_REG|output_vals[5]~27 ),
	.combout(\slc|d0|PC_REG|output_vals[6]~28_combout ),
	.cout(\slc|d0|PC_REG|output_vals[6]~29 ));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[6]~28 .lut_mask = 16'hA50A;
defparam \slc|d0|PC_REG|output_vals[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y42_N13
dffeas \slc|d0|PC_REG|output_vals[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_REG|output_vals[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_REG|output_vals [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[6] .is_wysiwyg = "true";
defparam \slc|d0|PC_REG|output_vals[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N14
fiftyfivenm_lcell_comb \slc|d0|PC_REG|output_vals[7]~30 (
// Equation(s):
// \slc|d0|PC_REG|output_vals[7]~30_combout  = (\slc|d0|PC_REG|output_vals [7] & (!\slc|d0|PC_REG|output_vals[6]~29 )) # (!\slc|d0|PC_REG|output_vals [7] & ((\slc|d0|PC_REG|output_vals[6]~29 ) # (GND)))
// \slc|d0|PC_REG|output_vals[7]~31  = CARRY((!\slc|d0|PC_REG|output_vals[6]~29 ) # (!\slc|d0|PC_REG|output_vals [7]))

	.dataa(gnd),
	.datab(\slc|d0|PC_REG|output_vals [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_REG|output_vals[6]~29 ),
	.combout(\slc|d0|PC_REG|output_vals[7]~30_combout ),
	.cout(\slc|d0|PC_REG|output_vals[7]~31 ));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[7]~30 .lut_mask = 16'h3C3F;
defparam \slc|d0|PC_REG|output_vals[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y42_N15
dffeas \slc|d0|PC_REG|output_vals[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_REG|output_vals[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_REG|output_vals [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[7] .is_wysiwyg = "true";
defparam \slc|d0|PC_REG|output_vals[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
fiftyfivenm_lcell_comb \slc|d0|PC_REG|output_vals[8]~32 (
// Equation(s):
// \slc|d0|PC_REG|output_vals[8]~32_combout  = (\slc|d0|PC_REG|output_vals [8] & (\slc|d0|PC_REG|output_vals[7]~31  $ (GND))) # (!\slc|d0|PC_REG|output_vals [8] & (!\slc|d0|PC_REG|output_vals[7]~31  & VCC))
// \slc|d0|PC_REG|output_vals[8]~33  = CARRY((\slc|d0|PC_REG|output_vals [8] & !\slc|d0|PC_REG|output_vals[7]~31 ))

	.dataa(gnd),
	.datab(\slc|d0|PC_REG|output_vals [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_REG|output_vals[7]~31 ),
	.combout(\slc|d0|PC_REG|output_vals[8]~32_combout ),
	.cout(\slc|d0|PC_REG|output_vals[8]~33 ));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[8]~32 .lut_mask = 16'hC30C;
defparam \slc|d0|PC_REG|output_vals[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y42_N17
dffeas \slc|d0|PC_REG|output_vals[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_REG|output_vals[8]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_REG|output_vals [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[8] .is_wysiwyg = "true";
defparam \slc|d0|PC_REG|output_vals[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N18
fiftyfivenm_lcell_comb \slc|d0|PC_REG|output_vals[9]~34 (
// Equation(s):
// \slc|d0|PC_REG|output_vals[9]~34_combout  = (\slc|d0|PC_REG|output_vals [9] & (!\slc|d0|PC_REG|output_vals[8]~33 )) # (!\slc|d0|PC_REG|output_vals [9] & ((\slc|d0|PC_REG|output_vals[8]~33 ) # (GND)))
// \slc|d0|PC_REG|output_vals[9]~35  = CARRY((!\slc|d0|PC_REG|output_vals[8]~33 ) # (!\slc|d0|PC_REG|output_vals [9]))

	.dataa(gnd),
	.datab(\slc|d0|PC_REG|output_vals [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_REG|output_vals[8]~33 ),
	.combout(\slc|d0|PC_REG|output_vals[9]~34_combout ),
	.cout(\slc|d0|PC_REG|output_vals[9]~35 ));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[9]~34 .lut_mask = 16'h3C3F;
defparam \slc|d0|PC_REG|output_vals[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y42_N19
dffeas \slc|d0|PC_REG|output_vals[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_REG|output_vals[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_REG|output_vals [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[9] .is_wysiwyg = "true";
defparam \slc|d0|PC_REG|output_vals[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N28
fiftyfivenm_lcell_comb \instaRam|WideOr6~16 (
// Equation(s):
// \instaRam|WideOr6~16_combout  = ((!\instaRam|Equal31~0_combout  & ((!\instaRam|Equal17~0_combout ) # (!\instaRam|Equal10~2_combout )))) # (!\instaRam|Equal0~3_combout )

	.dataa(\instaRam|Equal0~3_combout ),
	.datab(\instaRam|Equal10~2_combout ),
	.datac(\instaRam|Equal17~0_combout ),
	.datad(\instaRam|Equal31~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~16_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~16 .lut_mask = 16'h557F;
defparam \instaRam|WideOr6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N24
fiftyfivenm_lcell_comb \instaRam|WideOr6~17 (
// Equation(s):
// \instaRam|WideOr6~17_combout  = (!\instaRam|Equal69~0_combout  & (\instaRam|WideOr6~16_combout  & ((!\instaRam|Equal141~0_combout ) # (!\instaRam|Equal130~2_combout ))))

	.dataa(\instaRam|Equal69~0_combout ),
	.datab(\instaRam|Equal130~2_combout ),
	.datac(\instaRam|Equal141~0_combout ),
	.datad(\instaRam|WideOr6~16_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~17_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~17 .lut_mask = 16'h1500;
defparam \instaRam|WideOr6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N24
fiftyfivenm_lcell_comb \instaRam|WideOr6~18 (
// Equation(s):
// \instaRam|WideOr6~18_combout  = (\instaRam|Equal122~0_combout ) # (((\instaRam|Equal120~0_combout ) # (!\instaRam|WideOr6~21_combout )) # (!\instaRam|WideOr6~17_combout ))

	.dataa(\instaRam|Equal122~0_combout ),
	.datab(\instaRam|WideOr6~17_combout ),
	.datac(\instaRam|WideOr6~21_combout ),
	.datad(\instaRam|Equal120~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~18_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~18 .lut_mask = 16'hFFBF;
defparam \instaRam|WideOr6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N8
fiftyfivenm_lcell_comb \instaRam|WideOr6~19 (
// Equation(s):
// \instaRam|WideOr6~19_combout  = (\instaRam|WideOr6~6_combout  & (\instaRam|WideOr6~2_combout  & \instaRam|WideOr6~8_combout ))

	.dataa(gnd),
	.datab(\instaRam|WideOr6~6_combout ),
	.datac(\instaRam|WideOr6~2_combout ),
	.datad(\instaRam|WideOr6~8_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~19_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~19 .lut_mask = 16'hC000;
defparam \instaRam|WideOr6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N26
fiftyfivenm_lcell_comb \instaRam|WideOr6~20 (
// Equation(s):
// \instaRam|WideOr6~20_combout  = ((\instaRam|WideOr6~18_combout ) # ((!\instaRam|WideOr6~15_combout ) # (!\instaRam|WideOr6~19_combout ))) # (!\instaRam|WideOr6~11_combout )

	.dataa(\instaRam|WideOr6~11_combout ),
	.datab(\instaRam|WideOr6~18_combout ),
	.datac(\instaRam|WideOr6~19_combout ),
	.datad(\instaRam|WideOr6~15_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr6~20_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr6~20 .lut_mask = 16'hDFFF;
defparam \instaRam|WideOr6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N2
fiftyfivenm_lcell_comb \Data_to_SRAM[9]~31 (
// Equation(s):
// \Data_to_SRAM[9]~31_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|MDR_REG|output_vals [9])) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr6~20_combout ) # (!\instaRam|WideNor0~35_combout ))))

	.dataa(\slc|d0|MDR_REG|output_vals [9]),
	.datab(\instaRam|WideOr6~20_combout ),
	.datac(\instaRam|state.mem_write~q ),
	.datad(\instaRam|WideNor0~35_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[9]~31 .lut_mask = 16'hACAF;
defparam \Data_to_SRAM[9]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N2
fiftyfivenm_lcell_comb \instaRam|WideOr5~12 (
// Equation(s):
// \instaRam|WideOr5~12_combout  = (((\instaRam|Equal105~0_combout  & \instaRam|Equal16~0_combout )) # (!\instaRam|WideOr5~4_combout )) # (!\instaRam|WideOr5~1_combout )

	.dataa(\instaRam|Equal105~0_combout ),
	.datab(\instaRam|WideOr5~1_combout ),
	.datac(\instaRam|WideOr5~4_combout ),
	.datad(\instaRam|Equal16~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~12_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~12 .lut_mask = 16'hBF3F;
defparam \instaRam|WideOr5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N16
fiftyfivenm_lcell_comb \instaRam|WideOr5~13 (
// Equation(s):
// \instaRam|WideOr5~13_combout  = (\instaRam|WideOr5~12_combout ) # ((\instaRam|Equal93~0_combout ) # ((!\instaRam|WideOr5~11_combout ) # (!\instaRam|WideOr5~2_combout )))

	.dataa(\instaRam|WideOr5~12_combout ),
	.datab(\instaRam|Equal93~0_combout ),
	.datac(\instaRam|WideOr5~2_combout ),
	.datad(\instaRam|WideOr5~11_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~13_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5~13 .lut_mask = 16'hEFFF;
defparam \instaRam|WideOr5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N0
fiftyfivenm_lcell_comb \instaRam|WideOr5 (
// Equation(s):
// \instaRam|WideOr5~combout  = (\instaRam|WideOr5~13_combout ) # (((!\instaRam|WideOr5~10_combout ) # (!\instaRam|WideNor0~26_combout )) # (!\instaRam|WideOr5~3_combout ))

	.dataa(\instaRam|WideOr5~13_combout ),
	.datab(\instaRam|WideOr5~3_combout ),
	.datac(\instaRam|WideNor0~26_combout ),
	.datad(\instaRam|WideOr5~10_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr5 .lut_mask = 16'hBFFF;
defparam \instaRam|WideOr5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N20
fiftyfivenm_lcell_comb \slc|d0|PC_REG|output_vals[10]~36 (
// Equation(s):
// \slc|d0|PC_REG|output_vals[10]~36_combout  = (\slc|d0|PC_REG|output_vals [10] & (\slc|d0|PC_REG|output_vals[9]~35  $ (GND))) # (!\slc|d0|PC_REG|output_vals [10] & (!\slc|d0|PC_REG|output_vals[9]~35  & VCC))
// \slc|d0|PC_REG|output_vals[10]~37  = CARRY((\slc|d0|PC_REG|output_vals [10] & !\slc|d0|PC_REG|output_vals[9]~35 ))

	.dataa(gnd),
	.datab(\slc|d0|PC_REG|output_vals [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_REG|output_vals[9]~35 ),
	.combout(\slc|d0|PC_REG|output_vals[10]~36_combout ),
	.cout(\slc|d0|PC_REG|output_vals[10]~37 ));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[10]~36 .lut_mask = 16'hC30C;
defparam \slc|d0|PC_REG|output_vals[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y42_N21
dffeas \slc|d0|PC_REG|output_vals[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_REG|output_vals[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_REG|output_vals [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[10] .is_wysiwyg = "true";
defparam \slc|d0|PC_REG|output_vals[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N24
fiftyfivenm_lcell_comb \slc|d0|tm1|Mux10~0 (
// Equation(s):
// \slc|d0|tm1|Mux10~0_combout  = (\slc|d0|PC_REG|output_vals [10] & \slc|state_controller|State.S_18~q )

	.dataa(\slc|d0|PC_REG|output_vals [10]),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_18~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|tm1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|tm1|Mux10~0 .lut_mask = 16'hA0A0;
defparam \slc|d0|tm1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N16
fiftyfivenm_lcell_comb \slc|d0|MDR_REG|output_vals[10]~10 (
// Equation(s):
// \slc|d0|MDR_REG|output_vals[10]~10_combout  = (\slc|state_controller|State.S_35~q  & (\slc|d0|MDR_REG|output_vals [10])) # (!\slc|state_controller|State.S_35~q  & ((\slc|d0|tm1|Mux10~0_combout )))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_35~q ),
	.datac(\slc|d0|MDR_REG|output_vals [10]),
	.datad(\slc|d0|tm1|Mux10~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_REG|output_vals[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[10]~10 .lut_mask = 16'hF3C0;
defparam \slc|d0|MDR_REG|output_vals[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N2
fiftyfivenm_lcell_comb \instaRam|WideOr7~2 (
// Equation(s):
// \instaRam|WideOr7~2_combout  = ((\instaRam|address [2] & (!\instaRam|Equal129~3_combout )) # (!\instaRam|address [2] & ((!\instaRam|Equal131~2_combout )))) # (!\instaRam|Equal9~1_combout )

	.dataa(\instaRam|Equal129~3_combout ),
	.datab(\instaRam|Equal9~1_combout ),
	.datac(\instaRam|Equal131~2_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|WideOr7~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~2 .lut_mask = 16'h773F;
defparam \instaRam|WideOr7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N0
fiftyfivenm_lcell_comb \instaRam|WideOr9~2 (
// Equation(s):
// \instaRam|WideOr9~2_combout  = (!\instaRam|Equal174~0_combout  & (\instaRam|WideOr6~15_combout  & ((!\instaRam|Equal0~3_combout ) # (!\instaRam|Equal22~0_combout ))))

	.dataa(\instaRam|Equal22~0_combout ),
	.datab(\instaRam|Equal0~3_combout ),
	.datac(\instaRam|Equal174~0_combout ),
	.datad(\instaRam|WideOr6~15_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr9~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr9~2 .lut_mask = 16'h0700;
defparam \instaRam|WideOr9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N26
fiftyfivenm_lcell_comb \instaRam|WideOr14~10 (
// Equation(s):
// \instaRam|WideOr14~10_combout  = (\instaRam|Equal105~0_combout  & (!\instaRam|Equal11~0_combout  & ((!\instaRam|Equal5~0_combout ) # (!\instaRam|Equal130~2_combout )))) # (!\instaRam|Equal105~0_combout  & (((!\instaRam|Equal5~0_combout ) # 
// (!\instaRam|Equal130~2_combout ))))

	.dataa(\instaRam|Equal105~0_combout ),
	.datab(\instaRam|Equal11~0_combout ),
	.datac(\instaRam|Equal130~2_combout ),
	.datad(\instaRam|Equal5~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~10 .lut_mask = 16'h0777;
defparam \instaRam|WideOr14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N26
fiftyfivenm_lcell_comb \instaRam|WideOr10~6 (
// Equation(s):
// \instaRam|WideOr10~6_combout  = (\instaRam|WideOr14~10_combout  & (\instaRam|WideOr5~8_combout  & ((!\instaRam|Equal0~1_combout ) # (!\instaRam|Equal138~1_combout ))))

	.dataa(\instaRam|WideOr14~10_combout ),
	.datab(\instaRam|WideOr5~8_combout ),
	.datac(\instaRam|Equal138~1_combout ),
	.datad(\instaRam|Equal0~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~6 .lut_mask = 16'h0888;
defparam \instaRam|WideOr10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N28
fiftyfivenm_lcell_comb \instaRam|WideOr10~7 (
// Equation(s):
// \instaRam|WideOr10~7_combout  = (\instaRam|WideOr10~6_combout  & (\Data_to_SRAM[12]~0_combout  & !\instaRam|Equal93~0_combout ))

	.dataa(\instaRam|WideOr10~6_combout ),
	.datab(\Data_to_SRAM[12]~0_combout ),
	.datac(\instaRam|Equal93~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instaRam|WideOr10~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~7 .lut_mask = 16'h0808;
defparam \instaRam|WideOr10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N2
fiftyfivenm_lcell_comb \instaRam|WideOr10~11 (
// Equation(s):
// \instaRam|WideOr10~11_combout  = (\instaRam|WideOr10~7_combout  & ((!\instaRam|Equal9~0_combout ) # (!\instaRam|Equal73~0_combout )))

	.dataa(\instaRam|WideOr10~7_combout ),
	.datab(gnd),
	.datac(\instaRam|Equal73~0_combout ),
	.datad(\instaRam|Equal9~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~11_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~11 .lut_mask = 16'h0AAA;
defparam \instaRam|WideOr10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N6
fiftyfivenm_lcell_comb \instaRam|WideOr7~3 (
// Equation(s):
// \instaRam|WideOr7~3_combout  = (\instaRam|WideOr7~2_combout  & (\instaRam|WideOr9~2_combout  & \instaRam|WideOr10~11_combout ))

	.dataa(\instaRam|WideOr7~2_combout ),
	.datab(\instaRam|WideOr9~2_combout ),
	.datac(gnd),
	.datad(\instaRam|WideOr10~11_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~3 .lut_mask = 16'h8800;
defparam \instaRam|WideOr7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N0
fiftyfivenm_lcell_comb \instaRam|Equal94~4 (
// Equation(s):
// \instaRam|Equal94~4_combout  = (\instaRam|address [6] & (\instaRam|Equal0~1_combout  & (!\instaRam|address [5] & \instaRam|Equal6~0_combout )))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|Equal0~1_combout ),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|Equal6~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal94~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal94~4 .lut_mask = 16'h0800;
defparam \instaRam|Equal94~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N14
fiftyfivenm_lcell_comb \instaRam|WideOr7~8 (
// Equation(s):
// \instaRam|WideOr7~8_combout  = (\instaRam|WideOr7~1_combout  & (!\instaRam|Equal94~4_combout  & (\instaRam|WideNor0~20_combout  & \instaRam|WideOr6~17_combout )))

	.dataa(\instaRam|WideOr7~1_combout ),
	.datab(\instaRam|Equal94~4_combout ),
	.datac(\instaRam|WideNor0~20_combout ),
	.datad(\instaRam|WideOr6~17_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~8 .lut_mask = 16'h2000;
defparam \instaRam|WideOr7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N22
fiftyfivenm_lcell_comb \instaRam|Equal148~2 (
// Equation(s):
// \instaRam|Equal148~2_combout  = (!\instaRam|address [3] & (\instaRam|address [4] & (\instaRam|Equal132~0_combout  & !\instaRam|address [2])))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|address [4]),
	.datac(\instaRam|Equal132~0_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal148~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal148~2 .lut_mask = 16'h0040;
defparam \instaRam|Equal148~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N12
fiftyfivenm_lcell_comb \instaRam|WideOr4~4 (
// Equation(s):
// \instaRam|WideOr4~4_combout  = ((\instaRam|Equal148~2_combout ) # ((\instaRam|Equal128~0_combout ) # (\instaRam|Equal123~1_combout ))) # (!\instaRam|WideOr4~0_combout )

	.dataa(\instaRam|WideOr4~0_combout ),
	.datab(\instaRam|Equal148~2_combout ),
	.datac(\instaRam|Equal128~0_combout ),
	.datad(\instaRam|Equal123~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~4 .lut_mask = 16'hFFFD;
defparam \instaRam|WideOr4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N14
fiftyfivenm_lcell_comb \instaRam|WideOr4~3 (
// Equation(s):
// \instaRam|WideOr4~3_combout  = (\instaRam|Equal60~0_combout ) # ((\instaRam|Equal153~2_combout ) # ((\instaRam|Equal29~0_combout  & \instaRam|Equal1~6_combout )))

	.dataa(\instaRam|Equal60~0_combout ),
	.datab(\instaRam|Equal29~0_combout ),
	.datac(\instaRam|Equal1~6_combout ),
	.datad(\instaRam|Equal153~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~3 .lut_mask = 16'hFFEA;
defparam \instaRam|WideOr4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N16
fiftyfivenm_lcell_comb \instaRam|WideOr4~5 (
// Equation(s):
// \instaRam|WideOr4~5_combout  = (\instaRam|WideOr4~4_combout ) # (((\instaRam|WideOr4~3_combout ) # (!\instaRam|WideOr4~1_combout )) # (!\instaRam|WideOr4~2_combout ))

	.dataa(\instaRam|WideOr4~4_combout ),
	.datab(\instaRam|WideOr4~2_combout ),
	.datac(\instaRam|WideOr4~3_combout ),
	.datad(\instaRam|WideOr4~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~5 .lut_mask = 16'hFBFF;
defparam \instaRam|WideOr4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N18
fiftyfivenm_lcell_comb \instaRam|WideOr4~6 (
// Equation(s):
// \instaRam|WideOr4~6_combout  = ((\instaRam|WideOr4~5_combout ) # (!\instaRam|WideNor0~17_combout )) # (!\instaRam|WideOr7~8_combout )

	.dataa(gnd),
	.datab(\instaRam|WideOr7~8_combout ),
	.datac(\instaRam|WideOr4~5_combout ),
	.datad(\instaRam|WideNor0~17_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr4~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr4~6 .lut_mask = 16'hF3FF;
defparam \instaRam|WideOr4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N22
fiftyfivenm_lcell_comb \slc|d0|PC_REG|output_vals[11]~38 (
// Equation(s):
// \slc|d0|PC_REG|output_vals[11]~38_combout  = (\slc|d0|PC_REG|output_vals [11] & (!\slc|d0|PC_REG|output_vals[10]~37 )) # (!\slc|d0|PC_REG|output_vals [11] & ((\slc|d0|PC_REG|output_vals[10]~37 ) # (GND)))
// \slc|d0|PC_REG|output_vals[11]~39  = CARRY((!\slc|d0|PC_REG|output_vals[10]~37 ) # (!\slc|d0|PC_REG|output_vals [11]))

	.dataa(\slc|d0|PC_REG|output_vals [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_REG|output_vals[10]~37 ),
	.combout(\slc|d0|PC_REG|output_vals[11]~38_combout ),
	.cout(\slc|d0|PC_REG|output_vals[11]~39 ));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[11]~38 .lut_mask = 16'h5A5F;
defparam \slc|d0|PC_REG|output_vals[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y42_N23
dffeas \slc|d0|PC_REG|output_vals[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_REG|output_vals[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_REG|output_vals [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[11] .is_wysiwyg = "true";
defparam \slc|d0|PC_REG|output_vals[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N10
fiftyfivenm_lcell_comb \slc|d0|tm1|Mux11~0 (
// Equation(s):
// \slc|d0|tm1|Mux11~0_combout  = (\slc|state_controller|State.S_18~q  & \slc|d0|PC_REG|output_vals [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_18~q ),
	.datad(\slc|d0|PC_REG|output_vals [11]),
	.cin(gnd),
	.combout(\slc|d0|tm1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|tm1|Mux11~0 .lut_mask = 16'hF000;
defparam \slc|d0|tm1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N18
fiftyfivenm_lcell_comb \slc|d0|MDR_REG|output_vals[11]~11 (
// Equation(s):
// \slc|d0|MDR_REG|output_vals[11]~11_combout  = (\slc|state_controller|State.S_35~q  & (\slc|d0|MDR_REG|output_vals [11])) # (!\slc|state_controller|State.S_35~q  & ((\slc|d0|tm1|Mux11~0_combout )))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_35~q ),
	.datac(\slc|d0|MDR_REG|output_vals [11]),
	.datad(\slc|d0|tm1|Mux11~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_REG|output_vals[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[11]~11 .lut_mask = 16'hF3C0;
defparam \slc|d0|MDR_REG|output_vals[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N0
fiftyfivenm_lcell_comb \instaRam|Equal14~0 (
// Equation(s):
// \instaRam|Equal14~0_combout  = (\instaRam|Equal9~2_combout  & (\instaRam|Equal3~0_combout  & (\instaRam|Equal2~0_combout  & \instaRam|address [2])))

	.dataa(\instaRam|Equal9~2_combout ),
	.datab(\instaRam|Equal3~0_combout ),
	.datac(\instaRam|Equal2~0_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal14~0 .lut_mask = 16'h8000;
defparam \instaRam|Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N2
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~34 (
// Equation(s):
// \Data_to_SRAM[12]~34_combout  = (\Data_to_SRAM[12]~12_combout  & (!\instaRam|Equal97~1_combout  & (!\instaRam|Equal81~4_combout  & !\instaRam|Equal14~0_combout )))

	.dataa(\Data_to_SRAM[12]~12_combout ),
	.datab(\instaRam|Equal97~1_combout ),
	.datac(\instaRam|Equal81~4_combout ),
	.datad(\instaRam|Equal14~0_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~34 .lut_mask = 16'h0002;
defparam \Data_to_SRAM[12]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N18
fiftyfivenm_lcell_comb \instaRam|WideOr1~5 (
// Equation(s):
// \instaRam|WideOr1~5_combout  = (\instaRam|WideOr5~2_combout  & (((!\instaRam|Equal0~1_combout ) # (!\instaRam|Equal11~0_combout )) # (!\instaRam|Equal0~3_combout )))

	.dataa(\instaRam|Equal0~3_combout ),
	.datab(\instaRam|Equal11~0_combout ),
	.datac(\instaRam|WideOr5~2_combout ),
	.datad(\instaRam|Equal0~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr1~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr1~5 .lut_mask = 16'h70F0;
defparam \instaRam|WideOr1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N20
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~35 (
// Equation(s):
// \Data_to_SRAM[12]~35_combout  = (\Data_to_SRAM[12]~34_combout  & (\Data_to_SRAM[12]~11_combout  & (\instaRam|WideOr6~14_combout  & \instaRam|WideOr1~5_combout )))

	.dataa(\Data_to_SRAM[12]~34_combout ),
	.datab(\Data_to_SRAM[12]~11_combout ),
	.datac(\instaRam|WideOr6~14_combout ),
	.datad(\instaRam|WideOr1~5_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~35 .lut_mask = 16'h8000;
defparam \Data_to_SRAM[12]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N30
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~22 (
// Equation(s):
// \Data_to_SRAM[12]~22_combout  = (\instaRam|Equal73~0_combout  & (!\instaRam|Equal11~0_combout  & ((!\instaRam|Equal84~4_combout ) # (!\instaRam|Equal17~0_combout )))) # (!\instaRam|Equal73~0_combout  & (((!\instaRam|Equal84~4_combout )) # 
// (!\instaRam|Equal17~0_combout )))

	.dataa(\instaRam|Equal73~0_combout ),
	.datab(\instaRam|Equal17~0_combout ),
	.datac(\instaRam|Equal11~0_combout ),
	.datad(\instaRam|Equal84~4_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~22 .lut_mask = 16'h135F;
defparam \Data_to_SRAM[12]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N28
fiftyfivenm_lcell_comb \instaRam|WideOr14~8 (
// Equation(s):
// \instaRam|WideOr14~8_combout  = (\instaRam|WideNor0~38_combout  & (((!\instaRam|Equal12~0_combout  & !\instaRam|Equal9~0_combout )) # (!\instaRam|Equal73~0_combout )))

	.dataa(\instaRam|Equal73~0_combout ),
	.datab(\instaRam|WideNor0~38_combout ),
	.datac(\instaRam|Equal12~0_combout ),
	.datad(\instaRam|Equal9~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~8 .lut_mask = 16'h444C;
defparam \instaRam|WideOr14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N24
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~23 (
// Equation(s):
// \Data_to_SRAM[12]~23_combout  = (!\instaRam|Equal163~0_combout  & (\instaRam|WideNor0~15_combout  & ((!\instaRam|Equal141~0_combout ) # (!\instaRam|Equal131~2_combout ))))

	.dataa(\instaRam|Equal163~0_combout ),
	.datab(\instaRam|Equal131~2_combout ),
	.datac(\instaRam|Equal141~0_combout ),
	.datad(\instaRam|WideNor0~15_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~23 .lut_mask = 16'h1500;
defparam \Data_to_SRAM[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N26
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~24 (
// Equation(s):
// \Data_to_SRAM[12]~24_combout  = (\Data_to_SRAM[12]~22_combout  & (\instaRam|WideOr14~8_combout  & (!\instaRam|Equal83~4_combout  & \Data_to_SRAM[12]~23_combout )))

	.dataa(\Data_to_SRAM[12]~22_combout ),
	.datab(\instaRam|WideOr14~8_combout ),
	.datac(\instaRam|Equal83~4_combout ),
	.datad(\Data_to_SRAM[12]~23_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~24 .lut_mask = 16'h0800;
defparam \Data_to_SRAM[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N22
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~36 (
// Equation(s):
// \Data_to_SRAM[12]~36_combout  = (\instaRam|WideOr10~6_combout  & (\Data_to_SRAM[12]~35_combout  & (\Data_to_SRAM[12]~24_combout  & \instaRam|WideOr6~6_combout )))

	.dataa(\instaRam|WideOr10~6_combout ),
	.datab(\Data_to_SRAM[12]~35_combout ),
	.datac(\Data_to_SRAM[12]~24_combout ),
	.datad(\instaRam|WideOr6~6_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~36 .lut_mask = 16'h8000;
defparam \Data_to_SRAM[12]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
fiftyfivenm_lcell_comb \slc|d0|PC_REG|output_vals[12]~40 (
// Equation(s):
// \slc|d0|PC_REG|output_vals[12]~40_combout  = (\slc|d0|PC_REG|output_vals [12] & (\slc|d0|PC_REG|output_vals[11]~39  $ (GND))) # (!\slc|d0|PC_REG|output_vals [12] & (!\slc|d0|PC_REG|output_vals[11]~39  & VCC))
// \slc|d0|PC_REG|output_vals[12]~41  = CARRY((\slc|d0|PC_REG|output_vals [12] & !\slc|d0|PC_REG|output_vals[11]~39 ))

	.dataa(gnd),
	.datab(\slc|d0|PC_REG|output_vals [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_REG|output_vals[11]~39 ),
	.combout(\slc|d0|PC_REG|output_vals[12]~40_combout ),
	.cout(\slc|d0|PC_REG|output_vals[12]~41 ));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[12]~40 .lut_mask = 16'hC30C;
defparam \slc|d0|PC_REG|output_vals[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y42_N25
dffeas \slc|d0|PC_REG|output_vals[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_REG|output_vals[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_REG|output_vals [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[12] .is_wysiwyg = "true";
defparam \slc|d0|PC_REG|output_vals[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N28
fiftyfivenm_lcell_comb \slc|d0|tm1|Mux12~0 (
// Equation(s):
// \slc|d0|tm1|Mux12~0_combout  = (\slc|state_controller|State.S_18~q  & \slc|d0|PC_REG|output_vals [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_18~q ),
	.datad(\slc|d0|PC_REG|output_vals [12]),
	.cin(gnd),
	.combout(\slc|d0|tm1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|tm1|Mux12~0 .lut_mask = 16'hF000;
defparam \slc|d0|tm1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N12
fiftyfivenm_lcell_comb \slc|d0|MDR_REG|output_vals[12]~12 (
// Equation(s):
// \slc|d0|MDR_REG|output_vals[12]~12_combout  = (\slc|state_controller|State.S_35~q  & (\slc|d0|MDR_REG|output_vals [12])) # (!\slc|state_controller|State.S_35~q  & ((\slc|d0|tm1|Mux12~0_combout )))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_35~q ),
	.datac(\slc|d0|MDR_REG|output_vals [12]),
	.datad(\slc|d0|tm1|Mux12~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_REG|output_vals[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[12]~12 .lut_mask = 16'hF3C0;
defparam \slc|d0|MDR_REG|output_vals[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N20
fiftyfivenm_lcell_comb \instaRam|WideOr7~9 (
// Equation(s):
// \instaRam|WideOr7~9_combout  = (\Data_to_SRAM[0]~14_combout  & ((!\instaRam|Equal141~0_combout ) # (!\instaRam|Equal131~2_combout )))

	.dataa(gnd),
	.datab(\Data_to_SRAM[0]~14_combout ),
	.datac(\instaRam|Equal131~2_combout ),
	.datad(\instaRam|Equal141~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~9 .lut_mask = 16'h0CCC;
defparam \instaRam|WideOr7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N6
fiftyfivenm_lcell_comb \instaRam|WideOr7~5 (
// Equation(s):
// \instaRam|WideOr7~5_combout  = (!\instaRam|Equal163~0_combout  & (\instaRam|WideOr14~4_combout  & (!\instaRam|Equal52~0_combout  & \instaRam|WideOr13~2_combout )))

	.dataa(\instaRam|Equal163~0_combout ),
	.datab(\instaRam|WideOr14~4_combout ),
	.datac(\instaRam|Equal52~0_combout ),
	.datad(\instaRam|WideOr13~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~5 .lut_mask = 16'h0400;
defparam \instaRam|WideOr7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N6
fiftyfivenm_lcell_comb \instaRam|WideOr1~6 (
// Equation(s):
// \instaRam|WideOr1~6_combout  = (\instaRam|WideOr1~1_combout  & (\instaRam|WideOr7~9_combout  & (\instaRam|WideOr4~1_combout  & \instaRam|WideOr7~5_combout )))

	.dataa(\instaRam|WideOr1~1_combout ),
	.datab(\instaRam|WideOr7~9_combout ),
	.datac(\instaRam|WideOr4~1_combout ),
	.datad(\instaRam|WideOr7~5_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr1~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr1~6 .lut_mask = 16'h8000;
defparam \instaRam|WideOr1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N6
fiftyfivenm_lcell_comb \instaRam|WideOr2~0 (
// Equation(s):
// \instaRam|WideOr2~0_combout  = (\instaRam|Equal131~2_combout  & ((\instaRam|Equal1~7_combout ) # ((\instaRam|Equal17~0_combout  & !\instaRam|address [2]))))

	.dataa(\instaRam|Equal1~7_combout ),
	.datab(\instaRam|Equal17~0_combout ),
	.datac(\instaRam|Equal131~2_combout ),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr2~0 .lut_mask = 16'hA0E0;
defparam \instaRam|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N26
fiftyfivenm_lcell_comb \slc|d0|PC_REG|output_vals[13]~42 (
// Equation(s):
// \slc|d0|PC_REG|output_vals[13]~42_combout  = (\slc|d0|PC_REG|output_vals [13] & (!\slc|d0|PC_REG|output_vals[12]~41 )) # (!\slc|d0|PC_REG|output_vals [13] & ((\slc|d0|PC_REG|output_vals[12]~41 ) # (GND)))
// \slc|d0|PC_REG|output_vals[13]~43  = CARRY((!\slc|d0|PC_REG|output_vals[12]~41 ) # (!\slc|d0|PC_REG|output_vals [13]))

	.dataa(\slc|d0|PC_REG|output_vals [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_REG|output_vals[12]~41 ),
	.combout(\slc|d0|PC_REG|output_vals[13]~42_combout ),
	.cout(\slc|d0|PC_REG|output_vals[13]~43 ));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[13]~42 .lut_mask = 16'h5A5F;
defparam \slc|d0|PC_REG|output_vals[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y42_N27
dffeas \slc|d0|PC_REG|output_vals[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_REG|output_vals[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_REG|output_vals [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[13] .is_wysiwyg = "true";
defparam \slc|d0|PC_REG|output_vals[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N22
fiftyfivenm_lcell_comb \slc|d0|tm1|Mux13~0 (
// Equation(s):
// \slc|d0|tm1|Mux13~0_combout  = (\slc|state_controller|State.S_18~q  & \slc|d0|PC_REG|output_vals [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_18~q ),
	.datad(\slc|d0|PC_REG|output_vals [13]),
	.cin(gnd),
	.combout(\slc|d0|tm1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|tm1|Mux13~0 .lut_mask = 16'hF000;
defparam \slc|d0|tm1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N6
fiftyfivenm_lcell_comb \slc|d0|MDR_REG|output_vals[13]~13 (
// Equation(s):
// \slc|d0|MDR_REG|output_vals[13]~13_combout  = (\slc|state_controller|State.S_35~q  & ((\slc|d0|MDR_REG|output_vals [13]))) # (!\slc|state_controller|State.S_35~q  & (\slc|d0|tm1|Mux13~0_combout ))

	.dataa(\slc|d0|tm1|Mux13~0_combout ),
	.datab(gnd),
	.datac(\slc|d0|MDR_REG|output_vals [13]),
	.datad(\slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\slc|d0|MDR_REG|output_vals[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[13]~13 .lut_mask = 16'hF0AA;
defparam \slc|d0|MDR_REG|output_vals[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N26
fiftyfivenm_lcell_comb \instaRam|WideOr0~13 (
// Equation(s):
// \instaRam|WideOr0~13_combout  = (\instaRam|WideOr0~6_combout  & (\instaRam|WideNor0~24_combout  & ((!\instaRam|Equal31~0_combout ) # (!\instaRam|Equal65~0_combout ))))

	.dataa(\instaRam|WideOr0~6_combout ),
	.datab(\instaRam|WideNor0~24_combout ),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\instaRam|Equal31~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~13_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~13 .lut_mask = 16'h0888;
defparam \instaRam|WideOr0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N28
fiftyfivenm_lcell_comb \instaRam|WideOr1~7 (
// Equation(s):
// \instaRam|WideOr1~7_combout  = (((!\instaRam|WideNor0~17_combout ) # (!\instaRam|WideOr0~13_combout )) # (!\instaRam|WideOr1~4_combout )) # (!\instaRam|WideOr1~2_combout )

	.dataa(\instaRam|WideOr1~2_combout ),
	.datab(\instaRam|WideOr1~4_combout ),
	.datac(\instaRam|WideOr0~13_combout ),
	.datad(\instaRam|WideNor0~17_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr1~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr1~7 .lut_mask = 16'h7FFF;
defparam \instaRam|WideOr1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
fiftyfivenm_lcell_comb \slc|d0|PC_REG|output_vals[14]~44 (
// Equation(s):
// \slc|d0|PC_REG|output_vals[14]~44_combout  = (\slc|d0|PC_REG|output_vals [14] & (\slc|d0|PC_REG|output_vals[13]~43  $ (GND))) # (!\slc|d0|PC_REG|output_vals [14] & (!\slc|d0|PC_REG|output_vals[13]~43  & VCC))
// \slc|d0|PC_REG|output_vals[14]~45  = CARRY((\slc|d0|PC_REG|output_vals [14] & !\slc|d0|PC_REG|output_vals[13]~43 ))

	.dataa(gnd),
	.datab(\slc|d0|PC_REG|output_vals [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\slc|d0|PC_REG|output_vals[13]~43 ),
	.combout(\slc|d0|PC_REG|output_vals[14]~44_combout ),
	.cout(\slc|d0|PC_REG|output_vals[14]~45 ));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[14]~44 .lut_mask = 16'hC30C;
defparam \slc|d0|PC_REG|output_vals[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y42_N29
dffeas \slc|d0|PC_REG|output_vals[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_REG|output_vals[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_REG|output_vals [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[14] .is_wysiwyg = "true";
defparam \slc|d0|PC_REG|output_vals[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N0
fiftyfivenm_lcell_comb \slc|d0|tm1|Mux14~0 (
// Equation(s):
// \slc|d0|tm1|Mux14~0_combout  = (\slc|state_controller|State.S_18~q  & \slc|d0|PC_REG|output_vals [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_18~q ),
	.datad(\slc|d0|PC_REG|output_vals [14]),
	.cin(gnd),
	.combout(\slc|d0|tm1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|tm1|Mux14~0 .lut_mask = 16'hF000;
defparam \slc|d0|tm1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N8
fiftyfivenm_lcell_comb \slc|d0|MDR_REG|output_vals[14]~14 (
// Equation(s):
// \slc|d0|MDR_REG|output_vals[14]~14_combout  = (\slc|state_controller|State.S_35~q  & (\slc|d0|MDR_REG|output_vals [14])) # (!\slc|state_controller|State.S_35~q  & ((\slc|d0|tm1|Mux14~0_combout )))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_35~q ),
	.datac(\slc|d0|MDR_REG|output_vals [14]),
	.datad(\slc|d0|tm1|Mux14~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_REG|output_vals[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[14]~14 .lut_mask = 16'hF3C0;
defparam \slc|d0|MDR_REG|output_vals[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N30
fiftyfivenm_lcell_comb \slc|d0|PC_REG|output_vals[15]~46 (
// Equation(s):
// \slc|d0|PC_REG|output_vals[15]~46_combout  = \slc|d0|PC_REG|output_vals [15] $ (\slc|d0|PC_REG|output_vals[14]~45 )

	.dataa(\slc|d0|PC_REG|output_vals [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\slc|d0|PC_REG|output_vals[14]~45 ),
	.combout(\slc|d0|PC_REG|output_vals[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[15]~46 .lut_mask = 16'h5A5A;
defparam \slc|d0|PC_REG|output_vals[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y42_N31
dffeas \slc|d0|PC_REG|output_vals[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|PC_REG|output_vals[15]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|PC_REG|output_vals [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|PC_REG|output_vals[15] .is_wysiwyg = "true";
defparam \slc|d0|PC_REG|output_vals[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N2
fiftyfivenm_lcell_comb \slc|d0|tm1|Mux15~0 (
// Equation(s):
// \slc|d0|tm1|Mux15~0_combout  = (\slc|d0|PC_REG|output_vals [15] & \slc|state_controller|State.S_18~q )

	.dataa(\slc|d0|PC_REG|output_vals [15]),
	.datab(gnd),
	.datac(\slc|state_controller|State.S_18~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|tm1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|tm1|Mux15~0 .lut_mask = 16'hA0A0;
defparam \slc|d0|tm1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N26
fiftyfivenm_lcell_comb \slc|d0|MDR_REG|output_vals[15]~15 (
// Equation(s):
// \slc|d0|MDR_REG|output_vals[15]~15_combout  = (\slc|state_controller|State.S_35~q  & (\slc|d0|MDR_REG|output_vals [15])) # (!\slc|state_controller|State.S_35~q  & ((\slc|d0|tm1|Mux15~0_combout )))

	.dataa(gnd),
	.datab(\slc|state_controller|State.S_35~q ),
	.datac(\slc|d0|MDR_REG|output_vals [15]),
	.datad(\slc|d0|tm1|Mux15~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_REG|output_vals[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[15]~15 .lut_mask = 16'hF3C0;
defparam \slc|d0|MDR_REG|output_vals[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y42_N0
fiftyfivenm_ram_block \ram0|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(!\instaRam|state.mem_write~q ),
	.portare(\slc|state_controller|WideOr8~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\Data_to_SRAM[15]~40_combout ,\Data_to_SRAM[14]~39_combout ,\Data_to_SRAM[13]~38_combout ,\Data_to_SRAM[12]~37_combout ,\Data_to_SRAM[11]~33_combout ,\Data_to_SRAM[10]~32_combout ,\Data_to_SRAM[9]~31_combout }),
	.portaaddr({\ADDR[9]~9_combout ,\ADDR[8]~8_combout ,\ADDR[7]~7_combout ,\ADDR[6]~6_combout ,\ADDR[5]~5_combout ,\ADDR[4]~4_combout ,\ADDR[3]~3_combout ,\ADDR[2]~2_combout ,\ADDR[1]~1_combout ,\ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ram:ram0|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated|ALTSYNCRAM";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N26
fiftyfivenm_lcell_comb \slc|d0|MDR_REG|output_vals[12]~19 (
// Equation(s):
// \slc|d0|MDR_REG|output_vals[12]~19_combout  = (\slc|state_controller|WideOr8~combout  & ((\slc|memory_subsystem|Equal0~4_combout ) # ((!\button_sync[0]|q~q  & !\button_sync[1]|q~q )))) # (!\slc|state_controller|WideOr8~combout  & (!\button_sync[0]|q~q  & 
// (!\button_sync[1]|q~q )))

	.dataa(\slc|state_controller|WideOr8~combout ),
	.datab(\button_sync[0]|q~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_REG|output_vals[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[12]~19 .lut_mask = 16'hAB03;
defparam \slc|d0|MDR_REG|output_vals[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N0
fiftyfivenm_lcell_comb \slc|d0|MDR_REG|output_vals[7]~18 (
// Equation(s):
// \slc|d0|MDR_REG|output_vals[7]~18_combout  = (\slc|state_controller|State.S_33_2~q ) # ((\slc|state_controller|State.S_33_3~q ) # ((!\button_sync[0]|q~q  & !\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(\slc|state_controller|State.S_33_2~q ),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|state_controller|State.S_33_3~q ),
	.cin(gnd),
	.combout(\slc|d0|MDR_REG|output_vals[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[7]~18 .lut_mask = 16'hFFCD;
defparam \slc|d0|MDR_REG|output_vals[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N27
dffeas \slc|d0|MDR_REG|output_vals[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_REG|output_vals[15]~15_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|d0|MDR_REG|output_vals[12]~19_combout ),
	.sload(\slc|state_controller|WideOr8~combout ),
	.ena(\slc|d0|MDR_REG|output_vals[7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_REG|output_vals [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[15] .is_wysiwyg = "true";
defparam \slc|d0|MDR_REG|output_vals[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N30
fiftyfivenm_lcell_comb \instaRam|WideOr0~17 (
// Equation(s):
// \instaRam|WideOr0~17_combout  = (!\instaRam|address [6] & (\instaRam|Equal1~4_combout  & (\instaRam|Equal0~4_combout  & !\instaRam|address [5])))

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|Equal1~4_combout ),
	.datac(\instaRam|Equal0~4_combout ),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|WideOr0~17_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~17 .lut_mask = 16'h0040;
defparam \instaRam|WideOr0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N4
fiftyfivenm_lcell_comb \instaRam|WideOr0~14 (
// Equation(s):
// \instaRam|WideOr0~14_combout  = ((\instaRam|Equal26~0_combout ) # (\instaRam|WideOr0~17_combout )) # (!\instaRam|WideOr8~6_combout )

	.dataa(\instaRam|WideOr8~6_combout ),
	.datab(gnd),
	.datac(\instaRam|Equal26~0_combout ),
	.datad(\instaRam|WideOr0~17_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~14_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~14 .lut_mask = 16'hFFF5;
defparam \instaRam|WideOr0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N26
fiftyfivenm_lcell_comb \instaRam|WideOr0~15 (
// Equation(s):
// \instaRam|WideOr0~15_combout  = ((\instaRam|WideOr0~14_combout ) # ((\instaRam|Equal174~0_combout ) # (!\instaRam|WideOr0~12_combout ))) # (!\instaRam|WideOr0~16_combout )

	.dataa(\instaRam|WideOr0~16_combout ),
	.datab(\instaRam|WideOr0~14_combout ),
	.datac(\instaRam|Equal174~0_combout ),
	.datad(\instaRam|WideOr0~12_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr0~15_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr0~15 .lut_mask = 16'hFDFF;
defparam \instaRam|WideOr0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N30
fiftyfivenm_lcell_comb \Data_to_SRAM[15]~40 (
// Equation(s):
// \Data_to_SRAM[15]~40_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|MDR_REG|output_vals [15])) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr0~15_combout ) # (!\instaRam|WideOr0~13_combout ))))

	.dataa(\slc|d0|MDR_REG|output_vals [15]),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\instaRam|WideOr0~13_combout ),
	.datad(\instaRam|WideOr0~15_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[15]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[15]~40 .lut_mask = 16'hBB8B;
defparam \Data_to_SRAM[15]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N9
dffeas \slc|d0|MDR_REG|output_vals[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_REG|output_vals[14]~14_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|d0|MDR_REG|output_vals[12]~19_combout ),
	.sload(\slc|state_controller|WideOr8~combout ),
	.ena(\slc|d0|MDR_REG|output_vals[7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_REG|output_vals [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[14] .is_wysiwyg = "true";
defparam \slc|d0|MDR_REG|output_vals[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N10
fiftyfivenm_lcell_comb \Data_to_SRAM[14]~39 (
// Equation(s):
// \Data_to_SRAM[14]~39_combout  = (\instaRam|state.mem_write~q  & (((\slc|d0|MDR_REG|output_vals [14])))) # (!\instaRam|state.mem_write~q  & ((\instaRam|WideOr1~7_combout ) # ((!\instaRam|WideOr1~6_combout ))))

	.dataa(\instaRam|WideOr1~7_combout ),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\slc|d0|MDR_REG|output_vals [14]),
	.datad(\instaRam|WideOr1~6_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[14]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[14]~39 .lut_mask = 16'hE2F3;
defparam \Data_to_SRAM[14]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N7
dffeas \slc|d0|MDR_REG|output_vals[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_REG|output_vals[13]~13_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|d0|MDR_REG|output_vals[12]~19_combout ),
	.sload(\slc|state_controller|WideOr8~combout ),
	.ena(\slc|d0|MDR_REG|output_vals[7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_REG|output_vals [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[13] .is_wysiwyg = "true";
defparam \slc|d0|MDR_REG|output_vals[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N16
fiftyfivenm_lcell_comb \Data_to_SRAM[13]~38 (
// Equation(s):
// \Data_to_SRAM[13]~38_combout  = (\instaRam|state.mem_write~q  & (((\slc|d0|MDR_REG|output_vals [13])))) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr2~0_combout )) # (!\instaRam|WideOr1~6_combout )))

	.dataa(\instaRam|WideOr1~6_combout ),
	.datab(\instaRam|WideOr2~0_combout ),
	.datac(\slc|d0|MDR_REG|output_vals [13]),
	.datad(\instaRam|state.mem_write~q ),
	.cin(gnd),
	.combout(\Data_to_SRAM[13]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[13]~38 .lut_mask = 16'hF0DD;
defparam \Data_to_SRAM[13]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N13
dffeas \slc|d0|MDR_REG|output_vals[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_REG|output_vals[12]~12_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|d0|MDR_REG|output_vals[12]~19_combout ),
	.sload(\slc|state_controller|WideOr8~combout ),
	.ena(\slc|d0|MDR_REG|output_vals[7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_REG|output_vals [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[12] .is_wysiwyg = "true";
defparam \slc|d0|MDR_REG|output_vals[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N4
fiftyfivenm_lcell_comb \Data_to_SRAM[12]~37 (
// Equation(s):
// \Data_to_SRAM[12]~37_combout  = (\Data_to_SRAM[12]~36_combout  & ((\Data_to_SRAM[12]~13_combout ) # ((\instaRam|state.mem_write~q  & \slc|d0|MDR_REG|output_vals [12])))) # (!\Data_to_SRAM[12]~36_combout  & (((\instaRam|state.mem_write~q  & 
// \slc|d0|MDR_REG|output_vals [12]))))

	.dataa(\Data_to_SRAM[12]~36_combout ),
	.datab(\Data_to_SRAM[12]~13_combout ),
	.datac(\instaRam|state.mem_write~q ),
	.datad(\slc|d0|MDR_REG|output_vals [12]),
	.cin(gnd),
	.combout(\Data_to_SRAM[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[12]~37 .lut_mask = 16'hF888;
defparam \Data_to_SRAM[12]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N19
dffeas \slc|d0|MDR_REG|output_vals[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_REG|output_vals[11]~11_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|d0|MDR_REG|output_vals[12]~19_combout ),
	.sload(\slc|state_controller|WideOr8~combout ),
	.ena(\slc|d0|MDR_REG|output_vals[7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_REG|output_vals [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[11] .is_wysiwyg = "true";
defparam \slc|d0|MDR_REG|output_vals[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N4
fiftyfivenm_lcell_comb \Data_to_SRAM[11]~33 (
// Equation(s):
// \Data_to_SRAM[11]~33_combout  = (\instaRam|state.mem_write~q  & (((\slc|d0|MDR_REG|output_vals [11])))) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr4~6_combout )) # (!\instaRam|WideOr7~3_combout )))

	.dataa(\instaRam|WideOr7~3_combout ),
	.datab(\instaRam|WideOr4~6_combout ),
	.datac(\slc|d0|MDR_REG|output_vals [11]),
	.datad(\instaRam|state.mem_write~q ),
	.cin(gnd),
	.combout(\Data_to_SRAM[11]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[11]~33 .lut_mask = 16'hF0DD;
defparam \Data_to_SRAM[11]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N17
dffeas \slc|d0|MDR_REG|output_vals[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_REG|output_vals[10]~10_combout ),
	.asdata(\ram0|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\slc|d0|MDR_REG|output_vals[12]~19_combout ),
	.sload(\slc|state_controller|WideOr8~combout ),
	.ena(\slc|d0|MDR_REG|output_vals[7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_REG|output_vals [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[10] .is_wysiwyg = "true";
defparam \slc|d0|MDR_REG|output_vals[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N14
fiftyfivenm_lcell_comb \Data_to_SRAM[10]~32 (
// Equation(s):
// \Data_to_SRAM[10]~32_combout  = (\instaRam|state.mem_write~q  & ((\slc|d0|MDR_REG|output_vals [10]))) # (!\instaRam|state.mem_write~q  & (\instaRam|WideOr5~combout ))

	.dataa(gnd),
	.datab(\instaRam|WideOr5~combout ),
	.datac(\instaRam|state.mem_write~q ),
	.datad(\slc|d0|MDR_REG|output_vals [10]),
	.cin(gnd),
	.combout(\Data_to_SRAM[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[10]~32 .lut_mask = 16'hFC0C;
defparam \Data_to_SRAM[10]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N2
fiftyfivenm_lcell_comb \slc|d0|MDR_REG|output_vals[9]~9 (
// Equation(s):
// \slc|d0|MDR_REG|output_vals[9]~9_combout  = (\slc|memory_subsystem|Equal0~4_combout  & (\SW[9]~input_o )) # (!\slc|memory_subsystem|Equal0~4_combout  & ((\ram0|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\SW[9]~input_o ),
	.datab(\ram0|altsyncram_component|auto_generated|q_a [9]),
	.datac(gnd),
	.datad(\slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\slc|d0|MDR_REG|output_vals[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[9]~9 .lut_mask = 16'hAACC;
defparam \slc|d0|MDR_REG|output_vals[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N3
dffeas \slc|d0|MDR_REG|output_vals[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_REG|output_vals[9]~9_combout ),
	.asdata(\slc|d0|tm1|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(!\slc|state_controller|WideOr8~combout ),
	.ena(\slc|d0|MDR_REG|output_vals[7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_REG|output_vals [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[9] .is_wysiwyg = "true";
defparam \slc|d0|MDR_REG|output_vals[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N30
fiftyfivenm_lcell_comb \slc|d0|tm1|Mux9~0 (
// Equation(s):
// \slc|d0|tm1|Mux9~0_combout  = (\slc|state_controller|State.S_35~q  & (((\slc|d0|MDR_REG|output_vals [9])))) # (!\slc|state_controller|State.S_35~q  & (\slc|d0|PC_REG|output_vals [9] & ((\slc|state_controller|State.S_18~q ))))

	.dataa(\slc|d0|PC_REG|output_vals [9]),
	.datab(\slc|d0|MDR_REG|output_vals [9]),
	.datac(\slc|state_controller|State.S_18~q ),
	.datad(\slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\slc|d0|tm1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|tm1|Mux9~0 .lut_mask = 16'hCCA0;
defparam \slc|d0|tm1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N14
fiftyfivenm_lcell_comb \slc|d0|IR_REG|output_vals~42 (
// Equation(s):
// \slc|d0|IR_REG|output_vals~42_combout  = (\slc|d0|tm1|Mux9~0_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|d0|tm1|Mux9~0_combout ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|d0|IR_REG|output_vals~42_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals~42 .lut_mask = 16'hF0C0;
defparam \slc|d0|IR_REG|output_vals~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N15
dffeas \slc|d0|MAR_REG|output_vals[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_REG|output_vals~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_REG|output_vals [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_REG|output_vals[9] .is_wysiwyg = "true";
defparam \slc|d0|MAR_REG|output_vals[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N30
fiftyfivenm_lcell_comb \ADDR[9]~9 (
// Equation(s):
// \ADDR[9]~9_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|MAR_REG|output_vals [9])) # (!\instaRam|state.mem_write~q  & ((\instaRam|address [9])))

	.dataa(gnd),
	.datab(\slc|d0|MAR_REG|output_vals [9]),
	.datac(\instaRam|state.mem_write~q ),
	.datad(\instaRam|address [9]),
	.cin(gnd),
	.combout(\ADDR[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[9]~9 .lut_mask = 16'hCFC0;
defparam \ADDR[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N4
fiftyfivenm_lcell_comb \instaRam|WideOr14~13 (
// Equation(s):
// \instaRam|WideOr14~13_combout  = ((\instaRam|address [6] & (\instaRam|Equal22~0_combout  & !\instaRam|address [5]))) # (!\instaRam|WideOr6~21_combout )

	.dataa(\instaRam|address [6]),
	.datab(\instaRam|Equal22~0_combout ),
	.datac(\instaRam|WideOr6~21_combout ),
	.datad(\instaRam|address [5]),
	.cin(gnd),
	.combout(\instaRam|WideOr14~13_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~13 .lut_mask = 16'h0F8F;
defparam \instaRam|WideOr14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N14
fiftyfivenm_lcell_comb \instaRam|WideOr14~9 (
// Equation(s):
// \instaRam|WideOr14~9_combout  = (((\instaRam|WideOr14~13_combout ) # (!\instaRam|WideOr14~8_combout )) # (!\instaRam|WideOr14~4_combout )) # (!\instaRam|WideOr14~2_combout )

	.dataa(\instaRam|WideOr14~2_combout ),
	.datab(\instaRam|WideOr14~4_combout ),
	.datac(\instaRam|WideOr14~13_combout ),
	.datad(\instaRam|WideOr14~8_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~9 .lut_mask = 16'hF7FF;
defparam \instaRam|WideOr14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N18
fiftyfivenm_lcell_comb \instaRam|WideOr14~11 (
// Equation(s):
// \instaRam|WideOr14~11_combout  = (\instaRam|Equal72~0_combout ) # (((\instaRam|Equal73~0_combout  & \instaRam|Equal16~0_combout )) # (!\instaRam|WideOr14~10_combout ))

	.dataa(\instaRam|Equal73~0_combout ),
	.datab(\instaRam|Equal16~0_combout ),
	.datac(\instaRam|Equal72~0_combout ),
	.datad(\instaRam|WideOr14~10_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~11_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~11 .lut_mask = 16'hF8FF;
defparam \instaRam|WideOr14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N16
fiftyfivenm_lcell_comb \instaRam|WideOr14~12 (
// Equation(s):
// \instaRam|WideOr14~12_combout  = ((\instaRam|WideOr14~9_combout ) # ((\instaRam|WideOr14~11_combout ) # (\instaRam|Equal128~0_combout ))) # (!\instaRam|WideOr14~7_combout )

	.dataa(\instaRam|WideOr14~7_combout ),
	.datab(\instaRam|WideOr14~9_combout ),
	.datac(\instaRam|WideOr14~11_combout ),
	.datad(\instaRam|Equal128~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr14~12_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr14~12 .lut_mask = 16'hFFFD;
defparam \instaRam|WideOr14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N12
fiftyfivenm_lcell_comb \instaRam|WideOr13~3 (
// Equation(s):
// \instaRam|WideOr13~3_combout  = (!\instaRam|Equal167~0_combout  & (!\instaRam|Equal90~0_combout  & ((!\instaRam|Equal97~0_combout ) # (!\instaRam|Equal16~0_combout ))))

	.dataa(\instaRam|Equal16~0_combout ),
	.datab(\instaRam|Equal97~0_combout ),
	.datac(\instaRam|Equal167~0_combout ),
	.datad(\instaRam|Equal90~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~3 .lut_mask = 16'h0007;
defparam \instaRam|WideOr13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N14
fiftyfivenm_lcell_comb \instaRam|WideOr13~4 (
// Equation(s):
// \instaRam|WideOr13~4_combout  = (\instaRam|WideOr5~6_combout  & (!\instaRam|Equal83~4_combout  & (\instaRam|WideOr13~3_combout  & \instaRam|WideNor0~37_combout )))

	.dataa(\instaRam|WideOr5~6_combout ),
	.datab(\instaRam|Equal83~4_combout ),
	.datac(\instaRam|WideOr13~3_combout ),
	.datad(\instaRam|WideNor0~37_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~4 .lut_mask = 16'h2000;
defparam \instaRam|WideOr13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N6
fiftyfivenm_lcell_comb \instaRam|WideOr13~5 (
// Equation(s):
// \instaRam|WideOr13~5_combout  = (\instaRam|WideOr6~11_combout  & (\instaRam|WideOr13~4_combout  & \instaRam|WideOr1~1_combout ))

	.dataa(gnd),
	.datab(\instaRam|WideOr6~11_combout ),
	.datac(\instaRam|WideOr13~4_combout ),
	.datad(\instaRam|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~5_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~5 .lut_mask = 16'hC000;
defparam \instaRam|WideOr13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N16
fiftyfivenm_lcell_comb \Data_to_SRAM[1]~20 (
// Equation(s):
// \Data_to_SRAM[1]~20_combout  = (\instaRam|state.mem_write~q  & (((\slc|d0|MDR_REG|output_vals [1])))) # (!\instaRam|state.mem_write~q  & ((\instaRam|WideOr14~12_combout ) # ((!\instaRam|WideOr13~5_combout ))))

	.dataa(\instaRam|WideOr14~12_combout ),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\slc|d0|MDR_REG|output_vals [1]),
	.datad(\instaRam|WideOr13~5_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[1]~20 .lut_mask = 16'hE2F3;
defparam \Data_to_SRAM[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
fiftyfivenm_lcell_comb \instaRam|WideOr13~13 (
// Equation(s):
// \instaRam|WideOr13~13_combout  = (!\instaRam|address [0] & (\instaRam|address [2] & (\instaRam|Equal41~1_combout  & \instaRam|Equal129~2_combout )))

	.dataa(\instaRam|address [0]),
	.datab(\instaRam|address [2]),
	.datac(\instaRam|Equal41~1_combout ),
	.datad(\instaRam|Equal129~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~13_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~13 .lut_mask = 16'h4000;
defparam \instaRam|WideOr13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N18
fiftyfivenm_lcell_comb \instaRam|WideOr13~10 (
// Equation(s):
// \instaRam|WideOr13~10_combout  = (\instaRam|Equal12~0_combout  & ((\instaRam|Equal105~0_combout ) # ((\instaRam|Equal1~6_combout  & \instaRam|Equal32~0_combout )))) # (!\instaRam|Equal12~0_combout  & (\instaRam|Equal1~6_combout  & 
// ((\instaRam|Equal32~0_combout ))))

	.dataa(\instaRam|Equal12~0_combout ),
	.datab(\instaRam|Equal1~6_combout ),
	.datac(\instaRam|Equal105~0_combout ),
	.datad(\instaRam|Equal32~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~10 .lut_mask = 16'hECA0;
defparam \instaRam|WideOr13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N20
fiftyfivenm_lcell_comb \instaRam|WideOr13~11 (
// Equation(s):
// \instaRam|WideOr13~11_combout  = (\instaRam|Equal163~0_combout ) # ((\instaRam|WideOr13~10_combout ) # ((\instaRam|Equal105~0_combout  & \instaRam|Equal9~0_combout )))

	.dataa(\instaRam|Equal163~0_combout ),
	.datab(\instaRam|WideOr13~10_combout ),
	.datac(\instaRam|Equal105~0_combout ),
	.datad(\instaRam|Equal9~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~11_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~11 .lut_mask = 16'hFEEE;
defparam \instaRam|WideOr13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N24
fiftyfivenm_lcell_comb \instaRam|WideOr13~6 (
// Equation(s):
// \instaRam|WideOr13~6_combout  = (!\instaRam|Equal6~1_combout  & (((!\instaRam|Equal165~0_combout ) # (!\instaRam|Equal2~0_combout )) # (!\instaRam|Equal129~2_combout )))

	.dataa(\instaRam|Equal129~2_combout ),
	.datab(\instaRam|Equal2~0_combout ),
	.datac(\instaRam|Equal6~1_combout ),
	.datad(\instaRam|Equal165~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~6 .lut_mask = 16'h070F;
defparam \instaRam|WideOr13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N18
fiftyfivenm_lcell_comb \instaRam|WideOr13~7 (
// Equation(s):
// \instaRam|WideOr13~7_combout  = (\instaRam|Equal59~0_combout ) # ((\instaRam|Equal70~0_combout ) # ((\instaRam|Equal35~0_combout ) # (!\instaRam|WideOr13~6_combout )))

	.dataa(\instaRam|Equal59~0_combout ),
	.datab(\instaRam|Equal70~0_combout ),
	.datac(\instaRam|Equal35~0_combout ),
	.datad(\instaRam|WideOr13~6_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~7 .lut_mask = 16'hFEFF;
defparam \instaRam|WideOr13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N0
fiftyfivenm_lcell_comb \instaRam|WideOr13~8 (
// Equation(s):
// \instaRam|WideOr13~8_combout  = (\instaRam|Equal9~0_combout  & ((\instaRam|Equal97~0_combout ) # ((\instaRam|Equal30~0_combout  & \instaRam|Equal65~0_combout )))) # (!\instaRam|Equal9~0_combout  & (((\instaRam|Equal30~0_combout  & 
// \instaRam|Equal65~0_combout ))))

	.dataa(\instaRam|Equal9~0_combout ),
	.datab(\instaRam|Equal97~0_combout ),
	.datac(\instaRam|Equal30~0_combout ),
	.datad(\instaRam|Equal65~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~8 .lut_mask = 16'hF888;
defparam \instaRam|WideOr13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
fiftyfivenm_lcell_comb \instaRam|WideOr13~9 (
// Equation(s):
// \instaRam|WideOr13~9_combout  = ((\instaRam|Equal11~1_combout ) # ((\instaRam|WideOr13~8_combout ) # (!\instaRam|WideOr13~2_combout ))) # (!\instaRam|WideNor0~21_combout )

	.dataa(\instaRam|WideNor0~21_combout ),
	.datab(\instaRam|Equal11~1_combout ),
	.datac(\instaRam|WideOr13~8_combout ),
	.datad(\instaRam|WideOr13~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~9 .lut_mask = 16'hFDFF;
defparam \instaRam|WideOr13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
fiftyfivenm_lcell_comb \instaRam|WideOr13~12 (
// Equation(s):
// \instaRam|WideOr13~12_combout  = (\instaRam|WideOr13~13_combout ) # ((\instaRam|WideOr13~11_combout ) # ((\instaRam|WideOr13~7_combout ) # (\instaRam|WideOr13~9_combout )))

	.dataa(\instaRam|WideOr13~13_combout ),
	.datab(\instaRam|WideOr13~11_combout ),
	.datac(\instaRam|WideOr13~7_combout ),
	.datad(\instaRam|WideOr13~9_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr13~12_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr13~12 .lut_mask = 16'hFFFE;
defparam \instaRam|WideOr13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N10
fiftyfivenm_lcell_comb \Data_to_SRAM[2]~21 (
// Equation(s):
// \Data_to_SRAM[2]~21_combout  = (\instaRam|state.mem_write~q  & (((\slc|d0|MDR_REG|output_vals [2])))) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr13~12_combout )) # (!\instaRam|WideOr13~5_combout )))

	.dataa(\instaRam|WideOr13~5_combout ),
	.datab(\slc|d0|MDR_REG|output_vals [2]),
	.datac(\instaRam|state.mem_write~q ),
	.datad(\instaRam|WideOr13~12_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[2]~21 .lut_mask = 16'hCFC5;
defparam \Data_to_SRAM[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N6
fiftyfivenm_lcell_comb \instaRam|WideOr12~2 (
// Equation(s):
// \instaRam|WideOr12~2_combout  = (\instaRam|Equal132~0_combout  & ((\instaRam|Equal141~0_combout ) # ((\instaRam|Equal73~0_combout  & \instaRam|Equal6~0_combout )))) # (!\instaRam|Equal132~0_combout  & (((\instaRam|Equal73~0_combout  & 
// \instaRam|Equal6~0_combout ))))

	.dataa(\instaRam|Equal132~0_combout ),
	.datab(\instaRam|Equal141~0_combout ),
	.datac(\instaRam|Equal73~0_combout ),
	.datad(\instaRam|Equal6~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr12~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr12~2 .lut_mask = 16'hF888;
defparam \instaRam|WideOr12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
fiftyfivenm_lcell_comb \instaRam|WideOr12~4 (
// Equation(s):
// \instaRam|WideOr12~4_combout  = (!\instaRam|Equal88~4_combout  & (!\instaRam|Equal162~0_combout  & ((\instaRam|address [1]) # (!\instaRam|Equal169~0_combout ))))

	.dataa(\instaRam|Equal169~0_combout ),
	.datab(\instaRam|Equal88~4_combout ),
	.datac(\instaRam|address [1]),
	.datad(\instaRam|Equal162~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr12~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr12~4 .lut_mask = 16'h0031;
defparam \instaRam|WideOr12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N24
fiftyfivenm_lcell_comb \instaRam|WideOr12~3 (
// Equation(s):
// \instaRam|WideOr12~3_combout  = (\instaRam|WideOr12~2_combout ) # ((\instaRam|Equal151~2_combout ) # ((!\instaRam|WideOr12~4_combout ) # (!\Data_to_SRAM[12]~24_combout )))

	.dataa(\instaRam|WideOr12~2_combout ),
	.datab(\instaRam|Equal151~2_combout ),
	.datac(\Data_to_SRAM[12]~24_combout ),
	.datad(\instaRam|WideOr12~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr12~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr12~3 .lut_mask = 16'hEFFF;
defparam \instaRam|WideOr12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N4
fiftyfivenm_lcell_comb \Data_to_SRAM[3]~25 (
// Equation(s):
// \Data_to_SRAM[3]~25_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|MDR_REG|output_vals [3])) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr12~3_combout ) # (!\instaRam|WideNor0~13_combout ))))

	.dataa(\slc|d0|MDR_REG|output_vals [3]),
	.datab(\instaRam|WideOr12~3_combout ),
	.datac(\instaRam|state.mem_write~q ),
	.datad(\instaRam|WideNor0~13_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[3]~25 .lut_mask = 16'hACAF;
defparam \Data_to_SRAM[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N4
fiftyfivenm_lcell_comb \instaRam|WideOr11~1 (
// Equation(s):
// \instaRam|WideOr11~1_combout  = (\instaRam|Equal73~0_combout  & ((\instaRam|Equal15~0_combout ) # ((\instaRam|Equal105~0_combout  & \instaRam|Equal12~0_combout )))) # (!\instaRam|Equal73~0_combout  & (\instaRam|Equal105~0_combout  & 
// (\instaRam|Equal12~0_combout )))

	.dataa(\instaRam|Equal73~0_combout ),
	.datab(\instaRam|Equal105~0_combout ),
	.datac(\instaRam|Equal12~0_combout ),
	.datad(\instaRam|Equal15~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr11~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr11~1 .lut_mask = 16'hEAC0;
defparam \instaRam|WideOr11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N30
fiftyfivenm_lcell_comb \instaRam|WideOr11~2 (
// Equation(s):
// \instaRam|WideOr11~2_combout  = (\instaRam|WideOr11~1_combout ) # (((\instaRam|Equal52~0_combout ) # (!\instaRam|WideOr11~0_combout )) # (!\instaRam|WideOr10~7_combout ))

	.dataa(\instaRam|WideOr11~1_combout ),
	.datab(\instaRam|WideOr10~7_combout ),
	.datac(\instaRam|WideOr11~0_combout ),
	.datad(\instaRam|Equal52~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr11~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr11~2 .lut_mask = 16'hFFBF;
defparam \instaRam|WideOr11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N14
fiftyfivenm_lcell_comb \instaRam|WideNor0~45 (
// Equation(s):
// \instaRam|WideNor0~45_combout  = (\instaRam|WideNor0~13_combout  & (!\instaRam|Equal83~4_combout  & ((!\instaRam|Equal12~0_combout ) # (!\instaRam|Equal73~0_combout ))))

	.dataa(\instaRam|WideNor0~13_combout ),
	.datab(\instaRam|Equal73~0_combout ),
	.datac(\instaRam|Equal12~0_combout ),
	.datad(\instaRam|Equal83~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideNor0~45_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideNor0~45 .lut_mask = 16'h002A;
defparam \instaRam|WideNor0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N12
fiftyfivenm_lcell_comb \Data_to_SRAM[4]~26 (
// Equation(s):
// \Data_to_SRAM[4]~26_combout  = (\instaRam|state.mem_write~q  & (((\slc|d0|MDR_REG|output_vals [4])))) # (!\instaRam|state.mem_write~q  & ((\instaRam|WideOr11~2_combout ) # ((!\instaRam|WideNor0~45_combout ))))

	.dataa(\instaRam|WideOr11~2_combout ),
	.datab(\instaRam|WideNor0~45_combout ),
	.datac(\instaRam|state.mem_write~q ),
	.datad(\slc|d0|MDR_REG|output_vals [4]),
	.cin(gnd),
	.combout(\Data_to_SRAM[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[4]~26 .lut_mask = 16'hFB0B;
defparam \Data_to_SRAM[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N30
fiftyfivenm_lcell_comb \instaRam|Equal121~4 (
// Equation(s):
// \instaRam|Equal121~4_combout  = (\instaRam|Equal9~0_combout  & (\instaRam|address [3] & (\instaRam|address [4] & \instaRam|Equal0~3_combout )))

	.dataa(\instaRam|Equal9~0_combout ),
	.datab(\instaRam|address [3]),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|Equal0~3_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal121~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal121~4 .lut_mask = 16'h8000;
defparam \instaRam|Equal121~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N28
fiftyfivenm_lcell_comb \instaRam|Equal87~4 (
// Equation(s):
// \instaRam|Equal87~4_combout  = (\instaRam|address [4] & (\instaRam|Equal65~0_combout  & (!\instaRam|address [3] & \instaRam|Equal15~0_combout )))

	.dataa(\instaRam|address [4]),
	.datab(\instaRam|Equal65~0_combout ),
	.datac(\instaRam|address [3]),
	.datad(\instaRam|Equal15~0_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal87~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal87~4 .lut_mask = 16'h0800;
defparam \instaRam|Equal87~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N16
fiftyfivenm_lcell_comb \instaRam|WideOr10~8 (
// Equation(s):
// \instaRam|WideOr10~8_combout  = (\instaRam|Equal121~4_combout ) # ((\instaRam|Equal87~4_combout ) # ((!\instaRam|WideOr10~1_combout ) # (!\instaRam|WideOr10~0_combout )))

	.dataa(\instaRam|Equal121~4_combout ),
	.datab(\instaRam|Equal87~4_combout ),
	.datac(\instaRam|WideOr10~0_combout ),
	.datad(\instaRam|WideOr10~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~8 .lut_mask = 16'hEFFF;
defparam \instaRam|WideOr10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N12
fiftyfivenm_lcell_comb \instaRam|WideOr10~9 (
// Equation(s):
// \instaRam|WideOr10~9_combout  = ((\instaRam|Equal1~7_combout  & (\instaRam|Equal65~0_combout  & \instaRam|Equal3~1_combout ))) # (!\instaRam|WideOr10~3_combout )

	.dataa(\instaRam|WideOr10~3_combout ),
	.datab(\instaRam|Equal1~7_combout ),
	.datac(\instaRam|Equal65~0_combout ),
	.datad(\instaRam|Equal3~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~9 .lut_mask = 16'hD555;
defparam \instaRam|WideOr10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N30
fiftyfivenm_lcell_comb \instaRam|WideOr10~10 (
// Equation(s):
// \instaRam|WideOr10~10_combout  = (\instaRam|WideOr10~9_combout ) # ((\instaRam|Equal75~0_combout ) # ((\instaRam|Equal41~1_combout  & \instaRam|Equal164~0_combout )))

	.dataa(\instaRam|WideOr10~9_combout ),
	.datab(\instaRam|Equal41~1_combout ),
	.datac(\instaRam|Equal75~0_combout ),
	.datad(\instaRam|Equal164~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~10 .lut_mask = 16'hFEFA;
defparam \instaRam|WideOr10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N20
fiftyfivenm_lcell_comb \instaRam|WideOr10~12 (
// Equation(s):
// \instaRam|WideOr10~12_combout  = (\instaRam|WideOr10~8_combout ) # (((\instaRam|WideOr10~10_combout ) # (!\instaRam|WideOr10~5_combout )) # (!\instaRam|WideOr10~11_combout ))

	.dataa(\instaRam|WideOr10~8_combout ),
	.datab(\instaRam|WideOr10~11_combout ),
	.datac(\instaRam|WideOr10~10_combout ),
	.datad(\instaRam|WideOr10~5_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr10~12_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr10~12 .lut_mask = 16'hFBFF;
defparam \instaRam|WideOr10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N6
fiftyfivenm_lcell_comb \Data_to_SRAM[5]~27 (
// Equation(s):
// \Data_to_SRAM[5]~27_combout  = (\instaRam|state.mem_write~q  & (((\slc|d0|MDR_REG|output_vals [5])))) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr10~12_combout )) # (!\instaRam|WideNor0~13_combout )))

	.dataa(\instaRam|WideNor0~13_combout ),
	.datab(\instaRam|WideOr10~12_combout ),
	.datac(\instaRam|state.mem_write~q ),
	.datad(\slc|d0|MDR_REG|output_vals [5]),
	.cin(gnd),
	.combout(\Data_to_SRAM[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[5]~27 .lut_mask = 16'hFD0D;
defparam \Data_to_SRAM[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N14
fiftyfivenm_lcell_comb \instaRam|WideOr8~7 (
// Equation(s):
// \instaRam|WideOr8~7_combout  = (!\instaRam|Equal123~1_combout  & (((!\instaRam|Equal130~2_combout  & !\instaRam|Equal131~2_combout )) # (!\instaRam|Equal1~7_combout )))

	.dataa(\instaRam|Equal1~7_combout ),
	.datab(\instaRam|Equal130~2_combout ),
	.datac(\instaRam|Equal131~2_combout ),
	.datad(\instaRam|Equal123~1_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~7 .lut_mask = 16'h0057;
defparam \instaRam|WideOr8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N14
fiftyfivenm_lcell_comb \instaRam|WideOr9~1 (
// Equation(s):
// \instaRam|WideOr9~1_combout  = (((\instaRam|Equal97~0_combout  & \instaRam|Equal9~0_combout )) # (!\instaRam|WideOr8~7_combout )) # (!\instaRam|WideOr9~0_combout )

	.dataa(\instaRam|WideOr9~0_combout ),
	.datab(\instaRam|Equal97~0_combout ),
	.datac(\instaRam|WideOr8~7_combout ),
	.datad(\instaRam|Equal9~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr9~1_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr9~1 .lut_mask = 16'hDF5F;
defparam \instaRam|WideOr9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N10
fiftyfivenm_lcell_comb \instaRam|WideOr9~3 (
// Equation(s):
// \instaRam|WideOr9~3_combout  = ((\instaRam|WideOr9~1_combout ) # (!\instaRam|WideOr9~2_combout )) # (!\instaRam|WideOr6~11_combout )

	.dataa(\instaRam|WideOr6~11_combout ),
	.datab(\instaRam|WideOr9~1_combout ),
	.datac(gnd),
	.datad(\instaRam|WideOr9~2_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr9~3_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr9~3 .lut_mask = 16'hDDFF;
defparam \instaRam|WideOr9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N8
fiftyfivenm_lcell_comb \Data_to_SRAM[6]~28 (
// Equation(s):
// \Data_to_SRAM[6]~28_combout  = (\instaRam|state.mem_write~q  & (((\slc|d0|MDR_REG|output_vals [6])))) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr9~3_combout )) # (!\instaRam|WideNor0~43_combout )))

	.dataa(\instaRam|WideNor0~43_combout ),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\slc|d0|MDR_REG|output_vals [6]),
	.datad(\instaRam|WideOr9~3_combout ),
	.cin(gnd),
	.combout(\Data_to_SRAM[6]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[6]~28 .lut_mask = 16'hF3D1;
defparam \Data_to_SRAM[6]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y39_N30
fiftyfivenm_lcell_comb \instaRam|WideOr7~4 (
// Equation(s):
// \instaRam|WideOr7~4_combout  = (\instaRam|Equal65~0_combout  & (!\instaRam|Equal31~0_combout  & ((!\instaRam|Equal97~0_combout ) # (!\instaRam|Equal9~0_combout )))) # (!\instaRam|Equal65~0_combout  & (((!\instaRam|Equal97~0_combout )) # 
// (!\instaRam|Equal9~0_combout )))

	.dataa(\instaRam|Equal65~0_combout ),
	.datab(\instaRam|Equal9~0_combout ),
	.datac(\instaRam|Equal97~0_combout ),
	.datad(\instaRam|Equal31~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~4_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~4 .lut_mask = 16'h153F;
defparam \instaRam|WideOr7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N2
fiftyfivenm_lcell_comb \instaRam|WideOr7~6 (
// Equation(s):
// \instaRam|WideOr7~6_combout  = (\instaRam|WideOr7~3_combout  & (\instaRam|WideOr7~4_combout  & (\instaRam|WideOr0~5_combout  & \instaRam|WideOr7~5_combout )))

	.dataa(\instaRam|WideOr7~3_combout ),
	.datab(\instaRam|WideOr7~4_combout ),
	.datac(\instaRam|WideOr0~5_combout ),
	.datad(\instaRam|WideOr7~5_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~6_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~6 .lut_mask = 16'h8000;
defparam \instaRam|WideOr7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N20
fiftyfivenm_lcell_comb \instaRam|Equal146~0 (
// Equation(s):
// \instaRam|Equal146~0_combout  = (\instaRam|Equal17~0_combout  & (\instaRam|Equal138~0_combout  & (!\instaRam|address [5] & \instaRam|Equal129~2_combout )))

	.dataa(\instaRam|Equal17~0_combout ),
	.datab(\instaRam|Equal138~0_combout ),
	.datac(\instaRam|address [5]),
	.datad(\instaRam|Equal129~2_combout ),
	.cin(gnd),
	.combout(\instaRam|Equal146~0_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal146~0 .lut_mask = 16'h0800;
defparam \instaRam|Equal146~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N12
fiftyfivenm_lcell_comb \instaRam|WideOr8~9 (
// Equation(s):
// \instaRam|WideOr8~9_combout  = (((!\instaRam|WideNor0~27_combout ) # (!\instaRam|WideOr8~7_combout )) # (!\instaRam|WideOr8~2_combout )) # (!\instaRam|WideOr8~6_combout )

	.dataa(\instaRam|WideOr8~6_combout ),
	.datab(\instaRam|WideOr8~2_combout ),
	.datac(\instaRam|WideOr8~7_combout ),
	.datad(\instaRam|WideNor0~27_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~9_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~9 .lut_mask = 16'h7FFF;
defparam \instaRam|WideOr8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N28
fiftyfivenm_lcell_comb \instaRam|WideOr8~8 (
// Equation(s):
// \instaRam|WideOr8~8_combout  = (\instaRam|Equal1~4_combout  & (\instaRam|address [1] & \instaRam|Equal73~0_combout ))

	.dataa(gnd),
	.datab(\instaRam|Equal1~4_combout ),
	.datac(\instaRam|address [1]),
	.datad(\instaRam|Equal73~0_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~8_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~8 .lut_mask = 16'hC000;
defparam \instaRam|WideOr8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N14
fiftyfivenm_lcell_comb \instaRam|WideOr8~10 (
// Equation(s):
// \instaRam|WideOr8~10_combout  = (\instaRam|Equal146~0_combout ) # (((\instaRam|WideOr8~9_combout ) # (\instaRam|WideOr8~8_combout )) # (!\instaRam|WideOr8~3_combout ))

	.dataa(\instaRam|Equal146~0_combout ),
	.datab(\instaRam|WideOr8~3_combout ),
	.datac(\instaRam|WideOr8~9_combout ),
	.datad(\instaRam|WideOr8~8_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr8~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~10 .lut_mask = 16'hFFFB;
defparam \instaRam|WideOr8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N8
fiftyfivenm_lcell_comb \instaRam|WideOr8~11 (
// Equation(s):
// \instaRam|WideOr8~11_combout  = ((\instaRam|WideOr8~10_combout ) # (!\instaRam|WideOr8~1_combout )) # (!\instaRam|WideOr8~5_combout )

	.dataa(\instaRam|WideOr8~5_combout ),
	.datab(\instaRam|WideOr8~1_combout ),
	.datac(\instaRam|WideOr8~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instaRam|WideOr8~11_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr8~11 .lut_mask = 16'hF7F7;
defparam \instaRam|WideOr8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N20
fiftyfivenm_lcell_comb \Data_to_SRAM[7]~29 (
// Equation(s):
// \Data_to_SRAM[7]~29_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|MDR_REG|output_vals [7])) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr8~11_combout ) # (!\instaRam|WideOr7~6_combout ))))

	.dataa(\slc|d0|MDR_REG|output_vals [7]),
	.datab(\instaRam|WideOr7~6_combout ),
	.datac(\instaRam|WideOr8~11_combout ),
	.datad(\instaRam|state.mem_write~q ),
	.cin(gnd),
	.combout(\Data_to_SRAM[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[7]~29 .lut_mask = 16'hAAF3;
defparam \Data_to_SRAM[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N6
fiftyfivenm_lcell_comb \instaRam|Equal147~2 (
// Equation(s):
// \instaRam|Equal147~2_combout  = (!\instaRam|address [3] & (\instaRam|Equal131~2_combout  & (\instaRam|address [4] & !\instaRam|address [2])))

	.dataa(\instaRam|address [3]),
	.datab(\instaRam|Equal131~2_combout ),
	.datac(\instaRam|address [4]),
	.datad(\instaRam|address [2]),
	.cin(gnd),
	.combout(\instaRam|Equal147~2_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|Equal147~2 .lut_mask = 16'h0040;
defparam \instaRam|Equal147~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N20
fiftyfivenm_lcell_comb \instaRam|WideOr7~7 (
// Equation(s):
// \instaRam|WideOr7~7_combout  = (\instaRam|Equal147~2_combout ) # ((\instaRam|Equal53~4_combout ) # ((\instaRam|Equal30~0_combout  & \instaRam|Equal1~6_combout )))

	.dataa(\instaRam|Equal147~2_combout ),
	.datab(\instaRam|Equal30~0_combout ),
	.datac(\instaRam|Equal1~6_combout ),
	.datad(\instaRam|Equal53~4_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~7_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~7 .lut_mask = 16'hFFEA;
defparam \instaRam|WideOr7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N22
fiftyfivenm_lcell_comb \instaRam|WideOr7~10 (
// Equation(s):
// \instaRam|WideOr7~10_combout  = (\instaRam|Equal122~0_combout ) # (((\instaRam|WideOr7~7_combout ) # (!\instaRam|WideOr7~9_combout )) # (!\instaRam|WideOr7~8_combout ))

	.dataa(\instaRam|Equal122~0_combout ),
	.datab(\instaRam|WideOr7~8_combout ),
	.datac(\instaRam|WideOr7~7_combout ),
	.datad(\instaRam|WideOr7~9_combout ),
	.cin(gnd),
	.combout(\instaRam|WideOr7~10_combout ),
	.cout());
// synopsys translate_off
defparam \instaRam|WideOr7~10 .lut_mask = 16'hFBFF;
defparam \instaRam|WideOr7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N24
fiftyfivenm_lcell_comb \Data_to_SRAM[8]~30 (
// Equation(s):
// \Data_to_SRAM[8]~30_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|MDR_REG|output_vals [8])) # (!\instaRam|state.mem_write~q  & (((\instaRam|WideOr7~10_combout ) # (!\instaRam|WideOr7~6_combout ))))

	.dataa(\slc|d0|MDR_REG|output_vals [8]),
	.datab(\instaRam|WideOr7~6_combout ),
	.datac(\instaRam|WideOr7~10_combout ),
	.datad(\instaRam|state.mem_write~q ),
	.cin(gnd),
	.combout(\Data_to_SRAM[8]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[8]~30 .lut_mask = 16'hAAF3;
defparam \Data_to_SRAM[8]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y43_N0
fiftyfivenm_ram_block \ram0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(!\instaRam|state.mem_write~q ),
	.portare(\slc|state_controller|WideOr8~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\Data_to_SRAM[8]~30_combout ,\Data_to_SRAM[7]~29_combout ,\Data_to_SRAM[6]~28_combout ,\Data_to_SRAM[5]~27_combout ,\Data_to_SRAM[4]~26_combout ,\Data_to_SRAM[3]~25_combout ,\Data_to_SRAM[2]~21_combout ,\Data_to_SRAM[1]~20_combout ,\Data_to_SRAM[0]~19_combout }),
	.portaaddr({\ADDR[9]~9_combout ,\ADDR[8]~8_combout ,\ADDR[7]~7_combout ,\ADDR[6]~6_combout ,\ADDR[5]~5_combout ,\ADDR[4]~4_combout ,\ADDR[3]~3_combout ,\ADDR[2]~2_combout ,\ADDR[1]~1_combout ,\ADDR[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:ram0|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated|ALTSYNCRAM";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \ram0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N8
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N16
fiftyfivenm_lcell_comb \slc|d0|MDR_REG|output_vals[8]~8 (
// Equation(s):
// \slc|d0|MDR_REG|output_vals[8]~8_combout  = (\slc|memory_subsystem|Equal0~4_combout  & ((\SW[8]~input_o ))) # (!\slc|memory_subsystem|Equal0~4_combout  & (\ram0|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\ram0|altsyncram_component|auto_generated|q_a [8]),
	.datab(\slc|memory_subsystem|Equal0~4_combout ),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\slc|d0|MDR_REG|output_vals[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[8]~8 .lut_mask = 16'hEE22;
defparam \slc|d0|MDR_REG|output_vals[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N17
dffeas \slc|d0|MDR_REG|output_vals[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_REG|output_vals[8]~8_combout ),
	.asdata(\slc|d0|tm1|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(!\slc|state_controller|WideOr8~combout ),
	.ena(\slc|d0|MDR_REG|output_vals[7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_REG|output_vals [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[8] .is_wysiwyg = "true";
defparam \slc|d0|MDR_REG|output_vals[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N20
fiftyfivenm_lcell_comb \slc|d0|tm1|Mux8~0 (
// Equation(s):
// \slc|d0|tm1|Mux8~0_combout  = (\slc|state_controller|State.S_35~q  & (\slc|d0|MDR_REG|output_vals [8])) # (!\slc|state_controller|State.S_35~q  & (((\slc|d0|PC_REG|output_vals [8] & \slc|state_controller|State.S_18~q ))))

	.dataa(\slc|d0|MDR_REG|output_vals [8]),
	.datab(\slc|d0|PC_REG|output_vals [8]),
	.datac(\slc|state_controller|State.S_18~q ),
	.datad(\slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\slc|d0|tm1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|tm1|Mux8~0 .lut_mask = 16'hAAC0;
defparam \slc|d0|tm1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N12
fiftyfivenm_lcell_comb \slc|d0|IR_REG|output_vals~41 (
// Equation(s):
// \slc|d0|IR_REG|output_vals~41_combout  = (\slc|d0|tm1|Mux8~0_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(gnd),
	.datab(\button_sync[0]|q~q ),
	.datac(\slc|d0|tm1|Mux8~0_combout ),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|d0|IR_REG|output_vals~41_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals~41 .lut_mask = 16'hF0C0;
defparam \slc|d0|IR_REG|output_vals~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N13
dffeas \slc|d0|MAR_REG|output_vals[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_REG|output_vals~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_REG|output_vals [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_REG|output_vals[8] .is_wysiwyg = "true";
defparam \slc|d0|MAR_REG|output_vals[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N4
fiftyfivenm_lcell_comb \ADDR[8]~8 (
// Equation(s):
// \ADDR[8]~8_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|MAR_REG|output_vals [8])) # (!\instaRam|state.mem_write~q  & ((\instaRam|address [8])))

	.dataa(\slc|d0|MAR_REG|output_vals [8]),
	.datab(gnd),
	.datac(\instaRam|state.mem_write~q ),
	.datad(\instaRam|address [8]),
	.cin(gnd),
	.combout(\ADDR[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[8]~8 .lut_mask = 16'hAFA0;
defparam \ADDR[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N22
fiftyfivenm_lcell_comb \slc|d0|MDR_REG|output_vals[7]~7 (
// Equation(s):
// \slc|d0|MDR_REG|output_vals[7]~7_combout  = (\slc|memory_subsystem|Equal0~4_combout  & ((\SW[7]~input_o ))) # (!\slc|memory_subsystem|Equal0~4_combout  & (\ram0|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\ram0|altsyncram_component|auto_generated|q_a [7]),
	.datab(\slc|memory_subsystem|Equal0~4_combout ),
	.datac(gnd),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\slc|d0|MDR_REG|output_vals[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[7]~7 .lut_mask = 16'hEE22;
defparam \slc|d0|MDR_REG|output_vals[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N23
dffeas \slc|d0|MDR_REG|output_vals[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_REG|output_vals[7]~7_combout ),
	.asdata(\slc|d0|tm1|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(!\slc|state_controller|WideOr8~combout ),
	.ena(\slc|d0|MDR_REG|output_vals[7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_REG|output_vals [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[7] .is_wysiwyg = "true";
defparam \slc|d0|MDR_REG|output_vals[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N6
fiftyfivenm_lcell_comb \slc|d0|tm1|Mux7~0 (
// Equation(s):
// \slc|d0|tm1|Mux7~0_combout  = (\slc|state_controller|State.S_35~q  & (((\slc|d0|MDR_REG|output_vals [7])))) # (!\slc|state_controller|State.S_35~q  & (\slc|state_controller|State.S_18~q  & (\slc|d0|PC_REG|output_vals [7])))

	.dataa(\slc|state_controller|State.S_18~q ),
	.datab(\slc|d0|PC_REG|output_vals [7]),
	.datac(\slc|d0|MDR_REG|output_vals [7]),
	.datad(\slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\slc|d0|tm1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|tm1|Mux7~0 .lut_mask = 16'hF088;
defparam \slc|d0|tm1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N28
fiftyfivenm_lcell_comb \slc|d0|IR_REG|output_vals~40 (
// Equation(s):
// \slc|d0|IR_REG|output_vals~40_combout  = (\slc|d0|tm1|Mux7~0_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(gnd),
	.datad(\slc|d0|tm1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_REG|output_vals~40_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals~40 .lut_mask = 16'hEE00;
defparam \slc|d0|IR_REG|output_vals~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N29
dffeas \slc|d0|MAR_REG|output_vals[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_REG|output_vals~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_REG|output_vals [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_REG|output_vals[7] .is_wysiwyg = "true";
defparam \slc|d0|MAR_REG|output_vals[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N26
fiftyfivenm_lcell_comb \ADDR[7]~7 (
// Equation(s):
// \ADDR[7]~7_combout  = (\instaRam|state.mem_write~q  & ((\slc|d0|MAR_REG|output_vals [7]))) # (!\instaRam|state.mem_write~q  & (\instaRam|address [7]))

	.dataa(gnd),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\instaRam|address [7]),
	.datad(\slc|d0|MAR_REG|output_vals [7]),
	.cin(gnd),
	.combout(\ADDR[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[7]~7 .lut_mask = 16'hFC30;
defparam \ADDR[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N12
fiftyfivenm_lcell_comb \slc|d0|MDR_REG|output_vals[6]~6 (
// Equation(s):
// \slc|d0|MDR_REG|output_vals[6]~6_combout  = (\slc|memory_subsystem|Equal0~4_combout  & ((\SW[6]~input_o ))) # (!\slc|memory_subsystem|Equal0~4_combout  & (\ram0|altsyncram_component|auto_generated|q_a [6]))

	.dataa(\ram0|altsyncram_component|auto_generated|q_a [6]),
	.datab(\slc|memory_subsystem|Equal0~4_combout ),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\slc|d0|MDR_REG|output_vals[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[6]~6 .lut_mask = 16'hEE22;
defparam \slc|d0|MDR_REG|output_vals[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N13
dffeas \slc|d0|MDR_REG|output_vals[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_REG|output_vals[6]~6_combout ),
	.asdata(\slc|d0|tm1|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(!\slc|state_controller|WideOr8~combout ),
	.ena(\slc|d0|MDR_REG|output_vals[7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_REG|output_vals [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[6] .is_wysiwyg = "true";
defparam \slc|d0|MDR_REG|output_vals[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N4
fiftyfivenm_lcell_comb \slc|d0|tm1|Mux6~0 (
// Equation(s):
// \slc|d0|tm1|Mux6~0_combout  = (\slc|state_controller|State.S_35~q  & (\slc|d0|MDR_REG|output_vals [6])) # (!\slc|state_controller|State.S_35~q  & (((\slc|state_controller|State.S_18~q  & \slc|d0|PC_REG|output_vals [6]))))

	.dataa(\slc|d0|MDR_REG|output_vals [6]),
	.datab(\slc|state_controller|State.S_35~q ),
	.datac(\slc|state_controller|State.S_18~q ),
	.datad(\slc|d0|PC_REG|output_vals [6]),
	.cin(gnd),
	.combout(\slc|d0|tm1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|tm1|Mux6~0 .lut_mask = 16'hB888;
defparam \slc|d0|tm1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N26
fiftyfivenm_lcell_comb \slc|d0|IR_REG|output_vals~39 (
// Equation(s):
// \slc|d0|IR_REG|output_vals~39_combout  = (\slc|d0|tm1|Mux6~0_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\slc|d0|tm1|Mux6~0_combout ),
	.datab(\button_sync[0]|q~q ),
	.datac(gnd),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|d0|IR_REG|output_vals~39_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals~39 .lut_mask = 16'hAA88;
defparam \slc|d0|IR_REG|output_vals~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N27
dffeas \slc|d0|MAR_REG|output_vals[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_REG|output_vals~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_REG|output_vals [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_REG|output_vals[6] .is_wysiwyg = "true";
defparam \slc|d0|MAR_REG|output_vals[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N4
fiftyfivenm_lcell_comb \ADDR[6]~6 (
// Equation(s):
// \ADDR[6]~6_combout  = (\instaRam|state.mem_write~q  & ((\slc|d0|MAR_REG|output_vals [6]))) # (!\instaRam|state.mem_write~q  & (\instaRam|address [6]))

	.dataa(gnd),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\instaRam|address [6]),
	.datad(\slc|d0|MAR_REG|output_vals [6]),
	.cin(gnd),
	.combout(\ADDR[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[6]~6 .lut_mask = 16'hFC30;
defparam \ADDR[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N16
fiftyfivenm_lcell_comb \slc|d0|MDR_REG|output_vals[4]~4 (
// Equation(s):
// \slc|d0|MDR_REG|output_vals[4]~4_combout  = (\slc|memory_subsystem|Equal0~4_combout  & ((\SW[4]~input_o ))) # (!\slc|memory_subsystem|Equal0~4_combout  & (\ram0|altsyncram_component|auto_generated|q_a [4]))

	.dataa(\ram0|altsyncram_component|auto_generated|q_a [4]),
	.datab(\slc|memory_subsystem|Equal0~4_combout ),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\slc|d0|MDR_REG|output_vals[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[4]~4 .lut_mask = 16'hEE22;
defparam \slc|d0|MDR_REG|output_vals[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N17
dffeas \slc|d0|MDR_REG|output_vals[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_REG|output_vals[4]~4_combout ),
	.asdata(\slc|d0|tm1|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(!\slc|state_controller|WideOr8~combout ),
	.ena(\slc|d0|MDR_REG|output_vals[7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_REG|output_vals [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[4] .is_wysiwyg = "true";
defparam \slc|d0|MDR_REG|output_vals[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N0
fiftyfivenm_lcell_comb \slc|d0|tm1|Mux4~0 (
// Equation(s):
// \slc|d0|tm1|Mux4~0_combout  = (\slc|state_controller|State.S_35~q  & (((\slc|d0|MDR_REG|output_vals [4])))) # (!\slc|state_controller|State.S_35~q  & (\slc|state_controller|State.S_18~q  & ((\slc|d0|PC_REG|output_vals [4]))))

	.dataa(\slc|state_controller|State.S_18~q ),
	.datab(\slc|d0|MDR_REG|output_vals [4]),
	.datac(\slc|d0|PC_REG|output_vals [4]),
	.datad(\slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\slc|d0|tm1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|tm1|Mux4~0 .lut_mask = 16'hCCA0;
defparam \slc|d0|tm1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N30
fiftyfivenm_lcell_comb \slc|d0|IR_REG|output_vals~37 (
// Equation(s):
// \slc|d0|IR_REG|output_vals~37_combout  = (\slc|d0|tm1|Mux4~0_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(gnd),
	.datad(\slc|d0|tm1|Mux4~0_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_REG|output_vals~37_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals~37 .lut_mask = 16'hEE00;
defparam \slc|d0|IR_REG|output_vals~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N31
dffeas \slc|d0|MAR_REG|output_vals[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_REG|output_vals~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_REG|output_vals [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_REG|output_vals[4] .is_wysiwyg = "true";
defparam \slc|d0|MAR_REG|output_vals[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N16
fiftyfivenm_lcell_comb \ADDR[4]~4 (
// Equation(s):
// \ADDR[4]~4_combout  = (\instaRam|state.mem_write~q  & (\slc|d0|MAR_REG|output_vals [4])) # (!\instaRam|state.mem_write~q  & ((\instaRam|address [4])))

	.dataa(\slc|d0|MAR_REG|output_vals [4]),
	.datab(\instaRam|state.mem_write~q ),
	.datac(\instaRam|address [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADDR[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[4]~4 .lut_mask = 16'hB8B8;
defparam \ADDR[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N30
fiftyfivenm_lcell_comb \slc|d0|MDR_REG|output_vals[3]~3 (
// Equation(s):
// \slc|d0|MDR_REG|output_vals[3]~3_combout  = (\slc|memory_subsystem|Equal0~4_combout  & (\SW[3]~input_o )) # (!\slc|memory_subsystem|Equal0~4_combout  & ((\ram0|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\SW[3]~input_o ),
	.datab(\slc|memory_subsystem|Equal0~4_combout ),
	.datac(gnd),
	.datad(\ram0|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\slc|d0|MDR_REG|output_vals[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[3]~3 .lut_mask = 16'hBB88;
defparam \slc|d0|MDR_REG|output_vals[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N31
dffeas \slc|d0|MDR_REG|output_vals[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_REG|output_vals[3]~3_combout ),
	.asdata(\slc|d0|tm1|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(!\slc|state_controller|WideOr8~combout ),
	.ena(\slc|d0|MDR_REG|output_vals[7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_REG|output_vals [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[3] .is_wysiwyg = "true";
defparam \slc|d0|MDR_REG|output_vals[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N14
fiftyfivenm_lcell_comb \slc|d0|tm1|Mux3~0 (
// Equation(s):
// \slc|d0|tm1|Mux3~0_combout  = (\slc|state_controller|State.S_35~q  & (((\slc|d0|MDR_REG|output_vals [3])))) # (!\slc|state_controller|State.S_35~q  & (\slc|state_controller|State.S_18~q  & (\slc|d0|PC_REG|output_vals [3])))

	.dataa(\slc|state_controller|State.S_18~q ),
	.datab(\slc|d0|PC_REG|output_vals [3]),
	.datac(\slc|d0|MDR_REG|output_vals [3]),
	.datad(\slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\slc|d0|tm1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|tm1|Mux3~0 .lut_mask = 16'hF088;
defparam \slc|d0|tm1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N14
fiftyfivenm_lcell_comb \slc|d0|IR_REG|output_vals~36 (
// Equation(s):
// \slc|d0|IR_REG|output_vals~36_combout  = (\slc|d0|tm1|Mux3~0_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\slc|d0|tm1|Mux3~0_combout ),
	.datab(gnd),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|d0|IR_REG|output_vals~36_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals~36 .lut_mask = 16'hAAA0;
defparam \slc|d0|IR_REG|output_vals~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N15
dffeas \slc|d0|MAR_REG|output_vals[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_REG|output_vals~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_REG|output_vals [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_REG|output_vals[3] .is_wysiwyg = "true";
defparam \slc|d0|MAR_REG|output_vals[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N0
fiftyfivenm_lcell_comb \ADDR[3]~3 (
// Equation(s):
// \ADDR[3]~3_combout  = (\instaRam|state.mem_write~q  & ((\slc|d0|MAR_REG|output_vals [3]))) # (!\instaRam|state.mem_write~q  & (\instaRam|address [3]))

	.dataa(\instaRam|address [3]),
	.datab(\slc|d0|MAR_REG|output_vals [3]),
	.datac(\instaRam|state.mem_write~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ADDR[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[3]~3 .lut_mask = 16'hCACA;
defparam \ADDR[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N26
fiftyfivenm_lcell_comb \slc|d0|MDR_REG|output_vals[1]~1 (
// Equation(s):
// \slc|d0|MDR_REG|output_vals[1]~1_combout  = (\slc|memory_subsystem|Equal0~4_combout  & (\SW[1]~input_o )) # (!\slc|memory_subsystem|Equal0~4_combout  & ((\ram0|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\SW[1]~input_o ),
	.datab(\slc|memory_subsystem|Equal0~4_combout ),
	.datac(gnd),
	.datad(\ram0|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\slc|d0|MDR_REG|output_vals[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[1]~1 .lut_mask = 16'hBB88;
defparam \slc|d0|MDR_REG|output_vals[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N27
dffeas \slc|d0|MDR_REG|output_vals[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_REG|output_vals[1]~1_combout ),
	.asdata(\slc|d0|tm1|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(!\slc|state_controller|WideOr8~combout ),
	.ena(\slc|d0|MDR_REG|output_vals[7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_REG|output_vals [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[1] .is_wysiwyg = "true";
defparam \slc|d0|MDR_REG|output_vals[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N10
fiftyfivenm_lcell_comb \slc|d0|tm1|Mux1~0 (
// Equation(s):
// \slc|d0|tm1|Mux1~0_combout  = (\slc|state_controller|State.S_35~q  & (((\slc|d0|MDR_REG|output_vals [1])))) # (!\slc|state_controller|State.S_35~q  & (\slc|state_controller|State.S_18~q  & (\slc|d0|PC_REG|output_vals [1])))

	.dataa(\slc|state_controller|State.S_18~q ),
	.datab(\slc|d0|PC_REG|output_vals [1]),
	.datac(\slc|d0|MDR_REG|output_vals [1]),
	.datad(\slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\slc|d0|tm1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|tm1|Mux1~0 .lut_mask = 16'hF088;
defparam \slc|d0|tm1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N20
fiftyfivenm_lcell_comb \slc|d0|IR_REG|output_vals~34 (
// Equation(s):
// \slc|d0|IR_REG|output_vals~34_combout  = (\slc|d0|tm1|Mux1~0_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\slc|d0|tm1|Mux1~0_combout ),
	.datab(gnd),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|d0|IR_REG|output_vals~34_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals~34 .lut_mask = 16'hAAA0;
defparam \slc|d0|IR_REG|output_vals~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N21
dffeas \slc|d0|MAR_REG|output_vals[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_REG|output_vals~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_REG|output_vals [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_REG|output_vals[1] .is_wysiwyg = "true";
defparam \slc|d0|MAR_REG|output_vals[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N22
fiftyfivenm_lcell_comb \ADDR[1]~1 (
// Equation(s):
// \ADDR[1]~1_combout  = (\instaRam|state.mem_write~q  & ((\slc|d0|MAR_REG|output_vals [1]))) # (!\instaRam|state.mem_write~q  & (\instaRam|address [1]))

	.dataa(\instaRam|address [1]),
	.datab(gnd),
	.datac(\instaRam|state.mem_write~q ),
	.datad(\slc|d0|MAR_REG|output_vals [1]),
	.cin(gnd),
	.combout(\ADDR[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ADDR[1]~1 .lut_mask = 16'hFA0A;
defparam \ADDR[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N8
fiftyfivenm_lcell_comb \slc|d0|MDR_REG|output_vals[0]~0 (
// Equation(s):
// \slc|d0|MDR_REG|output_vals[0]~0_combout  = (\slc|memory_subsystem|Equal0~4_combout  & ((\SW[0]~input_o ))) # (!\slc|memory_subsystem|Equal0~4_combout  & (\ram0|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\ram0|altsyncram_component|auto_generated|q_a [0]),
	.datab(\slc|memory_subsystem|Equal0~4_combout ),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\slc|d0|MDR_REG|output_vals[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[0]~0 .lut_mask = 16'hEE22;
defparam \slc|d0|MDR_REG|output_vals[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N9
dffeas \slc|d0|MDR_REG|output_vals[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_REG|output_vals[0]~0_combout ),
	.asdata(\slc|d0|tm1|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(!\slc|state_controller|WideOr8~combout ),
	.ena(\slc|d0|MDR_REG|output_vals[7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_REG|output_vals [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[0] .is_wysiwyg = "true";
defparam \slc|d0|MDR_REG|output_vals[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N10
fiftyfivenm_lcell_comb \Data_to_SRAM[0]~19 (
// Equation(s):
// \Data_to_SRAM[0]~19_combout  = (\Data_to_SRAM[0]~18_combout  & ((\Data_to_SRAM[12]~13_combout ) # ((\instaRam|state.mem_write~q  & \slc|d0|MDR_REG|output_vals [0])))) # (!\Data_to_SRAM[0]~18_combout  & (((\instaRam|state.mem_write~q  & 
// \slc|d0|MDR_REG|output_vals [0]))))

	.dataa(\Data_to_SRAM[0]~18_combout ),
	.datab(\Data_to_SRAM[12]~13_combout ),
	.datac(\instaRam|state.mem_write~q ),
	.datad(\slc|d0|MDR_REG|output_vals [0]),
	.cin(gnd),
	.combout(\Data_to_SRAM[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Data_to_SRAM[0]~19 .lut_mask = 16'hF888;
defparam \Data_to_SRAM[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N2
fiftyfivenm_lcell_comb \slc|d0|MDR_REG|output_vals[5]~5 (
// Equation(s):
// \slc|d0|MDR_REG|output_vals[5]~5_combout  = (\slc|memory_subsystem|Equal0~4_combout  & (\SW[5]~input_o )) # (!\slc|memory_subsystem|Equal0~4_combout  & ((\ram0|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\SW[5]~input_o ),
	.datab(\slc|memory_subsystem|Equal0~4_combout ),
	.datac(gnd),
	.datad(\ram0|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\slc|d0|MDR_REG|output_vals[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[5]~5 .lut_mask = 16'hBB88;
defparam \slc|d0|MDR_REG|output_vals[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N3
dffeas \slc|d0|MDR_REG|output_vals[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_REG|output_vals[5]~5_combout ),
	.asdata(\slc|d0|tm1|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(!\slc|state_controller|WideOr8~combout ),
	.ena(\slc|d0|MDR_REG|output_vals[7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_REG|output_vals [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[5] .is_wysiwyg = "true";
defparam \slc|d0|MDR_REG|output_vals[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N18
fiftyfivenm_lcell_comb \slc|d0|tm1|Mux5~0 (
// Equation(s):
// \slc|d0|tm1|Mux5~0_combout  = (\slc|state_controller|State.S_35~q  & (((\slc|d0|MDR_REG|output_vals [5])))) # (!\slc|state_controller|State.S_35~q  & (\slc|d0|PC_REG|output_vals [5] & (\slc|state_controller|State.S_18~q )))

	.dataa(\slc|d0|PC_REG|output_vals [5]),
	.datab(\slc|state_controller|State.S_35~q ),
	.datac(\slc|state_controller|State.S_18~q ),
	.datad(\slc|d0|MDR_REG|output_vals [5]),
	.cin(gnd),
	.combout(\slc|d0|tm1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|tm1|Mux5~0 .lut_mask = 16'hEC20;
defparam \slc|d0|tm1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N16
fiftyfivenm_lcell_comb \slc|d0|IR_REG|output_vals~38 (
// Equation(s):
// \slc|d0|IR_REG|output_vals~38_combout  = (\slc|d0|tm1|Mux5~0_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\slc|d0|tm1|Mux5~0_combout ),
	.datab(\button_sync[0]|q~q ),
	.datac(gnd),
	.datad(\button_sync[1]|q~q ),
	.cin(gnd),
	.combout(\slc|d0|IR_REG|output_vals~38_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals~38 .lut_mask = 16'hAA88;
defparam \slc|d0|IR_REG|output_vals~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N17
dffeas \slc|d0|MAR_REG|output_vals[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_REG|output_vals~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_REG|output_vals [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_REG|output_vals[5] .is_wysiwyg = "true";
defparam \slc|d0|MAR_REG|output_vals[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N10
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~1 (
// Equation(s):
// \slc|memory_subsystem|Equal0~1_combout  = (\slc|d0|MAR_REG|output_vals [5] & (\slc|d0|MAR_REG|output_vals [6] & (\slc|d0|MAR_REG|output_vals [4] & \slc|d0|MAR_REG|output_vals [7])))

	.dataa(\slc|d0|MAR_REG|output_vals [5]),
	.datab(\slc|d0|MAR_REG|output_vals [6]),
	.datac(\slc|d0|MAR_REG|output_vals [4]),
	.datad(\slc|d0|MAR_REG|output_vals [7]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~1 .lut_mask = 16'h8000;
defparam \slc|memory_subsystem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N24
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~0 (
// Equation(s):
// \slc|memory_subsystem|Equal0~0_combout  = (\slc|d0|MAR_REG|output_vals [0] & (\slc|d0|MAR_REG|output_vals [2] & (\slc|d0|MAR_REG|output_vals [3] & \slc|d0|MAR_REG|output_vals [1])))

	.dataa(\slc|d0|MAR_REG|output_vals [0]),
	.datab(\slc|d0|MAR_REG|output_vals [2]),
	.datac(\slc|d0|MAR_REG|output_vals [3]),
	.datad(\slc|d0|MAR_REG|output_vals [1]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~0 .lut_mask = 16'h8000;
defparam \slc|memory_subsystem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N4
fiftyfivenm_lcell_comb \slc|d0|IR_REG|output_vals~43 (
// Equation(s):
// \slc|d0|IR_REG|output_vals~43_combout  = (\slc|d0|MDR_REG|output_vals[10]~10_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(gnd),
	.datad(\slc|d0|MDR_REG|output_vals[10]~10_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_REG|output_vals~43_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals~43 .lut_mask = 16'hEE00;
defparam \slc|d0|IR_REG|output_vals~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N5
dffeas \slc|d0|MAR_REG|output_vals[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_REG|output_vals~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_REG|output_vals [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_REG|output_vals[10] .is_wysiwyg = "true";
defparam \slc|d0|MAR_REG|output_vals[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N14
fiftyfivenm_lcell_comb \slc|d0|IR_REG|output_vals~44 (
// Equation(s):
// \slc|d0|IR_REG|output_vals~44_combout  = (\slc|d0|MDR_REG|output_vals[11]~11_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(\button_sync[0]|q~q ),
	.datac(gnd),
	.datad(\slc|d0|MDR_REG|output_vals[11]~11_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_REG|output_vals~44_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals~44 .lut_mask = 16'hEE00;
defparam \slc|d0|IR_REG|output_vals~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N15
dffeas \slc|d0|MAR_REG|output_vals[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_REG|output_vals~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_REG|output_vals [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_REG|output_vals[11] .is_wysiwyg = "true";
defparam \slc|d0|MAR_REG|output_vals[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N8
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~2 (
// Equation(s):
// \slc|memory_subsystem|Equal0~2_combout  = (\slc|d0|MAR_REG|output_vals [8] & (\slc|d0|MAR_REG|output_vals [9] & (\slc|d0|MAR_REG|output_vals [10] & \slc|d0|MAR_REG|output_vals [11])))

	.dataa(\slc|d0|MAR_REG|output_vals [8]),
	.datab(\slc|d0|MAR_REG|output_vals [9]),
	.datac(\slc|d0|MAR_REG|output_vals [10]),
	.datad(\slc|d0|MAR_REG|output_vals [11]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~2 .lut_mask = 16'h8000;
defparam \slc|memory_subsystem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N30
fiftyfivenm_lcell_comb \slc|d0|IR_REG|output_vals~45 (
// Equation(s):
// \slc|d0|IR_REG|output_vals~45_combout  = (\slc|d0|MDR_REG|output_vals[12]~12_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(\button_sync[1]|q~q ),
	.datac(\slc|d0|MDR_REG|output_vals[12]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|IR_REG|output_vals~45_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals~45 .lut_mask = 16'hE0E0;
defparam \slc|d0|IR_REG|output_vals~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N31
dffeas \slc|d0|MAR_REG|output_vals[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_REG|output_vals~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_REG|output_vals [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_REG|output_vals[12] .is_wysiwyg = "true";
defparam \slc|d0|MAR_REG|output_vals[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N18
fiftyfivenm_lcell_comb \slc|d0|IR_REG|output_vals~47 (
// Equation(s):
// \slc|d0|IR_REG|output_vals~47_combout  = (\slc|d0|MDR_REG|output_vals[14]~14_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(gnd),
	.datac(\button_sync[1]|q~q ),
	.datad(\slc|d0|MDR_REG|output_vals[14]~14_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_REG|output_vals~47_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals~47 .lut_mask = 16'hFA00;
defparam \slc|d0|IR_REG|output_vals~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N19
dffeas \slc|d0|MAR_REG|output_vals[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_REG|output_vals~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_REG|output_vals [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_REG|output_vals[14] .is_wysiwyg = "true";
defparam \slc|d0|MAR_REG|output_vals[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N0
fiftyfivenm_lcell_comb \slc|d0|IR_REG|output_vals~46 (
// Equation(s):
// \slc|d0|IR_REG|output_vals~46_combout  = (\slc|d0|MDR_REG|output_vals[13]~13_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(\slc|d0|MDR_REG|output_vals[13]~13_combout ),
	.datac(\button_sync[1]|q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|IR_REG|output_vals~46_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals~46 .lut_mask = 16'hC8C8;
defparam \slc|d0|IR_REG|output_vals~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N1
dffeas \slc|d0|MAR_REG|output_vals[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_REG|output_vals~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_REG|output_vals [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_REG|output_vals[13] .is_wysiwyg = "true";
defparam \slc|d0|MAR_REG|output_vals[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N28
fiftyfivenm_lcell_comb \slc|d0|IR_REG|output_vals~48 (
// Equation(s):
// \slc|d0|IR_REG|output_vals~48_combout  = (\slc|d0|MDR_REG|output_vals[15]~15_combout  & ((\button_sync[0]|q~q ) # (\button_sync[1]|q~q )))

	.dataa(\button_sync[0]|q~q ),
	.datab(\button_sync[1]|q~q ),
	.datac(\slc|d0|MDR_REG|output_vals[15]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\slc|d0|IR_REG|output_vals~48_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals~48 .lut_mask = 16'hE0E0;
defparam \slc|d0|IR_REG|output_vals~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N29
dffeas \slc|d0|MAR_REG|output_vals[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_REG|output_vals~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|MAR_REG|output_vals[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MAR_REG|output_vals [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MAR_REG|output_vals[15] .is_wysiwyg = "true";
defparam \slc|d0|MAR_REG|output_vals[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N22
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~3 (
// Equation(s):
// \slc|memory_subsystem|Equal0~3_combout  = (\slc|d0|MAR_REG|output_vals [12] & (\slc|d0|MAR_REG|output_vals [14] & (\slc|d0|MAR_REG|output_vals [13] & \slc|d0|MAR_REG|output_vals [15])))

	.dataa(\slc|d0|MAR_REG|output_vals [12]),
	.datab(\slc|d0|MAR_REG|output_vals [14]),
	.datac(\slc|d0|MAR_REG|output_vals [13]),
	.datad(\slc|d0|MAR_REG|output_vals [15]),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~3 .lut_mask = 16'h8000;
defparam \slc|memory_subsystem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N18
fiftyfivenm_lcell_comb \slc|memory_subsystem|Equal0~4 (
// Equation(s):
// \slc|memory_subsystem|Equal0~4_combout  = (\slc|memory_subsystem|Equal0~1_combout  & (\slc|memory_subsystem|Equal0~0_combout  & (\slc|memory_subsystem|Equal0~2_combout  & \slc|memory_subsystem|Equal0~3_combout )))

	.dataa(\slc|memory_subsystem|Equal0~1_combout ),
	.datab(\slc|memory_subsystem|Equal0~0_combout ),
	.datac(\slc|memory_subsystem|Equal0~2_combout ),
	.datad(\slc|memory_subsystem|Equal0~3_combout ),
	.cin(gnd),
	.combout(\slc|memory_subsystem|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \slc|memory_subsystem|Equal0~4 .lut_mask = 16'h8000;
defparam \slc|memory_subsystem|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N28
fiftyfivenm_lcell_comb \slc|d0|MDR_REG|output_vals[2]~2 (
// Equation(s):
// \slc|d0|MDR_REG|output_vals[2]~2_combout  = (\slc|memory_subsystem|Equal0~4_combout  & (\SW[2]~input_o )) # (!\slc|memory_subsystem|Equal0~4_combout  & ((\ram0|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\SW[2]~input_o ),
	.datab(\slc|memory_subsystem|Equal0~4_combout ),
	.datac(gnd),
	.datad(\ram0|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\slc|d0|MDR_REG|output_vals[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[2]~2 .lut_mask = 16'hBB88;
defparam \slc|d0|MDR_REG|output_vals[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N29
dffeas \slc|d0|MDR_REG|output_vals[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|MDR_REG|output_vals[2]~2_combout ),
	.asdata(\slc|d0|tm1|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Reset_ah~combout ),
	.sload(!\slc|state_controller|WideOr8~combout ),
	.ena(\slc|d0|MDR_REG|output_vals[7]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|MDR_REG|output_vals [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|MDR_REG|output_vals[2] .is_wysiwyg = "true";
defparam \slc|d0|MDR_REG|output_vals[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N20
fiftyfivenm_lcell_comb \slc|d0|tm1|Mux2~0 (
// Equation(s):
// \slc|d0|tm1|Mux2~0_combout  = (\slc|state_controller|State.S_35~q  & (((\slc|d0|MDR_REG|output_vals [2])))) # (!\slc|state_controller|State.S_35~q  & (\slc|state_controller|State.S_18~q  & ((\slc|d0|PC_REG|output_vals [2]))))

	.dataa(\slc|state_controller|State.S_18~q ),
	.datab(\slc|d0|MDR_REG|output_vals [2]),
	.datac(\slc|d0|PC_REG|output_vals [2]),
	.datad(\slc|state_controller|State.S_35~q ),
	.cin(gnd),
	.combout(\slc|d0|tm1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|tm1|Mux2~0 .lut_mask = 16'hCCA0;
defparam \slc|d0|tm1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N28
fiftyfivenm_lcell_comb \slc|d0|IR_REG|output_vals~35 (
// Equation(s):
// \slc|d0|IR_REG|output_vals~35_combout  = (\slc|d0|tm1|Mux2~0_combout  & ((\button_sync[1]|q~q ) # (\button_sync[0]|q~q )))

	.dataa(\button_sync[1]|q~q ),
	.datab(gnd),
	.datac(\slc|d0|tm1|Mux2~0_combout ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|d0|IR_REG|output_vals~35_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals~35 .lut_mask = 16'hF0A0;
defparam \slc|d0|IR_REG|output_vals~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N18
fiftyfivenm_lcell_comb \slc|d0|IR_REG|output_vals[2]~32 (
// Equation(s):
// \slc|d0|IR_REG|output_vals[2]~32_combout  = (\slc|state_controller|State.S_35~q ) # ((!\button_sync[1]|q~q  & !\button_sync[0]|q~q ))

	.dataa(\slc|state_controller|State.S_35~q ),
	.datab(gnd),
	.datac(\button_sync[1]|q~q ),
	.datad(\button_sync[0]|q~q ),
	.cin(gnd),
	.combout(\slc|d0|IR_REG|output_vals[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals[2]~32 .lut_mask = 16'hAAAF;
defparam \slc|d0|IR_REG|output_vals[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N17
dffeas \slc|d0|IR_REG|output_vals[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_REG|output_vals~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|IR_REG|output_vals[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_REG|output_vals [2]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals[2] .is_wysiwyg = "true";
defparam \slc|d0|IR_REG|output_vals[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N1
dffeas \slc|d0|IR_REG|output_vals[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_REG|output_vals~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|IR_REG|output_vals[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_REG|output_vals [0]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals[0] .is_wysiwyg = "true";
defparam \slc|d0|IR_REG|output_vals[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N0
fiftyfivenm_lcell_comb \slc|d0|IR_REG|output_vals[1]~feeder (
// Equation(s):
// \slc|d0|IR_REG|output_vals[1]~feeder_combout  = \slc|d0|IR_REG|output_vals~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|IR_REG|output_vals~34_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_REG|output_vals[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals[1]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|IR_REG|output_vals[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N1
dffeas \slc|d0|IR_REG|output_vals[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_REG|output_vals[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|IR_REG|output_vals[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_REG|output_vals [1]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals[1] .is_wysiwyg = "true";
defparam \slc|d0|IR_REG|output_vals[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N3
dffeas \slc|d0|IR_REG|output_vals[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_REG|output_vals~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|IR_REG|output_vals[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_REG|output_vals [3]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals[3] .is_wysiwyg = "true";
defparam \slc|d0|IR_REG|output_vals[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N4
fiftyfivenm_lcell_comb \slc|hex_driver0|WideOr6~0 (
// Equation(s):
// \slc|hex_driver0|WideOr6~0_combout  = (\slc|d0|IR_REG|output_vals [2] & (!\slc|d0|IR_REG|output_vals [1] & (\slc|d0|IR_REG|output_vals [0] $ (!\slc|d0|IR_REG|output_vals [3])))) # (!\slc|d0|IR_REG|output_vals [2] & (\slc|d0|IR_REG|output_vals [0] & 
// (\slc|d0|IR_REG|output_vals [1] $ (!\slc|d0|IR_REG|output_vals [3]))))

	.dataa(\slc|d0|IR_REG|output_vals [2]),
	.datab(\slc|d0|IR_REG|output_vals [0]),
	.datac(\slc|d0|IR_REG|output_vals [1]),
	.datad(\slc|d0|IR_REG|output_vals [3]),
	.cin(gnd),
	.combout(\slc|hex_driver0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_driver0|WideOr6~0 .lut_mask = 16'h4806;
defparam \slc|hex_driver0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N6
fiftyfivenm_lcell_comb \slc|hex_driver0|WideOr5~0 (
// Equation(s):
// \slc|hex_driver0|WideOr5~0_combout  = (\slc|d0|IR_REG|output_vals [1] & ((\slc|d0|IR_REG|output_vals [0] & ((\slc|d0|IR_REG|output_vals [3]))) # (!\slc|d0|IR_REG|output_vals [0] & (\slc|d0|IR_REG|output_vals [2])))) # (!\slc|d0|IR_REG|output_vals [1] & 
// (\slc|d0|IR_REG|output_vals [2] & (\slc|d0|IR_REG|output_vals [0] $ (\slc|d0|IR_REG|output_vals [3]))))

	.dataa(\slc|d0|IR_REG|output_vals [2]),
	.datab(\slc|d0|IR_REG|output_vals [0]),
	.datac(\slc|d0|IR_REG|output_vals [1]),
	.datad(\slc|d0|IR_REG|output_vals [3]),
	.cin(gnd),
	.combout(\slc|hex_driver0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_driver0|WideOr5~0 .lut_mask = 16'hE228;
defparam \slc|hex_driver0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N8
fiftyfivenm_lcell_comb \slc|hex_driver0|WideOr4~0 (
// Equation(s):
// \slc|hex_driver0|WideOr4~0_combout  = (\slc|d0|IR_REG|output_vals [2] & (\slc|d0|IR_REG|output_vals [3] & ((\slc|d0|IR_REG|output_vals [1]) # (!\slc|d0|IR_REG|output_vals [0])))) # (!\slc|d0|IR_REG|output_vals [2] & (!\slc|d0|IR_REG|output_vals [0] & 
// (\slc|d0|IR_REG|output_vals [1] & !\slc|d0|IR_REG|output_vals [3])))

	.dataa(\slc|d0|IR_REG|output_vals [2]),
	.datab(\slc|d0|IR_REG|output_vals [0]),
	.datac(\slc|d0|IR_REG|output_vals [1]),
	.datad(\slc|d0|IR_REG|output_vals [3]),
	.cin(gnd),
	.combout(\slc|hex_driver0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_driver0|WideOr4~0 .lut_mask = 16'hA210;
defparam \slc|hex_driver0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N0
fiftyfivenm_lcell_comb \slc|hex_driver0|WideOr3~0 (
// Equation(s):
// \slc|hex_driver0|WideOr3~0_combout  = (\slc|d0|IR_REG|output_vals [1] & ((\slc|d0|IR_REG|output_vals [2] & (\slc|d0|IR_REG|output_vals [0])) # (!\slc|d0|IR_REG|output_vals [2] & (!\slc|d0|IR_REG|output_vals [0] & \slc|d0|IR_REG|output_vals [3])))) # 
// (!\slc|d0|IR_REG|output_vals [1] & (!\slc|d0|IR_REG|output_vals [3] & (\slc|d0|IR_REG|output_vals [2] $ (\slc|d0|IR_REG|output_vals [0]))))

	.dataa(\slc|d0|IR_REG|output_vals [2]),
	.datab(\slc|d0|IR_REG|output_vals [1]),
	.datac(\slc|d0|IR_REG|output_vals [0]),
	.datad(\slc|d0|IR_REG|output_vals [3]),
	.cin(gnd),
	.combout(\slc|hex_driver0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_driver0|WideOr3~0 .lut_mask = 16'h8492;
defparam \slc|hex_driver0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N18
fiftyfivenm_lcell_comb \slc|hex_driver0|WideOr2~0 (
// Equation(s):
// \slc|hex_driver0|WideOr2~0_combout  = (\slc|d0|IR_REG|output_vals [1] & (((\slc|d0|IR_REG|output_vals [0] & !\slc|d0|IR_REG|output_vals [3])))) # (!\slc|d0|IR_REG|output_vals [1] & ((\slc|d0|IR_REG|output_vals [2] & ((!\slc|d0|IR_REG|output_vals [3]))) # 
// (!\slc|d0|IR_REG|output_vals [2] & (\slc|d0|IR_REG|output_vals [0]))))

	.dataa(\slc|d0|IR_REG|output_vals [2]),
	.datab(\slc|d0|IR_REG|output_vals [0]),
	.datac(\slc|d0|IR_REG|output_vals [1]),
	.datad(\slc|d0|IR_REG|output_vals [3]),
	.cin(gnd),
	.combout(\slc|hex_driver0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_driver0|WideOr2~0 .lut_mask = 16'h04CE;
defparam \slc|hex_driver0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N20
fiftyfivenm_lcell_comb \slc|hex_driver0|WideOr1~0 (
// Equation(s):
// \slc|hex_driver0|WideOr1~0_combout  = (\slc|d0|IR_REG|output_vals [2] & (\slc|d0|IR_REG|output_vals [0] & (\slc|d0|IR_REG|output_vals [1] $ (\slc|d0|IR_REG|output_vals [3])))) # (!\slc|d0|IR_REG|output_vals [2] & (!\slc|d0|IR_REG|output_vals [3] & 
// ((\slc|d0|IR_REG|output_vals [0]) # (\slc|d0|IR_REG|output_vals [1]))))

	.dataa(\slc|d0|IR_REG|output_vals [2]),
	.datab(\slc|d0|IR_REG|output_vals [0]),
	.datac(\slc|d0|IR_REG|output_vals [1]),
	.datad(\slc|d0|IR_REG|output_vals [3]),
	.cin(gnd),
	.combout(\slc|hex_driver0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_driver0|WideOr1~0 .lut_mask = 16'h08D4;
defparam \slc|hex_driver0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N2
fiftyfivenm_lcell_comb \slc|hex_driver0|WideOr0~0 (
// Equation(s):
// \slc|hex_driver0|WideOr0~0_combout  = (\slc|d0|IR_REG|output_vals [0] & ((\slc|d0|IR_REG|output_vals [3]) # (\slc|d0|IR_REG|output_vals [2] $ (\slc|d0|IR_REG|output_vals [1])))) # (!\slc|d0|IR_REG|output_vals [0] & ((\slc|d0|IR_REG|output_vals [1]) # 
// (\slc|d0|IR_REG|output_vals [2] $ (\slc|d0|IR_REG|output_vals [3]))))

	.dataa(\slc|d0|IR_REG|output_vals [2]),
	.datab(\slc|d0|IR_REG|output_vals [1]),
	.datac(\slc|d0|IR_REG|output_vals [3]),
	.datad(\slc|d0|IR_REG|output_vals [0]),
	.cin(gnd),
	.combout(\slc|hex_driver0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_driver0|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \slc|hex_driver0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N10
fiftyfivenm_lcell_comb \slc|d0|IR_REG|output_vals[5]~feeder (
// Equation(s):
// \slc|d0|IR_REG|output_vals[5]~feeder_combout  = \slc|d0|IR_REG|output_vals~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|IR_REG|output_vals~38_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_REG|output_vals[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals[5]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|IR_REG|output_vals[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N11
dffeas \slc|d0|IR_REG|output_vals[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_REG|output_vals[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|IR_REG|output_vals[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_REG|output_vals [5]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals[5] .is_wysiwyg = "true";
defparam \slc|d0|IR_REG|output_vals[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N21
dffeas \slc|d0|IR_REG|output_vals[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_REG|output_vals~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|IR_REG|output_vals[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_REG|output_vals [6]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals[6] .is_wysiwyg = "true";
defparam \slc|d0|IR_REG|output_vals[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N22
fiftyfivenm_lcell_comb \slc|d0|IR_REG|output_vals[7]~feeder (
// Equation(s):
// \slc|d0|IR_REG|output_vals[7]~feeder_combout  = \slc|d0|IR_REG|output_vals~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|IR_REG|output_vals~40_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_REG|output_vals[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals[7]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|IR_REG|output_vals[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N23
dffeas \slc|d0|IR_REG|output_vals[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_REG|output_vals[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|IR_REG|output_vals[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_REG|output_vals [7]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals[7] .is_wysiwyg = "true";
defparam \slc|d0|IR_REG|output_vals[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N1
dffeas \slc|d0|IR_REG|output_vals[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_REG|output_vals~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|IR_REG|output_vals[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_REG|output_vals [4]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals[4] .is_wysiwyg = "true";
defparam \slc|d0|IR_REG|output_vals[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N8
fiftyfivenm_lcell_comb \slc|hex_driver1|WideOr6~0 (
// Equation(s):
// \slc|hex_driver1|WideOr6~0_combout  = (\slc|d0|IR_REG|output_vals [6] & (!\slc|d0|IR_REG|output_vals [5] & (\slc|d0|IR_REG|output_vals [7] $ (!\slc|d0|IR_REG|output_vals [4])))) # (!\slc|d0|IR_REG|output_vals [6] & (\slc|d0|IR_REG|output_vals [4] & 
// (\slc|d0|IR_REG|output_vals [5] $ (!\slc|d0|IR_REG|output_vals [7]))))

	.dataa(\slc|d0|IR_REG|output_vals [5]),
	.datab(\slc|d0|IR_REG|output_vals [6]),
	.datac(\slc|d0|IR_REG|output_vals [7]),
	.datad(\slc|d0|IR_REG|output_vals [4]),
	.cin(gnd),
	.combout(\slc|hex_driver1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_driver1|WideOr6~0 .lut_mask = 16'h6104;
defparam \slc|hex_driver1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N2
fiftyfivenm_lcell_comb \slc|hex_driver1|WideOr5~0 (
// Equation(s):
// \slc|hex_driver1|WideOr5~0_combout  = (\slc|d0|IR_REG|output_vals [5] & ((\slc|d0|IR_REG|output_vals [4] & ((\slc|d0|IR_REG|output_vals [7]))) # (!\slc|d0|IR_REG|output_vals [4] & (\slc|d0|IR_REG|output_vals [6])))) # (!\slc|d0|IR_REG|output_vals [5] & 
// (\slc|d0|IR_REG|output_vals [6] & (\slc|d0|IR_REG|output_vals [7] $ (\slc|d0|IR_REG|output_vals [4]))))

	.dataa(\slc|d0|IR_REG|output_vals [5]),
	.datab(\slc|d0|IR_REG|output_vals [6]),
	.datac(\slc|d0|IR_REG|output_vals [7]),
	.datad(\slc|d0|IR_REG|output_vals [4]),
	.cin(gnd),
	.combout(\slc|hex_driver1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_driver1|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \slc|hex_driver1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N12
fiftyfivenm_lcell_comb \slc|hex_driver1|WideOr4~0 (
// Equation(s):
// \slc|hex_driver1|WideOr4~0_combout  = (\slc|d0|IR_REG|output_vals [6] & (\slc|d0|IR_REG|output_vals [7] & ((\slc|d0|IR_REG|output_vals [5]) # (!\slc|d0|IR_REG|output_vals [4])))) # (!\slc|d0|IR_REG|output_vals [6] & (\slc|d0|IR_REG|output_vals [5] & 
// (!\slc|d0|IR_REG|output_vals [7] & !\slc|d0|IR_REG|output_vals [4])))

	.dataa(\slc|d0|IR_REG|output_vals [5]),
	.datab(\slc|d0|IR_REG|output_vals [6]),
	.datac(\slc|d0|IR_REG|output_vals [7]),
	.datad(\slc|d0|IR_REG|output_vals [4]),
	.cin(gnd),
	.combout(\slc|hex_driver1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_driver1|WideOr4~0 .lut_mask = 16'h80C2;
defparam \slc|hex_driver1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N14
fiftyfivenm_lcell_comb \slc|hex_driver1|WideOr3~0 (
// Equation(s):
// \slc|hex_driver1|WideOr3~0_combout  = (\slc|d0|IR_REG|output_vals [5] & ((\slc|d0|IR_REG|output_vals [6] & ((\slc|d0|IR_REG|output_vals [4]))) # (!\slc|d0|IR_REG|output_vals [6] & (\slc|d0|IR_REG|output_vals [7] & !\slc|d0|IR_REG|output_vals [4])))) # 
// (!\slc|d0|IR_REG|output_vals [5] & (!\slc|d0|IR_REG|output_vals [7] & (\slc|d0|IR_REG|output_vals [6] $ (\slc|d0|IR_REG|output_vals [4]))))

	.dataa(\slc|d0|IR_REG|output_vals [5]),
	.datab(\slc|d0|IR_REG|output_vals [6]),
	.datac(\slc|d0|IR_REG|output_vals [7]),
	.datad(\slc|d0|IR_REG|output_vals [4]),
	.cin(gnd),
	.combout(\slc|hex_driver1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_driver1|WideOr3~0 .lut_mask = 16'h8924;
defparam \slc|hex_driver1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N24
fiftyfivenm_lcell_comb \slc|hex_driver1|WideOr2~0 (
// Equation(s):
// \slc|hex_driver1|WideOr2~0_combout  = (\slc|d0|IR_REG|output_vals [5] & (((!\slc|d0|IR_REG|output_vals [7] & \slc|d0|IR_REG|output_vals [4])))) # (!\slc|d0|IR_REG|output_vals [5] & ((\slc|d0|IR_REG|output_vals [6] & (!\slc|d0|IR_REG|output_vals [7])) # 
// (!\slc|d0|IR_REG|output_vals [6] & ((\slc|d0|IR_REG|output_vals [4])))))

	.dataa(\slc|d0|IR_REG|output_vals [5]),
	.datab(\slc|d0|IR_REG|output_vals [6]),
	.datac(\slc|d0|IR_REG|output_vals [7]),
	.datad(\slc|d0|IR_REG|output_vals [4]),
	.cin(gnd),
	.combout(\slc|hex_driver1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_driver1|WideOr2~0 .lut_mask = 16'h1F04;
defparam \slc|hex_driver1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N18
fiftyfivenm_lcell_comb \slc|hex_driver1|WideOr1~0 (
// Equation(s):
// \slc|hex_driver1|WideOr1~0_combout  = (\slc|d0|IR_REG|output_vals [5] & (!\slc|d0|IR_REG|output_vals [7] & ((\slc|d0|IR_REG|output_vals [4]) # (!\slc|d0|IR_REG|output_vals [6])))) # (!\slc|d0|IR_REG|output_vals [5] & (\slc|d0|IR_REG|output_vals [4] & 
// (\slc|d0|IR_REG|output_vals [6] $ (!\slc|d0|IR_REG|output_vals [7]))))

	.dataa(\slc|d0|IR_REG|output_vals [5]),
	.datab(\slc|d0|IR_REG|output_vals [6]),
	.datac(\slc|d0|IR_REG|output_vals [7]),
	.datad(\slc|d0|IR_REG|output_vals [4]),
	.cin(gnd),
	.combout(\slc|hex_driver1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_driver1|WideOr1~0 .lut_mask = 16'h4B02;
defparam \slc|hex_driver1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N4
fiftyfivenm_lcell_comb \slc|hex_driver1|WideOr0~0 (
// Equation(s):
// \slc|hex_driver1|WideOr0~0_combout  = (\slc|d0|IR_REG|output_vals [4] & ((\slc|d0|IR_REG|output_vals [7]) # (\slc|d0|IR_REG|output_vals [5] $ (\slc|d0|IR_REG|output_vals [6])))) # (!\slc|d0|IR_REG|output_vals [4] & ((\slc|d0|IR_REG|output_vals [5]) # 
// (\slc|d0|IR_REG|output_vals [6] $ (\slc|d0|IR_REG|output_vals [7]))))

	.dataa(\slc|d0|IR_REG|output_vals [5]),
	.datab(\slc|d0|IR_REG|output_vals [6]),
	.datac(\slc|d0|IR_REG|output_vals [7]),
	.datad(\slc|d0|IR_REG|output_vals [4]),
	.cin(gnd),
	.combout(\slc|hex_driver1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_driver1|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \slc|hex_driver1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N11
dffeas \slc|d0|IR_REG|output_vals[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_REG|output_vals~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|IR_REG|output_vals[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_REG|output_vals [10]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals[10] .is_wysiwyg = "true";
defparam \slc|d0|IR_REG|output_vals[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N29
dffeas \slc|d0|IR_REG|output_vals[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_REG|output_vals~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|IR_REG|output_vals[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_REG|output_vals [11]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals[11] .is_wysiwyg = "true";
defparam \slc|d0|IR_REG|output_vals[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N31
dffeas \slc|d0|IR_REG|output_vals[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_REG|output_vals~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|IR_REG|output_vals[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_REG|output_vals [8]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals[8] .is_wysiwyg = "true";
defparam \slc|d0|IR_REG|output_vals[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N25
dffeas \slc|d0|IR_REG|output_vals[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\slc|d0|IR_REG|output_vals~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\slc|d0|IR_REG|output_vals[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_REG|output_vals [9]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals[9] .is_wysiwyg = "true";
defparam \slc|d0|IR_REG|output_vals[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N22
fiftyfivenm_lcell_comb \slc|hex_driver2|WideOr6~0 (
// Equation(s):
// \slc|hex_driver2|WideOr6~0_combout  = (\slc|d0|IR_REG|output_vals [10] & (!\slc|d0|IR_REG|output_vals [9] & (\slc|d0|IR_REG|output_vals [11] $ (!\slc|d0|IR_REG|output_vals [8])))) # (!\slc|d0|IR_REG|output_vals [10] & (\slc|d0|IR_REG|output_vals [8] & 
// (\slc|d0|IR_REG|output_vals [11] $ (!\slc|d0|IR_REG|output_vals [9]))))

	.dataa(\slc|d0|IR_REG|output_vals [10]),
	.datab(\slc|d0|IR_REG|output_vals [11]),
	.datac(\slc|d0|IR_REG|output_vals [8]),
	.datad(\slc|d0|IR_REG|output_vals [9]),
	.cin(gnd),
	.combout(\slc|hex_driver2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_driver2|WideOr6~0 .lut_mask = 16'h4092;
defparam \slc|hex_driver2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N16
fiftyfivenm_lcell_comb \slc|hex_driver2|WideOr5~0 (
// Equation(s):
// \slc|hex_driver2|WideOr5~0_combout  = (\slc|d0|IR_REG|output_vals [11] & ((\slc|d0|IR_REG|output_vals [8] & ((\slc|d0|IR_REG|output_vals [9]))) # (!\slc|d0|IR_REG|output_vals [8] & (\slc|d0|IR_REG|output_vals [10])))) # (!\slc|d0|IR_REG|output_vals [11] & 
// (\slc|d0|IR_REG|output_vals [10] & (\slc|d0|IR_REG|output_vals [8] $ (\slc|d0|IR_REG|output_vals [9]))))

	.dataa(\slc|d0|IR_REG|output_vals [10]),
	.datab(\slc|d0|IR_REG|output_vals [11]),
	.datac(\slc|d0|IR_REG|output_vals [8]),
	.datad(\slc|d0|IR_REG|output_vals [9]),
	.cin(gnd),
	.combout(\slc|hex_driver2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_driver2|WideOr5~0 .lut_mask = 16'hCA28;
defparam \slc|hex_driver2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N26
fiftyfivenm_lcell_comb \slc|hex_driver2|WideOr4~0 (
// Equation(s):
// \slc|hex_driver2|WideOr4~0_combout  = (\slc|d0|IR_REG|output_vals [10] & (\slc|d0|IR_REG|output_vals [11] & ((\slc|d0|IR_REG|output_vals [9]) # (!\slc|d0|IR_REG|output_vals [8])))) # (!\slc|d0|IR_REG|output_vals [10] & (!\slc|d0|IR_REG|output_vals [11] & 
// (!\slc|d0|IR_REG|output_vals [8] & \slc|d0|IR_REG|output_vals [9])))

	.dataa(\slc|d0|IR_REG|output_vals [10]),
	.datab(\slc|d0|IR_REG|output_vals [11]),
	.datac(\slc|d0|IR_REG|output_vals [8]),
	.datad(\slc|d0|IR_REG|output_vals [9]),
	.cin(gnd),
	.combout(\slc|hex_driver2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_driver2|WideOr4~0 .lut_mask = 16'h8908;
defparam \slc|hex_driver2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N30
fiftyfivenm_lcell_comb \slc|hex_driver2|WideOr3~0 (
// Equation(s):
// \slc|hex_driver2|WideOr3~0_combout  = (\slc|d0|IR_REG|output_vals [9] & ((\slc|d0|IR_REG|output_vals [10] & (\slc|d0|IR_REG|output_vals [8])) # (!\slc|d0|IR_REG|output_vals [10] & (!\slc|d0|IR_REG|output_vals [8] & \slc|d0|IR_REG|output_vals [11])))) # 
// (!\slc|d0|IR_REG|output_vals [9] & (!\slc|d0|IR_REG|output_vals [11] & (\slc|d0|IR_REG|output_vals [10] $ (\slc|d0|IR_REG|output_vals [8]))))

	.dataa(\slc|d0|IR_REG|output_vals [10]),
	.datab(\slc|d0|IR_REG|output_vals [9]),
	.datac(\slc|d0|IR_REG|output_vals [8]),
	.datad(\slc|d0|IR_REG|output_vals [11]),
	.cin(gnd),
	.combout(\slc|hex_driver2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_driver2|WideOr3~0 .lut_mask = 16'h8492;
defparam \slc|hex_driver2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N24
fiftyfivenm_lcell_comb \slc|hex_driver2|WideOr2~0 (
// Equation(s):
// \slc|hex_driver2|WideOr2~0_combout  = (\slc|d0|IR_REG|output_vals [9] & (\slc|d0|IR_REG|output_vals [8] & (!\slc|d0|IR_REG|output_vals [11]))) # (!\slc|d0|IR_REG|output_vals [9] & ((\slc|d0|IR_REG|output_vals [10] & ((!\slc|d0|IR_REG|output_vals [11]))) # 
// (!\slc|d0|IR_REG|output_vals [10] & (\slc|d0|IR_REG|output_vals [8]))))

	.dataa(\slc|d0|IR_REG|output_vals [8]),
	.datab(\slc|d0|IR_REG|output_vals [11]),
	.datac(\slc|d0|IR_REG|output_vals [9]),
	.datad(\slc|d0|IR_REG|output_vals [10]),
	.cin(gnd),
	.combout(\slc|hex_driver2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_driver2|WideOr2~0 .lut_mask = 16'h232A;
defparam \slc|hex_driver2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N10
fiftyfivenm_lcell_comb \slc|hex_driver2|WideOr1~0 (
// Equation(s):
// \slc|hex_driver2|WideOr1~0_combout  = (\slc|d0|IR_REG|output_vals [8] & (\slc|d0|IR_REG|output_vals [11] $ (((\slc|d0|IR_REG|output_vals [9]) # (!\slc|d0|IR_REG|output_vals [10]))))) # (!\slc|d0|IR_REG|output_vals [8] & (\slc|d0|IR_REG|output_vals [9] & 
// (!\slc|d0|IR_REG|output_vals [10] & !\slc|d0|IR_REG|output_vals [11])))

	.dataa(\slc|d0|IR_REG|output_vals [8]),
	.datab(\slc|d0|IR_REG|output_vals [9]),
	.datac(\slc|d0|IR_REG|output_vals [10]),
	.datad(\slc|d0|IR_REG|output_vals [11]),
	.cin(gnd),
	.combout(\slc|hex_driver2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_driver2|WideOr1~0 .lut_mask = 16'h208E;
defparam \slc|hex_driver2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N28
fiftyfivenm_lcell_comb \slc|hex_driver2|WideOr0~0 (
// Equation(s):
// \slc|hex_driver2|WideOr0~0_combout  = (\slc|d0|IR_REG|output_vals [8] & ((\slc|d0|IR_REG|output_vals [11]) # (\slc|d0|IR_REG|output_vals [9] $ (\slc|d0|IR_REG|output_vals [10])))) # (!\slc|d0|IR_REG|output_vals [8] & ((\slc|d0|IR_REG|output_vals [9]) # 
// (\slc|d0|IR_REG|output_vals [11] $ (\slc|d0|IR_REG|output_vals [10]))))

	.dataa(\slc|d0|IR_REG|output_vals [8]),
	.datab(\slc|d0|IR_REG|output_vals [9]),
	.datac(\slc|d0|IR_REG|output_vals [11]),
	.datad(\slc|d0|IR_REG|output_vals [10]),
	.cin(gnd),
	.combout(\slc|hex_driver2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_driver2|WideOr0~0 .lut_mask = 16'hE7FC;
defparam \slc|hex_driver2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N12
fiftyfivenm_lcell_comb \slc|d0|IR_REG|output_vals[14]~feeder (
// Equation(s):
// \slc|d0|IR_REG|output_vals[14]~feeder_combout  = \slc|d0|IR_REG|output_vals~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|IR_REG|output_vals~47_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_REG|output_vals[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals[14]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|IR_REG|output_vals[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N13
dffeas \slc|d0|IR_REG|output_vals[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_REG|output_vals[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|IR_REG|output_vals[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_REG|output_vals [14]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals[14] .is_wysiwyg = "true";
defparam \slc|d0|IR_REG|output_vals[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N8
fiftyfivenm_lcell_comb \slc|d0|IR_REG|output_vals[12]~feeder (
// Equation(s):
// \slc|d0|IR_REG|output_vals[12]~feeder_combout  = \slc|d0|IR_REG|output_vals~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|IR_REG|output_vals~45_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_REG|output_vals[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals[12]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|IR_REG|output_vals[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N9
dffeas \slc|d0|IR_REG|output_vals[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_REG|output_vals[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|IR_REG|output_vals[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_REG|output_vals [12]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals[12] .is_wysiwyg = "true";
defparam \slc|d0|IR_REG|output_vals[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N14
fiftyfivenm_lcell_comb \slc|d0|IR_REG|output_vals[15]~feeder (
// Equation(s):
// \slc|d0|IR_REG|output_vals[15]~feeder_combout  = \slc|d0|IR_REG|output_vals~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|IR_REG|output_vals~48_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_REG|output_vals[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals[15]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|IR_REG|output_vals[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N15
dffeas \slc|d0|IR_REG|output_vals[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_REG|output_vals[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|IR_REG|output_vals[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_REG|output_vals [15]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals[15] .is_wysiwyg = "true";
defparam \slc|d0|IR_REG|output_vals[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N10
fiftyfivenm_lcell_comb \slc|d0|IR_REG|output_vals[13]~feeder (
// Equation(s):
// \slc|d0|IR_REG|output_vals[13]~feeder_combout  = \slc|d0|IR_REG|output_vals~46_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\slc|d0|IR_REG|output_vals~46_combout ),
	.cin(gnd),
	.combout(\slc|d0|IR_REG|output_vals[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals[13]~feeder .lut_mask = 16'hFF00;
defparam \slc|d0|IR_REG|output_vals[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N11
dffeas \slc|d0|IR_REG|output_vals[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\slc|d0|IR_REG|output_vals[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\slc|d0|IR_REG|output_vals[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\slc|d0|IR_REG|output_vals [13]),
	.prn(vcc));
// synopsys translate_off
defparam \slc|d0|IR_REG|output_vals[13] .is_wysiwyg = "true";
defparam \slc|d0|IR_REG|output_vals[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N24
fiftyfivenm_lcell_comb \slc|hex_driver3|WideOr6~0 (
// Equation(s):
// \slc|hex_driver3|WideOr6~0_combout  = (\slc|d0|IR_REG|output_vals [14] & (!\slc|d0|IR_REG|output_vals [13] & (\slc|d0|IR_REG|output_vals [12] $ (!\slc|d0|IR_REG|output_vals [15])))) # (!\slc|d0|IR_REG|output_vals [14] & (\slc|d0|IR_REG|output_vals [12] & 
// (\slc|d0|IR_REG|output_vals [15] $ (!\slc|d0|IR_REG|output_vals [13]))))

	.dataa(\slc|d0|IR_REG|output_vals [14]),
	.datab(\slc|d0|IR_REG|output_vals [12]),
	.datac(\slc|d0|IR_REG|output_vals [15]),
	.datad(\slc|d0|IR_REG|output_vals [13]),
	.cin(gnd),
	.combout(\slc|hex_driver3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_driver3|WideOr6~0 .lut_mask = 16'h4086;
defparam \slc|hex_driver3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N2
fiftyfivenm_lcell_comb \slc|hex_driver3|WideOr5~0 (
// Equation(s):
// \slc|hex_driver3|WideOr5~0_combout  = (\slc|d0|IR_REG|output_vals [15] & ((\slc|d0|IR_REG|output_vals [12] & ((\slc|d0|IR_REG|output_vals [13]))) # (!\slc|d0|IR_REG|output_vals [12] & (\slc|d0|IR_REG|output_vals [14])))) # (!\slc|d0|IR_REG|output_vals 
// [15] & (\slc|d0|IR_REG|output_vals [14] & (\slc|d0|IR_REG|output_vals [12] $ (\slc|d0|IR_REG|output_vals [13]))))

	.dataa(\slc|d0|IR_REG|output_vals [14]),
	.datab(\slc|d0|IR_REG|output_vals [12]),
	.datac(\slc|d0|IR_REG|output_vals [15]),
	.datad(\slc|d0|IR_REG|output_vals [13]),
	.cin(gnd),
	.combout(\slc|hex_driver3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_driver3|WideOr5~0 .lut_mask = 16'hE228;
defparam \slc|hex_driver3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N20
fiftyfivenm_lcell_comb \slc|hex_driver3|WideOr4~0 (
// Equation(s):
// \slc|hex_driver3|WideOr4~0_combout  = (\slc|d0|IR_REG|output_vals [14] & (\slc|d0|IR_REG|output_vals [15] & ((\slc|d0|IR_REG|output_vals [13]) # (!\slc|d0|IR_REG|output_vals [12])))) # (!\slc|d0|IR_REG|output_vals [14] & (!\slc|d0|IR_REG|output_vals [12] 
// & (!\slc|d0|IR_REG|output_vals [15] & \slc|d0|IR_REG|output_vals [13])))

	.dataa(\slc|d0|IR_REG|output_vals [14]),
	.datab(\slc|d0|IR_REG|output_vals [12]),
	.datac(\slc|d0|IR_REG|output_vals [15]),
	.datad(\slc|d0|IR_REG|output_vals [13]),
	.cin(gnd),
	.combout(\slc|hex_driver3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_driver3|WideOr4~0 .lut_mask = 16'hA120;
defparam \slc|hex_driver3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N6
fiftyfivenm_lcell_comb \slc|hex_driver3|WideOr3~0 (
// Equation(s):
// \slc|hex_driver3|WideOr3~0_combout  = (\slc|d0|IR_REG|output_vals [13] & ((\slc|d0|IR_REG|output_vals [14] & (\slc|d0|IR_REG|output_vals [12])) # (!\slc|d0|IR_REG|output_vals [14] & (!\slc|d0|IR_REG|output_vals [12] & \slc|d0|IR_REG|output_vals [15])))) # 
// (!\slc|d0|IR_REG|output_vals [13] & (!\slc|d0|IR_REG|output_vals [15] & (\slc|d0|IR_REG|output_vals [14] $ (\slc|d0|IR_REG|output_vals [12]))))

	.dataa(\slc|d0|IR_REG|output_vals [14]),
	.datab(\slc|d0|IR_REG|output_vals [12]),
	.datac(\slc|d0|IR_REG|output_vals [15]),
	.datad(\slc|d0|IR_REG|output_vals [13]),
	.cin(gnd),
	.combout(\slc|hex_driver3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_driver3|WideOr3~0 .lut_mask = 16'h9806;
defparam \slc|hex_driver3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N16
fiftyfivenm_lcell_comb \slc|hex_driver3|WideOr2~0 (
// Equation(s):
// \slc|hex_driver3|WideOr2~0_combout  = (\slc|d0|IR_REG|output_vals [13] & (((\slc|d0|IR_REG|output_vals [12] & !\slc|d0|IR_REG|output_vals [15])))) # (!\slc|d0|IR_REG|output_vals [13] & ((\slc|d0|IR_REG|output_vals [14] & ((!\slc|d0|IR_REG|output_vals 
// [15]))) # (!\slc|d0|IR_REG|output_vals [14] & (\slc|d0|IR_REG|output_vals [12]))))

	.dataa(\slc|d0|IR_REG|output_vals [14]),
	.datab(\slc|d0|IR_REG|output_vals [12]),
	.datac(\slc|d0|IR_REG|output_vals [15]),
	.datad(\slc|d0|IR_REG|output_vals [13]),
	.cin(gnd),
	.combout(\slc|hex_driver3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_driver3|WideOr2~0 .lut_mask = 16'h0C4E;
defparam \slc|hex_driver3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
fiftyfivenm_lcell_comb \slc|hex_driver3|WideOr1~0 (
// Equation(s):
// \slc|hex_driver3|WideOr1~0_combout  = (\slc|d0|IR_REG|output_vals [14] & (\slc|d0|IR_REG|output_vals [12] & (\slc|d0|IR_REG|output_vals [15] $ (\slc|d0|IR_REG|output_vals [13])))) # (!\slc|d0|IR_REG|output_vals [14] & (!\slc|d0|IR_REG|output_vals [15] & 
// ((\slc|d0|IR_REG|output_vals [12]) # (\slc|d0|IR_REG|output_vals [13]))))

	.dataa(\slc|d0|IR_REG|output_vals [14]),
	.datab(\slc|d0|IR_REG|output_vals [12]),
	.datac(\slc|d0|IR_REG|output_vals [15]),
	.datad(\slc|d0|IR_REG|output_vals [13]),
	.cin(gnd),
	.combout(\slc|hex_driver3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_driver3|WideOr1~0 .lut_mask = 16'h0D84;
defparam \slc|hex_driver3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N4
fiftyfivenm_lcell_comb \slc|hex_driver3|WideOr0~0 (
// Equation(s):
// \slc|hex_driver3|WideOr0~0_combout  = (\slc|d0|IR_REG|output_vals [12] & ((\slc|d0|IR_REG|output_vals [15]) # (\slc|d0|IR_REG|output_vals [14] $ (\slc|d0|IR_REG|output_vals [13])))) # (!\slc|d0|IR_REG|output_vals [12] & ((\slc|d0|IR_REG|output_vals [13]) 
// # (\slc|d0|IR_REG|output_vals [14] $ (\slc|d0|IR_REG|output_vals [15]))))

	.dataa(\slc|d0|IR_REG|output_vals [14]),
	.datab(\slc|d0|IR_REG|output_vals [12]),
	.datac(\slc|d0|IR_REG|output_vals [15]),
	.datad(\slc|d0|IR_REG|output_vals [13]),
	.cin(gnd),
	.combout(\slc|hex_driver3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \slc|hex_driver3|WideOr0~0 .lut_mask = 16'hF7DA;
defparam \slc|hex_driver3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[8] = \LED[8]~output_o ;

assign LED[9] = \LED[9]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
