+incdir+/home/kuba/Desktop/FPGA/praca
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/db/ip/sldce0f4758
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/db/ip/sldce0f4758/submodules
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/db/ip/soc_system
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/db/ip/soc_system/submodules
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/db
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/dse/dse1/dse1_base/db/ip/sldce0f4758
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/dse/dse1/dse1_base/db/ip/sldce0f4758/submodules
+incdir+/home/kuba/Desktop/FPGA/praca/quartus
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/ip/altsource_probe
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/ip/debounce
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/ip/edge_detect
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/ip/intr_capturer
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/common
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_delay/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_sample_counter/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_seq_par_convert/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_sync_generation/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_sync/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_to_binary/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/db/ip/sldce0f4758
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/db/ip/sldce0f4758/submodules
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/db/ip/soc_system
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/db/ip/soc_system/submodules
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/db
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/dse/dse1/dse1_base/db/ip/sldce0f4758
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/dse/dse1/dse1_base/db/ip/sldce0f4758/submodules
+incdir+/home/kuba/Desktop/FPGA/praca/quartus
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/ip/altsource_probe
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/ip/debounce
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/ip/edge_detect
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/ip/intr_capturer
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/common
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_delay/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_sample_counter/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_seq_par_convert/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_sync_generation/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_sync/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_to_binary/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl
+incdir+/home/kuba/Desktop/FPGA/praca/quartus/soc_system/synthesis/submodules/src_hdl
