# Tasks

This example shows how to use tasks in verilog.
Tasks can have any number of inputs and outputs.

## Requirements

* Yosys
* Arachne-pnr
* Project IceStorm

## Usage

* ```make```

    Builds ```chip.bin``` bitstream

* ```make flash```

    Program the bitstream to the device.

Pretty loosly based on [tomverbeure/upduino](https://github.com/tomverbeure/upduino/tree/master/blink)
