{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762738419061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762738419062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 10 07:03:39 2025 " "Processing started: Mon Nov 10 07:03:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762738419062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762738419062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fullAdder -c fullAdder " "Command: quartus_map --read_settings_files=on --write_settings_files=off fullAdder -c fullAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762738419062 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762738419240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762738419240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.v" "" { Text "E:/Full_Adder/fullAdder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762738423874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762738423874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder_tb " "Found entity 1: fullAdder_tb" {  } { { "fullAdder_tb.v" "" { Text "E:/Full_Adder/fullAdder_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762738423875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762738423875 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "f0 parllelAdder.v(11) " "Verilog HDL Declaration error at parllelAdder.v(11): identifier \"f0\" is already declared in the present scope" {  } { { "parllelAdder.v" "" { Text "E:/Full_Adder/parllelAdder.v" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1762738423875 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "f0 parllelAdder.v(12) " "Verilog HDL Declaration error at parllelAdder.v(12): identifier \"f0\" is already declared in the present scope" {  } { { "parllelAdder.v" "" { Text "E:/Full_Adder/parllelAdder.v" 12 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1762738423875 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "f0 parllelAdder.v(13) " "Verilog HDL Declaration error at parllelAdder.v(13): identifier \"f0\" is already declared in the present scope" {  } { { "parllelAdder.v" "" { Text "E:/Full_Adder/parllelAdder.v" 13 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1762738423875 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "parllelAdder parllelAdder.v(2) " "Ignored design unit \"parllelAdder\" at parllelAdder.v(2) due to previous errors" {  } { { "parllelAdder.v" "" { Text "E:/Full_Adder/parllelAdder.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1762738423877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parlleladder.v 0 0 " "Found 0 design units, including 0 entities, in source file parlleladder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762738423877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parlleladder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file parlleladder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 parllelAdder_tb " "Found entity 1: parllelAdder_tb" {  } { { "parllelAdder_tb.v" "" { Text "E:/Full_Adder/parllelAdder_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762738423878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762738423878 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762738423923 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 10 07:03:43 2025 " "Processing ended: Mon Nov 10 07:03:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762738423923 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762738423923 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762738423923 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762738423923 ""}
