
---------- Begin Simulation Statistics ----------
final_tick                               2541936309500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 216113                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   216112                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.42                       # Real time elapsed on the host
host_tick_rate                              614197027                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196450                       # Number of instructions simulated
sim_ops                                       4196450                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011926                       # Number of seconds simulated
sim_ticks                                 11926464500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.843317                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  400054                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               872655                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             85793                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            810371                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53431                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278365                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           224934                       # Number of indirect misses.
system.cpu.branchPred.lookups                  986137                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65317                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26896                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196450                       # Number of instructions committed
system.cpu.committedOps                       4196450                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.680822                       # CPI: cycles per instruction
system.cpu.discardedOps                        196346                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608953                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1454981                       # DTB hits
system.cpu.dtb.data_misses                       7443                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   407317                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       852191                       # DTB read hits
system.cpu.dtb.read_misses                       6616                       # DTB read misses
system.cpu.dtb.write_accesses                  201636                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      602790                       # DTB write hits
system.cpu.dtb.write_misses                       827                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18031                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3409968                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1042565                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           664393                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16784006                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176031                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  992560                       # ITB accesses
system.cpu.itb.fetch_acv                          837                       # ITB acv
system.cpu.itb.fetch_hits                      985179                       # ITB hits
system.cpu.itb.fetch_misses                      7381                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4218     69.36%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6081                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14424                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2680     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5131                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11009512000     92.28%     92.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9345500      0.08%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17811500      0.15%     92.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               894252000      7.50%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11930921000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903358                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946989                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8038471500     67.38%     67.38% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3892449500     32.62%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23839284                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85428      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541707     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839450     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592694     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104843      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196450                       # Class of committed instruction
system.cpu.quiesceCycles                        13645                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7055278                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156062                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        313723                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22867455                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22867455                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22867455                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22867455                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide       117269                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total       117269                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide       117269                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total       117269                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13102491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13102491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13102491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13102491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67192.261538                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67192.261538                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67192.261538                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67192.261538                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22517958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22517958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117281.031250                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117281.031250                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12902994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12902994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67203.093750                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67203.093750                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.260203                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539505063000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.260203                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203763                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203763                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128661                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34849                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87032                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34157                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28923                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28923                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87622                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40932                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       262218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       262218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 471553                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11174144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11174144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6689536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6689969                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17875377                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               61                       # Total snoops (count)
system.membus.snoopTraffic                       3904                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157892                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002768                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052536                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157455     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     437      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157892                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           823796539                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375749750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          464667500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5604096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4470464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10074560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5604096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5604096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34849                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34849                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469887451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         374835644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             844723095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469887451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469887451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187007306                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187007306                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187007306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469887451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        374835644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1031730401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77771.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000200560750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7359                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7359                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              408047                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112215                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157415                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121667                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157415                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121667                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10326                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2155                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5747                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2023693750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  735445000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4781612500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13758.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32508.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104099                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80411                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157415                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121667                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    207.878521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.866705                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.646628                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34816     42.43%     42.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24429     29.77%     72.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10035     12.23%     84.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4690      5.72%     90.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2328      2.84%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1441      1.76%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          892      1.09%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          618      0.75%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2806      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82055                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.986683                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.386945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.568003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1343     18.25%     18.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5539     75.27%     93.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           281      3.82%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            93      1.26%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            42      0.57%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            18      0.24%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           17      0.23%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            5      0.07%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           14      0.19%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7359                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.236989                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.221060                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.754680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6611     89.84%     89.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               84      1.14%     90.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              413      5.61%     96.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              180      2.45%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               66      0.90%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7359                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9413696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  660864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7647232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10074560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7786688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       789.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    844.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    652.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11926459500                       # Total gap between requests
system.mem_ctrls.avgGap                      42734.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4977344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4436352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7647232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417336084.805350363255                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 371975450.058984398842                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641198571.462649345398                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87564                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69851                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121667                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2543228500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2238384000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 293427948000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29044.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32045.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2411729.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314816880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167302575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560896980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309551220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     941013840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5202356940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        198830400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7694768835                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.184399                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    465067250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    398060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11063337250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            271141500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144096150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           489318480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          314176140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     941013840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5158693230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        235599840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7554039180                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.384620                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    560457500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    398060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10967947000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1003455                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11919264500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1687569                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1687569                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1687569                       # number of overall hits
system.cpu.icache.overall_hits::total         1687569                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87623                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87623                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87623                       # number of overall misses
system.cpu.icache.overall_misses::total         87623                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5409829000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5409829000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5409829000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5409829000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1775192                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1775192                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1775192                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1775192                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049360                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049360                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049360                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049360                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61739.828584                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61739.828584                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61739.828584                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61739.828584                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87032                       # number of writebacks
system.cpu.icache.writebacks::total             87032                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87623                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87623                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87623                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87623                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5322207000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5322207000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5322207000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5322207000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049360                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049360                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049360                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049360                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60739.839996                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60739.839996                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60739.839996                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60739.839996                       # average overall mshr miss latency
system.cpu.icache.replacements                  87032                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1687569                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1687569                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87623                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87623                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5409829000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5409829000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1775192                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1775192                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049360                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049360                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61739.828584                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61739.828584                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87623                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87623                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5322207000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5322207000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049360                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049360                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60739.839996                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60739.839996                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.824865                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1712953                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87110                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.664252                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.824865                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995752                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995752                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          379                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3638006                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3638006                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1315630                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1315630                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1315630                       # number of overall hits
system.cpu.dcache.overall_hits::total         1315630                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105648                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105648                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105648                       # number of overall misses
system.cpu.dcache.overall_misses::total        105648                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6764272500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6764272500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6764272500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6764272500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1421278                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1421278                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1421278                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1421278                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074333                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074333                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64026.507837                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64026.507837                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64026.507837                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64026.507837                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34673                       # number of writebacks
system.cpu.dcache.writebacks::total             34673                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36688                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36688                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36688                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36688                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68960                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68960                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68960                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68960                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4384865000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4384865000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4384865000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4384865000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21610500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21610500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048520                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048520                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048520                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048520                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63585.629350                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63585.629350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63585.629350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63585.629350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104398.550725                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104398.550725                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68827                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       784554                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          784554                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49258                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49258                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3296012500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3296012500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       833812                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       833812                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059076                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059076                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66913.242519                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66913.242519                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9235                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9235                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40023                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40023                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2669604500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2669604500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21610500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21610500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66701.758989                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66701.758989                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200097.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200097.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531076                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531076                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56390                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56390                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3468260000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3468260000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587466                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587466                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095989                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095989                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61504.876751                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61504.876751                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27453                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28937                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28937                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1715260500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1715260500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049257                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049257                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59275.685109                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59275.685109                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10274                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10274                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          908                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          908                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64184000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64184000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.081202                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.081202                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70687.224670                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70687.224670                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          908                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          908                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63276000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63276000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.081202                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.081202                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69687.224670                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69687.224670                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541936309500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.587793                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1377216                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68827                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.009822                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.587793                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979090                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979090                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2957003                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2957003                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2936096779500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 336160                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749956                       # Number of bytes of host memory used
host_op_rate                                   336160                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1520.65                       # Real time elapsed on the host
host_tick_rate                              257712747                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511180664                       # Number of instructions simulated
sim_ops                                     511180664                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.391890                       # Number of seconds simulated
sim_ticks                                391889843000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             55.415932                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20676532                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             37311530                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5763                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            669539                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          35483393                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             169257                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          989415                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           820158                       # Number of indirect misses.
system.cpu.branchPred.lookups                44166010                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  811559                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        61205                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506242822                       # Number of instructions committed
system.cpu.committedOps                     506242822                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.547142                       # CPI: cycles per instruction
system.cpu.discardedOps                       1678731                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                106469511                       # DTB accesses
system.cpu.dtb.data_acv                            42                       # DTB access violations
system.cpu.dtb.data_hits                    109374709                       # DTB hits
system.cpu.dtb.data_misses                       7172                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 90956255                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     92562517                       # DTB read hits
system.cpu.dtb.read_misses                       4859                       # DTB read misses
system.cpu.dtb.write_accesses                15513256                       # DTB write accesses
system.cpu.dtb.write_acv                           29                       # DTB write access violations
system.cpu.dtb.write_hits                    16812192                       # DTB write hits
system.cpu.dtb.write_misses                      2313                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           173731670                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          222135540                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          94122186                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         17293226                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       110746954                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.646353                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                84163622                       # ITB accesses
system.cpu.itb.fetch_acv                          479                       # ITB acv
system.cpu.itb.fetch_hits                    82927902                       # ITB hits
system.cpu.itb.fetch_misses                   1235720                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   334      0.90%      0.90% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.93% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21231     57.30%     58.23% # number of callpals executed
system.cpu.kern.callpal::rdps                    1493      4.03%     62.26% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.26% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.26% # number of callpals executed
system.cpu.kern.callpal::rti                     2173      5.86%     68.12% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.40%     70.52% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.53% # number of callpals executed
system.cpu.kern.callpal::rdunique               10917     29.46%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37054                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44456                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      366                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8179     34.16%     34.16% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     137      0.57%     34.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     401      1.67%     36.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15225     63.59%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                23942                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8162     48.40%     48.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      137      0.81%     49.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      401      2.38%     51.60% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8162     48.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16862                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             380315352000     97.05%     97.05% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               248081000      0.06%     97.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               376271500      0.10%     97.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10952528500      2.79%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         391892233000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997922                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.536092                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.704285                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1991                      
system.cpu.kern.mode_good::user                  1989                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2503                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1989                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.795445                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.885676                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32409424500      8.27%      8.27% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         359404412500     91.71%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             78396000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      334                       # number of times the context was actually changed
system.cpu.numCycles                        783229350                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       366                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154132      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220601658     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712749      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608386     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62904609     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12742791      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429231      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045803      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               191835      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506242822                       # Class of committed instruction
system.cpu.quiesceCycles                       550336                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       672482396                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          310                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1093486                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2186669                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8439060767                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8439060767                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8439060767                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8439060767                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117928.211833                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117928.211833                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117928.211833                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117928.211833                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           351                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   12                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    29.250000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4856884123                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4856884123                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4856884123                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4856884123                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67870.545730                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67870.545730                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67870.545730                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67870.545730                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23225378                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23225378                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115549.144279                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115549.144279                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13175378                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13175378                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65549.144279                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65549.144279                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8415835389                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8415835389                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117934.912962                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117934.912962                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4843708745                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4843708745                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67877.084431                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67877.084431                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2069                       # Transaction distribution
system.membus.trans_dist::ReadResp             808959                       # Transaction distribution
system.membus.trans_dist::WriteReq               2854                       # Transaction distribution
system.membus.trans_dist::WriteResp              2854                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311327                       # Transaction distribution
system.membus.trans_dist::WritebackClean       579193                       # Transaction distribution
system.membus.trans_dist::CleanEvict           202667                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               57                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214938                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214938                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         579194                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        227696                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1737580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1737580                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1327356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1337202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3217904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     74136704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     74136704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43673600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43685224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               122388968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1098168                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000280                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016745                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1097860     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     308      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1098168                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9154000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5875908224                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1126878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2375763250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3064442750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37068352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28315712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65384064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37068352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37068352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19924928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19924928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          579193                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          442433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1021626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311327                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311327                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          94588703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          72254264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             166842967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     94588703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         94588703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       50843186                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50843186                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       50843186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         94588703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         72254264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            217686152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    887622.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    534144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    437610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001354080500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54066                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54067                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2806909                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             835814                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1021626                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     890464                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1021626                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   890464                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  49872                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2842                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            106973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             49906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            108274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            64348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            52940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            55377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             52722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             48099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            103591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            107052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            57873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38929                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11912836250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4858770000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30133223750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12259.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31009.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       237                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   720099                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  681842                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1021626                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               890464                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  926934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  49680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  50942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  50853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  53959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  54085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  54790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    860                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       457430                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.149094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.269423                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.960158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       160794     35.15%     35.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       149532     32.69%     67.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        49397     10.80%     78.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25537      5.58%     84.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14996      3.28%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8446      1.85%     89.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6726      1.47%     90.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4849      1.06%     91.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37153      8.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       457430                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54067                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.973255                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.187149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.013584                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          50085     92.64%     92.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3357      6.21%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           435      0.80%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           79      0.15%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           65      0.12%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            8      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            5      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            7      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            5      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            6      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54067                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54066                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.417157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.392885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.933302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43498     80.45%     80.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1367      2.53%     82.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7614     14.08%     97.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              860      1.59%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              494      0.91%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              125      0.23%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               56      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               22      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               11      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54066                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62192256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3191808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56807872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65384064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56989696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       158.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       144.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    166.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    145.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  391889843000                       # Total gap between requests
system.mem_ctrls.avgGap                     204953.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34185216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28007040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     56807872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 87231696.892945498228                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 71466613.642242312431                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 144958776.081369370222                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       579193                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       442433                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       890464                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16537476250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13595747500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9428935363000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28552.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30729.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10588788.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1685546940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            895866675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3474888060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2258814060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30935445840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     103098119580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      63667045920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       206015727075                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.698052                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 164422338000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13086060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 214383568000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1580703180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            840133305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3463692540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2374734600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30935445840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     108050223720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      59496991680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       206741924865                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.551118                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 153555581500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13086060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 225250685500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2270                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2270                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74214                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74214                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  152968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11624                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1657000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6992000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372890767                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5671000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1517500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              119500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 732                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283229.903227                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          366    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    393867670000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85460212                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85460212                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85460212                       # number of overall hits
system.cpu.icache.overall_hits::total        85460212                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       579194                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         579194                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       579194                       # number of overall misses
system.cpu.icache.overall_misses::total        579194                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  35827027000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35827027000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  35827027000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35827027000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     86039406                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     86039406                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     86039406                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     86039406                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006732                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006732                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006732                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006732                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61856.695684                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61856.695684                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61856.695684                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61856.695684                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       579193                       # number of writebacks
system.cpu.icache.writebacks::total            579193                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       579194                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       579194                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       579194                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       579194                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35247833000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35247833000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35247833000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35247833000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006732                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006732                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006732                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006732                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60856.695684                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60856.695684                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60856.695684                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60856.695684                       # average overall mshr miss latency
system.cpu.icache.replacements                 579193                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85460212                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85460212                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       579194                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        579194                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  35827027000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35827027000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     86039406                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     86039406                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006732                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006732                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61856.695684                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61856.695684                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       579194                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       579194                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35247833000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35247833000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006732                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006732                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60856.695684                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60856.695684                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999971                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            86070874                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            579193                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            148.604824                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999971                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          320                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         172658006                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        172658006                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    108328127                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        108328127                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    108328127                       # number of overall hits
system.cpu.dcache.overall_hits::total       108328127                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       643136                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         643136                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       643136                       # number of overall misses
system.cpu.dcache.overall_misses::total        643136                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39323354500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39323354500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39323354500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39323354500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    108971263                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    108971263                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    108971263                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    108971263                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005902                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005902                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005902                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005902                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61143.140020                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61143.140020                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61143.140020                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61143.140020                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       239967                       # number of writebacks
system.cpu.dcache.writebacks::total            239967                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       202593                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       202593                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       202593                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       202593                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       440543                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       440543                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       440543                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       440543                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4923                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4923                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27414109000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27414109000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27414109000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27414109000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373164500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373164500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004043                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004043                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004043                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004043                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62227.998175                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62227.998175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62227.998175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62227.998175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75800.223441                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75800.223441                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 442433                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     91992720                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        91992720                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       251252                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        251252                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16202450500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16202450500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     92243972                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     92243972                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002724                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002724                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64486.851846                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64486.851846                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25702                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25702                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       225550                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       225550                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14502725000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14502725000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373164500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373164500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002445                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002445                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64299.379295                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64299.379295                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180359.835669                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180359.835669                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16335407                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16335407                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       391884                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       391884                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23120904000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23120904000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16727291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16727291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023428                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023428                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58999.356953                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58999.356953                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       176891                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       176891                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       214993                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       214993                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2854                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2854                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12911384000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12911384000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012853                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012853                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60054.904113                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60054.904113                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49532                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49532                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1949                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1949                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    149223500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    149223500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.037859                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.037859                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76564.135454                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76564.135454                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1947                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1947                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    147172000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    147172000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.037820                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.037820                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75589.111454                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75589.111454                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51009                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51009                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51009                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51009                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 394160470000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           103313063                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            442433                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            233.511205                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          697                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          120                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         218589939                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        218589939                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2948095196500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               15347914                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749956                       # Number of bytes of host memory used
host_op_rate                                 15347867                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    33.93                       # Real time elapsed on the host
host_tick_rate                              353595655                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520792600                       # Number of instructions simulated
sim_ops                                     520792600                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011998                       # Number of seconds simulated
sim_ticks                                 11998417000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.521782                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  847313                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1052278                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                494                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             29340                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1026257                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              20110                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          138955                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           118845                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1096898                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   26767                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8192                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9611936                       # Number of instructions committed
system.cpu.committedOps                       9611936                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.496566                       # CPI: cycles per instruction
system.cpu.discardedOps                         70851                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1627766                       # DTB accesses
system.cpu.dtb.data_acv                            33                       # DTB access violations
system.cpu.dtb.data_hits                      1969851                       # DTB hits
system.cpu.dtb.data_misses                       1757                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   841594                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                      1018292                       # DTB read hits
system.cpu.dtb.read_misses                       1194                       # DTB read misses
system.cpu.dtb.write_accesses                  786172                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      951559                       # DTB write hits
system.cpu.dtb.write_misses                       563                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             2997897                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4882757                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1081554                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           973266                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8190403                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.400550                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2464922                       # ITB accesses
system.cpu.itb.fetch_acv                          136                       # ITB acv
system.cpu.itb.fetch_hits                     2463890                       # ITB hits
system.cpu.itb.fetch_misses                      1032                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.27%      3.27% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.17%      3.43% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3171     87.79%     91.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      31      0.86%     92.08% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.11% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.14% # number of callpals executed
system.cpu.kern.callpal::rti                      224      6.20%     98.34% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.11%     99.45% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.33%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3612                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5582                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1589     46.56%     46.56% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.18%     46.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.35%     47.08% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1806     52.92%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3413                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1587     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.38%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1587     49.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3192                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11429895000     95.28%     95.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9625000      0.08%     95.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                15049500      0.13%     95.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               541553500      4.51%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11996123000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998741                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.878738                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.935248                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 214                      
system.cpu.kern.mode_good::user                   214                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               342                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 214                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.625731                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.769784                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2648603000     22.08%     22.08% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9347520000     77.92%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         23996834                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33255      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4583213     47.68%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9383      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.61%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.60%     78.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::MemRead                 264877      2.76%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                941195      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                33885      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9611936                       # Class of committed instruction
system.cpu.tickCycles                        15806431                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           83                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        174320                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              32060                       # Transaction distribution
system.membus.trans_dist::WriteReq                 91                       # Transaction distribution
system.membus.trans_dist::WriteResp                91                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57005                       # Transaction distribution
system.membus.trans_dist::WritebackClean        21133                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9016                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55268                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55268                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21143                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10754                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        63412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        63412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       198064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       198578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 261990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2705216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2705216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7873664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7874088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10579304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoopTraffic                        384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87422                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000938                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030612                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87340     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                      82      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               87422                       # Request fanout histogram
system.membus.reqLayer0.occupancy              416500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           514127000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          349789500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          112084500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1352704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4225344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5578048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1352704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1352704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3648320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3648320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           21136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66021                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               87157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57005                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57005                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         112740206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         352158456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             464898661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    112740206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        112740206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      304066778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            304066778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      304066778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        112740206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        352158456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            768965439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     77688.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     18655.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     65917.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000476346500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4531                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4530                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              246488                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73225                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87158                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78094                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87158                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78094                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2586                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   406                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4546                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    818173250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  422860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2403898250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9674.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28424.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70330                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   62908                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87158                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78094                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    357.881153                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   210.224177                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   359.312984                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9152     31.55%     31.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7184     24.76%     56.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3164     10.91%     67.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1562      5.38%     72.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          827      2.85%     75.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1157      3.99%     79.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          458      1.58%     81.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          384      1.32%     82.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5124     17.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29012                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4530                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.665784                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.014338                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.473542                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              18      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            392      8.65%      9.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3846     84.90%     93.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           165      3.64%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            43      0.95%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            22      0.49%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            12      0.26%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             7      0.15%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             4      0.09%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      0.09%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             4      0.09%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             5      0.11%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4530                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.146325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.115423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.027222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1970     43.48%     43.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               32      0.71%     44.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2447     54.01%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               65      1.43%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.33%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4531                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5412608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  165504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4971328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5578112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4998016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       451.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       414.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    464.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    416.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11998420000                       # Total gap between requests
system.mem_ctrls.avgGap                      72606.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1193920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4218688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4971328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 99506459.893834322691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 351603715.723499178886                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 414331990.628430366516                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        21137                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66021                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78094                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    611299250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1792599000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 288376130500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28920.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27151.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3692679.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            114682680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             60962880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           320100480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          207609840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     947160240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4550153250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        775684320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6976353690                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        581.439509                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1957249500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    400660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9640507500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             92470140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             49152840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           283743600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          197895420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     947160240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4486146240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        829584960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6886153440                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        573.921830                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2098413750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    400660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9499343250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  91                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 91                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                36000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              421000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              332500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               48000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     11998417000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2773452                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2773452                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2773452                       # number of overall hits
system.cpu.icache.overall_hits::total         2773452                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21142                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21142                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21142                       # number of overall misses
system.cpu.icache.overall_misses::total         21142                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1302794000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1302794000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1302794000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1302794000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2794594                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2794594                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2794594                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2794594                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007565                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007565                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007565                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007565                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61621.133289                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61621.133289                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61621.133289                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61621.133289                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21133                       # number of writebacks
system.cpu.icache.writebacks::total             21133                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        21142                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21142                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21142                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21142                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1281652000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1281652000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1281652000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1281652000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007565                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007565                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007565                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007565                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60621.133289                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60621.133289                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60621.133289                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60621.133289                       # average overall mshr miss latency
system.cpu.icache.replacements                  21133                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2773452                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2773452                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21142                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21142                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1302794000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1302794000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2794594                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2794594                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007565                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007565                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61621.133289                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61621.133289                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21142                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21142                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1281652000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1281652000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007565                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007565                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60621.133289                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60621.133289                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.990711                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2801460                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21654                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            129.373788                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.990711                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5610330                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5610330                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1833025                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1833025                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1833025                       # number of overall hits
system.cpu.dcache.overall_hits::total         1833025                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122476                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122476                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122476                       # number of overall misses
system.cpu.dcache.overall_misses::total        122476                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7061706000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7061706000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7061706000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7061706000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1955501                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1955501                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1955501                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1955501                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062632                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062632                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062632                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062632                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57657.875829                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57657.875829                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57657.875829                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57657.875829                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57005                       # number of writebacks
system.cpu.dcache.writebacks::total             57005                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56775                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56775                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56775                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56775                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65701                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65701                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65701                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65701                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3863303000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3863303000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3863303000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3863303000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35886000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35886000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033598                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033598                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033598                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033598                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58801.281563                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58801.281563                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58801.281563                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58801.281563                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 140179.687500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 140179.687500                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  66021                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       997091                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          997091                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12634                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12634                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    841655000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    841655000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1009725                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1009725                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66618.252335                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66618.252335                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2202                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2202                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10432                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10432                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    696284000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    696284000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35886000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35886000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010332                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010332                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66745.015337                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66745.015337                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217490.909091                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217490.909091                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       835934                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         835934                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109842                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109842                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6220051000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6220051000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       945776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       945776                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116140                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116140                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56627.255512                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56627.255512                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54573                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54573                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55269                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55269                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3167019000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3167019000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058438                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058438                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57301.905227                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57301.905227                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4485                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4485                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          322                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          322                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23424500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23424500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.066986                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.066986                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72746.894410                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72746.894410                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          322                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          322                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23102500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23102500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.066986                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.066986                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71746.894410                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71746.894410                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4756                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4756                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4756                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4756                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11998417000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7494281                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67045                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            111.779864                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          861                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3996149                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3996149                       # Number of data accesses

---------- End Simulation Statistics   ----------
