{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.504624",
   "Default View_TopLeft":"-30,4",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.7.1 2023-07-26 3bc4126617 VDI=43 GEI=38 GUI=JA:21.0
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 9 -x 2460 -y 500 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 9 -x 2460 -y 530 -defaultsOSRD
preplace port port-id_TMDS_Clk_p_0 -pg 1 -lvl 9 -x 2460 -y 260 -defaultsOSRD
preplace port port-id_TMDS_Clk_n_0 -pg 1 -lvl 9 -x 2460 -y 290 -defaultsOSRD
preplace portBus TMDS_Data_p_0 -pg 1 -lvl 9 -x 2460 -y 320 -defaultsOSRD
preplace portBus TMDS_Data_n_0 -pg 1 -lvl 9 -x 2460 -y 350 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 3 -x 700 -y 560 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 4 -x 1090 -y 310 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 3 -x 700 -y 330 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 6 -x 1750 -y 100 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 7 -x 2030 -y 340 -defaultsOSRD
preplace inst rgb2dvi_0 -pg 1 -lvl 8 -x 2310 -y 290 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 5 -x 1420 -y 640 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 2 -x 340 -y 360 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 110 -y 450 -defaultsOSRD
preplace inst eFPGA_FILTER_Core1_0 -pg 1 -lvl 6 -x 1750 -y 430 -defaultsOSRD
preplace netloc axi_vdma_0_mm2s_introut 1 2 4 490 750 NJ 750 NJ 750 1610
preplace netloc clk_wiz_0_clk_out1 1 1 7 200 450 480 430 940 540 1240 500 1620 350 1880 480 2180J
preplace netloc processing_system7_0_FCLK_CLK0 1 0 4 20 670 NJ 670 NJ 670 910
preplace netloc processing_system7_0_FCLK_RESET0_N 1 2 2 490 450 920
preplace netloc rgb2dvi_0_TMDS_Clk_n 1 8 1 NJ 290
preplace netloc rgb2dvi_0_TMDS_Clk_p 1 8 1 2440J 260n
preplace netloc rgb2dvi_0_TMDS_Data_n 1 8 1 2440J 330n
preplace netloc rgb2dvi_0_TMDS_Data_p 1 8 1 2440J 310n
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 3 4 950 430 NJ 430 1610 340 N
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 5 3 1630 200 NJ 200 2180
preplace netloc axi_vdma_0_M_AXI_MM2S 1 1 5 210 440 NJ 440 NJ 440 NJ 440 1600
preplace netloc processing_system7_0_DDR 1 3 6 NJ 510 NJ 510 NJ 510 NJ 510 2180J 500 NJ
preplace netloc processing_system7_0_FIXED_IO 1 3 6 NJ 530 NJ 530 NJ 530 NJ 530 NJ 530 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 3 1 930 250n
preplace netloc ps7_0_axi_periph_M00_AXI 1 4 1 1230 310n
preplace netloc smartconnect_0_M00_AXI 1 2 1 470 360n
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 7 1 N 270
preplace netloc v_tc_0_vtiming_out 1 6 1 1880 90n
preplace netloc eFPGA_FILTER_Core1_0_M_AXIS 1 6 1 1870 260n
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 5 1 1630 410n
levelinfo -pg 1 0 110 340 700 1090 1420 1750 2030 2310 2460
pagesize -pg 1 -db -bbox -sgen 0 0 2640 760
"
}
{
   "da_axi4_cnt":"1",
   "da_clkrst_cnt":"3",
   "da_ps7_cnt":"1"
}
