# system info reverbFPGA_Qsys on 2024.01.15.21:42:11
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1705351251
#
#
# Files generated for reverbFPGA_Qsys on 2024.01.15.21:42:11
files:
filepath,kind,attributes,module,is_top
simulation/reverbFPGA_Qsys.vhd,VHDL,,reverbFPGA_Qsys,true
simulation/submodules/reverbFPGA_Qsys_dampingValue_PIO.vhd,VHDL,,reverbFPGA_Qsys_dampingValue_PIO,false
simulation/submodules/reverbFPGA_Qsys_hps_0.v,VERILOG,,reverbFPGA_Qsys_hps_0,false
simulation/submodules/reverbFPGA_Qsys_paramType_PIO.vhd,VHDL,,reverbFPGA_Qsys_paramType_PIO,false
simulation/submodules/reverbFPGA_Qsys_paramValueUpdate_PIO.vhd,VHDL,,reverbFPGA_Qsys_paramValueUpdate_PIO,false
simulation/submodules/altera_serial_flash_loader.v,VERILOG,,altera_serial_flash_loader,false
simulation/submodules/reverbFPGA_Qsys_mm_interconnect_0.v,VERILOG,,reverbFPGA_Qsys_mm_interconnect_0,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,reverbFPGA_Qsys_hps_0_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,reverbFPGA_Qsys_hps_0_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,reverbFPGA_Qsys_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,reverbFPGA_Qsys_hps_0_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,reverbFPGA_Qsys_hps_0_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,reverbFPGA_Qsys_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,reverbFPGA_Qsys_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,reverbFPGA_Qsys_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,reverbFPGA_Qsys_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,reverbFPGA_Qsys_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,reverbFPGA_Qsys_hps_0_fpga_interfaces,false
simulation/submodules/reverbFPGA_Qsys_hps_0_fpga_interfaces_h2f_mpu_events.sv,SYSTEM_VERILOG,,reverbFPGA_Qsys_hps_0_fpga_interfaces,false
simulation/submodules/reverbFPGA_Qsys_hps_0_fpga_interfaces.sv,SYSTEM_VERILOG,,reverbFPGA_Qsys_hps_0_fpga_interfaces,false
simulation/submodules/reverbFPGA_Qsys_hps_0_hps_io.v,VERILOG,,reverbFPGA_Qsys_hps_0_hps_io,false
simulation/submodules/altclkctrl_inst.vhd,VHDL,,altclkctrl_inst,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/reverbFPGA_Qsys_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,reverbFPGA_Qsys_mm_interconnect_0_router,false
simulation/submodules/reverbFPGA_Qsys_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,reverbFPGA_Qsys_mm_interconnect_0_router_002,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/reverbFPGA_Qsys_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,reverbFPGA_Qsys_mm_interconnect_0_cmd_demux,false
simulation/submodules/reverbFPGA_Qsys_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,reverbFPGA_Qsys_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,reverbFPGA_Qsys_mm_interconnect_0_cmd_mux,false
simulation/submodules/reverbFPGA_Qsys_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,reverbFPGA_Qsys_mm_interconnect_0_rsp_demux,false
simulation/submodules/reverbFPGA_Qsys_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,reverbFPGA_Qsys_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,reverbFPGA_Qsys_mm_interconnect_0_rsp_mux,false
simulation/submodules/reverbFPGA_Qsys_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,reverbFPGA_Qsys_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,reverbFPGA_Qsys_hps_0_hps_io_border,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,reverbFPGA_Qsys_hps_0_hps_io_border,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,reverbFPGA_Qsys_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,reverbFPGA_Qsys_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,reverbFPGA_Qsys_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,reverbFPGA_Qsys_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,reverbFPGA_Qsys_hps_0_hps_io_border,false
simulation/submodules/reverbFPGA_Qsys_hps_0_hps_io_border_memory.sv,SYSTEM_VERILOG,,reverbFPGA_Qsys_hps_0_hps_io_border,false
simulation/submodules/reverbFPGA_Qsys_hps_0_hps_io_border_hps_io.sv,SYSTEM_VERILOG,,reverbFPGA_Qsys_hps_0_hps_io_border,false
simulation/submodules/reverbFPGA_Qsys_hps_0_hps_io_border.sv,SYSTEM_VERILOG,,reverbFPGA_Qsys_hps_0_hps_io_border,false
simulation/submodules/reverbFPGA_Qsys_serial_flash_loader_altclkctrl_inst_altclkctrl_inst.vhd,VHDL,,reverbFPGA_Qsys_serial_flash_loader_altclkctrl_inst_altclkctrl_inst,false
simulation/submodules/reverbFPGA_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,reverbFPGA_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
reverbFPGA_Qsys.audio_config,reverbFPGA_Qsys_audio_config
reverbFPGA_Qsys.audio_controller,reverbFPGA_Qsys_audio_controller
reverbFPGA_Qsys.dampingValue_PIO,reverbFPGA_Qsys_dampingValue_PIO
reverbFPGA_Qsys.decayValue_PIO,reverbFPGA_Qsys_dampingValue_PIO
reverbFPGA_Qsys.mixValue_PIO,reverbFPGA_Qsys_dampingValue_PIO
reverbFPGA_Qsys.preDelayValue_PIO,reverbFPGA_Qsys_dampingValue_PIO
reverbFPGA_Qsys.hps_0,reverbFPGA_Qsys_hps_0
reverbFPGA_Qsys.hps_0.fpga_interfaces,reverbFPGA_Qsys_hps_0_fpga_interfaces
reverbFPGA_Qsys.hps_0.hps_io,reverbFPGA_Qsys_hps_0_hps_io
reverbFPGA_Qsys.hps_0.hps_io.border,reverbFPGA_Qsys_hps_0_hps_io_border
reverbFPGA_Qsys.paramType_PIO,reverbFPGA_Qsys_paramType_PIO
reverbFPGA_Qsys.paramValueUpdate_PIO,reverbFPGA_Qsys_paramValueUpdate_PIO
reverbFPGA_Qsys.serial_flash_loader,altera_serial_flash_loader
reverbFPGA_Qsys.serial_flash_loader.altclkctrl_inst,altclkctrl_inst
reverbFPGA_Qsys.serial_flash_loader.altclkctrl_inst.altclkctrl_inst,reverbFPGA_Qsys_serial_flash_loader_altclkctrl_inst_altclkctrl_inst
reverbFPGA_Qsys.mm_interconnect_0,reverbFPGA_Qsys_mm_interconnect_0
reverbFPGA_Qsys.mm_interconnect_0.audio_config_avalon_av_config_slave_translator,altera_merlin_slave_translator
reverbFPGA_Qsys.mm_interconnect_0.paramType_PIO_s1_translator,altera_merlin_slave_translator
reverbFPGA_Qsys.mm_interconnect_0.preDelayValue_PIO_s1_translator,altera_merlin_slave_translator
reverbFPGA_Qsys.mm_interconnect_0.decayValue_PIO_s1_translator,altera_merlin_slave_translator
reverbFPGA_Qsys.mm_interconnect_0.dampingValue_PIO_s1_translator,altera_merlin_slave_translator
reverbFPGA_Qsys.mm_interconnect_0.mixValue_PIO_s1_translator,altera_merlin_slave_translator
reverbFPGA_Qsys.mm_interconnect_0.paramValueUpdate_PIO_s1_translator,altera_merlin_slave_translator
reverbFPGA_Qsys.mm_interconnect_0.hps_0_h2f_lw_axi_master_agent,altera_merlin_axi_master_ni
reverbFPGA_Qsys.mm_interconnect_0.audio_config_avalon_av_config_slave_agent,altera_merlin_slave_agent
reverbFPGA_Qsys.mm_interconnect_0.paramType_PIO_s1_agent,altera_merlin_slave_agent
reverbFPGA_Qsys.mm_interconnect_0.preDelayValue_PIO_s1_agent,altera_merlin_slave_agent
reverbFPGA_Qsys.mm_interconnect_0.decayValue_PIO_s1_agent,altera_merlin_slave_agent
reverbFPGA_Qsys.mm_interconnect_0.dampingValue_PIO_s1_agent,altera_merlin_slave_agent
reverbFPGA_Qsys.mm_interconnect_0.mixValue_PIO_s1_agent,altera_merlin_slave_agent
reverbFPGA_Qsys.mm_interconnect_0.paramValueUpdate_PIO_s1_agent,altera_merlin_slave_agent
reverbFPGA_Qsys.mm_interconnect_0.audio_config_avalon_av_config_slave_agent_rsp_fifo,altera_avalon_sc_fifo
reverbFPGA_Qsys.mm_interconnect_0.audio_config_avalon_av_config_slave_agent_rdata_fifo,altera_avalon_sc_fifo
reverbFPGA_Qsys.mm_interconnect_0.paramType_PIO_s1_agent_rsp_fifo,altera_avalon_sc_fifo
reverbFPGA_Qsys.mm_interconnect_0.paramType_PIO_s1_agent_rdata_fifo,altera_avalon_sc_fifo
reverbFPGA_Qsys.mm_interconnect_0.preDelayValue_PIO_s1_agent_rsp_fifo,altera_avalon_sc_fifo
reverbFPGA_Qsys.mm_interconnect_0.preDelayValue_PIO_s1_agent_rdata_fifo,altera_avalon_sc_fifo
reverbFPGA_Qsys.mm_interconnect_0.decayValue_PIO_s1_agent_rsp_fifo,altera_avalon_sc_fifo
reverbFPGA_Qsys.mm_interconnect_0.decayValue_PIO_s1_agent_rdata_fifo,altera_avalon_sc_fifo
reverbFPGA_Qsys.mm_interconnect_0.dampingValue_PIO_s1_agent_rsp_fifo,altera_avalon_sc_fifo
reverbFPGA_Qsys.mm_interconnect_0.dampingValue_PIO_s1_agent_rdata_fifo,altera_avalon_sc_fifo
reverbFPGA_Qsys.mm_interconnect_0.mixValue_PIO_s1_agent_rsp_fifo,altera_avalon_sc_fifo
reverbFPGA_Qsys.mm_interconnect_0.mixValue_PIO_s1_agent_rdata_fifo,altera_avalon_sc_fifo
reverbFPGA_Qsys.mm_interconnect_0.paramValueUpdate_PIO_s1_agent_rsp_fifo,altera_avalon_sc_fifo
reverbFPGA_Qsys.mm_interconnect_0.paramValueUpdate_PIO_s1_agent_rdata_fifo,altera_avalon_sc_fifo
reverbFPGA_Qsys.mm_interconnect_0.router,reverbFPGA_Qsys_mm_interconnect_0_router
reverbFPGA_Qsys.mm_interconnect_0.router_001,reverbFPGA_Qsys_mm_interconnect_0_router
reverbFPGA_Qsys.mm_interconnect_0.router_002,reverbFPGA_Qsys_mm_interconnect_0_router_002
reverbFPGA_Qsys.mm_interconnect_0.router_003,reverbFPGA_Qsys_mm_interconnect_0_router_002
reverbFPGA_Qsys.mm_interconnect_0.router_004,reverbFPGA_Qsys_mm_interconnect_0_router_002
reverbFPGA_Qsys.mm_interconnect_0.router_005,reverbFPGA_Qsys_mm_interconnect_0_router_002
reverbFPGA_Qsys.mm_interconnect_0.router_006,reverbFPGA_Qsys_mm_interconnect_0_router_002
reverbFPGA_Qsys.mm_interconnect_0.router_007,reverbFPGA_Qsys_mm_interconnect_0_router_002
reverbFPGA_Qsys.mm_interconnect_0.router_008,reverbFPGA_Qsys_mm_interconnect_0_router_002
reverbFPGA_Qsys.mm_interconnect_0.hps_0_h2f_lw_axi_master_wr_limiter,altera_merlin_traffic_limiter
reverbFPGA_Qsys.mm_interconnect_0.hps_0_h2f_lw_axi_master_rd_limiter,altera_merlin_traffic_limiter
reverbFPGA_Qsys.mm_interconnect_0.audio_config_avalon_av_config_slave_burst_adapter,altera_merlin_burst_adapter
reverbFPGA_Qsys.mm_interconnect_0.paramType_PIO_s1_burst_adapter,altera_merlin_burst_adapter
reverbFPGA_Qsys.mm_interconnect_0.preDelayValue_PIO_s1_burst_adapter,altera_merlin_burst_adapter
reverbFPGA_Qsys.mm_interconnect_0.decayValue_PIO_s1_burst_adapter,altera_merlin_burst_adapter
reverbFPGA_Qsys.mm_interconnect_0.dampingValue_PIO_s1_burst_adapter,altera_merlin_burst_adapter
reverbFPGA_Qsys.mm_interconnect_0.mixValue_PIO_s1_burst_adapter,altera_merlin_burst_adapter
reverbFPGA_Qsys.mm_interconnect_0.paramValueUpdate_PIO_s1_burst_adapter,altera_merlin_burst_adapter
reverbFPGA_Qsys.mm_interconnect_0.cmd_demux,reverbFPGA_Qsys_mm_interconnect_0_cmd_demux
reverbFPGA_Qsys.mm_interconnect_0.cmd_demux_001,reverbFPGA_Qsys_mm_interconnect_0_cmd_demux
reverbFPGA_Qsys.mm_interconnect_0.cmd_mux,reverbFPGA_Qsys_mm_interconnect_0_cmd_mux
reverbFPGA_Qsys.mm_interconnect_0.cmd_mux_001,reverbFPGA_Qsys_mm_interconnect_0_cmd_mux
reverbFPGA_Qsys.mm_interconnect_0.cmd_mux_002,reverbFPGA_Qsys_mm_interconnect_0_cmd_mux
reverbFPGA_Qsys.mm_interconnect_0.cmd_mux_003,reverbFPGA_Qsys_mm_interconnect_0_cmd_mux
reverbFPGA_Qsys.mm_interconnect_0.cmd_mux_004,reverbFPGA_Qsys_mm_interconnect_0_cmd_mux
reverbFPGA_Qsys.mm_interconnect_0.cmd_mux_005,reverbFPGA_Qsys_mm_interconnect_0_cmd_mux
reverbFPGA_Qsys.mm_interconnect_0.cmd_mux_006,reverbFPGA_Qsys_mm_interconnect_0_cmd_mux
reverbFPGA_Qsys.mm_interconnect_0.rsp_demux,reverbFPGA_Qsys_mm_interconnect_0_rsp_demux
reverbFPGA_Qsys.mm_interconnect_0.rsp_demux_001,reverbFPGA_Qsys_mm_interconnect_0_rsp_demux
reverbFPGA_Qsys.mm_interconnect_0.rsp_demux_002,reverbFPGA_Qsys_mm_interconnect_0_rsp_demux
reverbFPGA_Qsys.mm_interconnect_0.rsp_demux_003,reverbFPGA_Qsys_mm_interconnect_0_rsp_demux
reverbFPGA_Qsys.mm_interconnect_0.rsp_demux_004,reverbFPGA_Qsys_mm_interconnect_0_rsp_demux
reverbFPGA_Qsys.mm_interconnect_0.rsp_demux_005,reverbFPGA_Qsys_mm_interconnect_0_rsp_demux
reverbFPGA_Qsys.mm_interconnect_0.rsp_demux_006,reverbFPGA_Qsys_mm_interconnect_0_rsp_demux
reverbFPGA_Qsys.mm_interconnect_0.rsp_mux,reverbFPGA_Qsys_mm_interconnect_0_rsp_mux
reverbFPGA_Qsys.mm_interconnect_0.rsp_mux_001,reverbFPGA_Qsys_mm_interconnect_0_rsp_mux
reverbFPGA_Qsys.mm_interconnect_0.avalon_st_adapter,reverbFPGA_Qsys_mm_interconnect_0_avalon_st_adapter
reverbFPGA_Qsys.mm_interconnect_0.avalon_st_adapter.error_adapter_0,reverbFPGA_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
reverbFPGA_Qsys.mm_interconnect_0.avalon_st_adapter_001,reverbFPGA_Qsys_mm_interconnect_0_avalon_st_adapter
reverbFPGA_Qsys.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,reverbFPGA_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
reverbFPGA_Qsys.mm_interconnect_0.avalon_st_adapter_002,reverbFPGA_Qsys_mm_interconnect_0_avalon_st_adapter
reverbFPGA_Qsys.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,reverbFPGA_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
reverbFPGA_Qsys.mm_interconnect_0.avalon_st_adapter_003,reverbFPGA_Qsys_mm_interconnect_0_avalon_st_adapter
reverbFPGA_Qsys.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,reverbFPGA_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
reverbFPGA_Qsys.mm_interconnect_0.avalon_st_adapter_004,reverbFPGA_Qsys_mm_interconnect_0_avalon_st_adapter
reverbFPGA_Qsys.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,reverbFPGA_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
reverbFPGA_Qsys.mm_interconnect_0.avalon_st_adapter_005,reverbFPGA_Qsys_mm_interconnect_0_avalon_st_adapter
reverbFPGA_Qsys.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,reverbFPGA_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
reverbFPGA_Qsys.mm_interconnect_0.avalon_st_adapter_006,reverbFPGA_Qsys_mm_interconnect_0_avalon_st_adapter
reverbFPGA_Qsys.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,reverbFPGA_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
reverbFPGA_Qsys.rst_controller,altera_reset_controller
reverbFPGA_Qsys.rst_controller_001,altera_reset_controller
