#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Dec 12 18:13:33 2021
# Process ID: 10580
# Current directory: C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3312 C:\Users\Anant\OneDrive\Documents\Courses\NYU\F21_ECE_GY_6463_Advanced_Hardware_Design\Project\ECE-GY-6463-NYU-6463-RV32I-Processor\Project_Vivado\Project_Vivado.xpr
# Log file: C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/vivado.log
# Journal file: C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sim_1/imports/Project_Vivado/CU_tests.txt] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sim_1/imports/Project_Vivado/CU_tests.txt
file delete -force C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sim_1/imports/Project_Vivado/CU_tests.txt
add_files -norecurse C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/DMem.v
update_compile_order -fileset sources_1
launch_simulation
source Processor_TB.tcl
close_sim
synth_design -rtl -name rtl_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
report_drc -name drc_1 -ruledecks {default}
open_run synth_1 -name synth_1
report_utilization -name utilization_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
close_design
synth_design -rtl -name rtl_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
launch_simulation -mode post-implementation -type functional
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_utilization -name utilization_1
launch_simulation -mode post-synthesis -type timing
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
refresh_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_utilization -name utilization_1
launch_simulation -mode post-synthesis -type functional
launch_simulation -mode post-synthesis -type functional
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Processor [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation -mode post-synthesis -type timing
source Processor.tcl
restart
add_force {/Processor/clk} -radix hex {1 0ns} {0 500ps} -repeat_every 1000ps
add_force {/Processor/rstn} -radix hex {0 0ns}
run 1ns
add_force {/Processor/rstn} -radix hex {1 0ns}
run 100ns
current_wave_config {Untitled 2}
add_wave {{/Processor/DataMemory/ram_reg_0_255_0_0}} 
restart
add_force {/Processor/clk} -radix hex {1 0ns} {0 3ns} -repeat_every 6ns
add_force {/Processor/rstn} -radix hex {0 0ns}
run 6ns
add_force {/Processor/rstn} -radix hex {1 0ns}
run 100ns
run 100ns
current_wave_config {Untitled 2}
log_wave {/Processor/RegisterFile} 
run 200ns
run 2000ns
close_sim
launch_simulation -mode post-synthesis -type functional
source Processor.tcl
restart
add_force {/Processor/clk} -radix hex {1 0ns} {0 500ps} -repeat_every 1000ps
add_force {/Processor/rstn} -radix hex {0 0ns}
run 1ns
add_force {/Processor/rstn} -radix hex {1 0ns}
run 1000ns
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
close_design
close_design
current_wave_config {Untitled 3}
log_wave {/Processor/RegisterFile} 
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Processor_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
relaunch_sim
close_design
close_sim
launch_simulation -mode post-synthesis -type functional
open_run impl_1
report_utilization -name utilization_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
create_project test_project C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/test_project -part xc7vx485tffg1157-1
add_files -norecurse C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/imem.mem
add_files -norecurse C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/sources_1/new/IMem.v
update_compile_order -fileset sources_1
import_files
launch_runs impl_1 -jobs 4
wait_on_run impl_1
current_project Project_Vivado
close_design
current_project test_project
add_files -fileset constrs_1 -norecurse C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/Project_Vivado.srcs/constrs_1/imports/Project_Vivado/Nexys4DDR_Master.xdc
import_files
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source IMem.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
current_project Project_Vivado
open_run impl_1
report_utilization -name utilization_1
current_project test_project
open_run impl_1
report_utilization -name utilization_1
current_project Project_Vivado
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
launch_simulation
source Processor_TB.tcl
relaunch_sim
close_sim
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/ComplexTest1_2.txt C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/ComplexTest2_2.txt C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/ComplexTest2_1.txt C:/Users/Anant/OneDrive/Documents/Courses/NYU/F21_ECE_GY_6463_Advanced_Hardware_Design/Project/ECE-GY-6463-NYU-6463-RV32I-Processor/Project_Vivado/ComplexTest1_1.txt}
import_files
open_run impl_1
report_utilization -name utilization_1
current_project test_project
launch_simulation -mode post-implementation -type timing
source IMem.tcl
current_project Project_Vivado
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
current_project test_project
current_project Project_Vivado
current_project test_project
close_project
close_design
open_run synth_1 -name synth_1
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
