INFO-FLOW: Workspace /home/shts/DeepCAEonFPGA/HLS/HLS/solution1 opened at Tue Dec 31 22:17:33 JST 2019
Execute     config_clock -quiet -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.35 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.42 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 0.56 sec.
Execute   set_part xc7z020-clg400-1 -tool vivado 
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Execute   create_clock -period 100MHz -name default 
Execute   config_sdx -target none 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_optimization_level 2 -vivado_phys_opt place -vivado_report_level 0 
Execute     get_config_export -vivado_impl_strategy 
Execute   set_clock_uncertainty 12.5% 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file '../layers_c/up_sampling2d.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../layers_c/up_sampling2d.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted ../layers_c/up_sampling2d.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../layers_c/up_sampling2d.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../layers_c/up_sampling2d.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp
Command       clang done; 1.44 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp"  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc
Command       clang done; 1.46 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute       source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.up_sampling2d.pp.0.cpp.diag.yml /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.up_sampling2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.up_sampling2d.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.up_sampling2d.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.up_sampling2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.up_sampling2d.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.up_sampling2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.up_sampling2d.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.bc
Command       clang done; 1.46 sec.
INFO: [HLS 200-10] Analyzing design file '../layers_c/separable_conv2d.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../layers_c/separable_conv2d.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted ../layers_c/separable_conv2d.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../layers_c/separable_conv2d.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../layers_c/separable_conv2d.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp
Command       clang done; 1.51 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp"  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc
Command       clang done; 1.5 sec.
INFO-FLOW: Done: GCC PP time: 3 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.separable_conv2d.pp.0.cpp.diag.yml /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.separable_conv2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.separable_conv2d.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.separable_conv2d.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.separable_conv2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.separable_conv2d.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.separable_conv2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.separable_conv2d.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.bc
Command       clang done; 1.45 sec.
INFO: [HLS 200-10] Analyzing design file '../layers_c/pointwise_conv2d.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../layers_c/pointwise_conv2d.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted ../layers_c/pointwise_conv2d.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../layers_c/pointwise_conv2d.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../layers_c/pointwise_conv2d.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp
Command       clang done; 1.5 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp"  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc
Command       clang done; 1.49 sec.
INFO-FLOW: Done: GCC PP time: 3 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.pointwise_conv2d.pp.0.cpp.diag.yml /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.pointwise_conv2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.pointwise_conv2d.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.pointwise_conv2d.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.pointwise_conv2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.pointwise_conv2d.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.pointwise_conv2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.pointwise_conv2d.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.bc
Command       clang done; 1.45 sec.
INFO: [HLS 200-10] Analyzing design file '../layers_c/padding2d.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../layers_c/padding2d.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted ../layers_c/padding2d.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../layers_c/padding2d.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../layers_c/padding2d.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp
Command       clang done; 1.51 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp"  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc
Command       clang done; 1.49 sec.
INFO-FLOW: Done: GCC PP time: 3 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.padding2d.pp.0.cpp.diag.yml /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.padding2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.padding2d.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.padding2d.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.padding2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.padding2d.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.padding2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.padding2d.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.bc
Command       clang done; 1.46 sec.
INFO: [HLS 200-10] Analyzing design file '../mnist_AXI_Stream.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../mnist_AXI_Stream.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted ../mnist_AXI_Stream.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../mnist_AXI_Stream.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../mnist_AXI_Stream.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp
Command       clang done; 1.55 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.64 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp"  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from ../mnist_AXI_Stream.cpp:1:
In file included from ../mnist_AXI_Stream.cpp:8:
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
/tools/Xilinx/Vivado/2019.1/include/gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
Command       clang done; 1.9 sec.
INFO-FLOW: Done: GCC PP time: 4.1 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.63 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.63 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.mnist_AXI_Stream.pp.0.cpp.diag.yml /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.mnist_AXI_Stream.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.mnist_AXI_Stream.pp.0.cpp.err.log 
Command       ap_eval done; 0.51 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.mnist_AXI_Stream.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.mnist_AXI_Stream.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.mnist_AXI_Stream.pp.0.cpp.err.log 
Command         ap_eval done; 1.12 sec.
Execute         source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.mnist_AXI_Stream.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.mnist_AXI_Stream.pp.0.cpp.err.log 
Command         ap_eval done; 0.53 sec.
Command       tidy_31 done; 1.68 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.14 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.bc
Command       clang done; 1.86 sec.
INFO: [HLS 200-10] Analyzing design file '../layers_c/max_pooling2d.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../layers_c/max_pooling2d.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted ../layers_c/max_pooling2d.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../layers_c/max_pooling2d.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../layers_c/max_pooling2d.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp
Command       clang done; 1.51 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp"  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc
Command       clang done; 1.49 sec.
INFO-FLOW: Done: GCC PP time: 3 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.max_pooling2d.pp.0.cpp.diag.yml /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.max_pooling2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.max_pooling2d.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.max_pooling2d.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.max_pooling2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.max_pooling2d.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.max_pooling2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.max_pooling2d.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.bc
Command       clang done; 1.44 sec.
INFO: [HLS 200-10] Analyzing design file '../layers_c/depthwise_conv2d.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../layers_c/depthwise_conv2d.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted ../layers_c/depthwise_conv2d.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../layers_c/depthwise_conv2d.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../layers_c/depthwise_conv2d.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp
Command       clang done; 1.51 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp"  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc
Command       clang done; 1.5 sec.
INFO-FLOW: Done: GCC PP time: 3 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.depthwise_conv2d.pp.0.cpp.diag.yml /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.depthwise_conv2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.depthwise_conv2d.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.depthwise_conv2d.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.depthwise_conv2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.depthwise_conv2d.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.depthwise_conv2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.depthwise_conv2d.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.bc
Command       clang done; 1.46 sec.
INFO: [HLS 200-10] Analyzing design file '../layers_c/conv2d.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling ../layers_c/conv2d.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted ../layers_c/conv2d.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "../layers_c/conv2d.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E ../layers_c/conv2d.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp
Command       clang done; 1.52 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp"  -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/useless.bc
Command       clang done; 1.5 sec.
INFO-FLOW: Done: GCC PP time: 3 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp std=gnu++98 -directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv2d.pp.0.cpp.diag.yml /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv2d.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.conv2d.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.conv2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/tidy-3.1.conv2d.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.conv2d.pp.0.cpp.out.log 2> /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.conv2d.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2019.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2019.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.bc
Command       clang done; 1.46 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/up_sampling2d.g.bc /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/separable_conv2d.g.bc /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/pointwise_conv2d.g.bc /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/padding2d.g.bc /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/mnist_AXI_Stream.g.bc /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/max_pooling2d.g.bc /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/depthwise_conv2d.g.bc /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/conv2d.g.bc -hls-opt -except-internalize network -L/tools/Xilinx/Vivado/2019.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.76 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 5069 ; free virtual = 10781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 5069 ; free virtual = 10781
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.pp.bc -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2019.1/lnx64/lib -lfloatconversion -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.8 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top network -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.g.0.bc -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 5061 ; free virtual = 10774
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.g.1.bc -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.19 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 904.191 ; gain = 194.969 ; free physical = 5056 ; free virtual = 10770
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.g.1.bc to /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.o.1.bc -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_data.data.V' (../mnist_AXI_Stream.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input_data.data.V' (../mnist_AXI_Stream.cpp:28).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/max_pooling2d.cpp:19) in function 'max_pooling2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.2' (../layers_c/pointwise_conv2d.cpp:31) in function 'pointwise_conv2d_fix16.4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/padding2d.cpp:13) in function 'padding2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.2.2' (../layers_c/padding2d.cpp:40) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.1' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (../layers_c/depthwise_conv2d.cpp:23) in function 'depthwise_conv2d_fix16.2' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (../layers_c/max_pooling2d.cpp:21) in function 'max_pooling2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1' (../layers_c/max_pooling2d.cpp:22) in function 'max_pooling2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (../layers_c/max_pooling2d.cpp:24) in function 'max_pooling2d_fix16' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (../layers_c/max_pooling2d.cpp:25) in function 'max_pooling2d_fix16' completely with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:36) in function 'pointwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:36) in function 'pointwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:36) in function 'pointwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:36) in function 'pointwise_conv2d_fix16.3': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/pointwise_conv2d.cpp:33) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1.1' (../layers_c/pointwise_conv2d.cpp:36) in function 'pointwise_conv2d_fix16.4': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1' (../layers_c/padding2d.cpp:16) in function 'padding2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/padding2d.cpp:27) in function 'padding2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/padding2d.cpp:31) in function 'padding2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.2' (../layers_c/padding2d.cpp:40) in function 'padding2d_fix16' completely with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.3' (../layers_c/padding2d.cpp:49) in function 'padding2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.1' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.1': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (../layers_c/depthwise_conv2d.cpp:25) in function 'depthwise_conv2d_fix16.2' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2' (../layers_c/depthwise_conv2d.cpp:32) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.2.1' (../layers_c/depthwise_conv2d.cpp:33) in function 'depthwise_conv2d_fix16.2': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (../layers_c/depthwise_conv2d.cpp:36) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1.1' (../layers_c/depthwise_conv2d.cpp:38) in function 'depthwise_conv2d_fix16.2' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_b_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_0_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_b_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_1_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_b_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_2_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_b_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_3_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_b_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_d'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SeparableConv2D_4_w_p'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sig_buffer.data.V' (../mnist_AXI_Stream.cpp:65) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'sig_buffer.keep.V' (../mnist_AXI_Stream.cpp:65) accessed through non-constant indices on dimension 1 (../mnist_AXI_Stream.cpp:202:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'sig_buffer.keep.V' (../mnist_AXI_Stream.cpp:65) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'sig_buffer.strb.V' (../mnist_AXI_Stream.cpp:65) accessed through non-constant indices on dimension 1 (../mnist_AXI_Stream.cpp:203:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'sig_buffer.strb.V' (../mnist_AXI_Stream.cpp:65) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'sig_buffer.user.V' (../mnist_AXI_Stream.cpp:65) accessed through non-constant indices on dimension 1 (../mnist_AXI_Stream.cpp:204:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'sig_buffer.user.V' (../mnist_AXI_Stream.cpp:65) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'sig_buffer.last.V' (../mnist_AXI_Stream.cpp:65) accessed through non-constant indices on dimension 1 (../mnist_AXI_Stream.cpp:205:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'sig_buffer.last.V' (../mnist_AXI_Stream.cpp:65) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'sig_buffer.id.V' (../mnist_AXI_Stream.cpp:65) accessed through non-constant indices on dimension 1 (../mnist_AXI_Stream.cpp:206:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'sig_buffer.id.V' (../mnist_AXI_Stream.cpp:65) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'sig_buffer.dest.V' (../mnist_AXI_Stream.cpp:65) accessed through non-constant indices on dimension 1 (../mnist_AXI_Stream.cpp:207:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'sig_buffer.dest.V' (../mnist_AXI_Stream.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_buffer' (../layers_c/pointwise_conv2d.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_3_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:28:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_2_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:28:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'SeparableConv2D_1_w_p'  accessed through non-constant indices on dimension 1 (../layers_c/pointwise_conv2d.cpp:28:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-102] Partitioning array 'SeparableConv2D_0_w_d.0' in dimension 1 automatically.
Command         transform done; 15.91 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
WARNING: [XFORM 203-561] Updating loop upper bound from 65538 to 31 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 10 for loop 'Loop-0-0' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65536 to 29 for loop 'Loop-0-2' in function 'padding2d_fix16'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8 for loop 'Loop-0-2' in function 'padding2d_fix16'.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.64i16P.i6' into 'pointwise_conv2d_fix16.2' (../layers_c/pointwise_conv2d.cpp:28).
INFO: [XFORM 203-11] Balancing expressions in function 'padding2d_fix16' (../layers_c/padding2d.cpp:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.2' (../layers_c/depthwise_conv2d.cpp:23:51)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16.1' (../layers_c/depthwise_conv2d.cpp:23:51)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'depthwise_conv2d_fix16' (../layers_c/depthwise_conv2d.cpp:4)...9 expression(s) balanced.
Command         transform done; 174.05 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:54 ; elapsed = 00:03:55 . Memory (MB): peak = 1288.191 ; gain = 578.969 ; free physical = 4706 ; free virtual = 10435
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.o.2.bc -o /home/shts/DeepCAEonFPGA/HLS/HLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
