实验报告
======
班级：智能1601  
姓名：王圣凯  
学号：201609010110  

实验内容
-------
实现单周期CPU的设计。  

实验要求  
-------
1.硬件设计采用VHDL或Verilog语言，软件设计采用C/C++或SystemC语言，其它语言例如Chisel、MyHDL等也可选。

2.实验报告采用markdown语言，或者直接上传PDF文档

3.实验最终提交所有代码和文档

模拟环境
-------
部件	配置	备注  
CPU	core i5-5400U  	
内存	：8GB	  
操作系统：win10  

CPU指令集
--------

基本指令集共有47条指令。  

实现指令：LUI，BGE，LBU，SLTIU，SRAI。  

程序框架
-------

  五条指令中，LUI存放立即数到rd的高20位，低12位置0。BGE在满足src1>=src2条件时跳转，跳转范围为pc(+/-)4KB。LBH从存储器加载一个8位值，然后在存储到reg[rd]之前将零扩展到32位。SLTIU在src1小于立即数(都是无符号整数)的情况下将reg[rd]置1,否则置0。SRAI将src1里面的数据算数右移，并存入reg[rd]内
入参定义如下，包括了输入输出、时钟、重置等信号。

	entity rv32i_cpu_singlecycle is
	port(
		clk: in std_logic;
		reset: in std_logic;
		inst_addr: out std_logic_vector(31 downto 0);
		inst: in std_logic_vector(31 downto 0);
		data_addr: out std_logic_vector(31 downto 0);
		data: inout std_logic_vector(31 downto 0);
		data_read: out std_logic;
		data_write: out std_logic
	);
	end entity rv32i_cpu_singlecycle;
   结构部分，声明了计算是需要使用的变量。ir表示当前执行的指令，pc表当前的指令的地址；7位的opcode，3位的funct3，7位的funct7，这三个变量读取ir的指令，取到对应的值。寄存器rd,rs1,rs2存储ir中读取到的对应操作值地址，src1,src2将rs1,rs2中的地址对于的reg中的值转为32位保存。
   
		signal ir: std_logic_vector(31 downto 0);
		signal pc: std_logic_vector(31 downto 0);

		signal next_pc: std_logic_vector(31 downto 0);

		-- Fields in instruction
		signal opcode: std_logic_vector(6 downto 0);
		signal rd: std_logic_vector(4 downto 0);
		signal funct3: std_logic_vector(2 downto 0);
		signal rs1: std_logic_vector(4 downto 0);
		signal rs2: std_logic_vector(4 downto 0);
		signal funct7: std_logic_vector(6 downto 0);
		signal shamt: std_logic_vector(4 downto 0);
		signal Imm31_12UtypeZeroFilled: std_logic_vector(31 downto 0);
		signal Imm12_1BtypeSignExtended: std_logic_vector(31 downto 0);
		signal Imm11_0ItypeSignExtended: std_logic_vector(31 downto 0);

		signal src1: std_logic_vector(31 downto 0);
		signal src2: std_logic_vector(31 downto 0);
		signal addresult: std_logic_vector(31 downto 0);
		signal subresult: std_logic_vector(31 downto 0);
		
		type regfile is array(natural range<>) of std_logic_vector(31 downto 0);
		signal regs: regfile(31 downto 0);
		signal reg_write: std_logic;
		signal reg_write_id: std_logic_vector(4 downto 0);
		signal reg_write_data: std_logic_vector(31 downto 0);

		signal LUIresult: std_logic_vector(31 downto 0);
		signal AUIPCresult: std_logic_vector(31 downto 0);
		signal BGEresult: std_logic_vector(31 downto 0);
		signal LBUresult: std_logic_vector(31 downto 0);
		signal SLTIUresult: std_logic_vector(31 downto 0);
		signal SRAIresult: std_logic_vector(31 downto 0);
reg_write为写操作的标记，当为'1'时表示需要将reg_write_data的值写入下标为reg_write_id的寄存器中。

	signal reg_write: std_logic;
	signal reg_write_id: std_logic_vector(4 downto 0);
	signal reg_write_data: std_logic_vector(31 downto 0);
获取对于的值：

		inst_addr <= pc;
		ir <= inst;

		opcode <= ir(6 downto 0);
		rd <= ir(11 downto 7);
		funct3 <= ir(14 downto 12);
		rs1 <= ir(19 downto 15);
		rs2 <= ir(24 downto 20);
		funct7 <= ir(31 downto 25);
		shamt <= rs2;
		Imm31_12UtypeZeroFilled <= ir(31 downto 12) & "000000000000";
		Imm12_1BtypeSignExtended <= "11111111111111111111" & ir(31) & ir(7) & ir(30 downto 25) & ir(11 downto 8) when ir(31)='1' else
									"00000000000000000000" & ir(31) & ir(7) & ir(30 downto 25) & ir(11 downto 8);
		Imm11_0ItypeSignExtended <= "11111111111111111111" & ir(31 downto 20) when ir(31)='1' else
									"00000000000000000000" & ir(31 downto 20);

		src1 <= regs(TO_INTEGER(UNSIGNED(rs1)));
		src2 <= regs(TO_INTEGER(UNSIGNED(rs2)));

	    reg_write_id <= rd;

		addresult <= STD_LOGIC_VECTOR(SIGNED(src1) + SIGNED(src2));
		subresult <= STD_LOGIC_VECTOR(SIGNED(src1) - SIGNED(src2));
		LUIresult <= Imm31_12UtypeZeroFilled;
		AUIPCresult <= STD_LOGIC_VECTOR(SIGNED(pc) + SIGNED(Imm31_12UtypeZeroFilled));
		SRAIresult <= to_stdlogicvector( to_bitvector(src1) SRA to_integer(unsigned(shamt)) ) ;
		SLTIUresult <= "00000000000000000000000000000001" when TO_INTEGER(UNSIGNED(src1)) < TO_INTEGER(UNSIGNED(Imm11_0ItypeSignExtended)) else
					   "00000000000000000000000000000000";
		LBUresult <= "000000000000000000000000" & data_in(7 downto 0);
		-- more
		-- ......

		reg_write_data <= addresult when opcode = "0110011" and funct7 = "0000000" else
						  subresult when opcode = "0110011" and funct7 = "0100000" else
						  LUIresult when opcode = "0110111" else
						  AUIPCresult when opcode = "0010111" else
						  LBUresult when opcode = "0000011" and funct3 = "100" else
						  SRAIresult when opcode = "0010011" and funct3 = "101" and ir(31 downto 25) = "0100000" else
						  SLTIUresult when opcode = "0010011" and funct3 = "011" else
						  -- more 
						  -- ......
						  -- At last, set a default value
						  "00000000000000000000000000000000";

		-- Execute
		-- Not finished

		next_pc <= STD_LOGIC_VECTOR(SIGNED(pc) + SIGNED(Imm12_1BtypeSignExtended)) when opcode = "1100011" and funct3 = "101" and SIGNED(src1) >= SIGNED(src2) else
					STD_LOGIC_VECTOR(SIGNED(pc) + 4);
执行阶段，根据获取到的值，计算出指令的结果。其中nextpc正常情况下+4，在满足BGE条件时跳转到对应地址。

	LUIresult <= Imm31_12UtypeZeroFilled;
		AUIPCresult <= STD_LOGIC_VECTOR(SIGNED(pc) + SIGNED(Imm31_12UtypeZeroFilled));
		SRAIresult <= to_stdlogicvector( to_bitvector(src1) SRA to_integer(unsigned(shamt)) ) ;
		SLTIUresult <= "00000000000000000000000000000001" when TO_INTEGER(UNSIGNED(src1)) < TO_INTEGER(UNSIGNED(Imm11_0ItypeSignExtended)) else
					   "00000000000000000000000000000000";
		LBUresult <= "000000000000000000000000" & data_in(7 downto 0);

		reg_write_data <= addresult when opcode = "0110011" and funct7 = "0000000" else
						  subresult when opcode = "0110011" and funct7 = "0100000" else
						  LUIresult when opcode = "0110111" else
						  AUIPCresult when opcode = "0010111" else
						  LBUresult when opcode = "0000011" and funct3 = "100" else
						  SRAIresult when opcode = "0010011" and funct3 = "101" and ir(31 downto 25) = "0100000" else
						  SLTIUresult when opcode = "0010011" and funct3 = "011" else
						  -- more 
						  -- ......
						  -- At last, set a default value
						  "00000000000000000000000000000000";

		next_pc <= STD_LOGIC_VECTOR(SIGNED(pc) + SIGNED(Imm12_1BtypeSignExtended)) when opcode = "1100011" and funct3 = "101" and SIGNED(src1) >= SIGNED(src2) else
					STD_LOGIC_VECTOR(SIGNED(pc) + 4);
最后写回阶段，当时钟上跳时触发。

	-- Update pc and register file at rising edge of clk
	process(clk)
	begin
		if(rising_edge(clk)) then
			if (reset='1') then
				pc <= "00000000000000000000000000000000";
				-- Clear register file?
			else
				pc <= next_pc;

				if (reg_write = '1') then
					regs(TO_INTEGER(UNSIGNED(reg_write_id))) <= reg_write_data;
				end if; -- reg_write = '1'
			end if; -- reset = '1'
		end if; -- rising_edge(clk)
	end process; -- clk
        STD_LOGIC_VECTOR(SIGNED(pc) + 4);

分析和结论
---------

从测试记录来看，模拟器实现了对二进制指令文件的读入，指令功能的模拟，CPU和存储器状态的输出。

根据分析结果，可以认为编写的模拟器实现了所要求的功能，完成了实验目标。

心得体会
-------

原本想分模块实现各个部件功能之后，再将其整合实现CPU。但是由于能力有限未能完成，不过还是已实现的部分模块的功能。在今后的学习过程中，
我希望能将这部分的能力进一步提升。CPU设计难度较大的，需要花很多的精力和时间在上面，但是这一切都很值得。
					
