<stg><name>CRCCheck::do_gen</name>


<trans_list>

<trans id="146" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="8" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
<literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="11" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:0  %crc_t_3 = alloca i8

]]></Node>
<StgValue><ssdm name="crc_t_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:1  %crc_t_3_1 = alloca i8

]]></Node>
<StgValue><ssdm name="crc_t_3_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:2  %crc_t_3_2 = alloca i8

]]></Node>
<StgValue><ssdm name="crc_t_3_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
__ssdm_reset__:3  %crc_t_3_3 = alloca i8

]]></Node>
<StgValue><ssdm name="crc_t_3_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
__ssdm_reset__:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock), !map !198

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
__ssdm_reset__:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !202

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
__ssdm_reset__:6  call void (...)* @_ssdm_op_SpecBitsMap(i8* %e), !map !206

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
__ssdm_reset__:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %s), !map !210

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="64">
<![CDATA[
__ssdm_reset__:8  %ibuffer_V = alloca [68 x i8], align 1

]]></Node>
<StgValue><ssdm name="ibuffer_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
__ssdm_reset__:9  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str49, i32 0, [7 x i8]* @p_str26, [6 x i8]* @p_str27, i32 0, i32 0, i1* %clock) nounwind

]]></Node>
<StgValue><ssdm name="specport_ln32"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1">
<![CDATA[
__ssdm_reset__:10  call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str49, i32 0, [7 x i8]* @p_str26, [6 x i8]* @p_str28, i32 0, i32 0, i1* %reset) nounwind

]]></Node>
<StgValue><ssdm name="specport_ln33"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
__ssdm_reset__:11  call void (...)* @_ssdm_op_SpecInterface(i8* %e, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln34"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
__ssdm_reset__:12  call void (...)* @_ssdm_op_SpecInterface(i8* %s, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln35"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
__ssdm_reset__:13  call void (...)* @_ssdm_op_SpecProcessDef([9 x i8]* @p_str49, i32 2, [7 x i8]* @p_str42) nounwind

]]></Node>
<StgValue><ssdm name="specprocessdef_ln36"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
__ssdm_reset__:14  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str44)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
__ssdm_reset__:15  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str30) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln36"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
__ssdm_reset__:16  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="p_ssdm_reset_v"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__ssdm_reset__:17  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
__ssdm_reset__:18  %empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str44, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
__ssdm_reset__:19  br label %0

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
:0  %loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind

]]></Node>
<StgValue><ssdm name="loop_begin"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %R_0 = phi i32 [ 0, %0 ], [ %select_ln49_7, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="R_0"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1  %i_0 = phi i7 [ 0, %0 ], [ %i_5, %hls_label_1 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln41 = icmp eq i7 %i_0, -60

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 68, i64 68, i64 68)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %i_5 = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln41, label %.preheader48.preheader, label %hls_label_1

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1:2  %val_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %e)

]]></Node>
<StgValue><ssdm name="val_V"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="7">
<![CDATA[
hls_label_1:3  %zext_ln45 = zext i7 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:4  %ibuffer_V_addr = getelementptr [68 x i8]* %ibuffer_V, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="ibuffer_V_addr"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
hls_label_1:5  store i8 %val_V, i8* %ibuffer_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="8">
<![CDATA[
hls_label_1:6  %zext_ln46 = zext i8 %val_V to i32

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="8">
<![CDATA[
hls_label_1:7  %trunc_ln46 = trunc i8 %val_V to i1

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32">
<![CDATA[
hls_label_1:8  %trunc_ln46_1 = trunc i32 %R_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln46_1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:9  %R = xor i32 %R_0, %zext_ln46

]]></Node>
<StgValue><ssdm name="R"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1:10  %xor_ln46_1 = xor i1 %trunc_ln46_1, %trunc_ln46

]]></Node>
<StgValue><ssdm name="xor_ln46_1"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:11  %lshr_ln = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %R, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="31">
<![CDATA[
hls_label_1:12  %zext_ln49 = zext i31 %lshr_ln to i32

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:13  %xor_ln49 = xor i32 %zext_ln49, -2097792136

]]></Node>
<StgValue><ssdm name="xor_ln49"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:14  %select_ln49 = select i1 %xor_ln46_1, i32 %xor_ln49, i32 %zext_ln49

]]></Node>
<StgValue><ssdm name="select_ln49"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32">
<![CDATA[
hls_label_1:15  %trunc_ln49 = trunc i32 %select_ln49 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln49"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:16  %lshr_ln49_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %select_ln49, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln49_1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="31">
<![CDATA[
hls_label_1:17  %zext_ln49_1 = zext i31 %lshr_ln49_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln49_1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:18  %xor_ln49_1 = xor i32 %zext_ln49_1, -2097792136

]]></Node>
<StgValue><ssdm name="xor_ln49_1"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:19  %select_ln49_1 = select i1 %trunc_ln49, i32 %xor_ln49_1, i32 %zext_ln49_1

]]></Node>
<StgValue><ssdm name="select_ln49_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32">
<![CDATA[
hls_label_1:20  %trunc_ln49_1 = trunc i32 %select_ln49_1 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln49_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:21  %lshr_ln49_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %select_ln49_1, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln49_2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="31">
<![CDATA[
hls_label_1:22  %zext_ln49_2 = zext i31 %lshr_ln49_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln49_2"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:23  %xor_ln49_2 = xor i32 %zext_ln49_2, -2097792136

]]></Node>
<StgValue><ssdm name="xor_ln49_2"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:24  %select_ln49_2 = select i1 %trunc_ln49_1, i32 %xor_ln49_2, i32 %zext_ln49_2

]]></Node>
<StgValue><ssdm name="select_ln49_2"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:26  %lshr_ln49_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %select_ln49_2, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln49_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str53)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str30) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln43"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="32">
<![CDATA[
hls_label_1:25  %trunc_ln49_2 = trunc i32 %select_ln49_2 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln49_2"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="31">
<![CDATA[
hls_label_1:27  %zext_ln49_3 = zext i31 %lshr_ln49_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln49_3"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:28  %xor_ln49_3 = xor i32 %zext_ln49_3, -2097792136

]]></Node>
<StgValue><ssdm name="xor_ln49_3"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:29  %select_ln49_3 = select i1 %trunc_ln49_2, i32 %xor_ln49_3, i32 %zext_ln49_3

]]></Node>
<StgValue><ssdm name="select_ln49_3"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32">
<![CDATA[
hls_label_1:30  %trunc_ln49_3 = trunc i32 %select_ln49_3 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln49_3"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:31  %lshr_ln49_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %select_ln49_3, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln49_4"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="31">
<![CDATA[
hls_label_1:32  %zext_ln49_4 = zext i31 %lshr_ln49_4 to i32

]]></Node>
<StgValue><ssdm name="zext_ln49_4"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:33  %xor_ln49_4 = xor i32 %zext_ln49_4, -2097792136

]]></Node>
<StgValue><ssdm name="xor_ln49_4"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:34  %select_ln49_4 = select i1 %trunc_ln49_3, i32 %xor_ln49_4, i32 %zext_ln49_4

]]></Node>
<StgValue><ssdm name="select_ln49_4"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32">
<![CDATA[
hls_label_1:35  %trunc_ln49_4 = trunc i32 %select_ln49_4 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln49_4"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:36  %lshr_ln49_5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %select_ln49_4, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln49_5"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="31">
<![CDATA[
hls_label_1:37  %zext_ln49_5 = zext i31 %lshr_ln49_5 to i32

]]></Node>
<StgValue><ssdm name="zext_ln49_5"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:38  %xor_ln49_5 = xor i32 %zext_ln49_5, -2097792136

]]></Node>
<StgValue><ssdm name="xor_ln49_5"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:39  %select_ln49_5 = select i1 %trunc_ln49_4, i32 %xor_ln49_5, i32 %zext_ln49_5

]]></Node>
<StgValue><ssdm name="select_ln49_5"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="32">
<![CDATA[
hls_label_1:40  %trunc_ln49_5 = trunc i32 %select_ln49_5 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln49_5"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:41  %lshr_ln49_6 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %select_ln49_5, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln49_6"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="31">
<![CDATA[
hls_label_1:42  %zext_ln49_6 = zext i31 %lshr_ln49_6 to i32

]]></Node>
<StgValue><ssdm name="zext_ln49_6"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:43  %xor_ln49_6 = xor i32 %zext_ln49_6, -2097792136

]]></Node>
<StgValue><ssdm name="xor_ln49_6"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:44  %select_ln49_6 = select i1 %trunc_ln49_5, i32 %xor_ln49_6, i32 %zext_ln49_6

]]></Node>
<StgValue><ssdm name="select_ln49_6"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32">
<![CDATA[
hls_label_1:45  %trunc_ln49_6 = trunc i32 %select_ln49_6 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln49_6"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_1:46  %lshr_ln49_7 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %select_ln49_6, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln49_7"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="31">
<![CDATA[
hls_label_1:47  %zext_ln49_7 = zext i31 %lshr_ln49_7 to i32

]]></Node>
<StgValue><ssdm name="zext_ln49_7"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:48  %xor_ln49_7 = xor i32 %zext_ln49_7, -2097792136

]]></Node>
<StgValue><ssdm name="xor_ln49_7"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_1:49  %select_ln49_7 = select i1 %trunc_ln49_6, i32 %xor_ln49_7, i32 %zext_ln49_7

]]></Node>
<StgValue><ssdm name="select_ln49_7"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1:50  %empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str53, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
hls_label_1:51  br label %1

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
.preheader48.preheader:0  br label %.preheader48

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader48:0  %i1_0 = phi i3 [ %i, %.preheader48.backedge ], [ 0, %.preheader48.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader48:1  %icmp_ln54 = icmp eq i3 %i1_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader48:2  %empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader48:3  %i = add i3 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader48:4  br i1 %icmp_ln54, label %.preheader47.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %crc_t_0 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %e)

]]></Node>
<StgValue><ssdm name="crc_t_0"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="3">
<![CDATA[
:1  %trunc_ln55 = trunc i3 %i1_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:2  switch i2 %trunc_ln55, label %branch3 [
    i2 0, label %..preheader48.backedge_crit_edge
    i2 1, label %branch1
    i2 -2, label %branch2
  ]

]]></Node>
<StgValue><ssdm name="switch_ln55"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln55" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch2:0  store i8 %crc_t_0, i8* %crc_t_3_2

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln55" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %.preheader48.backedge

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch1:0  store i8 %crc_t_0, i8* %crc_t_3_1

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %.preheader48.backedge

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
..preheader48.backedge_crit_edge:0  store i8 %crc_t_0, i8* %crc_t_3

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
..preheader48.backedge_crit_edge:1  br label %.preheader48.backedge

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln55" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch3:0  store i8 %crc_t_0, i8* %crc_t_3_3

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
<literal name="trunc_ln55" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %.preheader48.backedge

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
.preheader48.backedge:0  br label %.preheader48

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
.preheader47.preheader:0  br label %.preheader47

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader47:0  %crc_0 = phi i32 [ %crc, %3 ], [ 0, %.preheader47.preheader ]

]]></Node>
<StgValue><ssdm name="crc_0"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader47:1  %i2_0 = phi i3 [ %i_6, %3 ], [ 0, %.preheader47.preheader ]

]]></Node>
<StgValue><ssdm name="i2_0"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader47:2  %icmp_ln58 = icmp eq i3 %i2_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader47:3  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader47:4  %i_6 = add i3 %i2_0, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader47:5  br i1 %icmp_ln58, label %4, label %3

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8">
<![CDATA[
:0  %crc_t_3_load = load i8* %crc_t_3

]]></Node>
<StgValue><ssdm name="crc_t_3_load"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8">
<![CDATA[
:1  %crc_t_3_1_load = load i8* %crc_t_3_1

]]></Node>
<StgValue><ssdm name="crc_t_3_1_load"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8">
<![CDATA[
:2  %crc_t_3_2_load = load i8* %crc_t_3_2

]]></Node>
<StgValue><ssdm name="crc_t_3_2_load"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8">
<![CDATA[
:3  %crc_t_3_3_load = load i8* %crc_t_3_3

]]></Node>
<StgValue><ssdm name="crc_t_3_3_load"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="3">
<![CDATA[
:4  %trunc_ln59 = trunc i3 %i2_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln59"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %xor_ln59 = xor i2 %trunc_ln59, -1

]]></Node>
<StgValue><ssdm name="xor_ln59"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
:6  %tmp_11 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %crc_t_3_load, i8 %crc_t_3_1_load, i8 %crc_t_3_2_load, i8 %crc_t_3_3_load, i2 %xor_ln59)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="32">
<![CDATA[
:7  %trunc_ln59_1 = trunc i32 %crc_0 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln59_1"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:8  %crc = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %trunc_ln59_1, i8 %tmp_11)

]]></Node>
<StgValue><ssdm name="crc"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader47

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln63 = icmp eq i32 %crc_0, %R_0

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln63, label %.preheader.preheader, label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
<literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %i3_0 = phi i7 [ %i_7, %hls_label_3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %icmp_ln68 = icmp eq i7 %i3_0, -60

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 68, i64 68, i64 68)

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %i_7 = add i7 %i3_0, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln68, label %.loopexit.loopexit, label %hls_label_3

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="7">
<![CDATA[
hls_label_3:2  %zext_ln70 = zext i7 %i3_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:3  %ibuffer_V_addr_1 = getelementptr [68 x i8]* %ibuffer_V, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="ibuffer_V_addr_1"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="7">
<![CDATA[
hls_label_3:4  %ibuffer_V_load = load i8* %ibuffer_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="ibuffer_V_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:0  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str55)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_3:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str30) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln69"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="7">
<![CDATA[
hls_label_3:4  %ibuffer_V_load = load i8* %ibuffer_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="ibuffer_V_load"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_3:5  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %s, i8 %ibuffer_V_load)

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:6  %empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str55, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3:7  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %0

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
