// Seed: 1485080820
module module_0;
  assign module_2.type_8 = 0;
endmodule
module module_1 ();
  uwire id_1;
  wire  id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign {1} = (1);
  assign id_1 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  supply0 id_4, id_5 = id_5 + id_1[1'b0][1][1?1 : 1&1 : 1];
  id_6(
      id_5 == 1, 1
  );
  module_0 modCall_1 ();
  integer id_7;
endmodule
