<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="submodules/nios_setup_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="submodules/nios_setup_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="submodules/nios_setup_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="submodules/nios_setup_mm_interconnect_0_cmd_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="submodules/nios_setup_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="submodules/nios_setup_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="submodules/nios_setup_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="submodules/nios_setup_mm_interconnect_0_router_003.sv"
   type="SYSTEM_VERILOG"
   library="router_003" />
 <file
   path="submodules/nios_setup_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="submodules/nios_setup_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="submodules/nios_setup_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" />
 <file
   path="submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_agent" />
 <file
   path="submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_agent" />
 <file
   path="submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_data_master_agent" />
 <file
   path="submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="jtag_uart_0_avalon_jtag_slave_translator" />
 <file
   path="submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_data_master_translator" />
 <file
   path="submodules/nios_setup_nios2_gen2_0_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="submodules/nios_setup_nios2_gen2_0_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="submodules/nios_setup_nios2_gen2_0_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="submodules/nios_setup_nios2_gen2_0_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="submodules/nios_setup_nios2_gen2_0_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="submodules/nios_setup_nios2_gen2_0_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="submodules/nios_setup_nios2_gen2_0_cpu_oci_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="submodules/nios_setup_nios2_gen2_0_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="submodules/nios_setup_nios2_gen2_0_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="submodules/nios_setup_nios2_gen2_0_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="submodules/nios_setup_nios2_gen2_0_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="submodules/nios_setup_nios2_gen2_0_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="submodules/nios_setup_nios2_gen2_0_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="submodules/nios_setup_nios2_gen2_0_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="submodules/altera_modular_adc_sample_store.v"
   type="VERILOG"
   library="sample_store_internal" />
 <file
   path="submodules/altera_modular_adc_sample_store_ram.v"
   type="VERILOG"
   library="sample_store_internal" />
 <file
   path="submodules/altera_modular_adc_sequencer.v"
   type="VERILOG"
   library="sequencer_internal" />
 <file
   path="submodules/altera_modular_adc_sequencer_csr.v"
   type="VERILOG"
   library="sequencer_internal" />
 <file
   path="submodules/altera_modular_adc_sequencer_ctrl.v"
   type="VERILOG"
   library="sequencer_internal" />
 <file
   path="submodules/altera_modular_adc_control.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="submodules/altera_modular_adc_control_fsm.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="submodules/chsel_code_converter_sw_to_hw.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="submodules/fiftyfivenm_adcblock_primitive_wrapper.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="submodules/fiftyfivenm_adcblock_top_wrapper.v"
   type="VERILOG"
   library="control_internal" />
 <file
   path="submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="submodules/nios_setup_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="submodules/nios_setup_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file path="submodules/nios_setup_sw_io.v" type="VERILOG" library="sw_io" />
 <file
   path="submodules/nios_setup_one_sec_timer.v"
   type="VERILOG"
   library="one_sec_timer" />
 <file
   path="submodules/nios_setup_onchip_memory2_0.v"
   type="VERILOG"
   library="onchip_memory2_0" />
 <file
   path="submodules/nios_setup_nios2_gen2_0.v"
   type="VERILOG"
   library="nios2_gen2_0" />
 <file
   path="submodules/nios_setup_modular_adc_0.v"
   type="VERILOG"
   library="modular_adc_0" />
 <file path="submodules/nios_setup_led_io.v" type="VERILOG" library="led_io" />
 <file
   path="submodules/nios_setup_jtag_uart_0.v"
   type="VERILOG"
   library="jtag_uart_0" />
 <file path="nios_setup.v" type="VERILOG" />
 <topLevel name="nios_setup" />
 <deviceFamily name="max10" />
 <modelMap
   controllerPath="nios_setup.onchip_memory2_0"
   modelPath="nios_setup.onchip_memory2_0" />
</simPackage>
