// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "estimate_FR_2.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic estimate_FR_2::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic estimate_FR_2::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<10> estimate_FR_2::ap_ST_fsm_state1 = "1";
const sc_lv<10> estimate_FR_2::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<10> estimate_FR_2::ap_ST_fsm_pp0_stage1 = "100";
const sc_lv<10> estimate_FR_2::ap_ST_fsm_state5 = "1000";
const sc_lv<10> estimate_FR_2::ap_ST_fsm_pp1_stage0 = "10000";
const sc_lv<10> estimate_FR_2::ap_ST_fsm_pp1_stage1 = "100000";
const sc_lv<10> estimate_FR_2::ap_ST_fsm_state11 = "1000000";
const sc_lv<10> estimate_FR_2::ap_ST_fsm_pp2_stage0 = "10000000";
const sc_lv<10> estimate_FR_2::ap_ST_fsm_pp2_stage1 = "100000000";
const sc_lv<10> estimate_FR_2::ap_ST_fsm_state16 = "1000000000";
const sc_lv<32> estimate_FR_2::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool estimate_FR_2::ap_const_boolean_1 = true;
const int estimate_FR_2::C_S_AXI_DATA_WIDTH = "100000";
const sc_lv<32> estimate_FR_2::ap_const_lv32_1 = "1";
const bool estimate_FR_2::ap_const_boolean_0 = false;
const sc_lv<1> estimate_FR_2::ap_const_lv1_0 = "0";
const sc_lv<32> estimate_FR_2::ap_const_lv32_2 = "10";
const sc_lv<32> estimate_FR_2::ap_const_lv32_4 = "100";
const sc_lv<32> estimate_FR_2::ap_const_lv32_5 = "101";
const sc_lv<1> estimate_FR_2::ap_const_lv1_1 = "1";
const sc_lv<32> estimate_FR_2::ap_const_lv32_7 = "111";
const sc_lv<32> estimate_FR_2::ap_const_lv32_8 = "1000";
const sc_lv<32> estimate_FR_2::ap_const_lv32_3 = "11";
const sc_lv<32> estimate_FR_2::ap_const_lv32_6 = "110";
const sc_lv<5> estimate_FR_2::ap_const_lv5_0 = "00000";
const sc_lv<7> estimate_FR_2::ap_const_lv7_0 = "0000000";
const sc_lv<6> estimate_FR_2::ap_const_lv6_0 = "000000";
const sc_lv<5> estimate_FR_2::ap_const_lv5_18 = "11000";
const sc_lv<32> estimate_FR_2::ap_const_lv32_D = "1101";
const sc_lv<32> estimate_FR_2::ap_const_lv32_10 = "10000";
const sc_lv<32> estimate_FR_2::ap_const_lv32_15 = "10101";
const sc_lv<32> estimate_FR_2::ap_const_lv32_18 = "11000";
const sc_lv<32> estimate_FR_2::ap_const_lv32_1D = "11101";
const sc_lv<5> estimate_FR_2::ap_const_lv5_1 = "1";
const sc_lv<5> estimate_FR_2::ap_const_lv5_2 = "10";
const sc_lv<5> estimate_FR_2::ap_const_lv5_3 = "11";
const sc_lv<5> estimate_FR_2::ap_const_lv5_4 = "100";
const sc_lv<7> estimate_FR_2::ap_const_lv7_60 = "1100000";
const sc_lv<7> estimate_FR_2::ap_const_lv7_4 = "100";
const sc_lv<6> estimate_FR_2::ap_const_lv6_1 = "1";
const sc_lv<6> estimate_FR_2::ap_const_lv6_2 = "10";
const sc_lv<2> estimate_FR_2::ap_const_lv2_0 = "00";
const sc_lv<32> estimate_FR_2::ap_const_lv32_9 = "1001";

estimate_FR_2::estimate_FR_2(sc_module_name name) : sc_module(name), mVcdFile(0) {
    estimate_FR_2_AXILiteS_s_axi_U = new estimate_FR_2_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>("estimate_FR_2_AXILiteS_s_axi_U");
    estimate_FR_2_AXILiteS_s_axi_U->AWVALID(s_axi_AXILiteS_AWVALID);
    estimate_FR_2_AXILiteS_s_axi_U->AWREADY(s_axi_AXILiteS_AWREADY);
    estimate_FR_2_AXILiteS_s_axi_U->AWADDR(s_axi_AXILiteS_AWADDR);
    estimate_FR_2_AXILiteS_s_axi_U->WVALID(s_axi_AXILiteS_WVALID);
    estimate_FR_2_AXILiteS_s_axi_U->WREADY(s_axi_AXILiteS_WREADY);
    estimate_FR_2_AXILiteS_s_axi_U->WDATA(s_axi_AXILiteS_WDATA);
    estimate_FR_2_AXILiteS_s_axi_U->WSTRB(s_axi_AXILiteS_WSTRB);
    estimate_FR_2_AXILiteS_s_axi_U->ARVALID(s_axi_AXILiteS_ARVALID);
    estimate_FR_2_AXILiteS_s_axi_U->ARREADY(s_axi_AXILiteS_ARREADY);
    estimate_FR_2_AXILiteS_s_axi_U->ARADDR(s_axi_AXILiteS_ARADDR);
    estimate_FR_2_AXILiteS_s_axi_U->RVALID(s_axi_AXILiteS_RVALID);
    estimate_FR_2_AXILiteS_s_axi_U->RREADY(s_axi_AXILiteS_RREADY);
    estimate_FR_2_AXILiteS_s_axi_U->RDATA(s_axi_AXILiteS_RDATA);
    estimate_FR_2_AXILiteS_s_axi_U->RRESP(s_axi_AXILiteS_RRESP);
    estimate_FR_2_AXILiteS_s_axi_U->BVALID(s_axi_AXILiteS_BVALID);
    estimate_FR_2_AXILiteS_s_axi_U->BREADY(s_axi_AXILiteS_BREADY);
    estimate_FR_2_AXILiteS_s_axi_U->BRESP(s_axi_AXILiteS_BRESP);
    estimate_FR_2_AXILiteS_s_axi_U->ACLK(ap_clk);
    estimate_FR_2_AXILiteS_s_axi_U->ARESET(ap_rst_n_inv);
    estimate_FR_2_AXILiteS_s_axi_U->ACLK_EN(ap_var_for_const0);
    estimate_FR_2_AXILiteS_s_axi_U->ap_start(ap_start);
    estimate_FR_2_AXILiteS_s_axi_U->interrupt(interrupt);
    estimate_FR_2_AXILiteS_s_axi_U->ap_ready(ap_ready);
    estimate_FR_2_AXILiteS_s_axi_U->ap_done(ap_done);
    estimate_FR_2_AXILiteS_s_axi_U->ap_idle(ap_idle);
    estimate_FR_2_AXILiteS_s_axi_U->inputs_0_address0(inputs_0_address0);
    estimate_FR_2_AXILiteS_s_axi_U->inputs_0_ce0(inputs_0_ce0);
    estimate_FR_2_AXILiteS_s_axi_U->inputs_0_q0(inputs_0_q0);
    estimate_FR_2_AXILiteS_s_axi_U->inputs_1_address0(inputs_1_address0);
    estimate_FR_2_AXILiteS_s_axi_U->inputs_1_ce0(inputs_1_ce0);
    estimate_FR_2_AXILiteS_s_axi_U->inputs_1_q0(inputs_1_q0);
    estimate_FR_2_AXILiteS_s_axi_U->inputs_2_address0(inputs_2_address0);
    estimate_FR_2_AXILiteS_s_axi_U->inputs_2_ce0(inputs_2_ce0);
    estimate_FR_2_AXILiteS_s_axi_U->inputs_2_q0(inputs_2_q0);
    estimate_FR_2_AXILiteS_s_axi_U->inputs_3_address0(inputs_3_address0);
    estimate_FR_2_AXILiteS_s_axi_U->inputs_3_ce0(inputs_3_ce0);
    estimate_FR_2_AXILiteS_s_axi_U->inputs_3_q0(inputs_3_q0);
    estimate_FR_2_AXILiteS_s_axi_U->counts_0_address0(counts_0_address0);
    estimate_FR_2_AXILiteS_s_axi_U->counts_0_ce0(counts_0_ce0);
    estimate_FR_2_AXILiteS_s_axi_U->counts_0_we0(counts_0_we0);
    estimate_FR_2_AXILiteS_s_axi_U->counts_0_d0(counts_0_d0);
    estimate_FR_2_AXILiteS_s_axi_U->counts_0_q0(counts_0_q0);
    estimate_FR_2_AXILiteS_s_axi_U->counts_1_address0(counts_1_address0);
    estimate_FR_2_AXILiteS_s_axi_U->counts_1_ce0(counts_1_ce0);
    estimate_FR_2_AXILiteS_s_axi_U->counts_1_we0(counts_1_we0);
    estimate_FR_2_AXILiteS_s_axi_U->counts_1_d0(counts_1_d0);
    estimate_FR_2_AXILiteS_s_axi_U->counts_1_q0(counts_1_q0);
    estimate_FR_2_AXILiteS_s_axi_U->counts_2_address0(counts_2_address0);
    estimate_FR_2_AXILiteS_s_axi_U->counts_2_ce0(counts_2_ce0);
    estimate_FR_2_AXILiteS_s_axi_U->counts_2_we0(counts_2_we0);
    estimate_FR_2_AXILiteS_s_axi_U->counts_2_d0(counts_2_d0);
    estimate_FR_2_AXILiteS_s_axi_U->counts_2_q0(counts_2_q0);
    estimate_FR_2_AXILiteS_s_axi_U->counts_3_address0(counts_3_address0);
    estimate_FR_2_AXILiteS_s_axi_U->counts_3_ce0(counts_3_ce0);
    estimate_FR_2_AXILiteS_s_axi_U->counts_3_we0(counts_3_we0);
    estimate_FR_2_AXILiteS_s_axi_U->counts_3_d0(counts_3_d0);
    estimate_FR_2_AXILiteS_s_axi_U->counts_3_q0(counts_3_q0);
    estimate_FR_2_AXILiteS_s_axi_U->outputs_0_address0(outputs_0_address0);
    estimate_FR_2_AXILiteS_s_axi_U->outputs_0_ce0(outputs_0_ce0);
    estimate_FR_2_AXILiteS_s_axi_U->outputs_0_we0(outputs_0_we0);
    estimate_FR_2_AXILiteS_s_axi_U->outputs_0_d0(outputs_0_d0);
    estimate_FR_2_AXILiteS_s_axi_U->outputs_1_address0(outputs_1_address0);
    estimate_FR_2_AXILiteS_s_axi_U->outputs_1_ce0(outputs_1_ce0);
    estimate_FR_2_AXILiteS_s_axi_U->outputs_1_we0(outputs_1_we0);
    estimate_FR_2_AXILiteS_s_axi_U->outputs_1_d0(outputs_1_d0);
    estimate_FR_2_AXILiteS_s_axi_U->outputs_2_address0(outputs_2_address0);
    estimate_FR_2_AXILiteS_s_axi_U->outputs_2_ce0(outputs_2_ce0);
    estimate_FR_2_AXILiteS_s_axi_U->outputs_2_we0(outputs_2_we0);
    estimate_FR_2_AXILiteS_s_axi_U->outputs_2_d0(outputs_2_d0);
    estimate_FR_2_AXILiteS_s_axi_U->outputs_3_address0(outputs_3_address0);
    estimate_FR_2_AXILiteS_s_axi_U->outputs_3_ce0(outputs_3_ce0);
    estimate_FR_2_AXILiteS_s_axi_U->outputs_3_we0(outputs_3_we0);
    estimate_FR_2_AXILiteS_s_axi_U->outputs_3_d0(outputs_3_d0);
    cnt_0_V_U = new estimate_FR_2_cnt_0_V("cnt_0_V_U");
    cnt_0_V_U->clk(ap_clk);
    cnt_0_V_U->reset(ap_rst_n_inv);
    cnt_0_V_U->address0(cnt_0_V_address0);
    cnt_0_V_U->ce0(cnt_0_V_ce0);
    cnt_0_V_U->we0(cnt_0_V_we0);
    cnt_0_V_U->d0(cnt_0_V_d0);
    cnt_0_V_U->q0(cnt_0_V_q0);
    cnt_0_V_U->address1(cnt_0_V_address1);
    cnt_0_V_U->ce1(cnt_0_V_ce1);
    cnt_0_V_U->we1(cnt_0_V_we1);
    cnt_0_V_U->d1(cnt_0_V_d1);
    cnt_0_V_U->q1(cnt_0_V_q1);
    cnt_1_V_U = new estimate_FR_2_cnt_0_V("cnt_1_V_U");
    cnt_1_V_U->clk(ap_clk);
    cnt_1_V_U->reset(ap_rst_n_inv);
    cnt_1_V_U->address0(cnt_1_V_address0);
    cnt_1_V_U->ce0(cnt_1_V_ce0);
    cnt_1_V_U->we0(cnt_1_V_we0);
    cnt_1_V_U->d0(cnt_1_V_d0);
    cnt_1_V_U->q0(cnt_1_V_q0);
    cnt_1_V_U->address1(cnt_1_V_address1);
    cnt_1_V_U->ce1(cnt_1_V_ce1);
    cnt_1_V_U->we1(cnt_1_V_we1);
    cnt_1_V_U->d1(cnt_1_V_d1);
    cnt_1_V_U->q1(cnt_1_V_q1);
    cnt_2_V_U = new estimate_FR_2_cnt_0_V("cnt_2_V_U");
    cnt_2_V_U->clk(ap_clk);
    cnt_2_V_U->reset(ap_rst_n_inv);
    cnt_2_V_U->address0(cnt_2_V_address0);
    cnt_2_V_U->ce0(cnt_2_V_ce0);
    cnt_2_V_U->we0(cnt_2_V_we0);
    cnt_2_V_U->d0(cnt_2_V_d0);
    cnt_2_V_U->q0(cnt_2_V_q0);
    cnt_2_V_U->address1(cnt_2_V_address1);
    cnt_2_V_U->ce1(cnt_2_V_ce1);
    cnt_2_V_U->we1(cnt_2_V_we1);
    cnt_2_V_U->d1(cnt_2_V_d1);
    cnt_2_V_U->q1(cnt_2_V_q1);
    cnt_3_V_U = new estimate_FR_2_cnt_0_V("cnt_3_V_U");
    cnt_3_V_U->clk(ap_clk);
    cnt_3_V_U->reset(ap_rst_n_inv);
    cnt_3_V_U->address0(cnt_3_V_address0);
    cnt_3_V_U->ce0(cnt_3_V_ce0);
    cnt_3_V_U->we0(cnt_3_V_we0);
    cnt_3_V_U->d0(cnt_3_V_d0);
    cnt_3_V_U->q0(cnt_3_V_q0);
    cnt_3_V_U->address1(cnt_3_V_address1);
    cnt_3_V_U->ce1(cnt_3_V_ce1);
    cnt_3_V_U->we1(cnt_3_V_we1);
    cnt_3_V_U->d1(cnt_3_V_d1);
    cnt_3_V_U->q1(cnt_3_V_q1);
    FR_0_V_U = new estimate_FR_2_FR_0_V("FR_0_V_U");
    FR_0_V_U->clk(ap_clk);
    FR_0_V_U->reset(ap_rst_n_inv);
    FR_0_V_U->address0(FR_0_V_address0);
    FR_0_V_U->ce0(FR_0_V_ce0);
    FR_0_V_U->we0(FR_0_V_we0);
    FR_0_V_U->d0(FR_0_V_d0);
    FR_0_V_U->q0(FR_0_V_q0);
    FR_0_V_U->address1(FR_0_V_address1);
    FR_0_V_U->ce1(FR_0_V_ce1);
    FR_0_V_U->q1(FR_0_V_q1);
    FR_1_V_U = new estimate_FR_2_FR_0_V("FR_1_V_U");
    FR_1_V_U->clk(ap_clk);
    FR_1_V_U->reset(ap_rst_n_inv);
    FR_1_V_U->address0(FR_1_V_address0);
    FR_1_V_U->ce0(FR_1_V_ce0);
    FR_1_V_U->we0(FR_1_V_we0);
    FR_1_V_U->d0(FR_1_V_d0);
    FR_1_V_U->q0(FR_1_V_q0);
    FR_1_V_U->address1(FR_1_V_address1);
    FR_1_V_U->ce1(FR_1_V_ce1);
    FR_1_V_U->q1(FR_1_V_q1);
    FR_2_V_U = new estimate_FR_2_FR_0_V("FR_2_V_U");
    FR_2_V_U->clk(ap_clk);
    FR_2_V_U->reset(ap_rst_n_inv);
    FR_2_V_U->address0(FR_2_V_address0);
    FR_2_V_U->ce0(FR_2_V_ce0);
    FR_2_V_U->we0(FR_2_V_we0);
    FR_2_V_U->d0(FR_2_V_d0);
    FR_2_V_U->q0(FR_2_V_q0);
    FR_2_V_U->address1(FR_2_V_address1);
    FR_2_V_U->ce1(FR_2_V_ce1);
    FR_2_V_U->q1(FR_2_V_q1);
    FR_3_V_U = new estimate_FR_2_FR_0_V("FR_3_V_U");
    FR_3_V_U->clk(ap_clk);
    FR_3_V_U->reset(ap_rst_n_inv);
    FR_3_V_U->address0(FR_3_V_address0);
    FR_3_V_U->ce0(FR_3_V_ce0);
    FR_3_V_U->we0(FR_3_V_we0);
    FR_3_V_U->d0(FR_3_V_d0);
    FR_3_V_U->q0(FR_3_V_q0);
    FR_3_V_U->address1(FR_3_V_address1);
    FR_3_V_U->ce1(FR_3_V_ce1);
    FR_3_V_U->q1(FR_3_V_q1);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_FR_0_V_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( zext_ln20_reg_1720_pp1_iter1_reg );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( zext_ln555_fu_1347_p1 );
    sensitive << ( ap_block_pp2_stage1 );
    sensitive << ( zext_ln555_3_fu_1523_p1 );

    SC_METHOD(thread_FR_0_V_address1);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( zext_ln555_1_fu_1383_p1 );
    sensitive << ( ap_block_pp2_stage1 );
    sensitive << ( zext_ln555_2_fu_1505_p1 );

    SC_METHOD(thread_FR_0_V_ce0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter2 );

    SC_METHOD(thread_FR_0_V_ce1);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_FR_0_V_d0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln209_fu_1263_p1 );
    sensitive << ( zext_ln209_1_fu_1267_p1 );

    SC_METHOD(thread_FR_0_V_we0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( tmp_10_reg_1765_pp1_iter1_reg );
    sensitive << ( ap_enable_reg_pp1_iter2 );

    SC_METHOD(thread_FR_1_V_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( zext_ln20_reg_1720_pp1_iter1_reg );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( zext_ln555_fu_1347_p1 );
    sensitive << ( ap_block_pp2_stage1 );
    sensitive << ( zext_ln555_3_fu_1523_p1 );

    SC_METHOD(thread_FR_1_V_address1);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( zext_ln555_1_fu_1383_p1 );
    sensitive << ( ap_block_pp2_stage1 );
    sensitive << ( zext_ln555_2_fu_1505_p1 );

    SC_METHOD(thread_FR_1_V_ce0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter2 );

    SC_METHOD(thread_FR_1_V_ce1);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_FR_1_V_d0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln209_2_fu_1284_p1 );
    sensitive << ( zext_ln209_3_fu_1288_p1 );

    SC_METHOD(thread_FR_1_V_we0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( tmp_11_reg_1778_pp1_iter1_reg );
    sensitive << ( ap_enable_reg_pp1_iter2 );

    SC_METHOD(thread_FR_2_V_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( zext_ln20_reg_1720_pp1_iter1_reg );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( zext_ln555_fu_1347_p1 );
    sensitive << ( ap_block_pp2_stage1 );
    sensitive << ( zext_ln555_3_fu_1523_p1 );

    SC_METHOD(thread_FR_2_V_address1);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( zext_ln555_1_fu_1383_p1 );
    sensitive << ( ap_block_pp2_stage1 );
    sensitive << ( zext_ln555_2_fu_1505_p1 );

    SC_METHOD(thread_FR_2_V_ce0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter2 );

    SC_METHOD(thread_FR_2_V_ce1);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_FR_2_V_d0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln209_4_fu_1305_p1 );
    sensitive << ( zext_ln209_5_fu_1309_p1 );

    SC_METHOD(thread_FR_2_V_we0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( tmp_12_reg_1791_pp1_iter1_reg );
    sensitive << ( ap_enable_reg_pp1_iter2 );

    SC_METHOD(thread_FR_3_V_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( zext_ln20_reg_1720_pp1_iter1_reg );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( zext_ln555_fu_1347_p1 );
    sensitive << ( ap_block_pp2_stage1 );
    sensitive << ( zext_ln555_3_fu_1523_p1 );

    SC_METHOD(thread_FR_3_V_address1);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( zext_ln555_1_fu_1383_p1 );
    sensitive << ( ap_block_pp2_stage1 );
    sensitive << ( zext_ln555_2_fu_1505_p1 );

    SC_METHOD(thread_FR_3_V_ce0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter2 );

    SC_METHOD(thread_FR_3_V_ce1);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_FR_3_V_d0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln209_6_fu_1326_p1 );
    sensitive << ( zext_ln209_7_fu_1330_p1 );

    SC_METHOD(thread_FR_3_V_we0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( tmp_13_reg_1804_pp1_iter1_reg );
    sensitive << ( ap_enable_reg_pp1_iter2 );

    SC_METHOD(thread_add_ln12_fu_1131_p2);
    sensitive << ( j_0_0_reg_882 );

    SC_METHOD(thread_add_ln19_fu_1175_p2);
    sensitive << ( ap_phi_mux_i_0_0_phi_fu_910_p4 );

    SC_METHOD(thread_add_ln31_fu_1535_p2);
    sensitive << ( k_0_0_reg_917 );

    SC_METHOD(thread_add_ln700_1_fu_1236_p2);
    sensitive << ( cnt_1_V_q0 );

    SC_METHOD(thread_add_ln700_2_fu_1243_p2);
    sensitive << ( cnt_2_V_q0 );

    SC_METHOD(thread_add_ln700_3_fu_1250_p2);
    sensitive << ( cnt_3_V_q0 );

    SC_METHOD(thread_add_ln700_fu_1229_p2);
    sensitive << ( cnt_0_V_q0 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp2_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp2_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state11);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state16);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_pp1_stage0);

    SC_METHOD(thread_ap_block_pp1_stage0_11001);

    SC_METHOD(thread_ap_block_pp1_stage0_subdone);

    SC_METHOD(thread_ap_block_pp1_stage1);

    SC_METHOD(thread_ap_block_pp1_stage1_11001);

    SC_METHOD(thread_ap_block_pp1_stage1_subdone);

    SC_METHOD(thread_ap_block_pp2_stage0);

    SC_METHOD(thread_ap_block_pp2_stage0_11001);

    SC_METHOD(thread_ap_block_pp2_stage0_subdone);

    SC_METHOD(thread_ap_block_pp2_stage1);

    SC_METHOD(thread_ap_block_pp2_stage1_11001);

    SC_METHOD(thread_ap_block_pp2_stage1_subdone);

    SC_METHOD(thread_ap_block_state10_pp1_stage0_iter2);

    SC_METHOD(thread_ap_block_state12_pp2_stage0_iter0);

    SC_METHOD(thread_ap_block_state13_pp2_stage1_iter0);

    SC_METHOD(thread_ap_block_state14_pp2_stage0_iter1);

    SC_METHOD(thread_ap_block_state15_pp2_stage1_iter1);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state6_pp1_stage0_iter0);

    SC_METHOD(thread_ap_block_state7_pp1_stage1_iter0);

    SC_METHOD(thread_ap_block_state8_pp1_stage0_iter1);

    SC_METHOD(thread_ap_block_state9_pp1_stage1_iter1);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( icmp_ln12_fu_929_p2 );

    SC_METHOD(thread_ap_condition_pp1_exit_iter0_state6);
    sensitive << ( icmp_ln19_fu_1151_p2 );

    SC_METHOD(thread_ap_condition_pp2_exit_iter0_state12);
    sensitive << ( icmp_ln31_fu_1341_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_enable_pp1);
    sensitive << ( ap_idle_pp1 );

    SC_METHOD(thread_ap_enable_pp2);
    sensitive << ( ap_idle_pp2 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_idle_pp1);
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );

    SC_METHOD(thread_ap_idle_pp2);
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );

    SC_METHOD(thread_ap_phi_mux_i_0_0_phi_fu_910_p4);
    sensitive << ( i_0_0_reg_906 );
    sensitive << ( icmp_ln19_reg_1716 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( add_ln19_reg_1756 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_ap_phi_mux_j_0_0_phi_fu_886_p4);
    sensitive << ( j_0_0_reg_882 );
    sensitive << ( icmp_ln12_reg_1637 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( add_ln12_reg_1711 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_k_0_0_phi_fu_921_p4);
    sensitive << ( k_0_0_reg_917 );
    sensitive << ( icmp_ln31_reg_1834 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( add_ln31_reg_2010 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_ap_rst_n_inv);
    sensitive << ( ap_rst_n );

    SC_METHOD(thread_cnt_0_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( zext_ln20_reg_1720 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( cnt_0_V_addr_5_reg_1769 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( zext_ln321_fu_958_p1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln321_2_fu_1137_p1 );
    sensitive << ( ap_block_pp1_stage1 );
    sensitive << ( zext_ln555_fu_1347_p1 );
    sensitive << ( ap_block_pp2_stage1 );
    sensitive << ( zext_ln555_2_fu_1505_p1 );

    SC_METHOD(thread_cnt_0_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( zext_ln20_reg_1720_pp1_iter1_reg );
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( cnt_0_V_addr_6_reg_1814 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln321_1_fu_1010_p1 );
    sensitive << ( zext_ln321_3_fu_1144_p1 );
    sensitive << ( ap_block_pp1_stage1 );
    sensitive << ( zext_ln555_1_fu_1383_p1 );
    sensitive << ( ap_block_pp2_stage1 );
    sensitive << ( zext_ln555_3_fu_1523_p1 );

    SC_METHOD(thread_cnt_0_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_block_pp1_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_cnt_0_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_block_pp1_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );

    SC_METHOD(thread_cnt_0_V_d0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( trunc_ln301_6_reg_1661 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( trunc_ln301_fu_953_p1 );
    sensitive << ( add_ln700_fu_1229_p2 );

    SC_METHOD(thread_cnt_0_V_d1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( trunc_ln301_9_reg_1686 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( trunc_ln301_3_fu_999_p1 );

    SC_METHOD(thread_cnt_0_V_we0);
    sensitive << ( icmp_ln12_reg_1637 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( trunc_ln301_11_reg_1761 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_cnt_0_V_we1);
    sensitive << ( icmp_ln12_reg_1637 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( tmp_10_reg_1765_pp1_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );

    SC_METHOD(thread_cnt_1_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( zext_ln20_reg_1720 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( cnt_1_V_addr_6_reg_1782 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( zext_ln321_fu_958_p1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln321_2_fu_1137_p1 );
    sensitive << ( ap_block_pp1_stage1 );
    sensitive << ( zext_ln555_fu_1347_p1 );
    sensitive << ( ap_block_pp2_stage1 );
    sensitive << ( zext_ln555_2_fu_1505_p1 );

    SC_METHOD(thread_cnt_1_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( zext_ln20_reg_1720_pp1_iter1_reg );
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( cnt_1_V_addr_7_reg_1819 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln321_1_fu_1010_p1 );
    sensitive << ( zext_ln321_3_fu_1144_p1 );
    sensitive << ( ap_block_pp1_stage1 );
    sensitive << ( zext_ln555_1_fu_1383_p1 );
    sensitive << ( ap_block_pp2_stage1 );
    sensitive << ( zext_ln555_3_fu_1523_p1 );

    SC_METHOD(thread_cnt_1_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_block_pp1_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_cnt_1_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_block_pp1_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );

    SC_METHOD(thread_cnt_1_V_d0);
    sensitive << ( counts_0_q0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( trunc_ln301_7_reg_1671 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( add_ln700_1_fu_1236_p2 );

    SC_METHOD(thread_cnt_1_V_d1);
    sensitive << ( counts_1_q0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( trunc_ln301_s_reg_1696 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_cnt_1_V_we0);
    sensitive << ( icmp_ln12_reg_1637 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( trunc_ln301_12_reg_1774 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_cnt_1_V_we1);
    sensitive << ( icmp_ln12_reg_1637 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( tmp_11_reg_1778_pp1_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );

    SC_METHOD(thread_cnt_2_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( zext_ln20_reg_1720 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( cnt_2_V_addr_7_reg_1795 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( zext_ln321_fu_958_p1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln321_2_fu_1137_p1 );
    sensitive << ( ap_block_pp1_stage1 );
    sensitive << ( zext_ln555_fu_1347_p1 );
    sensitive << ( ap_block_pp2_stage1 );
    sensitive << ( zext_ln555_2_fu_1505_p1 );

    SC_METHOD(thread_cnt_2_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( zext_ln20_reg_1720_pp1_iter1_reg );
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( cnt_2_V_addr_8_reg_1824 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln321_1_fu_1010_p1 );
    sensitive << ( zext_ln321_3_fu_1144_p1 );
    sensitive << ( ap_block_pp1_stage1 );
    sensitive << ( zext_ln555_1_fu_1383_p1 );
    sensitive << ( ap_block_pp2_stage1 );
    sensitive << ( zext_ln555_3_fu_1523_p1 );

    SC_METHOD(thread_cnt_2_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_block_pp1_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_cnt_2_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_block_pp1_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );

    SC_METHOD(thread_cnt_2_V_d0);
    sensitive << ( counts_0_q0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( trunc_ln301_8_reg_1676 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( add_ln700_2_fu_1243_p2 );

    SC_METHOD(thread_cnt_2_V_d1);
    sensitive << ( counts_1_q0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( trunc_ln301_10_reg_1701 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_cnt_2_V_we0);
    sensitive << ( icmp_ln12_reg_1637 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( trunc_ln301_13_reg_1787 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_cnt_2_V_we1);
    sensitive << ( icmp_ln12_reg_1637 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( tmp_12_reg_1791_pp1_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );

    SC_METHOD(thread_cnt_3_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( zext_ln20_reg_1720 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( cnt_3_V_addr_8_reg_1809 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( zext_ln321_fu_958_p1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln321_2_fu_1137_p1 );
    sensitive << ( ap_block_pp1_stage1 );
    sensitive << ( zext_ln555_fu_1347_p1 );
    sensitive << ( ap_block_pp2_stage1 );
    sensitive << ( zext_ln555_2_fu_1505_p1 );

    SC_METHOD(thread_cnt_3_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( zext_ln20_reg_1720_pp1_iter1_reg );
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( cnt_3_V_addr_9_reg_1829 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln321_1_fu_1010_p1 );
    sensitive << ( zext_ln321_3_fu_1144_p1 );
    sensitive << ( ap_block_pp1_stage1 );
    sensitive << ( zext_ln555_1_fu_1383_p1 );
    sensitive << ( ap_block_pp2_stage1 );
    sensitive << ( zext_ln555_3_fu_1523_p1 );

    SC_METHOD(thread_cnt_3_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_block_pp1_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_cnt_3_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp1_stage1 );
    sensitive << ( ap_block_pp1_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );

    SC_METHOD(thread_cnt_3_V_d0);
    sensitive << ( counts_0_q0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( trunc_ln302_2_reg_1681 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( add_ln700_3_fu_1250_p2 );

    SC_METHOD(thread_cnt_3_V_d1);
    sensitive << ( counts_1_q0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( trunc_ln302_3_reg_1706 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_cnt_3_V_we0);
    sensitive << ( icmp_ln12_reg_1637 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( trunc_ln301_14_reg_1800 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_cnt_3_V_we1);
    sensitive << ( icmp_ln12_reg_1637 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( tmp_13_reg_1804_pp1_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );

    SC_METHOD(thread_counts_0_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln36_1_reg_1858 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln13_fu_945_p1 );
    sensitive << ( ap_block_pp2_stage1 );

    SC_METHOD(thread_counts_0_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_counts_0_d0);
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_block_pp2_stage1 );
    sensitive << ( tmp_3_fu_1395_p8 );

    SC_METHOD(thread_counts_0_we0);
    sensitive << ( icmp_ln31_reg_1834 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_counts_1_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln36_1_reg_1858 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln13_fu_945_p1 );
    sensitive << ( ap_block_pp2_stage1 );

    SC_METHOD(thread_counts_1_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_counts_1_d0);
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_block_pp2_stage1 );
    sensitive << ( tmp_4_fu_1447_p8 );

    SC_METHOD(thread_counts_1_we0);
    sensitive << ( icmp_ln31_reg_1834 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_counts_2_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( zext_ln36_1_reg_1858 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( zext_ln13_fu_945_p1 );

    SC_METHOD(thread_counts_2_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter1 );

    SC_METHOD(thread_counts_2_d0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( tmp_5_fu_1541_p8 );

    SC_METHOD(thread_counts_2_we0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter1 );

    SC_METHOD(thread_counts_3_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( zext_ln36_1_reg_1858 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( zext_ln13_fu_945_p1 );

    SC_METHOD(thread_counts_3_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter1 );

    SC_METHOD(thread_counts_3_d0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( tmp_6_fu_1564_p8 );

    SC_METHOD(thread_counts_3_we0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter1 );

    SC_METHOD(thread_icmp_ln12_fu_929_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_j_0_0_phi_fu_886_p4 );

    SC_METHOD(thread_icmp_ln19_fu_1151_p2);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_phi_mux_i_0_0_phi_fu_910_p4 );

    SC_METHOD(thread_icmp_ln31_fu_1341_p2);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_phi_mux_k_0_0_phi_fu_921_p4 );

    SC_METHOD(thread_inputs_0_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( zext_ln20_fu_1167_p1 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_inputs_0_ce0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_inputs_1_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( zext_ln20_fu_1167_p1 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_inputs_1_ce0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_inputs_2_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( zext_ln20_fu_1167_p1 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_inputs_2_ce0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_inputs_3_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( zext_ln20_fu_1167_p1 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_inputs_3_ce0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_lshr_ln1_fu_1157_p4);
    sensitive << ( ap_phi_mux_i_0_0_phi_fu_910_p4 );

    SC_METHOD(thread_lshr_ln2_fu_1359_p4);
    sensitive << ( ap_phi_mux_k_0_0_phi_fu_921_p4 );

    SC_METHOD(thread_lshr_ln_fu_935_p4);
    sensitive << ( ap_phi_mux_j_0_0_phi_fu_886_p4 );

    SC_METHOD(thread_or_ln321_1_fu_1055_p2);
    sensitive << ( j_0_0_reg_882 );

    SC_METHOD(thread_or_ln321_2_fu_1095_p2);
    sensitive << ( j_0_0_reg_882 );

    SC_METHOD(thread_or_ln321_fu_1004_p2);
    sensitive << ( j_0_0_reg_882 );

    SC_METHOD(thread_or_ln555_1_fu_1499_p2);
    sensitive << ( k_0_0_reg_917 );

    SC_METHOD(thread_or_ln555_2_fu_1517_p2);
    sensitive << ( k_0_0_reg_917 );

    SC_METHOD(thread_or_ln555_fu_1377_p2);
    sensitive << ( ap_phi_mux_k_0_0_phi_fu_921_p4 );

    SC_METHOD(thread_outputs_0_address0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( zext_ln36_1_fu_1369_p1 );
    sensitive << ( zext_ln36_1_reg_1858 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage1 );

    SC_METHOD(thread_outputs_0_ce0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_outputs_0_d0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage1 );
    sensitive << ( zext_ln42_fu_1442_p1 );

    SC_METHOD(thread_outputs_0_we0);
    sensitive << ( p_090_0217_0_reg_894 );
    sensitive << ( icmp_ln31_fu_1341_p2 );
    sensitive << ( icmp_ln31_reg_1834 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_outputs_1_address0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( zext_ln36_1_fu_1369_p1 );
    sensitive << ( zext_ln36_1_reg_1858 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage1 );

    SC_METHOD(thread_outputs_1_ce0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_outputs_1_d0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage1 );
    sensitive << ( zext_ln42_1_fu_1494_p1 );

    SC_METHOD(thread_outputs_1_we0);
    sensitive << ( p_090_0217_0_reg_894 );
    sensitive << ( icmp_ln31_fu_1341_p2 );
    sensitive << ( icmp_ln31_reg_1834 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_outputs_2_address0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( zext_ln36_1_fu_1369_p1 );
    sensitive << ( zext_ln36_1_reg_1858_pp2_iter1_reg );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage1 );

    SC_METHOD(thread_outputs_2_ce0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );

    SC_METHOD(thread_outputs_2_d0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage1 );
    sensitive << ( zext_ln42_2_fu_1607_p1 );

    SC_METHOD(thread_outputs_2_we0);
    sensitive << ( p_090_0217_0_reg_894 );
    sensitive << ( icmp_ln31_fu_1341_p2 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );

    SC_METHOD(thread_outputs_3_address0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( zext_ln36_1_fu_1369_p1 );
    sensitive << ( zext_ln36_1_reg_1858_pp2_iter1_reg );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage1 );

    SC_METHOD(thread_outputs_3_ce0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );

    SC_METHOD(thread_outputs_3_d0);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage1 );
    sensitive << ( zext_ln42_3_fu_1632_p1 );

    SC_METHOD(thread_outputs_3_we0);
    sensitive << ( p_090_0217_0_reg_894 );
    sensitive << ( icmp_ln31_fu_1341_p2 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_block_pp2_stage1_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );

    SC_METHOD(thread_shl_ln1503_1_fu_1278_p2);
    sensitive << ( cnt_1_V_q1 );

    SC_METHOD(thread_shl_ln1503_2_fu_1299_p2);
    sensitive << ( cnt_2_V_q1 );

    SC_METHOD(thread_shl_ln1503_3_fu_1320_p2);
    sensitive << ( cnt_3_V_q1 );

    SC_METHOD(thread_shl_ln1503_fu_1257_p2);
    sensitive << ( cnt_0_V_q1 );

    SC_METHOD(thread_tmp_3_fu_1395_p8);
    sensitive << ( cnt_0_V_q0 );
    sensitive << ( cnt_1_V_q0 );
    sensitive << ( cnt_2_V_q0 );
    sensitive << ( cnt_3_V_q0 );

    SC_METHOD(thread_tmp_4_fu_1447_p8);
    sensitive << ( cnt_0_V_q1 );
    sensitive << ( cnt_1_V_q1 );
    sensitive << ( cnt_2_V_q1 );
    sensitive << ( cnt_3_V_q1 );

    SC_METHOD(thread_tmp_5_fu_1541_p8);
    sensitive << ( cnt_0_V_q0 );
    sensitive << ( cnt_1_V_q0 );
    sensitive << ( cnt_2_V_q0 );
    sensitive << ( cnt_3_V_q0 );

    SC_METHOD(thread_tmp_6_fu_1564_p8);
    sensitive << ( cnt_0_V_q1 );
    sensitive << ( cnt_1_V_q1 );
    sensitive << ( cnt_2_V_q1 );
    sensitive << ( cnt_3_V_q1 );

    SC_METHOD(thread_tmp_7_fu_1430_p5);
    sensitive << ( FR_3_V_q0 );
    sensitive << ( zext_ln555_6_fu_1426_p1 );
    sensitive << ( zext_ln555_5_fu_1422_p1 );
    sensitive << ( zext_ln555_4_fu_1418_p1 );

    SC_METHOD(thread_tmp_8_fu_1482_p5);
    sensitive << ( FR_3_V_q1 );
    sensitive << ( zext_ln555_9_fu_1478_p1 );
    sensitive << ( zext_ln555_8_fu_1474_p1 );
    sensitive << ( zext_ln555_7_fu_1470_p1 );

    SC_METHOD(thread_tmp_9_fu_1596_p5);
    sensitive << ( FR_3_V_load_2_reg_2030 );
    sensitive << ( zext_ln555_12_fu_1593_p1 );
    sensitive << ( zext_ln555_11_fu_1590_p1 );
    sensitive << ( zext_ln555_10_fu_1587_p1 );

    SC_METHOD(thread_tmp_s_fu_1621_p5);
    sensitive << ( FR_3_V_load_3_reg_2050 );
    sensitive << ( zext_ln555_15_fu_1618_p1 );
    sensitive << ( zext_ln555_14_fu_1615_p1 );
    sensitive << ( zext_ln555_13_fu_1612_p1 );

    SC_METHOD(thread_trunc_ln301_11_fu_1181_p1);
    sensitive << ( inputs_0_q0 );

    SC_METHOD(thread_trunc_ln301_12_fu_1193_p1);
    sensitive << ( inputs_1_q0 );

    SC_METHOD(thread_trunc_ln301_13_fu_1205_p1);
    sensitive << ( inputs_2_q0 );

    SC_METHOD(thread_trunc_ln301_14_fu_1217_p1);
    sensitive << ( inputs_3_q0 );

    SC_METHOD(thread_trunc_ln301_3_fu_999_p1);
    sensitive << ( counts_1_q0 );

    SC_METHOD(thread_trunc_ln301_6_fu_1051_p1);
    sensitive << ( counts_2_q0 );

    SC_METHOD(thread_trunc_ln301_9_fu_1091_p1);
    sensitive << ( counts_3_q0 );

    SC_METHOD(thread_trunc_ln301_fu_953_p1);
    sensitive << ( counts_0_q0 );

    SC_METHOD(thread_zext_ln13_fu_945_p1);
    sensitive << ( lshr_ln_fu_935_p4 );

    SC_METHOD(thread_zext_ln209_1_fu_1267_p1);
    sensitive << ( cnt_0_V_q1 );

    SC_METHOD(thread_zext_ln209_2_fu_1284_p1);
    sensitive << ( shl_ln1503_1_fu_1278_p2 );

    SC_METHOD(thread_zext_ln209_3_fu_1288_p1);
    sensitive << ( cnt_1_V_q1 );

    SC_METHOD(thread_zext_ln209_4_fu_1305_p1);
    sensitive << ( shl_ln1503_2_fu_1299_p2 );

    SC_METHOD(thread_zext_ln209_5_fu_1309_p1);
    sensitive << ( cnt_2_V_q1 );

    SC_METHOD(thread_zext_ln209_6_fu_1326_p1);
    sensitive << ( shl_ln1503_3_fu_1320_p2 );

    SC_METHOD(thread_zext_ln209_7_fu_1330_p1);
    sensitive << ( cnt_3_V_q1 );

    SC_METHOD(thread_zext_ln209_fu_1263_p1);
    sensitive << ( shl_ln1503_fu_1257_p2 );

    SC_METHOD(thread_zext_ln20_fu_1167_p1);
    sensitive << ( lshr_ln1_fu_1157_p4 );

    SC_METHOD(thread_zext_ln321_1_fu_1010_p1);
    sensitive << ( or_ln321_fu_1004_p2 );

    SC_METHOD(thread_zext_ln321_2_fu_1137_p1);
    sensitive << ( or_ln321_1_reg_1666 );

    SC_METHOD(thread_zext_ln321_3_fu_1144_p1);
    sensitive << ( or_ln321_2_reg_1691 );

    SC_METHOD(thread_zext_ln321_fu_958_p1);
    sensitive << ( j_0_0_reg_882 );

    SC_METHOD(thread_zext_ln36_1_fu_1369_p1);
    sensitive << ( lshr_ln2_fu_1359_p4 );

    SC_METHOD(thread_zext_ln42_1_fu_1494_p1);
    sensitive << ( tmp_8_fu_1482_p5 );

    SC_METHOD(thread_zext_ln42_2_fu_1607_p1);
    sensitive << ( tmp_9_fu_1596_p5 );

    SC_METHOD(thread_zext_ln42_3_fu_1632_p1);
    sensitive << ( tmp_s_fu_1621_p5 );

    SC_METHOD(thread_zext_ln42_fu_1442_p1);
    sensitive << ( tmp_7_fu_1430_p5 );

    SC_METHOD(thread_zext_ln555_10_fu_1587_p1);
    sensitive << ( FR_0_V_load_2_reg_2015 );

    SC_METHOD(thread_zext_ln555_11_fu_1590_p1);
    sensitive << ( FR_1_V_load_2_reg_2020 );

    SC_METHOD(thread_zext_ln555_12_fu_1593_p1);
    sensitive << ( FR_2_V_load_2_reg_2025 );

    SC_METHOD(thread_zext_ln555_13_fu_1612_p1);
    sensitive << ( FR_0_V_load_3_reg_2035 );

    SC_METHOD(thread_zext_ln555_14_fu_1615_p1);
    sensitive << ( FR_1_V_load_3_reg_2040 );

    SC_METHOD(thread_zext_ln555_15_fu_1618_p1);
    sensitive << ( FR_2_V_load_3_reg_2045 );

    SC_METHOD(thread_zext_ln555_1_fu_1383_p1);
    sensitive << ( or_ln555_fu_1377_p2 );

    SC_METHOD(thread_zext_ln555_2_fu_1505_p1);
    sensitive << ( or_ln555_1_fu_1499_p2 );

    SC_METHOD(thread_zext_ln555_3_fu_1523_p1);
    sensitive << ( or_ln555_2_fu_1517_p2 );

    SC_METHOD(thread_zext_ln555_4_fu_1418_p1);
    sensitive << ( FR_0_V_q0 );

    SC_METHOD(thread_zext_ln555_5_fu_1422_p1);
    sensitive << ( FR_1_V_q0 );

    SC_METHOD(thread_zext_ln555_6_fu_1426_p1);
    sensitive << ( FR_2_V_q0 );

    SC_METHOD(thread_zext_ln555_7_fu_1470_p1);
    sensitive << ( FR_0_V_q1 );

    SC_METHOD(thread_zext_ln555_8_fu_1474_p1);
    sensitive << ( FR_1_V_q1 );

    SC_METHOD(thread_zext_ln555_9_fu_1478_p1);
    sensitive << ( FR_2_V_q1 );

    SC_METHOD(thread_zext_ln555_fu_1347_p1);
    sensitive << ( ap_phi_mux_k_0_0_phi_fu_921_p4 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( icmp_ln12_fu_929_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( icmp_ln19_fu_1151_p2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( icmp_ln31_fu_1341_p2 );
    sensitive << ( ap_CS_fsm_pp2_stage1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_block_pp0_stage1_subdone );
    sensitive << ( ap_block_pp1_stage0_subdone );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage1_subdone );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_block_pp2_stage0_subdone );
    sensitive << ( ap_block_pp2_stage1_subdone );

    SC_THREAD(thread_hdltv_gen);
    sensitive << ( ap_clk.pos() );

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "0000000001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter2 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "estimate_FR_2_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst_n, "(port)ap_rst_n");
    sc_trace(mVcdFile, s_axi_AXILiteS_AWVALID, "(port)s_axi_AXILiteS_AWVALID");
    sc_trace(mVcdFile, s_axi_AXILiteS_AWREADY, "(port)s_axi_AXILiteS_AWREADY");
    sc_trace(mVcdFile, s_axi_AXILiteS_AWADDR, "(port)s_axi_AXILiteS_AWADDR");
    sc_trace(mVcdFile, s_axi_AXILiteS_WVALID, "(port)s_axi_AXILiteS_WVALID");
    sc_trace(mVcdFile, s_axi_AXILiteS_WREADY, "(port)s_axi_AXILiteS_WREADY");
    sc_trace(mVcdFile, s_axi_AXILiteS_WDATA, "(port)s_axi_AXILiteS_WDATA");
    sc_trace(mVcdFile, s_axi_AXILiteS_WSTRB, "(port)s_axi_AXILiteS_WSTRB");
    sc_trace(mVcdFile, s_axi_AXILiteS_ARVALID, "(port)s_axi_AXILiteS_ARVALID");
    sc_trace(mVcdFile, s_axi_AXILiteS_ARREADY, "(port)s_axi_AXILiteS_ARREADY");
    sc_trace(mVcdFile, s_axi_AXILiteS_ARADDR, "(port)s_axi_AXILiteS_ARADDR");
    sc_trace(mVcdFile, s_axi_AXILiteS_RVALID, "(port)s_axi_AXILiteS_RVALID");
    sc_trace(mVcdFile, s_axi_AXILiteS_RREADY, "(port)s_axi_AXILiteS_RREADY");
    sc_trace(mVcdFile, s_axi_AXILiteS_RDATA, "(port)s_axi_AXILiteS_RDATA");
    sc_trace(mVcdFile, s_axi_AXILiteS_RRESP, "(port)s_axi_AXILiteS_RRESP");
    sc_trace(mVcdFile, s_axi_AXILiteS_BVALID, "(port)s_axi_AXILiteS_BVALID");
    sc_trace(mVcdFile, s_axi_AXILiteS_BREADY, "(port)s_axi_AXILiteS_BREADY");
    sc_trace(mVcdFile, s_axi_AXILiteS_BRESP, "(port)s_axi_AXILiteS_BRESP");
    sc_trace(mVcdFile, interrupt, "(port)interrupt");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_rst_n_inv, "ap_rst_n_inv");
    sc_trace(mVcdFile, ap_start, "ap_start");
    sc_trace(mVcdFile, ap_done, "ap_done");
    sc_trace(mVcdFile, ap_idle, "ap_idle");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, ap_ready, "ap_ready");
    sc_trace(mVcdFile, inputs_0_address0, "inputs_0_address0");
    sc_trace(mVcdFile, inputs_0_ce0, "inputs_0_ce0");
    sc_trace(mVcdFile, inputs_0_q0, "inputs_0_q0");
    sc_trace(mVcdFile, inputs_1_address0, "inputs_1_address0");
    sc_trace(mVcdFile, inputs_1_ce0, "inputs_1_ce0");
    sc_trace(mVcdFile, inputs_1_q0, "inputs_1_q0");
    sc_trace(mVcdFile, inputs_2_address0, "inputs_2_address0");
    sc_trace(mVcdFile, inputs_2_ce0, "inputs_2_ce0");
    sc_trace(mVcdFile, inputs_2_q0, "inputs_2_q0");
    sc_trace(mVcdFile, inputs_3_address0, "inputs_3_address0");
    sc_trace(mVcdFile, inputs_3_ce0, "inputs_3_ce0");
    sc_trace(mVcdFile, inputs_3_q0, "inputs_3_q0");
    sc_trace(mVcdFile, counts_0_address0, "counts_0_address0");
    sc_trace(mVcdFile, counts_0_ce0, "counts_0_ce0");
    sc_trace(mVcdFile, counts_0_we0, "counts_0_we0");
    sc_trace(mVcdFile, counts_0_d0, "counts_0_d0");
    sc_trace(mVcdFile, counts_0_q0, "counts_0_q0");
    sc_trace(mVcdFile, counts_1_address0, "counts_1_address0");
    sc_trace(mVcdFile, counts_1_ce0, "counts_1_ce0");
    sc_trace(mVcdFile, counts_1_we0, "counts_1_we0");
    sc_trace(mVcdFile, counts_1_d0, "counts_1_d0");
    sc_trace(mVcdFile, counts_1_q0, "counts_1_q0");
    sc_trace(mVcdFile, counts_2_address0, "counts_2_address0");
    sc_trace(mVcdFile, counts_2_ce0, "counts_2_ce0");
    sc_trace(mVcdFile, counts_2_we0, "counts_2_we0");
    sc_trace(mVcdFile, counts_2_d0, "counts_2_d0");
    sc_trace(mVcdFile, counts_2_q0, "counts_2_q0");
    sc_trace(mVcdFile, counts_3_address0, "counts_3_address0");
    sc_trace(mVcdFile, counts_3_ce0, "counts_3_ce0");
    sc_trace(mVcdFile, counts_3_we0, "counts_3_we0");
    sc_trace(mVcdFile, counts_3_d0, "counts_3_d0");
    sc_trace(mVcdFile, counts_3_q0, "counts_3_q0");
    sc_trace(mVcdFile, outputs_0_address0, "outputs_0_address0");
    sc_trace(mVcdFile, outputs_0_ce0, "outputs_0_ce0");
    sc_trace(mVcdFile, outputs_0_we0, "outputs_0_we0");
    sc_trace(mVcdFile, outputs_0_d0, "outputs_0_d0");
    sc_trace(mVcdFile, outputs_1_address0, "outputs_1_address0");
    sc_trace(mVcdFile, outputs_1_ce0, "outputs_1_ce0");
    sc_trace(mVcdFile, outputs_1_we0, "outputs_1_we0");
    sc_trace(mVcdFile, outputs_1_d0, "outputs_1_d0");
    sc_trace(mVcdFile, outputs_2_address0, "outputs_2_address0");
    sc_trace(mVcdFile, outputs_2_ce0, "outputs_2_ce0");
    sc_trace(mVcdFile, outputs_2_we0, "outputs_2_we0");
    sc_trace(mVcdFile, outputs_2_d0, "outputs_2_d0");
    sc_trace(mVcdFile, outputs_3_address0, "outputs_3_address0");
    sc_trace(mVcdFile, outputs_3_ce0, "outputs_3_ce0");
    sc_trace(mVcdFile, outputs_3_we0, "outputs_3_we0");
    sc_trace(mVcdFile, outputs_3_d0, "outputs_3_d0");
    sc_trace(mVcdFile, j_0_0_reg_882, "j_0_0_reg_882");
    sc_trace(mVcdFile, p_090_0217_0_reg_894, "p_090_0217_0_reg_894");
    sc_trace(mVcdFile, i_0_0_reg_906, "i_0_0_reg_906");
    sc_trace(mVcdFile, k_0_0_reg_917, "k_0_0_reg_917");
    sc_trace(mVcdFile, icmp_ln12_fu_929_p2, "icmp_ln12_fu_929_p2");
    sc_trace(mVcdFile, icmp_ln12_reg_1637, "icmp_ln12_reg_1637");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter1, "ap_block_state4_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, trunc_ln301_6_fu_1051_p1, "trunc_ln301_6_fu_1051_p1");
    sc_trace(mVcdFile, trunc_ln301_6_reg_1661, "trunc_ln301_6_reg_1661");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage1_iter0, "ap_block_state3_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, or_ln321_1_fu_1055_p2, "or_ln321_1_fu_1055_p2");
    sc_trace(mVcdFile, or_ln321_1_reg_1666, "or_ln321_1_reg_1666");
    sc_trace(mVcdFile, trunc_ln301_7_reg_1671, "trunc_ln301_7_reg_1671");
    sc_trace(mVcdFile, trunc_ln301_8_reg_1676, "trunc_ln301_8_reg_1676");
    sc_trace(mVcdFile, trunc_ln302_2_reg_1681, "trunc_ln302_2_reg_1681");
    sc_trace(mVcdFile, trunc_ln301_9_fu_1091_p1, "trunc_ln301_9_fu_1091_p1");
    sc_trace(mVcdFile, trunc_ln301_9_reg_1686, "trunc_ln301_9_reg_1686");
    sc_trace(mVcdFile, or_ln321_2_fu_1095_p2, "or_ln321_2_fu_1095_p2");
    sc_trace(mVcdFile, or_ln321_2_reg_1691, "or_ln321_2_reg_1691");
    sc_trace(mVcdFile, trunc_ln301_s_reg_1696, "trunc_ln301_s_reg_1696");
    sc_trace(mVcdFile, trunc_ln301_10_reg_1701, "trunc_ln301_10_reg_1701");
    sc_trace(mVcdFile, trunc_ln302_3_reg_1706, "trunc_ln302_3_reg_1706");
    sc_trace(mVcdFile, add_ln12_fu_1131_p2, "add_ln12_fu_1131_p2");
    sc_trace(mVcdFile, add_ln12_reg_1711, "add_ln12_reg_1711");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, icmp_ln19_fu_1151_p2, "icmp_ln19_fu_1151_p2");
    sc_trace(mVcdFile, icmp_ln19_reg_1716, "icmp_ln19_reg_1716");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage0, "ap_CS_fsm_pp1_stage0");
    sc_trace(mVcdFile, ap_block_state6_pp1_stage0_iter0, "ap_block_state6_pp1_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state8_pp1_stage0_iter1, "ap_block_state8_pp1_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state10_pp1_stage0_iter2, "ap_block_state10_pp1_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp1_stage0_11001, "ap_block_pp1_stage0_11001");
    sc_trace(mVcdFile, icmp_ln19_reg_1716_pp1_iter1_reg, "icmp_ln19_reg_1716_pp1_iter1_reg");
    sc_trace(mVcdFile, zext_ln20_fu_1167_p1, "zext_ln20_fu_1167_p1");
    sc_trace(mVcdFile, zext_ln20_reg_1720, "zext_ln20_reg_1720");
    sc_trace(mVcdFile, zext_ln20_reg_1720_pp1_iter1_reg, "zext_ln20_reg_1720_pp1_iter1_reg");
    sc_trace(mVcdFile, add_ln19_fu_1175_p2, "add_ln19_fu_1175_p2");
    sc_trace(mVcdFile, add_ln19_reg_1756, "add_ln19_reg_1756");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter0, "ap_enable_reg_pp1_iter0");
    sc_trace(mVcdFile, trunc_ln301_11_fu_1181_p1, "trunc_ln301_11_fu_1181_p1");
    sc_trace(mVcdFile, trunc_ln301_11_reg_1761, "trunc_ln301_11_reg_1761");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage1, "ap_CS_fsm_pp1_stage1");
    sc_trace(mVcdFile, ap_block_state7_pp1_stage1_iter0, "ap_block_state7_pp1_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state9_pp1_stage1_iter1, "ap_block_state9_pp1_stage1_iter1");
    sc_trace(mVcdFile, ap_block_pp1_stage1_11001, "ap_block_pp1_stage1_11001");
    sc_trace(mVcdFile, tmp_10_reg_1765, "tmp_10_reg_1765");
    sc_trace(mVcdFile, tmp_10_reg_1765_pp1_iter1_reg, "tmp_10_reg_1765_pp1_iter1_reg");
    sc_trace(mVcdFile, cnt_0_V_addr_5_reg_1769, "cnt_0_V_addr_5_reg_1769");
    sc_trace(mVcdFile, trunc_ln301_12_fu_1193_p1, "trunc_ln301_12_fu_1193_p1");
    sc_trace(mVcdFile, trunc_ln301_12_reg_1774, "trunc_ln301_12_reg_1774");
    sc_trace(mVcdFile, tmp_11_reg_1778, "tmp_11_reg_1778");
    sc_trace(mVcdFile, tmp_11_reg_1778_pp1_iter1_reg, "tmp_11_reg_1778_pp1_iter1_reg");
    sc_trace(mVcdFile, cnt_1_V_addr_6_reg_1782, "cnt_1_V_addr_6_reg_1782");
    sc_trace(mVcdFile, trunc_ln301_13_fu_1205_p1, "trunc_ln301_13_fu_1205_p1");
    sc_trace(mVcdFile, trunc_ln301_13_reg_1787, "trunc_ln301_13_reg_1787");
    sc_trace(mVcdFile, tmp_12_reg_1791, "tmp_12_reg_1791");
    sc_trace(mVcdFile, tmp_12_reg_1791_pp1_iter1_reg, "tmp_12_reg_1791_pp1_iter1_reg");
    sc_trace(mVcdFile, cnt_2_V_addr_7_reg_1795, "cnt_2_V_addr_7_reg_1795");
    sc_trace(mVcdFile, trunc_ln301_14_fu_1217_p1, "trunc_ln301_14_fu_1217_p1");
    sc_trace(mVcdFile, trunc_ln301_14_reg_1800, "trunc_ln301_14_reg_1800");
    sc_trace(mVcdFile, tmp_13_reg_1804, "tmp_13_reg_1804");
    sc_trace(mVcdFile, tmp_13_reg_1804_pp1_iter1_reg, "tmp_13_reg_1804_pp1_iter1_reg");
    sc_trace(mVcdFile, cnt_3_V_addr_8_reg_1809, "cnt_3_V_addr_8_reg_1809");
    sc_trace(mVcdFile, cnt_0_V_addr_6_reg_1814, "cnt_0_V_addr_6_reg_1814");
    sc_trace(mVcdFile, cnt_1_V_addr_7_reg_1819, "cnt_1_V_addr_7_reg_1819");
    sc_trace(mVcdFile, cnt_2_V_addr_8_reg_1824, "cnt_2_V_addr_8_reg_1824");
    sc_trace(mVcdFile, cnt_3_V_addr_9_reg_1829, "cnt_3_V_addr_9_reg_1829");
    sc_trace(mVcdFile, icmp_ln31_fu_1341_p2, "icmp_ln31_fu_1341_p2");
    sc_trace(mVcdFile, icmp_ln31_reg_1834, "icmp_ln31_reg_1834");
    sc_trace(mVcdFile, ap_CS_fsm_pp2_stage0, "ap_CS_fsm_pp2_stage0");
    sc_trace(mVcdFile, ap_block_state12_pp2_stage0_iter0, "ap_block_state12_pp2_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state14_pp2_stage0_iter1, "ap_block_state14_pp2_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp2_stage0_11001, "ap_block_pp2_stage0_11001");
    sc_trace(mVcdFile, zext_ln36_1_fu_1369_p1, "zext_ln36_1_fu_1369_p1");
    sc_trace(mVcdFile, zext_ln36_1_reg_1858, "zext_ln36_1_reg_1858");
    sc_trace(mVcdFile, zext_ln36_1_reg_1858_pp2_iter1_reg, "zext_ln36_1_reg_1858_pp2_iter1_reg");
    sc_trace(mVcdFile, ap_CS_fsm_pp2_stage1, "ap_CS_fsm_pp2_stage1");
    sc_trace(mVcdFile, ap_block_state13_pp2_stage1_iter0, "ap_block_state13_pp2_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state15_pp2_stage1_iter1, "ap_block_state15_pp2_stage1_iter1");
    sc_trace(mVcdFile, ap_block_pp2_stage1_11001, "ap_block_pp2_stage1_11001");
    sc_trace(mVcdFile, add_ln31_fu_1535_p2, "add_ln31_fu_1535_p2");
    sc_trace(mVcdFile, add_ln31_reg_2010, "add_ln31_reg_2010");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter0, "ap_enable_reg_pp2_iter0");
    sc_trace(mVcdFile, FR_0_V_q1, "FR_0_V_q1");
    sc_trace(mVcdFile, FR_0_V_load_2_reg_2015, "FR_0_V_load_2_reg_2015");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter1, "ap_enable_reg_pp2_iter1");
    sc_trace(mVcdFile, FR_1_V_q1, "FR_1_V_q1");
    sc_trace(mVcdFile, FR_1_V_load_2_reg_2020, "FR_1_V_load_2_reg_2020");
    sc_trace(mVcdFile, FR_2_V_q1, "FR_2_V_q1");
    sc_trace(mVcdFile, FR_2_V_load_2_reg_2025, "FR_2_V_load_2_reg_2025");
    sc_trace(mVcdFile, FR_3_V_q1, "FR_3_V_q1");
    sc_trace(mVcdFile, FR_3_V_load_2_reg_2030, "FR_3_V_load_2_reg_2030");
    sc_trace(mVcdFile, FR_0_V_q0, "FR_0_V_q0");
    sc_trace(mVcdFile, FR_0_V_load_3_reg_2035, "FR_0_V_load_3_reg_2035");
    sc_trace(mVcdFile, FR_1_V_q0, "FR_1_V_q0");
    sc_trace(mVcdFile, FR_1_V_load_3_reg_2040, "FR_1_V_load_3_reg_2040");
    sc_trace(mVcdFile, FR_2_V_q0, "FR_2_V_q0");
    sc_trace(mVcdFile, FR_2_V_load_3_reg_2045, "FR_2_V_load_3_reg_2045");
    sc_trace(mVcdFile, FR_3_V_q0, "FR_3_V_q0");
    sc_trace(mVcdFile, FR_3_V_load_3_reg_2050, "FR_3_V_load_3_reg_2050");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, ap_block_pp1_stage0_subdone, "ap_block_pp1_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp1_exit_iter0_state6, "ap_condition_pp1_exit_iter0_state6");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter1, "ap_enable_reg_pp1_iter1");
    sc_trace(mVcdFile, ap_block_pp1_stage1_subdone, "ap_block_pp1_stage1_subdone");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter2, "ap_enable_reg_pp1_iter2");
    sc_trace(mVcdFile, ap_CS_fsm_state11, "ap_CS_fsm_state11");
    sc_trace(mVcdFile, ap_block_pp2_stage0_subdone, "ap_block_pp2_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp2_exit_iter0_state12, "ap_condition_pp2_exit_iter0_state12");
    sc_trace(mVcdFile, ap_block_pp2_stage1_subdone, "ap_block_pp2_stage1_subdone");
    sc_trace(mVcdFile, cnt_0_V_address0, "cnt_0_V_address0");
    sc_trace(mVcdFile, cnt_0_V_ce0, "cnt_0_V_ce0");
    sc_trace(mVcdFile, cnt_0_V_we0, "cnt_0_V_we0");
    sc_trace(mVcdFile, cnt_0_V_d0, "cnt_0_V_d0");
    sc_trace(mVcdFile, cnt_0_V_q0, "cnt_0_V_q0");
    sc_trace(mVcdFile, cnt_0_V_address1, "cnt_0_V_address1");
    sc_trace(mVcdFile, cnt_0_V_ce1, "cnt_0_V_ce1");
    sc_trace(mVcdFile, cnt_0_V_we1, "cnt_0_V_we1");
    sc_trace(mVcdFile, cnt_0_V_d1, "cnt_0_V_d1");
    sc_trace(mVcdFile, cnt_0_V_q1, "cnt_0_V_q1");
    sc_trace(mVcdFile, cnt_1_V_address0, "cnt_1_V_address0");
    sc_trace(mVcdFile, cnt_1_V_ce0, "cnt_1_V_ce0");
    sc_trace(mVcdFile, cnt_1_V_we0, "cnt_1_V_we0");
    sc_trace(mVcdFile, cnt_1_V_d0, "cnt_1_V_d0");
    sc_trace(mVcdFile, cnt_1_V_q0, "cnt_1_V_q0");
    sc_trace(mVcdFile, cnt_1_V_address1, "cnt_1_V_address1");
    sc_trace(mVcdFile, cnt_1_V_ce1, "cnt_1_V_ce1");
    sc_trace(mVcdFile, cnt_1_V_we1, "cnt_1_V_we1");
    sc_trace(mVcdFile, cnt_1_V_d1, "cnt_1_V_d1");
    sc_trace(mVcdFile, cnt_1_V_q1, "cnt_1_V_q1");
    sc_trace(mVcdFile, cnt_2_V_address0, "cnt_2_V_address0");
    sc_trace(mVcdFile, cnt_2_V_ce0, "cnt_2_V_ce0");
    sc_trace(mVcdFile, cnt_2_V_we0, "cnt_2_V_we0");
    sc_trace(mVcdFile, cnt_2_V_d0, "cnt_2_V_d0");
    sc_trace(mVcdFile, cnt_2_V_q0, "cnt_2_V_q0");
    sc_trace(mVcdFile, cnt_2_V_address1, "cnt_2_V_address1");
    sc_trace(mVcdFile, cnt_2_V_ce1, "cnt_2_V_ce1");
    sc_trace(mVcdFile, cnt_2_V_we1, "cnt_2_V_we1");
    sc_trace(mVcdFile, cnt_2_V_d1, "cnt_2_V_d1");
    sc_trace(mVcdFile, cnt_2_V_q1, "cnt_2_V_q1");
    sc_trace(mVcdFile, cnt_3_V_address0, "cnt_3_V_address0");
    sc_trace(mVcdFile, cnt_3_V_ce0, "cnt_3_V_ce0");
    sc_trace(mVcdFile, cnt_3_V_we0, "cnt_3_V_we0");
    sc_trace(mVcdFile, cnt_3_V_d0, "cnt_3_V_d0");
    sc_trace(mVcdFile, cnt_3_V_q0, "cnt_3_V_q0");
    sc_trace(mVcdFile, cnt_3_V_address1, "cnt_3_V_address1");
    sc_trace(mVcdFile, cnt_3_V_ce1, "cnt_3_V_ce1");
    sc_trace(mVcdFile, cnt_3_V_we1, "cnt_3_V_we1");
    sc_trace(mVcdFile, cnt_3_V_d1, "cnt_3_V_d1");
    sc_trace(mVcdFile, cnt_3_V_q1, "cnt_3_V_q1");
    sc_trace(mVcdFile, FR_0_V_address0, "FR_0_V_address0");
    sc_trace(mVcdFile, FR_0_V_ce0, "FR_0_V_ce0");
    sc_trace(mVcdFile, FR_0_V_we0, "FR_0_V_we0");
    sc_trace(mVcdFile, FR_0_V_d0, "FR_0_V_d0");
    sc_trace(mVcdFile, FR_0_V_address1, "FR_0_V_address1");
    sc_trace(mVcdFile, FR_0_V_ce1, "FR_0_V_ce1");
    sc_trace(mVcdFile, FR_1_V_address0, "FR_1_V_address0");
    sc_trace(mVcdFile, FR_1_V_ce0, "FR_1_V_ce0");
    sc_trace(mVcdFile, FR_1_V_we0, "FR_1_V_we0");
    sc_trace(mVcdFile, FR_1_V_d0, "FR_1_V_d0");
    sc_trace(mVcdFile, FR_1_V_address1, "FR_1_V_address1");
    sc_trace(mVcdFile, FR_1_V_ce1, "FR_1_V_ce1");
    sc_trace(mVcdFile, FR_2_V_address0, "FR_2_V_address0");
    sc_trace(mVcdFile, FR_2_V_ce0, "FR_2_V_ce0");
    sc_trace(mVcdFile, FR_2_V_we0, "FR_2_V_we0");
    sc_trace(mVcdFile, FR_2_V_d0, "FR_2_V_d0");
    sc_trace(mVcdFile, FR_2_V_address1, "FR_2_V_address1");
    sc_trace(mVcdFile, FR_2_V_ce1, "FR_2_V_ce1");
    sc_trace(mVcdFile, FR_3_V_address0, "FR_3_V_address0");
    sc_trace(mVcdFile, FR_3_V_ce0, "FR_3_V_ce0");
    sc_trace(mVcdFile, FR_3_V_we0, "FR_3_V_we0");
    sc_trace(mVcdFile, FR_3_V_d0, "FR_3_V_d0");
    sc_trace(mVcdFile, FR_3_V_address1, "FR_3_V_address1");
    sc_trace(mVcdFile, FR_3_V_ce1, "FR_3_V_ce1");
    sc_trace(mVcdFile, ap_phi_mux_j_0_0_phi_fu_886_p4, "ap_phi_mux_j_0_0_phi_fu_886_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_i_0_0_phi_fu_910_p4, "ap_phi_mux_i_0_0_phi_fu_910_p4");
    sc_trace(mVcdFile, ap_block_pp1_stage0, "ap_block_pp1_stage0");
    sc_trace(mVcdFile, ap_phi_mux_k_0_0_phi_fu_921_p4, "ap_phi_mux_k_0_0_phi_fu_921_p4");
    sc_trace(mVcdFile, ap_block_pp2_stage0, "ap_block_pp2_stage0");
    sc_trace(mVcdFile, zext_ln13_fu_945_p1, "zext_ln13_fu_945_p1");
    sc_trace(mVcdFile, zext_ln321_fu_958_p1, "zext_ln321_fu_958_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, zext_ln321_1_fu_1010_p1, "zext_ln321_1_fu_1010_p1");
    sc_trace(mVcdFile, zext_ln321_2_fu_1137_p1, "zext_ln321_2_fu_1137_p1");
    sc_trace(mVcdFile, zext_ln321_3_fu_1144_p1, "zext_ln321_3_fu_1144_p1");
    sc_trace(mVcdFile, ap_block_pp1_stage1, "ap_block_pp1_stage1");
    sc_trace(mVcdFile, zext_ln555_fu_1347_p1, "zext_ln555_fu_1347_p1");
    sc_trace(mVcdFile, zext_ln555_1_fu_1383_p1, "zext_ln555_1_fu_1383_p1");
    sc_trace(mVcdFile, ap_block_pp2_stage1, "ap_block_pp2_stage1");
    sc_trace(mVcdFile, zext_ln555_2_fu_1505_p1, "zext_ln555_2_fu_1505_p1");
    sc_trace(mVcdFile, zext_ln555_3_fu_1523_p1, "zext_ln555_3_fu_1523_p1");
    sc_trace(mVcdFile, trunc_ln301_fu_953_p1, "trunc_ln301_fu_953_p1");
    sc_trace(mVcdFile, trunc_ln301_3_fu_999_p1, "trunc_ln301_3_fu_999_p1");
    sc_trace(mVcdFile, add_ln700_fu_1229_p2, "add_ln700_fu_1229_p2");
    sc_trace(mVcdFile, add_ln700_1_fu_1236_p2, "add_ln700_1_fu_1236_p2");
    sc_trace(mVcdFile, add_ln700_2_fu_1243_p2, "add_ln700_2_fu_1243_p2");
    sc_trace(mVcdFile, add_ln700_3_fu_1250_p2, "add_ln700_3_fu_1250_p2");
    sc_trace(mVcdFile, zext_ln42_fu_1442_p1, "zext_ln42_fu_1442_p1");
    sc_trace(mVcdFile, zext_ln42_1_fu_1494_p1, "zext_ln42_1_fu_1494_p1");
    sc_trace(mVcdFile, zext_ln42_2_fu_1607_p1, "zext_ln42_2_fu_1607_p1");
    sc_trace(mVcdFile, zext_ln42_3_fu_1632_p1, "zext_ln42_3_fu_1632_p1");
    sc_trace(mVcdFile, lshr_ln_fu_935_p4, "lshr_ln_fu_935_p4");
    sc_trace(mVcdFile, or_ln321_fu_1004_p2, "or_ln321_fu_1004_p2");
    sc_trace(mVcdFile, lshr_ln1_fu_1157_p4, "lshr_ln1_fu_1157_p4");
    sc_trace(mVcdFile, shl_ln1503_fu_1257_p2, "shl_ln1503_fu_1257_p2");
    sc_trace(mVcdFile, zext_ln209_fu_1263_p1, "zext_ln209_fu_1263_p1");
    sc_trace(mVcdFile, zext_ln209_1_fu_1267_p1, "zext_ln209_1_fu_1267_p1");
    sc_trace(mVcdFile, shl_ln1503_1_fu_1278_p2, "shl_ln1503_1_fu_1278_p2");
    sc_trace(mVcdFile, zext_ln209_2_fu_1284_p1, "zext_ln209_2_fu_1284_p1");
    sc_trace(mVcdFile, zext_ln209_3_fu_1288_p1, "zext_ln209_3_fu_1288_p1");
    sc_trace(mVcdFile, shl_ln1503_2_fu_1299_p2, "shl_ln1503_2_fu_1299_p2");
    sc_trace(mVcdFile, zext_ln209_4_fu_1305_p1, "zext_ln209_4_fu_1305_p1");
    sc_trace(mVcdFile, zext_ln209_5_fu_1309_p1, "zext_ln209_5_fu_1309_p1");
    sc_trace(mVcdFile, shl_ln1503_3_fu_1320_p2, "shl_ln1503_3_fu_1320_p2");
    sc_trace(mVcdFile, zext_ln209_6_fu_1326_p1, "zext_ln209_6_fu_1326_p1");
    sc_trace(mVcdFile, zext_ln209_7_fu_1330_p1, "zext_ln209_7_fu_1330_p1");
    sc_trace(mVcdFile, lshr_ln2_fu_1359_p4, "lshr_ln2_fu_1359_p4");
    sc_trace(mVcdFile, or_ln555_fu_1377_p2, "or_ln555_fu_1377_p2");
    sc_trace(mVcdFile, tmp_3_fu_1395_p8, "tmp_3_fu_1395_p8");
    sc_trace(mVcdFile, zext_ln555_6_fu_1426_p1, "zext_ln555_6_fu_1426_p1");
    sc_trace(mVcdFile, zext_ln555_5_fu_1422_p1, "zext_ln555_5_fu_1422_p1");
    sc_trace(mVcdFile, zext_ln555_4_fu_1418_p1, "zext_ln555_4_fu_1418_p1");
    sc_trace(mVcdFile, tmp_7_fu_1430_p5, "tmp_7_fu_1430_p5");
    sc_trace(mVcdFile, tmp_4_fu_1447_p8, "tmp_4_fu_1447_p8");
    sc_trace(mVcdFile, zext_ln555_9_fu_1478_p1, "zext_ln555_9_fu_1478_p1");
    sc_trace(mVcdFile, zext_ln555_8_fu_1474_p1, "zext_ln555_8_fu_1474_p1");
    sc_trace(mVcdFile, zext_ln555_7_fu_1470_p1, "zext_ln555_7_fu_1470_p1");
    sc_trace(mVcdFile, tmp_8_fu_1482_p5, "tmp_8_fu_1482_p5");
    sc_trace(mVcdFile, or_ln555_1_fu_1499_p2, "or_ln555_1_fu_1499_p2");
    sc_trace(mVcdFile, or_ln555_2_fu_1517_p2, "or_ln555_2_fu_1517_p2");
    sc_trace(mVcdFile, tmp_5_fu_1541_p8, "tmp_5_fu_1541_p8");
    sc_trace(mVcdFile, tmp_6_fu_1564_p8, "tmp_6_fu_1564_p8");
    sc_trace(mVcdFile, zext_ln555_12_fu_1593_p1, "zext_ln555_12_fu_1593_p1");
    sc_trace(mVcdFile, zext_ln555_11_fu_1590_p1, "zext_ln555_11_fu_1590_p1");
    sc_trace(mVcdFile, zext_ln555_10_fu_1587_p1, "zext_ln555_10_fu_1587_p1");
    sc_trace(mVcdFile, tmp_9_fu_1596_p5, "tmp_9_fu_1596_p5");
    sc_trace(mVcdFile, zext_ln555_15_fu_1618_p1, "zext_ln555_15_fu_1618_p1");
    sc_trace(mVcdFile, zext_ln555_14_fu_1615_p1, "zext_ln555_14_fu_1615_p1");
    sc_trace(mVcdFile, zext_ln555_13_fu_1612_p1, "zext_ln555_13_fu_1612_p1");
    sc_trace(mVcdFile, tmp_s_fu_1621_p5, "tmp_s_fu_1621_p5");
    sc_trace(mVcdFile, ap_CS_fsm_state16, "ap_CS_fsm_state16");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, ap_idle_pp1, "ap_idle_pp1");
    sc_trace(mVcdFile, ap_enable_pp1, "ap_enable_pp1");
    sc_trace(mVcdFile, ap_idle_pp2, "ap_idle_pp2");
    sc_trace(mVcdFile, ap_enable_pp2, "ap_enable_pp2");
#endif

    }
    mHdltvinHandle.open("estimate_FR_2.hdltvin.dat");
    mHdltvoutHandle.open("estimate_FR_2.hdltvout.dat");
}

estimate_FR_2::~estimate_FR_2() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    mHdltvinHandle << "] " << endl;
    mHdltvoutHandle << "] " << endl;
    mHdltvinHandle.close();
    mHdltvoutHandle.close();
    delete estimate_FR_2_AXILiteS_s_axi_U;
    delete cnt_0_V_U;
    delete cnt_1_V_U;
    delete cnt_2_V_U;
    delete cnt_3_V_U;
    delete FR_0_V_U;
    delete FR_1_V_U;
    delete FR_2_V_U;
    delete FR_3_V_U;
}

void estimate_FR_2::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void estimate_FR_2::thread_ap_clk_no_reset_() {
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) || 
             (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0)))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state6.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage1_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp1_iter1 = ap_enable_reg_pp1_iter0.read();
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter2 = ap_const_logic_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
              esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) || 
             (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
              esl_seteq<1,1,1>(ap_block_pp1_stage1_subdone.read(), ap_const_boolean_0)))) {
            ap_enable_reg_pp1_iter2 = ap_enable_reg_pp1_iter1.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
            ap_enable_reg_pp1_iter2 = ap_const_logic_0;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp2_exit_iter0_state12.read()))) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read())) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp2_stage1_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp2_iter1 = ap_enable_reg_pp2_iter0.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read())) {
            ap_enable_reg_pp2_iter1 = ap_const_logic_0;
        }
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        i_0_0_reg_906 = ap_const_lv7_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln19_reg_1716.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        i_0_0_reg_906 = add_ln19_reg_1756.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln12_reg_1637.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        j_0_0_reg_882 = add_ln12_reg_1711.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        j_0_0_reg_882 = ap_const_lv5_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state11.read())) {
        k_0_0_reg_917 = ap_const_lv5_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1834.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()))) {
        k_0_0_reg_917 = add_ln31_reg_2010.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(p_090_0217_0_reg_894.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()))) {
        FR_0_V_load_2_reg_2015 = FR_0_V_q1.read();
        FR_0_V_load_3_reg_2035 = FR_0_V_q0.read();
        FR_1_V_load_2_reg_2020 = FR_1_V_q1.read();
        FR_1_V_load_3_reg_2040 = FR_1_V_q0.read();
        FR_2_V_load_2_reg_2025 = FR_2_V_q1.read();
        FR_2_V_load_3_reg_2045 = FR_2_V_q0.read();
        FR_3_V_load_2_reg_2030 = FR_3_V_q1.read();
        FR_3_V_load_3_reg_2050 = FR_3_V_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln12_reg_1637.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        add_ln12_reg_1711 = add_ln12_fu_1131_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln19_fu_1151_p2.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()))) {
        add_ln19_reg_1756 = add_ln19_fu_1175_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1834.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()))) {
        add_ln31_reg_2010 = add_ln31_fu_1535_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln19_reg_1716.read()) && esl_seteq<1,1,1>(trunc_ln301_11_fu_1181_p1.read(), ap_const_lv1_1))) {
        cnt_0_V_addr_5_reg_1769 =  (sc_lv<5>) (zext_ln20_reg_1720.read());
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(tmp_10_reg_1765.read(), ap_const_lv1_1))) {
        cnt_0_V_addr_6_reg_1814 =  (sc_lv<5>) (zext_ln20_reg_1720_pp1_iter1_reg.read());
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln19_reg_1716.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, trunc_ln301_12_fu_1193_p1.read()))) {
        cnt_1_V_addr_6_reg_1782 =  (sc_lv<5>) (zext_ln20_reg_1720.read());
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_11_reg_1778.read()))) {
        cnt_1_V_addr_7_reg_1819 =  (sc_lv<5>) (zext_ln20_reg_1720_pp1_iter1_reg.read());
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln19_reg_1716.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, trunc_ln301_13_fu_1205_p1.read()))) {
        cnt_2_V_addr_7_reg_1795 =  (sc_lv<5>) (zext_ln20_reg_1720.read());
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_12_reg_1791.read()))) {
        cnt_2_V_addr_8_reg_1824 =  (sc_lv<5>) (zext_ln20_reg_1720_pp1_iter1_reg.read());
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln19_reg_1716.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, trunc_ln301_14_fu_1217_p1.read()))) {
        cnt_3_V_addr_8_reg_1809 =  (sc_lv<5>) (zext_ln20_reg_1720.read());
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_13_reg_1804.read()))) {
        cnt_3_V_addr_9_reg_1829 =  (sc_lv<5>) (zext_ln20_reg_1720_pp1_iter1_reg.read());
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln12_reg_1637 = icmp_ln12_fu_929_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln19_reg_1716 = icmp_ln19_fu_1151_p2.read();
        icmp_ln19_reg_1716_pp1_iter1_reg = icmp_ln19_reg_1716.read();
        zext_ln20_reg_1720_pp1_iter1_reg = zext_ln20_reg_1720.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln31_reg_1834 = icmp_ln31_fu_1341_p2.read();
        zext_ln36_1_reg_1858_pp2_iter1_reg = zext_ln36_1_reg_1858.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln12_reg_1637.read(), ap_const_lv1_0))) {
        or_ln321_1_reg_1666 = or_ln321_1_fu_1055_p2.read();
        or_ln321_2_reg_1691 = or_ln321_2_fu_1095_p2.read();
        trunc_ln301_10_reg_1701 = counts_3_q0.read().range(21, 16);
        trunc_ln301_6_reg_1661 = trunc_ln301_6_fu_1051_p1.read();
        trunc_ln301_7_reg_1671 = counts_2_q0.read().range(13, 8);
        trunc_ln301_8_reg_1676 = counts_2_q0.read().range(21, 16);
        trunc_ln301_9_reg_1686 = trunc_ln301_9_fu_1091_p1.read();
        trunc_ln301_s_reg_1696 = counts_3_q0.read().range(13, 8);
        trunc_ln302_2_reg_1681 = counts_2_q0.read().range(29, 24);
        trunc_ln302_3_reg_1706 = counts_3_q0.read().range(29, 24);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln19_reg_1716_pp1_iter1_reg.read()))) {
        p_090_0217_0_reg_894 = tmp_13_reg_1804_pp1_iter1_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln19_reg_1716.read()))) {
        tmp_10_reg_1765 = inputs_0_q0.read().range(1, 1);
        tmp_11_reg_1778 = inputs_1_q0.read().range(1, 1);
        tmp_12_reg_1791 = inputs_2_q0.read().range(1, 1);
        trunc_ln301_11_reg_1761 = trunc_ln301_11_fu_1181_p1.read();
        trunc_ln301_12_reg_1774 = trunc_ln301_12_fu_1193_p1.read();
        trunc_ln301_13_reg_1787 = trunc_ln301_13_fu_1205_p1.read();
        trunc_ln301_14_reg_1800 = trunc_ln301_14_fu_1217_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0))) {
        tmp_10_reg_1765_pp1_iter1_reg = tmp_10_reg_1765.read();
        tmp_11_reg_1778_pp1_iter1_reg = tmp_11_reg_1778.read();
        tmp_12_reg_1791_pp1_iter1_reg = tmp_12_reg_1791.read();
        tmp_13_reg_1804_pp1_iter1_reg = tmp_13_reg_1804.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln19_reg_1716.read()))) {
        tmp_13_reg_1804 = inputs_3_q0.read().range(1, 1);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln19_fu_1151_p2.read()))) {
        zext_ln20_reg_1720 = zext_ln20_fu_1167_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_fu_1341_p2.read()))) {
        zext_ln36_1_reg_1858 = zext_ln36_1_fu_1369_p1.read();
    }
}

void estimate_FR_2::thread_FR_0_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage1.read(), ap_const_boolean_0))) {
        FR_0_V_address0 =  (sc_lv<5>) (zext_ln555_3_fu_1523_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        FR_0_V_address0 =  (sc_lv<5>) (zext_ln555_fu_1347_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        FR_0_V_address0 =  (sc_lv<5>) (zext_ln20_reg_1720_pp1_iter1_reg.read());
    } else {
        FR_0_V_address0 = "XXXXX";
    }
}

void estimate_FR_2::thread_FR_0_V_address1() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp2_stage1.read(), ap_const_boolean_0))) {
            FR_0_V_address1 =  (sc_lv<5>) (zext_ln555_2_fu_1505_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
            FR_0_V_address1 =  (sc_lv<5>) (zext_ln555_1_fu_1383_p1.read());
        } else {
            FR_0_V_address1 = "XXXXX";
        }
    } else {
        FR_0_V_address1 = "XXXXX";
    }
}

void estimate_FR_2::thread_FR_0_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())))) {
        FR_0_V_ce0 = ap_const_logic_1;
    } else {
        FR_0_V_ce0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_FR_0_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())))) {
        FR_0_V_ce1 = ap_const_logic_1;
    } else {
        FR_0_V_ce1 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_FR_0_V_d0() {
    FR_0_V_d0 = (!zext_ln209_fu_1263_p1.read().is_01() || !zext_ln209_1_fu_1267_p1.read().is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln209_fu_1263_p1.read()) + sc_biguint<7>(zext_ln209_1_fu_1267_p1.read()));
}

void estimate_FR_2::thread_FR_0_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(tmp_10_reg_1765_pp1_iter1_reg.read(), ap_const_lv1_1))) {
        FR_0_V_we0 = ap_const_logic_1;
    } else {
        FR_0_V_we0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_FR_1_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage1.read(), ap_const_boolean_0))) {
        FR_1_V_address0 =  (sc_lv<5>) (zext_ln555_3_fu_1523_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        FR_1_V_address0 =  (sc_lv<5>) (zext_ln555_fu_1347_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        FR_1_V_address0 =  (sc_lv<5>) (zext_ln20_reg_1720_pp1_iter1_reg.read());
    } else {
        FR_1_V_address0 = "XXXXX";
    }
}

void estimate_FR_2::thread_FR_1_V_address1() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp2_stage1.read(), ap_const_boolean_0))) {
            FR_1_V_address1 =  (sc_lv<5>) (zext_ln555_2_fu_1505_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
            FR_1_V_address1 =  (sc_lv<5>) (zext_ln555_1_fu_1383_p1.read());
        } else {
            FR_1_V_address1 = "XXXXX";
        }
    } else {
        FR_1_V_address1 = "XXXXX";
    }
}

void estimate_FR_2::thread_FR_1_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())))) {
        FR_1_V_ce0 = ap_const_logic_1;
    } else {
        FR_1_V_ce0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_FR_1_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())))) {
        FR_1_V_ce1 = ap_const_logic_1;
    } else {
        FR_1_V_ce1 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_FR_1_V_d0() {
    FR_1_V_d0 = (!zext_ln209_2_fu_1284_p1.read().is_01() || !zext_ln209_3_fu_1288_p1.read().is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln209_2_fu_1284_p1.read()) + sc_biguint<7>(zext_ln209_3_fu_1288_p1.read()));
}

void estimate_FR_2::thread_FR_1_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_11_reg_1778_pp1_iter1_reg.read()))) {
        FR_1_V_we0 = ap_const_logic_1;
    } else {
        FR_1_V_we0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_FR_2_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage1.read(), ap_const_boolean_0))) {
        FR_2_V_address0 =  (sc_lv<5>) (zext_ln555_3_fu_1523_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        FR_2_V_address0 =  (sc_lv<5>) (zext_ln555_fu_1347_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        FR_2_V_address0 =  (sc_lv<5>) (zext_ln20_reg_1720_pp1_iter1_reg.read());
    } else {
        FR_2_V_address0 = "XXXXX";
    }
}

void estimate_FR_2::thread_FR_2_V_address1() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp2_stage1.read(), ap_const_boolean_0))) {
            FR_2_V_address1 =  (sc_lv<5>) (zext_ln555_2_fu_1505_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
            FR_2_V_address1 =  (sc_lv<5>) (zext_ln555_1_fu_1383_p1.read());
        } else {
            FR_2_V_address1 = "XXXXX";
        }
    } else {
        FR_2_V_address1 = "XXXXX";
    }
}

void estimate_FR_2::thread_FR_2_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())))) {
        FR_2_V_ce0 = ap_const_logic_1;
    } else {
        FR_2_V_ce0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_FR_2_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())))) {
        FR_2_V_ce1 = ap_const_logic_1;
    } else {
        FR_2_V_ce1 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_FR_2_V_d0() {
    FR_2_V_d0 = (!zext_ln209_4_fu_1305_p1.read().is_01() || !zext_ln209_5_fu_1309_p1.read().is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln209_4_fu_1305_p1.read()) + sc_biguint<7>(zext_ln209_5_fu_1309_p1.read()));
}

void estimate_FR_2::thread_FR_2_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_12_reg_1791_pp1_iter1_reg.read()))) {
        FR_2_V_we0 = ap_const_logic_1;
    } else {
        FR_2_V_we0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_FR_3_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage1.read(), ap_const_boolean_0))) {
        FR_3_V_address0 =  (sc_lv<5>) (zext_ln555_3_fu_1523_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        FR_3_V_address0 =  (sc_lv<5>) (zext_ln555_fu_1347_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        FR_3_V_address0 =  (sc_lv<5>) (zext_ln20_reg_1720_pp1_iter1_reg.read());
    } else {
        FR_3_V_address0 = "XXXXX";
    }
}

void estimate_FR_2::thread_FR_3_V_address1() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp2_stage1.read(), ap_const_boolean_0))) {
            FR_3_V_address1 =  (sc_lv<5>) (zext_ln555_2_fu_1505_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
            FR_3_V_address1 =  (sc_lv<5>) (zext_ln555_1_fu_1383_p1.read());
        } else {
            FR_3_V_address1 = "XXXXX";
        }
    } else {
        FR_3_V_address1 = "XXXXX";
    }
}

void estimate_FR_2::thread_FR_3_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())))) {
        FR_3_V_ce0 = ap_const_logic_1;
    } else {
        FR_3_V_ce0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_FR_3_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())))) {
        FR_3_V_ce1 = ap_const_logic_1;
    } else {
        FR_3_V_ce1 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_FR_3_V_d0() {
    FR_3_V_d0 = (!zext_ln209_6_fu_1326_p1.read().is_01() || !zext_ln209_7_fu_1330_p1.read().is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln209_6_fu_1326_p1.read()) + sc_biguint<7>(zext_ln209_7_fu_1330_p1.read()));
}

void estimate_FR_2::thread_FR_3_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, tmp_13_reg_1804_pp1_iter1_reg.read()))) {
        FR_3_V_we0 = ap_const_logic_1;
    } else {
        FR_3_V_we0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_add_ln12_fu_1131_p2() {
    add_ln12_fu_1131_p2 = (!ap_const_lv5_4.is_01() || !j_0_0_reg_882.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_4) + sc_biguint<5>(j_0_0_reg_882.read()));
}

void estimate_FR_2::thread_add_ln19_fu_1175_p2() {
    add_ln19_fu_1175_p2 = (!ap_phi_mux_i_0_0_phi_fu_910_p4.read().is_01() || !ap_const_lv7_4.is_01())? sc_lv<7>(): (sc_biguint<7>(ap_phi_mux_i_0_0_phi_fu_910_p4.read()) + sc_biguint<7>(ap_const_lv7_4));
}

void estimate_FR_2::thread_add_ln31_fu_1535_p2() {
    add_ln31_fu_1535_p2 = (!k_0_0_reg_917.read().is_01() || !ap_const_lv5_4.is_01())? sc_lv<5>(): (sc_biguint<5>(k_0_0_reg_917.read()) + sc_biguint<5>(ap_const_lv5_4));
}

void estimate_FR_2::thread_add_ln700_1_fu_1236_p2() {
    add_ln700_1_fu_1236_p2 = (!cnt_1_V_q0.read().is_01() || !ap_const_lv6_1.is_01())? sc_lv<6>(): (sc_biguint<6>(cnt_1_V_q0.read()) + sc_biguint<6>(ap_const_lv6_1));
}

void estimate_FR_2::thread_add_ln700_2_fu_1243_p2() {
    add_ln700_2_fu_1243_p2 = (!cnt_2_V_q0.read().is_01() || !ap_const_lv6_1.is_01())? sc_lv<6>(): (sc_biguint<6>(cnt_2_V_q0.read()) + sc_biguint<6>(ap_const_lv6_1));
}

void estimate_FR_2::thread_add_ln700_3_fu_1250_p2() {
    add_ln700_3_fu_1250_p2 = (!cnt_3_V_q0.read().is_01() || !ap_const_lv6_1.is_01())? sc_lv<6>(): (sc_biguint<6>(cnt_3_V_q0.read()) + sc_biguint<6>(ap_const_lv6_1));
}

void estimate_FR_2::thread_add_ln700_fu_1229_p2() {
    add_ln700_fu_1229_p2 = (!cnt_0_V_q0.read().is_01() || !ap_const_lv6_1.is_01())? sc_lv<6>(): (sc_biguint<6>(cnt_0_V_q0.read()) + sc_biguint<6>(ap_const_lv6_1));
}

void estimate_FR_2::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void estimate_FR_2::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[2];
}

void estimate_FR_2::thread_ap_CS_fsm_pp1_stage0() {
    ap_CS_fsm_pp1_stage0 = ap_CS_fsm.read()[4];
}

void estimate_FR_2::thread_ap_CS_fsm_pp1_stage1() {
    ap_CS_fsm_pp1_stage1 = ap_CS_fsm.read()[5];
}

void estimate_FR_2::thread_ap_CS_fsm_pp2_stage0() {
    ap_CS_fsm_pp2_stage0 = ap_CS_fsm.read()[7];
}

void estimate_FR_2::thread_ap_CS_fsm_pp2_stage1() {
    ap_CS_fsm_pp2_stage1 = ap_CS_fsm.read()[8];
}

void estimate_FR_2::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void estimate_FR_2::thread_ap_CS_fsm_state11() {
    ap_CS_fsm_state11 = ap_CS_fsm.read()[6];
}

void estimate_FR_2::thread_ap_CS_fsm_state16() {
    ap_CS_fsm_state16 = ap_CS_fsm.read()[9];
}

void estimate_FR_2::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[3];
}

void estimate_FR_2::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_block_pp1_stage0() {
    ap_block_pp1_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_block_pp1_stage0_11001() {
    ap_block_pp1_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_block_pp1_stage0_subdone() {
    ap_block_pp1_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_block_pp1_stage1() {
    ap_block_pp1_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_block_pp1_stage1_11001() {
    ap_block_pp1_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_block_pp1_stage1_subdone() {
    ap_block_pp1_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_block_pp2_stage0() {
    ap_block_pp2_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_block_pp2_stage0_11001() {
    ap_block_pp2_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_block_pp2_stage0_subdone() {
    ap_block_pp2_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_block_pp2_stage1() {
    ap_block_pp2_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_block_pp2_stage1_11001() {
    ap_block_pp2_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_block_pp2_stage1_subdone() {
    ap_block_pp2_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_block_state10_pp1_stage0_iter2() {
    ap_block_state10_pp1_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_block_state12_pp2_stage0_iter0() {
    ap_block_state12_pp2_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_block_state13_pp2_stage1_iter0() {
    ap_block_state13_pp2_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_block_state14_pp2_stage0_iter1() {
    ap_block_state14_pp2_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_block_state15_pp2_stage1_iter1() {
    ap_block_state15_pp2_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_block_state3_pp0_stage1_iter0() {
    ap_block_state3_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_block_state4_pp0_stage0_iter1() {
    ap_block_state4_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_block_state6_pp1_stage0_iter0() {
    ap_block_state6_pp1_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_block_state7_pp1_stage1_iter0() {
    ap_block_state7_pp1_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_block_state8_pp1_stage0_iter1() {
    ap_block_state8_pp1_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_block_state9_pp1_stage1_iter1() {
    ap_block_state9_pp1_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void estimate_FR_2::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(icmp_ln12_fu_929_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_ap_condition_pp1_exit_iter0_state6() {
    if (esl_seteq<1,1,1>(icmp_ln19_fu_1151_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp1_exit_iter0_state6 = ap_const_logic_1;
    } else {
        ap_condition_pp1_exit_iter0_state6 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_ap_condition_pp2_exit_iter0_state12() {
    if (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln31_fu_1341_p2.read())) {
        ap_condition_pp2_exit_iter0_state12 = ap_const_logic_1;
    } else {
        ap_condition_pp2_exit_iter0_state12 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void estimate_FR_2::thread_ap_enable_pp1() {
    ap_enable_pp1 = (ap_idle_pp1.read() ^ ap_const_logic_1);
}

void estimate_FR_2::thread_ap_enable_pp2() {
    ap_enable_pp2 = (ap_idle_pp2.read() ^ ap_const_logic_1);
}

void estimate_FR_2::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_ap_idle_pp1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter2.read()))) {
        ap_idle_pp1 = ap_const_logic_1;
    } else {
        ap_idle_pp1 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_ap_idle_pp2() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter1.read()))) {
        ap_idle_pp2 = ap_const_logic_1;
    } else {
        ap_idle_pp2 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_ap_phi_mux_i_0_0_phi_fu_910_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln19_reg_1716.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_i_0_0_phi_fu_910_p4 = add_ln19_reg_1756.read();
    } else {
        ap_phi_mux_i_0_0_phi_fu_910_p4 = i_0_0_reg_906.read();
    }
}

void estimate_FR_2::thread_ap_phi_mux_j_0_0_phi_fu_886_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(icmp_ln12_reg_1637.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_j_0_0_phi_fu_886_p4 = add_ln12_reg_1711.read();
    } else {
        ap_phi_mux_j_0_0_phi_fu_886_p4 = j_0_0_reg_882.read();
    }
}

void estimate_FR_2::thread_ap_phi_mux_k_0_0_phi_fu_921_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1834.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_k_0_0_phi_fu_921_p4 = add_ln31_reg_2010.read();
    } else {
        ap_phi_mux_k_0_0_phi_fu_921_p4 = k_0_0_reg_917.read();
    }
}

void estimate_FR_2::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_ap_rst_n_inv() {
    ap_rst_n_inv =  (sc_logic) (~ap_rst_n.read());
}

void estimate_FR_2::thread_cnt_0_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage1.read(), ap_const_boolean_0))) {
        cnt_0_V_address0 =  (sc_lv<5>) (zext_ln555_2_fu_1505_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        cnt_0_V_address0 =  (sc_lv<5>) (zext_ln555_fu_1347_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        cnt_0_V_address0 = cnt_0_V_addr_5_reg_1769.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage1.read(), ap_const_boolean_0))) {
        cnt_0_V_address0 =  (sc_lv<5>) (zext_ln20_reg_1720.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        cnt_0_V_address0 =  (sc_lv<5>) (zext_ln321_2_fu_1137_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        cnt_0_V_address0 =  (sc_lv<5>) (zext_ln321_fu_958_p1.read());
    } else {
        cnt_0_V_address0 = "XXXXX";
    }
}

void estimate_FR_2::thread_cnt_0_V_address1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage1.read(), ap_const_boolean_0))) {
        cnt_0_V_address1 =  (sc_lv<5>) (zext_ln555_3_fu_1523_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        cnt_0_V_address1 =  (sc_lv<5>) (zext_ln555_1_fu_1383_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        cnt_0_V_address1 = cnt_0_V_addr_6_reg_1814.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage1.read(), ap_const_boolean_0))) {
        cnt_0_V_address1 =  (sc_lv<5>) (zext_ln20_reg_1720_pp1_iter1_reg.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        cnt_0_V_address1 =  (sc_lv<5>) (zext_ln321_3_fu_1144_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        cnt_0_V_address1 =  (sc_lv<5>) (zext_ln321_1_fu_1010_p1.read());
    } else {
        cnt_0_V_address1 = "XXXXX";
    }
}

void estimate_FR_2::thread_cnt_0_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())))) {
        cnt_0_V_ce0 = ap_const_logic_1;
    } else {
        cnt_0_V_ce0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_cnt_0_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())))) {
        cnt_0_V_ce1 = ap_const_logic_1;
    } else {
        cnt_0_V_ce1 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_cnt_0_V_d0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        cnt_0_V_d0 = add_ln700_fu_1229_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        cnt_0_V_d0 = trunc_ln301_6_reg_1661.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        cnt_0_V_d0 = trunc_ln301_fu_953_p1.read();
    } else {
        cnt_0_V_d0 =  (sc_lv<6>) ("XXXXXX");
    }
}

void estimate_FR_2::thread_cnt_0_V_d1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        cnt_0_V_d1 = ap_const_lv6_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        cnt_0_V_d1 = trunc_ln301_9_reg_1686.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        cnt_0_V_d1 = trunc_ln301_3_fu_999_p1.read();
    } else {
        cnt_0_V_d1 =  (sc_lv<6>) ("XXXXXX");
    }
}

void estimate_FR_2::thread_cnt_0_V_we0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(icmp_ln12_reg_1637.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(icmp_ln12_reg_1637.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          esl_seteq<1,1,1>(trunc_ln301_11_reg_1761.read(), ap_const_lv1_1)))) {
        cnt_0_V_we0 = ap_const_logic_1;
    } else {
        cnt_0_V_we0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_cnt_0_V_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(icmp_ln12_reg_1637.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(icmp_ln12_reg_1637.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
          esl_seteq<1,1,1>(tmp_10_reg_1765_pp1_iter1_reg.read(), ap_const_lv1_1)))) {
        cnt_0_V_we1 = ap_const_logic_1;
    } else {
        cnt_0_V_we1 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_cnt_1_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage1.read(), ap_const_boolean_0))) {
        cnt_1_V_address0 =  (sc_lv<5>) (zext_ln555_2_fu_1505_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        cnt_1_V_address0 =  (sc_lv<5>) (zext_ln555_fu_1347_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        cnt_1_V_address0 = cnt_1_V_addr_6_reg_1782.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage1.read(), ap_const_boolean_0))) {
        cnt_1_V_address0 =  (sc_lv<5>) (zext_ln20_reg_1720.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        cnt_1_V_address0 =  (sc_lv<5>) (zext_ln321_2_fu_1137_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        cnt_1_V_address0 =  (sc_lv<5>) (zext_ln321_fu_958_p1.read());
    } else {
        cnt_1_V_address0 = "XXXXX";
    }
}

void estimate_FR_2::thread_cnt_1_V_address1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage1.read(), ap_const_boolean_0))) {
        cnt_1_V_address1 =  (sc_lv<5>) (zext_ln555_3_fu_1523_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        cnt_1_V_address1 =  (sc_lv<5>) (zext_ln555_1_fu_1383_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        cnt_1_V_address1 = cnt_1_V_addr_7_reg_1819.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage1.read(), ap_const_boolean_0))) {
        cnt_1_V_address1 =  (sc_lv<5>) (zext_ln20_reg_1720_pp1_iter1_reg.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        cnt_1_V_address1 =  (sc_lv<5>) (zext_ln321_3_fu_1144_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        cnt_1_V_address1 =  (sc_lv<5>) (zext_ln321_1_fu_1010_p1.read());
    } else {
        cnt_1_V_address1 = "XXXXX";
    }
}

void estimate_FR_2::thread_cnt_1_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())))) {
        cnt_1_V_ce0 = ap_const_logic_1;
    } else {
        cnt_1_V_ce0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_cnt_1_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())))) {
        cnt_1_V_ce1 = ap_const_logic_1;
    } else {
        cnt_1_V_ce1 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_cnt_1_V_d0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        cnt_1_V_d0 = add_ln700_1_fu_1236_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        cnt_1_V_d0 = trunc_ln301_7_reg_1671.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        cnt_1_V_d0 = counts_0_q0.read().range(13, 8);
    } else {
        cnt_1_V_d0 =  (sc_lv<6>) ("XXXXXX");
    }
}

void estimate_FR_2::thread_cnt_1_V_d1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        cnt_1_V_d1 = ap_const_lv6_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        cnt_1_V_d1 = trunc_ln301_s_reg_1696.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        cnt_1_V_d1 = counts_1_q0.read().range(13, 8);
    } else {
        cnt_1_V_d1 =  (sc_lv<6>) ("XXXXXX");
    }
}

void estimate_FR_2::thread_cnt_1_V_we0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(icmp_ln12_reg_1637.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(icmp_ln12_reg_1637.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, trunc_ln301_12_reg_1774.read())))) {
        cnt_1_V_we0 = ap_const_logic_1;
    } else {
        cnt_1_V_we0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_cnt_1_V_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(icmp_ln12_reg_1637.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(icmp_ln12_reg_1637.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_11_reg_1778_pp1_iter1_reg.read())))) {
        cnt_1_V_we1 = ap_const_logic_1;
    } else {
        cnt_1_V_we1 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_cnt_2_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage1.read(), ap_const_boolean_0))) {
        cnt_2_V_address0 =  (sc_lv<5>) (zext_ln555_2_fu_1505_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        cnt_2_V_address0 =  (sc_lv<5>) (zext_ln555_fu_1347_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        cnt_2_V_address0 = cnt_2_V_addr_7_reg_1795.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage1.read(), ap_const_boolean_0))) {
        cnt_2_V_address0 =  (sc_lv<5>) (zext_ln20_reg_1720.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        cnt_2_V_address0 =  (sc_lv<5>) (zext_ln321_2_fu_1137_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        cnt_2_V_address0 =  (sc_lv<5>) (zext_ln321_fu_958_p1.read());
    } else {
        cnt_2_V_address0 = "XXXXX";
    }
}

void estimate_FR_2::thread_cnt_2_V_address1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage1.read(), ap_const_boolean_0))) {
        cnt_2_V_address1 =  (sc_lv<5>) (zext_ln555_3_fu_1523_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        cnt_2_V_address1 =  (sc_lv<5>) (zext_ln555_1_fu_1383_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        cnt_2_V_address1 = cnt_2_V_addr_8_reg_1824.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage1.read(), ap_const_boolean_0))) {
        cnt_2_V_address1 =  (sc_lv<5>) (zext_ln20_reg_1720_pp1_iter1_reg.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        cnt_2_V_address1 =  (sc_lv<5>) (zext_ln321_3_fu_1144_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        cnt_2_V_address1 =  (sc_lv<5>) (zext_ln321_1_fu_1010_p1.read());
    } else {
        cnt_2_V_address1 = "XXXXX";
    }
}

void estimate_FR_2::thread_cnt_2_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())))) {
        cnt_2_V_ce0 = ap_const_logic_1;
    } else {
        cnt_2_V_ce0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_cnt_2_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())))) {
        cnt_2_V_ce1 = ap_const_logic_1;
    } else {
        cnt_2_V_ce1 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_cnt_2_V_d0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        cnt_2_V_d0 = add_ln700_2_fu_1243_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        cnt_2_V_d0 = trunc_ln301_8_reg_1676.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        cnt_2_V_d0 = counts_0_q0.read().range(21, 16);
    } else {
        cnt_2_V_d0 =  (sc_lv<6>) ("XXXXXX");
    }
}

void estimate_FR_2::thread_cnt_2_V_d1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        cnt_2_V_d1 = ap_const_lv6_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        cnt_2_V_d1 = trunc_ln301_10_reg_1701.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        cnt_2_V_d1 = counts_1_q0.read().range(21, 16);
    } else {
        cnt_2_V_d1 =  (sc_lv<6>) ("XXXXXX");
    }
}

void estimate_FR_2::thread_cnt_2_V_we0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(icmp_ln12_reg_1637.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(icmp_ln12_reg_1637.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, trunc_ln301_13_reg_1787.read())))) {
        cnt_2_V_we0 = ap_const_logic_1;
    } else {
        cnt_2_V_we0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_cnt_2_V_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(icmp_ln12_reg_1637.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(icmp_ln12_reg_1637.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_12_reg_1791_pp1_iter1_reg.read())))) {
        cnt_2_V_we1 = ap_const_logic_1;
    } else {
        cnt_2_V_we1 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_cnt_3_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage1.read(), ap_const_boolean_0))) {
        cnt_3_V_address0 =  (sc_lv<5>) (zext_ln555_2_fu_1505_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        cnt_3_V_address0 =  (sc_lv<5>) (zext_ln555_fu_1347_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        cnt_3_V_address0 = cnt_3_V_addr_8_reg_1809.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage1.read(), ap_const_boolean_0))) {
        cnt_3_V_address0 =  (sc_lv<5>) (zext_ln20_reg_1720.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        cnt_3_V_address0 =  (sc_lv<5>) (zext_ln321_2_fu_1137_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        cnt_3_V_address0 =  (sc_lv<5>) (zext_ln321_fu_958_p1.read());
    } else {
        cnt_3_V_address0 = "XXXXX";
    }
}

void estimate_FR_2::thread_cnt_3_V_address1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage1.read(), ap_const_boolean_0))) {
        cnt_3_V_address1 =  (sc_lv<5>) (zext_ln555_3_fu_1523_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        cnt_3_V_address1 =  (sc_lv<5>) (zext_ln555_1_fu_1383_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        cnt_3_V_address1 = cnt_3_V_addr_9_reg_1829.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage1.read(), ap_const_boolean_0))) {
        cnt_3_V_address1 =  (sc_lv<5>) (zext_ln20_reg_1720_pp1_iter1_reg.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        cnt_3_V_address1 =  (sc_lv<5>) (zext_ln321_3_fu_1144_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        cnt_3_V_address1 =  (sc_lv<5>) (zext_ln321_1_fu_1010_p1.read());
    } else {
        cnt_3_V_address1 = "XXXXX";
    }
}

void estimate_FR_2::thread_cnt_3_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())))) {
        cnt_3_V_ce0 = ap_const_logic_1;
    } else {
        cnt_3_V_ce0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_cnt_3_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())))) {
        cnt_3_V_ce1 = ap_const_logic_1;
    } else {
        cnt_3_V_ce1 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_cnt_3_V_d0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        cnt_3_V_d0 = add_ln700_3_fu_1250_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        cnt_3_V_d0 = trunc_ln302_2_reg_1681.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        cnt_3_V_d0 = counts_0_q0.read().range(29, 24);
    } else {
        cnt_3_V_d0 =  (sc_lv<6>) ("XXXXXX");
    }
}

void estimate_FR_2::thread_cnt_3_V_d1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        cnt_3_V_d1 = ap_const_lv6_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        cnt_3_V_d1 = trunc_ln302_3_reg_1706.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        cnt_3_V_d1 = counts_1_q0.read().range(29, 24);
    } else {
        cnt_3_V_d1 =  (sc_lv<6>) ("XXXXXX");
    }
}

void estimate_FR_2::thread_cnt_3_V_we0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(icmp_ln12_reg_1637.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(icmp_ln12_reg_1637.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, trunc_ln301_14_reg_1800.read())))) {
        cnt_3_V_we0 = ap_const_logic_1;
    } else {
        cnt_3_V_we0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_cnt_3_V_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(icmp_ln12_reg_1637.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(icmp_ln12_reg_1637.read(), ap_const_lv1_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, tmp_13_reg_1804_pp1_iter1_reg.read())))) {
        cnt_3_V_we1 = ap_const_logic_1;
    } else {
        cnt_3_V_we1 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_counts_0_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage1.read(), ap_const_boolean_0))) {
        counts_0_address0 =  (sc_lv<3>) (zext_ln36_1_reg_1858.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        counts_0_address0 =  (sc_lv<3>) (zext_ln13_fu_945_p1.read());
    } else {
        counts_0_address0 =  (sc_lv<3>) ("XXX");
    }
}

void estimate_FR_2::thread_counts_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())))) {
        counts_0_ce0 = ap_const_logic_1;
    } else {
        counts_0_ce0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_counts_0_d0() {
    counts_0_d0 = esl_zext<32,30>(tmp_3_fu_1395_p8.read());
}

void estimate_FR_2::thread_counts_0_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1834.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()))) {
        counts_0_we0 = ap_const_logic_1;
    } else {
        counts_0_we0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_counts_1_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage1.read(), ap_const_boolean_0))) {
        counts_1_address0 =  (sc_lv<3>) (zext_ln36_1_reg_1858.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        counts_1_address0 =  (sc_lv<3>) (zext_ln13_fu_945_p1.read());
    } else {
        counts_1_address0 =  (sc_lv<3>) ("XXX");
    }
}

void estimate_FR_2::thread_counts_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())))) {
        counts_1_ce0 = ap_const_logic_1;
    } else {
        counts_1_ce0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_counts_1_d0() {
    counts_1_d0 = esl_zext<32,30>(tmp_4_fu_1447_p8.read());
}

void estimate_FR_2::thread_counts_1_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1834.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()))) {
        counts_1_we0 = ap_const_logic_1;
    } else {
        counts_1_we0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_counts_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        counts_2_address0 =  (sc_lv<3>) (zext_ln36_1_reg_1858.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        counts_2_address0 =  (sc_lv<3>) (zext_ln13_fu_945_p1.read());
    } else {
        counts_2_address0 =  (sc_lv<3>) ("XXX");
    }
}

void estimate_FR_2::thread_counts_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())))) {
        counts_2_ce0 = ap_const_logic_1;
    } else {
        counts_2_ce0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_counts_2_d0() {
    counts_2_d0 = esl_zext<32,30>(tmp_5_fu_1541_p8.read());
}

void estimate_FR_2::thread_counts_2_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()))) {
        counts_2_we0 = ap_const_logic_1;
    } else {
        counts_2_we0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_counts_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        counts_3_address0 =  (sc_lv<3>) (zext_ln36_1_reg_1858.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        counts_3_address0 =  (sc_lv<3>) (zext_ln13_fu_945_p1.read());
    } else {
        counts_3_address0 =  (sc_lv<3>) ("XXX");
    }
}

void estimate_FR_2::thread_counts_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())))) {
        counts_3_ce0 = ap_const_logic_1;
    } else {
        counts_3_ce0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_counts_3_d0() {
    counts_3_d0 = esl_zext<32,30>(tmp_6_fu_1564_p8.read());
}

void estimate_FR_2::thread_counts_3_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()))) {
        counts_3_we0 = ap_const_logic_1;
    } else {
        counts_3_we0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_icmp_ln12_fu_929_p2() {
    icmp_ln12_fu_929_p2 = (!ap_phi_mux_j_0_0_phi_fu_886_p4.read().is_01() || !ap_const_lv5_18.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_j_0_0_phi_fu_886_p4.read() == ap_const_lv5_18);
}

void estimate_FR_2::thread_icmp_ln19_fu_1151_p2() {
    icmp_ln19_fu_1151_p2 = (!ap_phi_mux_i_0_0_phi_fu_910_p4.read().is_01() || !ap_const_lv7_60.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_i_0_0_phi_fu_910_p4.read() == ap_const_lv7_60);
}

void estimate_FR_2::thread_icmp_ln31_fu_1341_p2() {
    icmp_ln31_fu_1341_p2 = (!ap_phi_mux_k_0_0_phi_fu_921_p4.read().is_01() || !ap_const_lv5_18.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_k_0_0_phi_fu_921_p4.read() == ap_const_lv5_18);
}

void estimate_FR_2::thread_inputs_0_address0() {
    inputs_0_address0 =  (sc_lv<5>) (zext_ln20_fu_1167_p1.read());
}

void estimate_FR_2::thread_inputs_0_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()))) {
        inputs_0_ce0 = ap_const_logic_1;
    } else {
        inputs_0_ce0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_inputs_1_address0() {
    inputs_1_address0 =  (sc_lv<5>) (zext_ln20_fu_1167_p1.read());
}

void estimate_FR_2::thread_inputs_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()))) {
        inputs_1_ce0 = ap_const_logic_1;
    } else {
        inputs_1_ce0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_inputs_2_address0() {
    inputs_2_address0 =  (sc_lv<5>) (zext_ln20_fu_1167_p1.read());
}

void estimate_FR_2::thread_inputs_2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()))) {
        inputs_2_ce0 = ap_const_logic_1;
    } else {
        inputs_2_ce0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_inputs_3_address0() {
    inputs_3_address0 =  (sc_lv<5>) (zext_ln20_fu_1167_p1.read());
}

void estimate_FR_2::thread_inputs_3_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()))) {
        inputs_3_ce0 = ap_const_logic_1;
    } else {
        inputs_3_ce0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_lshr_ln1_fu_1157_p4() {
    lshr_ln1_fu_1157_p4 = ap_phi_mux_i_0_0_phi_fu_910_p4.read().range(6, 2);
}

void estimate_FR_2::thread_lshr_ln2_fu_1359_p4() {
    lshr_ln2_fu_1359_p4 = ap_phi_mux_k_0_0_phi_fu_921_p4.read().range(4, 2);
}

void estimate_FR_2::thread_lshr_ln_fu_935_p4() {
    lshr_ln_fu_935_p4 = ap_phi_mux_j_0_0_phi_fu_886_p4.read().range(4, 2);
}

void estimate_FR_2::thread_or_ln321_1_fu_1055_p2() {
    or_ln321_1_fu_1055_p2 = (j_0_0_reg_882.read() | ap_const_lv5_2);
}

void estimate_FR_2::thread_or_ln321_2_fu_1095_p2() {
    or_ln321_2_fu_1095_p2 = (j_0_0_reg_882.read() | ap_const_lv5_3);
}

void estimate_FR_2::thread_or_ln321_fu_1004_p2() {
    or_ln321_fu_1004_p2 = (j_0_0_reg_882.read() | ap_const_lv5_1);
}

void estimate_FR_2::thread_or_ln555_1_fu_1499_p2() {
    or_ln555_1_fu_1499_p2 = (k_0_0_reg_917.read() | ap_const_lv5_2);
}

void estimate_FR_2::thread_or_ln555_2_fu_1517_p2() {
    or_ln555_2_fu_1517_p2 = (k_0_0_reg_917.read() | ap_const_lv5_3);
}

void estimate_FR_2::thread_or_ln555_fu_1377_p2() {
    or_ln555_fu_1377_p2 = (ap_phi_mux_k_0_0_phi_fu_921_p4.read() | ap_const_lv5_1);
}

void estimate_FR_2::thread_outputs_0_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp2_stage1.read(), ap_const_boolean_0))) {
            outputs_0_address0 =  (sc_lv<3>) (zext_ln36_1_reg_1858.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
            outputs_0_address0 =  (sc_lv<3>) (zext_ln36_1_fu_1369_p1.read());
        } else {
            outputs_0_address0 =  (sc_lv<3>) ("XXX");
        }
    } else {
        outputs_0_address0 =  (sc_lv<3>) ("XXX");
    }
}

void estimate_FR_2::thread_outputs_0_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())))) {
        outputs_0_ce0 = ap_const_logic_1;
    } else {
        outputs_0_ce0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_outputs_0_d0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp2_stage1.read(), ap_const_boolean_0))) {
            outputs_0_d0 = zext_ln42_fu_1442_p1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
            outputs_0_d0 = ap_const_lv32_1;
        } else {
            outputs_0_d0 =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
        }
    } else {
        outputs_0_d0 =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
    }
}

void estimate_FR_2::thread_outputs_0_we0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_fu_1341_p2.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
          esl_seteq<1,1,1>(p_090_0217_0_reg_894.read(), ap_const_lv1_0)) || 
         (esl_seteq<1,1,1>(p_090_0217_0_reg_894.read(), ap_const_lv1_1) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1834.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())))) {
        outputs_0_we0 = ap_const_logic_1;
    } else {
        outputs_0_we0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_outputs_1_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp2_stage1.read(), ap_const_boolean_0))) {
            outputs_1_address0 =  (sc_lv<3>) (zext_ln36_1_reg_1858.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
            outputs_1_address0 =  (sc_lv<3>) (zext_ln36_1_fu_1369_p1.read());
        } else {
            outputs_1_address0 =  (sc_lv<3>) ("XXX");
        }
    } else {
        outputs_1_address0 =  (sc_lv<3>) ("XXX");
    }
}

void estimate_FR_2::thread_outputs_1_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())))) {
        outputs_1_ce0 = ap_const_logic_1;
    } else {
        outputs_1_ce0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_outputs_1_d0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp2_stage1.read(), ap_const_boolean_0))) {
            outputs_1_d0 = zext_ln42_1_fu_1494_p1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
            outputs_1_d0 = ap_const_lv32_1;
        } else {
            outputs_1_d0 =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
        }
    } else {
        outputs_1_d0 =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
    }
}

void estimate_FR_2::thread_outputs_1_we0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_fu_1341_p2.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
          esl_seteq<1,1,1>(p_090_0217_0_reg_894.read(), ap_const_lv1_0)) || 
         (esl_seteq<1,1,1>(p_090_0217_0_reg_894.read(), ap_const_lv1_1) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1834.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())))) {
        outputs_1_we0 = ap_const_logic_1;
    } else {
        outputs_1_we0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_outputs_2_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage1.read(), ap_const_boolean_0))) {
        outputs_2_address0 =  (sc_lv<3>) (zext_ln36_1_reg_1858_pp2_iter1_reg.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        outputs_2_address0 =  (sc_lv<3>) (zext_ln36_1_fu_1369_p1.read());
    } else {
        outputs_2_address0 =  (sc_lv<3>) ("XXX");
    }
}

void estimate_FR_2::thread_outputs_2_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read())))) {
        outputs_2_ce0 = ap_const_logic_1;
    } else {
        outputs_2_ce0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_outputs_2_d0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage1.read(), ap_const_boolean_0))) {
        outputs_2_d0 = zext_ln42_2_fu_1607_p1.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        outputs_2_d0 = ap_const_lv32_1;
    } else {
        outputs_2_d0 =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
    }
}

void estimate_FR_2::thread_outputs_2_we0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_fu_1341_p2.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
          esl_seteq<1,1,1>(p_090_0217_0_reg_894.read(), ap_const_lv1_0)) || 
         (esl_seteq<1,1,1>(p_090_0217_0_reg_894.read(), ap_const_lv1_1) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read())))) {
        outputs_2_we0 = ap_const_logic_1;
    } else {
        outputs_2_we0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_outputs_3_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage1.read(), ap_const_boolean_0))) {
        outputs_3_address0 =  (sc_lv<3>) (zext_ln36_1_reg_1858_pp2_iter1_reg.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        outputs_3_address0 =  (sc_lv<3>) (zext_ln36_1_fu_1369_p1.read());
    } else {
        outputs_3_address0 =  (sc_lv<3>) ("XXX");
    }
}

void estimate_FR_2::thread_outputs_3_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read())))) {
        outputs_3_ce0 = ap_const_logic_1;
    } else {
        outputs_3_ce0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_outputs_3_d0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage1.read(), ap_const_boolean_0))) {
        outputs_3_d0 = zext_ln42_3_fu_1632_p1.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        outputs_3_d0 = ap_const_lv32_1;
    } else {
        outputs_3_d0 =  (sc_lv<32>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
    }
}

void estimate_FR_2::thread_outputs_3_we0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_fu_1341_p2.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
          esl_seteq<1,1,1>(p_090_0217_0_reg_894.read(), ap_const_lv1_0)) || 
         (esl_seteq<1,1,1>(p_090_0217_0_reg_894.read(), ap_const_lv1_1) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read())))) {
        outputs_3_we0 = ap_const_logic_1;
    } else {
        outputs_3_we0 = ap_const_logic_0;
    }
}

void estimate_FR_2::thread_shl_ln1503_1_fu_1278_p2() {
    shl_ln1503_1_fu_1278_p2 = (!ap_const_lv6_2.is_01())? sc_lv<6>(): cnt_1_V_q1.read() << (unsigned short)ap_const_lv6_2.to_uint();
}

void estimate_FR_2::thread_shl_ln1503_2_fu_1299_p2() {
    shl_ln1503_2_fu_1299_p2 = (!ap_const_lv6_2.is_01())? sc_lv<6>(): cnt_2_V_q1.read() << (unsigned short)ap_const_lv6_2.to_uint();
}

void estimate_FR_2::thread_shl_ln1503_3_fu_1320_p2() {
    shl_ln1503_3_fu_1320_p2 = (!ap_const_lv6_2.is_01())? sc_lv<6>(): cnt_3_V_q1.read() << (unsigned short)ap_const_lv6_2.to_uint();
}

void estimate_FR_2::thread_shl_ln1503_fu_1257_p2() {
    shl_ln1503_fu_1257_p2 = (!ap_const_lv6_2.is_01())? sc_lv<6>(): cnt_0_V_q1.read() << (unsigned short)ap_const_lv6_2.to_uint();
}

void estimate_FR_2::thread_tmp_3_fu_1395_p8() {
    tmp_3_fu_1395_p8 = esl_concat<24,6>(esl_concat<22,2>(esl_concat<16,6>(esl_concat<14,2>(esl_concat<8,6>(esl_concat<6,2>(cnt_3_V_q0.read(), ap_const_lv2_0), cnt_2_V_q0.read()), ap_const_lv2_0), cnt_1_V_q0.read()), ap_const_lv2_0), cnt_0_V_q0.read());
}

void estimate_FR_2::thread_tmp_4_fu_1447_p8() {
    tmp_4_fu_1447_p8 = esl_concat<24,6>(esl_concat<22,2>(esl_concat<16,6>(esl_concat<14,2>(esl_concat<8,6>(esl_concat<6,2>(cnt_3_V_q1.read(), ap_const_lv2_0), cnt_2_V_q1.read()), ap_const_lv2_0), cnt_1_V_q1.read()), ap_const_lv2_0), cnt_0_V_q1.read());
}

void estimate_FR_2::thread_tmp_5_fu_1541_p8() {
    tmp_5_fu_1541_p8 = esl_concat<24,6>(esl_concat<22,2>(esl_concat<16,6>(esl_concat<14,2>(esl_concat<8,6>(esl_concat<6,2>(cnt_3_V_q0.read(), ap_const_lv2_0), cnt_2_V_q0.read()), ap_const_lv2_0), cnt_1_V_q0.read()), ap_const_lv2_0), cnt_0_V_q0.read());
}

void estimate_FR_2::thread_tmp_6_fu_1564_p8() {
    tmp_6_fu_1564_p8 = esl_concat<24,6>(esl_concat<22,2>(esl_concat<16,6>(esl_concat<14,2>(esl_concat<8,6>(esl_concat<6,2>(cnt_3_V_q1.read(), ap_const_lv2_0), cnt_2_V_q1.read()), ap_const_lv2_0), cnt_1_V_q1.read()), ap_const_lv2_0), cnt_0_V_q1.read());
}

void estimate_FR_2::thread_tmp_7_fu_1430_p5() {
    tmp_7_fu_1430_p5 = esl_concat<23,8>(esl_concat<15,8>(esl_concat<7,8>(FR_3_V_q0.read(), zext_ln555_6_fu_1426_p1.read()), zext_ln555_5_fu_1422_p1.read()), zext_ln555_4_fu_1418_p1.read());
}

void estimate_FR_2::thread_tmp_8_fu_1482_p5() {
    tmp_8_fu_1482_p5 = esl_concat<23,8>(esl_concat<15,8>(esl_concat<7,8>(FR_3_V_q1.read(), zext_ln555_9_fu_1478_p1.read()), zext_ln555_8_fu_1474_p1.read()), zext_ln555_7_fu_1470_p1.read());
}

void estimate_FR_2::thread_tmp_9_fu_1596_p5() {
    tmp_9_fu_1596_p5 = esl_concat<23,8>(esl_concat<15,8>(esl_concat<7,8>(FR_3_V_load_2_reg_2030.read(), zext_ln555_12_fu_1593_p1.read()), zext_ln555_11_fu_1590_p1.read()), zext_ln555_10_fu_1587_p1.read());
}

void estimate_FR_2::thread_tmp_s_fu_1621_p5() {
    tmp_s_fu_1621_p5 = esl_concat<23,8>(esl_concat<15,8>(esl_concat<7,8>(FR_3_V_load_3_reg_2050.read(), zext_ln555_15_fu_1618_p1.read()), zext_ln555_14_fu_1615_p1.read()), zext_ln555_13_fu_1612_p1.read());
}

void estimate_FR_2::thread_trunc_ln301_11_fu_1181_p1() {
    trunc_ln301_11_fu_1181_p1 = inputs_0_q0.read().range(1-1, 0);
}

void estimate_FR_2::thread_trunc_ln301_12_fu_1193_p1() {
    trunc_ln301_12_fu_1193_p1 = inputs_1_q0.read().range(1-1, 0);
}

void estimate_FR_2::thread_trunc_ln301_13_fu_1205_p1() {
    trunc_ln301_13_fu_1205_p1 = inputs_2_q0.read().range(1-1, 0);
}

void estimate_FR_2::thread_trunc_ln301_14_fu_1217_p1() {
    trunc_ln301_14_fu_1217_p1 = inputs_3_q0.read().range(1-1, 0);
}

void estimate_FR_2::thread_trunc_ln301_3_fu_999_p1() {
    trunc_ln301_3_fu_999_p1 = counts_1_q0.read().range(6-1, 0);
}

void estimate_FR_2::thread_trunc_ln301_6_fu_1051_p1() {
    trunc_ln301_6_fu_1051_p1 = counts_2_q0.read().range(6-1, 0);
}

void estimate_FR_2::thread_trunc_ln301_9_fu_1091_p1() {
    trunc_ln301_9_fu_1091_p1 = counts_3_q0.read().range(6-1, 0);
}

void estimate_FR_2::thread_trunc_ln301_fu_953_p1() {
    trunc_ln301_fu_953_p1 = counts_0_q0.read().range(6-1, 0);
}

void estimate_FR_2::thread_zext_ln13_fu_945_p1() {
    zext_ln13_fu_945_p1 = esl_zext<64,3>(lshr_ln_fu_935_p4.read());
}

void estimate_FR_2::thread_zext_ln209_1_fu_1267_p1() {
    zext_ln209_1_fu_1267_p1 = esl_zext<7,6>(cnt_0_V_q1.read());
}

void estimate_FR_2::thread_zext_ln209_2_fu_1284_p1() {
    zext_ln209_2_fu_1284_p1 = esl_zext<7,6>(shl_ln1503_1_fu_1278_p2.read());
}

void estimate_FR_2::thread_zext_ln209_3_fu_1288_p1() {
    zext_ln209_3_fu_1288_p1 = esl_zext<7,6>(cnt_1_V_q1.read());
}

void estimate_FR_2::thread_zext_ln209_4_fu_1305_p1() {
    zext_ln209_4_fu_1305_p1 = esl_zext<7,6>(shl_ln1503_2_fu_1299_p2.read());
}

void estimate_FR_2::thread_zext_ln209_5_fu_1309_p1() {
    zext_ln209_5_fu_1309_p1 = esl_zext<7,6>(cnt_2_V_q1.read());
}

void estimate_FR_2::thread_zext_ln209_6_fu_1326_p1() {
    zext_ln209_6_fu_1326_p1 = esl_zext<7,6>(shl_ln1503_3_fu_1320_p2.read());
}

void estimate_FR_2::thread_zext_ln209_7_fu_1330_p1() {
    zext_ln209_7_fu_1330_p1 = esl_zext<7,6>(cnt_3_V_q1.read());
}

void estimate_FR_2::thread_zext_ln209_fu_1263_p1() {
    zext_ln209_fu_1263_p1 = esl_zext<7,6>(shl_ln1503_fu_1257_p2.read());
}

void estimate_FR_2::thread_zext_ln20_fu_1167_p1() {
    zext_ln20_fu_1167_p1 = esl_zext<64,5>(lshr_ln1_fu_1157_p4.read());
}

void estimate_FR_2::thread_zext_ln321_1_fu_1010_p1() {
    zext_ln321_1_fu_1010_p1 = esl_zext<64,5>(or_ln321_fu_1004_p2.read());
}

void estimate_FR_2::thread_zext_ln321_2_fu_1137_p1() {
    zext_ln321_2_fu_1137_p1 = esl_zext<64,5>(or_ln321_1_reg_1666.read());
}

void estimate_FR_2::thread_zext_ln321_3_fu_1144_p1() {
    zext_ln321_3_fu_1144_p1 = esl_zext<64,5>(or_ln321_2_reg_1691.read());
}

void estimate_FR_2::thread_zext_ln321_fu_958_p1() {
    zext_ln321_fu_958_p1 = esl_zext<64,5>(j_0_0_reg_882.read());
}

void estimate_FR_2::thread_zext_ln36_1_fu_1369_p1() {
    zext_ln36_1_fu_1369_p1 = esl_zext<64,3>(lshr_ln2_fu_1359_p4.read());
}

void estimate_FR_2::thread_zext_ln42_1_fu_1494_p1() {
    zext_ln42_1_fu_1494_p1 = esl_zext<32,31>(tmp_8_fu_1482_p5.read());
}

void estimate_FR_2::thread_zext_ln42_2_fu_1607_p1() {
    zext_ln42_2_fu_1607_p1 = esl_zext<32,31>(tmp_9_fu_1596_p5.read());
}

void estimate_FR_2::thread_zext_ln42_3_fu_1632_p1() {
    zext_ln42_3_fu_1632_p1 = esl_zext<32,31>(tmp_s_fu_1621_p5.read());
}

void estimate_FR_2::thread_zext_ln42_fu_1442_p1() {
    zext_ln42_fu_1442_p1 = esl_zext<32,31>(tmp_7_fu_1430_p5.read());
}

void estimate_FR_2::thread_zext_ln555_10_fu_1587_p1() {
    zext_ln555_10_fu_1587_p1 = esl_zext<8,7>(FR_0_V_load_2_reg_2015.read());
}

void estimate_FR_2::thread_zext_ln555_11_fu_1590_p1() {
    zext_ln555_11_fu_1590_p1 = esl_zext<8,7>(FR_1_V_load_2_reg_2020.read());
}

void estimate_FR_2::thread_zext_ln555_12_fu_1593_p1() {
    zext_ln555_12_fu_1593_p1 = esl_zext<8,7>(FR_2_V_load_2_reg_2025.read());
}

void estimate_FR_2::thread_zext_ln555_13_fu_1612_p1() {
    zext_ln555_13_fu_1612_p1 = esl_zext<8,7>(FR_0_V_load_3_reg_2035.read());
}

void estimate_FR_2::thread_zext_ln555_14_fu_1615_p1() {
    zext_ln555_14_fu_1615_p1 = esl_zext<8,7>(FR_1_V_load_3_reg_2040.read());
}

void estimate_FR_2::thread_zext_ln555_15_fu_1618_p1() {
    zext_ln555_15_fu_1618_p1 = esl_zext<8,7>(FR_2_V_load_3_reg_2045.read());
}

void estimate_FR_2::thread_zext_ln555_1_fu_1383_p1() {
    zext_ln555_1_fu_1383_p1 = esl_zext<64,5>(or_ln555_fu_1377_p2.read());
}

void estimate_FR_2::thread_zext_ln555_2_fu_1505_p1() {
    zext_ln555_2_fu_1505_p1 = esl_zext<64,5>(or_ln555_1_fu_1499_p2.read());
}

void estimate_FR_2::thread_zext_ln555_3_fu_1523_p1() {
    zext_ln555_3_fu_1523_p1 = esl_zext<64,5>(or_ln555_2_fu_1517_p2.read());
}

void estimate_FR_2::thread_zext_ln555_4_fu_1418_p1() {
    zext_ln555_4_fu_1418_p1 = esl_zext<8,7>(FR_0_V_q0.read());
}

void estimate_FR_2::thread_zext_ln555_5_fu_1422_p1() {
    zext_ln555_5_fu_1422_p1 = esl_zext<8,7>(FR_1_V_q0.read());
}

void estimate_FR_2::thread_zext_ln555_6_fu_1426_p1() {
    zext_ln555_6_fu_1426_p1 = esl_zext<8,7>(FR_2_V_q0.read());
}

void estimate_FR_2::thread_zext_ln555_7_fu_1470_p1() {
    zext_ln555_7_fu_1470_p1 = esl_zext<8,7>(FR_0_V_q1.read());
}

void estimate_FR_2::thread_zext_ln555_8_fu_1474_p1() {
    zext_ln555_8_fu_1474_p1 = esl_zext<8,7>(FR_1_V_q1.read());
}

void estimate_FR_2::thread_zext_ln555_9_fu_1478_p1() {
    zext_ln555_9_fu_1478_p1 = esl_zext<8,7>(FR_2_V_q1.read());
}

void estimate_FR_2::thread_zext_ln555_fu_1347_p1() {
    zext_ln555_fu_1347_p1 = esl_zext<64,5>(ap_phi_mux_k_0_0_phi_fu_921_p4.read());
}

void estimate_FR_2::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln12_fu_929_p2.read(), ap_const_lv1_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln12_fu_929_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state5;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        case 8 : 
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            break;
        case 16 : 
            if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln19_fu_1151_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln19_fu_1151_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state11;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 32 : 
            if (esl_seteq<1,1,1>(ap_block_pp1_stage1_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            }
            break;
        case 64 : 
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            break;
        case 128 : 
            if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln31_fu_1341_p2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln31_fu_1341_p2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state16;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            }
            break;
        case 256 : 
            if ((esl_seteq<1,1,1>(ap_block_pp2_stage1_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage1_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter0.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage1_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter0.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state16;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            }
            break;
        case 512 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<10>) ("XXXXXXXXXX");
            break;
    }
}

void estimate_FR_2::thread_hdltv_gen() {
    const char* dump_tv = std::getenv("AP_WRITE_TV");
    if (!(dump_tv && string(dump_tv) == "on")) return;

    wait();

    mHdltvinHandle << "[ " << endl;
    mHdltvoutHandle << "[ " << endl;
    int ap_cycleNo = 0;
    while (1) {
        wait();
        const char* mComma = ap_cycleNo == 0 ? " " : ", " ;
        mHdltvinHandle << mComma << "{"  <<  " \"ap_rst_n\" :  \"" << ap_rst_n.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_AXILiteS_AWVALID\" :  \"" << s_axi_AXILiteS_AWVALID.read() << "\" ";
        mHdltvoutHandle << mComma << "{"  <<  " \"s_axi_AXILiteS_AWREADY\" :  \"" << s_axi_AXILiteS_AWREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_AXILiteS_AWADDR\" :  \"" << s_axi_AXILiteS_AWADDR.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_AXILiteS_WVALID\" :  \"" << s_axi_AXILiteS_WVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_AXILiteS_WREADY\" :  \"" << s_axi_AXILiteS_WREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_AXILiteS_WDATA\" :  \"" << s_axi_AXILiteS_WDATA.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_AXILiteS_WSTRB\" :  \"" << s_axi_AXILiteS_WSTRB.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_AXILiteS_ARVALID\" :  \"" << s_axi_AXILiteS_ARVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_AXILiteS_ARREADY\" :  \"" << s_axi_AXILiteS_ARREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_AXILiteS_ARADDR\" :  \"" << s_axi_AXILiteS_ARADDR.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_AXILiteS_RVALID\" :  \"" << s_axi_AXILiteS_RVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_AXILiteS_RREADY\" :  \"" << s_axi_AXILiteS_RREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_AXILiteS_RDATA\" :  \"" << s_axi_AXILiteS_RDATA.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_AXILiteS_RRESP\" :  \"" << s_axi_AXILiteS_RRESP.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_AXILiteS_BVALID\" :  \"" << s_axi_AXILiteS_BVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_AXILiteS_BREADY\" :  \"" << s_axi_AXILiteS_BREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_AXILiteS_BRESP\" :  \"" << s_axi_AXILiteS_BRESP.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"interrupt\" :  \"" << interrupt.read() << "\" ";
        mHdltvinHandle << "}" << std::endl;
        mHdltvoutHandle << "}" << std::endl;
        ap_cycleNo++;
    }
}

}

