

================================================================
== Vitis HLS Report for 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE'
================================================================
* Date:           Mon May  2 12:37:24 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        pip_hls_kernel
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.859 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1039|     1039|  10.390 us|  10.390 us|  1039|  1039|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_INIT_DIV_TABLE  |     1037|     1037|        15|          1|          1|  1024|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_1 = alloca i32 1"   --->   Operation 18 'alloca' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %p_Val2_1"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_2 = load i11 %p_Val2_1"   --->   Operation 21 'load' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.94ns)   --->   "%icmp_ln22 = icmp_eq  i11 %p_Val2_2, i11 1024" [pip_kernel.cpp:22]   --->   Operation 23 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%i = add i11 %p_Val2_2, i11 1" [pip_kernel.cpp:22]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.body.i.split, void %for.cond.preheader.exitStub" [pip_kernel.cpp:22]   --->   Operation 26 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln1349)   --->   "%trunc_ln887 = trunc i11 %p_Val2_2"   --->   Operation 27 'trunc' 'trunc_ln887' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln1349)   --->   "%p_Val2_s = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %trunc_ln887, i8 0"   --->   Operation 28 'bitconcatenate' 'p_Val2_s' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln1349)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %p_Val2_2, i32 9"   --->   Operation 29 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln1349)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %p_Val2_2, i32 10"   --->   Operation 30 'bitselect' 'tmp' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln1349)   --->   "%overflow = or i1 %p_Result_s, i1 %tmp"   --->   Operation 31 'or' 'overflow' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln1349)   --->   "%xor_ln1349 = xor i18 %p_Val2_s, i18 131072"   --->   Operation 32 'xor' 'xor_ln1349' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln1349 = select i1 %overflow, i18 262143, i18 %xor_ln1349"   --->   Operation 33 'select' 'select_ln1349' <Predicate = (!icmp_ln22)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [15/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 34 'sdiv' 'sdiv_ln1349' <Predicate = (!icmp_ln22)> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln22 = store i11 %i, i11 %p_Val2_1" [pip_kernel.cpp:22]   --->   Operation 35 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.52>
ST_2 : Operation 36 [14/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 36 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.52>
ST_3 : Operation 37 [13/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 37 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.52>
ST_4 : Operation 38 [12/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 38 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.52>
ST_5 : Operation 39 [11/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 39 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.52>
ST_6 : Operation 40 [10/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 40 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.52>
ST_7 : Operation 41 [9/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 41 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.52>
ST_8 : Operation 42 [8/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 42 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.52>
ST_9 : Operation 43 [7/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 43 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.52>
ST_10 : Operation 44 [6/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 44 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.52>
ST_11 : Operation 45 [5/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 45 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.52>
ST_12 : Operation 46 [4/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 46 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.52>
ST_13 : Operation 47 [3/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 47 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.52>
ST_14 : Operation 48 [2/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 48 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 3.85>
ST_15 : Operation 49 [1/1] (0.00ns)   --->   "%v_assign_cast = zext i11 %p_Val2_2"   --->   Operation 49 'zext' 'v_assign_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0"   --->   Operation 50 'specloopname' 'specloopname_ln183' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 51 [1/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 51 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node real_val_V)   --->   "%real_val_V_2 = shl i18 %sdiv_ln1349, i18 8"   --->   Operation 52 'shl' 'real_val_V_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sdiv_ln1349, i32 9"   --->   Operation 53 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %sdiv_ln1349, i32 10, i32 11"   --->   Operation 54 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 55 [1/1] (0.44ns)   --->   "%icmp_ln924 = icmp_ne  i2 %tmp_1, i2 0"   --->   Operation 55 'icmp' 'icmp_ln924' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node overflow_1)   --->   "%xor_ln941 = xor i1 %p_Result_1, i1 1"   --->   Operation 56 'xor' 'xor_ln941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 57 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_1 = and i1 %icmp_ln924, i1 %xor_ln941"   --->   Operation 57 'and' 'overflow_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 58 [1/1] (0.44ns)   --->   "%icmp_ln942 = icmp_ne  i2 %tmp_1, i2 3"   --->   Operation 58 'icmp' 'icmp_ln942' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node real_val_V)   --->   "%underflow = and i1 %p_Result_1, i1 %icmp_ln942"   --->   Operation 59 'and' 'underflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node real_val_V)   --->   "%select_ln392 = select i1 %overflow_1, i18 131071, i18 131072"   --->   Operation 60 'select' 'select_ln392' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node real_val_V)   --->   "%or_ln392 = or i1 %overflow_1, i1 %underflow"   --->   Operation 61 'or' 'or_ln392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 62 [1/1] (0.36ns) (out node of the LUT)   --->   "%real_val_V = select i1 %or_ln392, i18 %select_ln392, i18 %real_val_V_2"   --->   Operation 62 'select' 'real_val_V' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 63 [1/1] (0.00ns)   --->   "%div_table_V_addr = getelementptr i18 %div_table_V, i64 0, i64 %v_assign_cast" [pip_kernel.cpp:24]   --->   Operation 63 'getelementptr' 'div_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 64 [1/1] (1.23ns)   --->   "%store_ln24 = store i18 %real_val_V, i10 %div_table_V_addr" [pip_kernel.cpp:24]   --->   Operation 64 'store' 'store_ln24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1024> <RAM>
ST_15 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.body.i" [pip_kernel.cpp:22]   --->   Operation 65 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.89ns
The critical path consists of the following:
	'alloca' operation ('__Val2__') [2]  (0 ns)
	'load' operation ('v') on local variable '__Val2__' [6]  (0 ns)
	'or' operation ('overflow') [19]  (0 ns)
	'select' operation ('select_ln1349') [21]  (0.36 ns)
	'sdiv' operation ('sdiv_ln1349') [22]  (1.53 ns)

 <State 2>: 1.53ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [22]  (1.53 ns)

 <State 3>: 1.53ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [22]  (1.53 ns)

 <State 4>: 1.53ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [22]  (1.53 ns)

 <State 5>: 1.53ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [22]  (1.53 ns)

 <State 6>: 1.53ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [22]  (1.53 ns)

 <State 7>: 1.53ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [22]  (1.53 ns)

 <State 8>: 1.53ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [22]  (1.53 ns)

 <State 9>: 1.53ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [22]  (1.53 ns)

 <State 10>: 1.53ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [22]  (1.53 ns)

 <State 11>: 1.53ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [22]  (1.53 ns)

 <State 12>: 1.53ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [22]  (1.53 ns)

 <State 13>: 1.53ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [22]  (1.53 ns)

 <State 14>: 1.53ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [22]  (1.53 ns)

 <State 15>: 3.86ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1349') [22]  (1.53 ns)
	'icmp' operation ('icmp_ln924') [26]  (0.446 ns)
	'and' operation ('overflow') [28]  (0.287 ns)
	'or' operation ('or_ln392') [32]  (0 ns)
	'select' operation ('real_val.V') [33]  (0.36 ns)
	'store' operation ('store_ln24', pip_kernel.cpp:24) of variable 'real_val.V' on array 'div_table_V' [35]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
