Version 4
SymbolType CELL
LINE Normal 128 48 -80 48
RECTANGLE Normal -80 -16 128 80 2
SYMATTR SpiceModel FPGA_delayVariableDigital
SYMATTR Prefix X
PIN -80 0 LEFT 8
PINATTR PinName in[1]
PINATTR SpiceOrder 1
PIN -80 32 LEFT 8
PINATTR PinName delay[48]
PINATTR SpiceOrder 2
PIN -80 64 LEFT 8
PINATTR PinName clr[1]
PINATTR SpiceOrder 3
PIN 128 0 RIGHT 8
PINATTR PinName out[1]
PINATTR SpiceOrder 4
