module onehotcounter(
  				input reset,clk,en,
  				output reg [7:0] out);
  
  always@(posedge clk) begin
    if(reset)
      out<=0;
    else if(en)
      out<={out[6],out[5],out[4],out[3],out[2],out[1],out[0],out[7]};
    else
      out<=out;
   end
endmodule
      
    
