{
  "module_name": "intel-agp.h",
  "hash_id": "a8652a210ef7928bdc0a93f0b31f0cc23e873b1bab208e142b9c8e77c3555c10",
  "original_prompt": "Ingested from linux-6.6.14/drivers/char/agp/intel-agp.h",
  "human_readable_source": " \n \n#ifndef _INTEL_AGP_H\n#define _INTEL_AGP_H\n\n \n#define INTEL_APSIZE\t0xb4\n#define INTEL_ATTBASE\t0xb8\n#define INTEL_AGPCTRL\t0xb0\n#define INTEL_NBXCFG\t0x50\n#define INTEL_ERRSTS\t0x91\n\n \n#define I830_GMCH_CTRL\t\t\t0x52\n#define I830_GMCH_ENABLED\t\t0x4\n#define I830_GMCH_MEM_MASK\t\t0x1\n#define I830_GMCH_MEM_64M\t\t0x1\n#define I830_GMCH_MEM_128M\t\t0\n#define I830_GMCH_GMS_MASK\t\t0x70\n#define I830_GMCH_GMS_DISABLED\t\t0x00\n#define I830_GMCH_GMS_LOCAL\t\t0x10\n#define I830_GMCH_GMS_STOLEN_512\t0x20\n#define I830_GMCH_GMS_STOLEN_1024\t0x30\n#define I830_GMCH_GMS_STOLEN_8192\t0x40\n#define I830_RDRAM_CHANNEL_TYPE\t\t0x03010\n#define I830_RDRAM_ND(x)\t\t(((x) & 0x20) >> 5)\n#define I830_RDRAM_DDT(x)\t\t(((x) & 0x18) >> 3)\n\n \n#define INTEL_I830_ERRSTS\t0x92\n\n \n#define I855_GMCH_GMS_MASK\t\t0xF0\n#define I855_GMCH_GMS_STOLEN_0M\t\t0x0\n#define I855_GMCH_GMS_STOLEN_1M\t\t(0x1 << 4)\n#define I855_GMCH_GMS_STOLEN_4M\t\t(0x2 << 4)\n#define I855_GMCH_GMS_STOLEN_8M\t\t(0x3 << 4)\n#define I855_GMCH_GMS_STOLEN_16M\t(0x4 << 4)\n#define I855_GMCH_GMS_STOLEN_32M\t(0x5 << 4)\n#define I85X_CAPID\t\t\t0x44\n#define I85X_VARIANT_MASK\t\t0x7\n#define I85X_VARIANT_SHIFT\t\t5\n#define I855_GME\t\t\t0x0\n#define I855_GM\t\t\t\t0x4\n#define I852_GME\t\t\t0x2\n#define I852_GM\t\t\t\t0x5\n\n \n#define INTEL_I845_AGPM\t\t0x51\n#define INTEL_I845_ERRSTS\t0xc8\n\n \n#define INTEL_I860_MCHCFG\t0x50\n#define INTEL_I860_ERRSTS\t0xc8\n\n \n#define I810_GMADR_BAR\t\t0\n#define I810_MMADR_BAR\t\t1\n#define I810_PTE_BASE\t\t0x10000\n#define I810_PTE_MAIN_UNCACHED\t0x00000000\n#define I810_PTE_LOCAL\t\t0x00000002\n#define I810_PTE_VALID\t\t0x00000001\n#define I830_PTE_SYSTEM_CACHED  0x00000006\n\n#define I810_SMRAM_MISCC\t0x70\n#define I810_GFX_MEM_WIN_SIZE\t0x00010000\n#define I810_GFX_MEM_WIN_32M\t0x00010000\n#define I810_GMS\t\t0x000000c0\n#define I810_GMS_DISABLE\t0x00000000\n#define I810_PGETBL_CTL\t\t0x2020\n#define I810_PGETBL_ENABLED\t0x00000001\n \n#define I965_PGETBL_CTL2\t0x20c4\n#define I965_PGETBL_SIZE_MASK\t0x0000000e\n#define I965_PGETBL_SIZE_512KB\t(0 << 1)\n#define I965_PGETBL_SIZE_256KB\t(1 << 1)\n#define I965_PGETBL_SIZE_128KB\t(2 << 1)\n#define I965_PGETBL_SIZE_1MB\t(3 << 1)\n#define I965_PGETBL_SIZE_2MB\t(4 << 1)\n#define I965_PGETBL_SIZE_1_5MB\t(5 << 1)\n#define G33_GMCH_SIZE_MASK\t(3 << 8)\n#define G33_GMCH_SIZE_1M\t(1 << 8)\n#define G33_GMCH_SIZE_2M\t(2 << 8)\n#define G4x_GMCH_SIZE_MASK\t(0xf << 8)\n#define G4x_GMCH_SIZE_1M\t(0x1 << 8)\n#define G4x_GMCH_SIZE_2M\t(0x3 << 8)\n#define G4x_GMCH_SIZE_VT_EN\t(0x8 << 8)\n#define G4x_GMCH_SIZE_VT_1M\t(G4x_GMCH_SIZE_1M | G4x_GMCH_SIZE_VT_EN)\n#define G4x_GMCH_SIZE_VT_1_5M\t((0x2 << 8) | G4x_GMCH_SIZE_VT_EN)\n#define G4x_GMCH_SIZE_VT_2M\t(G4x_GMCH_SIZE_2M | G4x_GMCH_SIZE_VT_EN)\n\n#define GFX_FLSH_CNTL\t\t0x2170  \n\n#define I810_DRAM_CTL\t\t0x3000\n#define I810_DRAM_ROW_0\t\t0x00000001\n#define I810_DRAM_ROW_0_SDRAM\t0x00000001\n\n \n#define INTEL_815_APCONT\t0x51\n#define INTEL_815_ATTBASE_MASK\t~0x1FFFFFFF\n\n \n#define INTEL_I820_RDCR\t\t0x51\n#define INTEL_I820_ERRSTS\t0xc8\n\n \n#define INTEL_I840_MCHCFG\t0x50\n#define INTEL_I840_ERRSTS\t0xc8\n\n \n#define INTEL_I850_MCHCFG\t0x50\n#define INTEL_I850_ERRSTS\t0xc8\n\n \n#define I915_GMADR_BAR\t2\n#define I915_MMADR_BAR\t0\n#define I915_PTE_BAR\t3\n#define I915_GMCH_GMS_STOLEN_48M\t(0x6 << 4)\n#define I915_GMCH_GMS_STOLEN_64M\t(0x7 << 4)\n#define G33_GMCH_GMS_STOLEN_128M\t(0x8 << 4)\n#define G33_GMCH_GMS_STOLEN_256M\t(0x9 << 4)\n#define INTEL_GMCH_GMS_STOLEN_96M\t(0xa << 4)\n#define INTEL_GMCH_GMS_STOLEN_160M\t(0xb << 4)\n#define INTEL_GMCH_GMS_STOLEN_224M\t(0xc << 4)\n#define INTEL_GMCH_GMS_STOLEN_352M\t(0xd << 4)\n\n#define I915_IFPADDR    0x60\n#define I830_HIC        0x70\n\n \n#define I965_MSAC 0x62\n#define I965_IFPADDR    0x70\n\n \n#define INTEL_I7505_APSIZE\t0x74\n#define INTEL_I7505_NCAPID\t0x60\n#define INTEL_I7505_NISTAT\t0x6c\n#define INTEL_I7505_ATTBASE\t0x78\n#define INTEL_I7505_ERRSTS\t0x42\n#define INTEL_I7505_AGPCTRL\t0x70\n#define INTEL_I7505_MCHCFG\t0x50\n\n \n#define PCI_DEVICE_ID_INTEL_E7221_HB\t0x2588\n#define PCI_DEVICE_ID_INTEL_E7221_IG\t0x258a\n#define PCI_DEVICE_ID_INTEL_82946GZ_HB      0x2970\n#define PCI_DEVICE_ID_INTEL_82946GZ_IG      0x2972\n#define PCI_DEVICE_ID_INTEL_82G35_HB     0x2980\n#define PCI_DEVICE_ID_INTEL_82G35_IG     0x2982\n#define PCI_DEVICE_ID_INTEL_82965Q_HB       0x2990\n#define PCI_DEVICE_ID_INTEL_82965Q_IG       0x2992\n#define PCI_DEVICE_ID_INTEL_82965G_HB       0x29A0\n#define PCI_DEVICE_ID_INTEL_82965G_IG       0x29A2\n#define PCI_DEVICE_ID_INTEL_82965GM_HB      0x2A00\n#define PCI_DEVICE_ID_INTEL_82965GM_IG      0x2A02\n#define PCI_DEVICE_ID_INTEL_82965GME_HB     0x2A10\n#define PCI_DEVICE_ID_INTEL_82965GME_IG     0x2A12\n#define PCI_DEVICE_ID_INTEL_82945GME_HB     0x27AC\n#define PCI_DEVICE_ID_INTEL_82945GME_IG     0x27AE\n#define PCI_DEVICE_ID_INTEL_PINEVIEW_M_HB        0xA010\n#define PCI_DEVICE_ID_INTEL_PINEVIEW_M_IG        0xA011\n#define PCI_DEVICE_ID_INTEL_PINEVIEW_HB         0xA000\n#define PCI_DEVICE_ID_INTEL_PINEVIEW_IG         0xA001\n#define PCI_DEVICE_ID_INTEL_G33_HB          0x29C0\n#define PCI_DEVICE_ID_INTEL_G33_IG          0x29C2\n#define PCI_DEVICE_ID_INTEL_Q35_HB          0x29B0\n#define PCI_DEVICE_ID_INTEL_Q35_IG          0x29B2\n#define PCI_DEVICE_ID_INTEL_Q33_HB          0x29D0\n#define PCI_DEVICE_ID_INTEL_Q33_IG          0x29D2\n#define PCI_DEVICE_ID_INTEL_B43_HB          0x2E40\n#define PCI_DEVICE_ID_INTEL_B43_IG          0x2E42\n#define PCI_DEVICE_ID_INTEL_B43_1_HB        0x2E90\n#define PCI_DEVICE_ID_INTEL_B43_1_IG        0x2E92\n#define PCI_DEVICE_ID_INTEL_GM45_HB         0x2A40\n#define PCI_DEVICE_ID_INTEL_GM45_IG         0x2A42\n#define PCI_DEVICE_ID_INTEL_EAGLELAKE_HB        0x2E00\n#define PCI_DEVICE_ID_INTEL_EAGLELAKE_IG        0x2E02\n#define PCI_DEVICE_ID_INTEL_Q45_HB          0x2E10\n#define PCI_DEVICE_ID_INTEL_Q45_IG          0x2E12\n#define PCI_DEVICE_ID_INTEL_G45_HB          0x2E20\n#define PCI_DEVICE_ID_INTEL_G45_IG          0x2E22\n#define PCI_DEVICE_ID_INTEL_G41_HB          0x2E30\n#define PCI_DEVICE_ID_INTEL_G41_IG          0x2E32\n#define PCI_DEVICE_ID_INTEL_IRONLAKE_D_HB\t    0x0040\n#define PCI_DEVICE_ID_INTEL_IRONLAKE_D2_HB\t    0x0069\n#define PCI_DEVICE_ID_INTEL_IRONLAKE_D_IG\t    0x0042\n#define PCI_DEVICE_ID_INTEL_IRONLAKE_M_HB\t    0x0044\n#define PCI_DEVICE_ID_INTEL_IRONLAKE_MA_HB\t    0x0062\n#define PCI_DEVICE_ID_INTEL_IRONLAKE_MC2_HB    0x006a\n#define PCI_DEVICE_ID_INTEL_IRONLAKE_M_IG\t    0x0046\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}