// Seed: 2960835802
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    output supply0 id_3,
    input tri id_4,
    input tri id_5,
    input tri0 id_6,
    input uwire id_7,
    input supply0 id_8,
    input wire id_9,
    output wire id_10,
    input uwire id_11,
    input supply0 id_12
    , id_29,
    input wand id_13,
    output tri0 id_14,
    input wor id_15,
    input wire id_16,
    input supply0 id_17,
    input tri1 id_18
    , id_30,
    output tri1 id_19,
    input supply1 id_20,
    input wor id_21,
    input uwire id_22,
    input tri1 id_23,
    output tri id_24,
    input wor id_25,
    input tri1 id_26
    , id_31,
    output uwire id_27
);
  specify
    $width(negedge id_32, {1, 1, 1, id_25, 1, 1, id_1 << 1, 1});
  endspecify
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input uwire id_2,
    output tri0 id_3,
    output supply1 id_4,
    input tri id_5,
    input uwire id_6,
    input tri0 id_7,
    input wand id_8,
    input uwire id_9,
    output tri id_10,
    output tri1 id_11,
    input wand id_12,
    input supply1 id_13
    , id_22,
    output tri0 id_14,
    output tri1 id_15,
    inout wor id_16,
    input wor id_17,
    output supply0 id_18,
    input wand id_19,
    output wire id_20
);
  supply0 id_23 = 1'h0;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_19,
      id_10,
      id_2,
      id_0,
      id_13,
      id_19,
      id_19,
      id_9,
      id_14,
      id_8,
      id_7,
      id_2,
      id_11,
      id_0,
      id_17,
      id_6,
      id_2,
      id_16,
      id_7,
      id_17,
      id_1,
      id_1,
      id_4,
      id_17,
      id_16,
      id_14
  );
  assign modCall_1.type_40 = 0;
endmodule
