$date
	Tue Mar 28 14:38:54 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_FullAdder $end
$var wire 1 ! s $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module mymodule $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 & sum1 $end
$var wire 1 ! sum $end
$var wire 1 ' carry2 $end
$var wire 1 ( carry1 $end
$scope module HalfAdder1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ( carry $end
$var wire 1 & sum $end
$upscope $end
$scope module HalfAdder2 $end
$var wire 1 & a $end
$var wire 1 % b $end
$var wire 1 ' carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1
1!
1%
#2
1&
0%
1$
#3
1"
0!
1'
1%
#4
0"
1!
0'
0%
0$
1#
#5
1"
0!
1'
1%
#6
0'
0&
1(
0%
1$
#7
1!
1%
#8
