// Seed: 1831849851
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output tri0 id_4;
  inout supply1 id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = id_1 * id_1;
  assign id_3 = -1'b0;
  wire id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd40,
    parameter id_5 = 32'd4
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire _id_1;
  wire id_6 = id_3;
  assign id_6 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_6,
      id_4,
      id_4,
      id_6
  );
  assign modCall_1.id_3 = 0;
  tri1 id_7 = 1'd0 - id_3;
  logic [id_1 : id_5] id_8;
  ;
  supply0 id_9 = id_7 != 1 - id_2;
endmodule
