Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module TestBenchPipe.ppl.dm.memory.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
write xxxxxxxx = xxxxxxxx

write 00010004 = 00001c00

clk:           x

reg           0 = 00000000 
reg           1 = 00000001 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000005 
reg           6 = 00000006 
reg           7 = 00000007 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = 0000001f 
memoutdata = 00001c00, outdata = xxxxxxxx
display = xxxxxxxx

write 00010004 = 00001c00

write 00010004 = 00001c00

write 00010004 = 00001c00

clk:           0

reg           0 = 00000000 
reg           1 = 00000001 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000005 
reg           6 = 00000006 
reg           7 = 00000007 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = 0000001f 
memoutdata = 00001c00, outdata = xxxxxxxx
display = xxxxxxxx

clk:           1

reg           0 = 00000000 
reg           1 = 00000001 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000005 
reg           6 = 00000006 
reg           7 = 00000007 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = 0000001f 
memoutdata = 00001c00, outdata = xxxxxxxx
display = xxxxxxxx

write 00000000 = 00000000

clk:           2

reg           0 = 00000000 
reg           1 = 00000001 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000005 
reg           6 = 00000006 
reg           7 = 00000007 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = 0000001f 
memoutdata = 00001c00, outdata = xxxxxxxx
display = xxxxxxxx

clk:           3

reg           0 = 00000000 
reg           1 = 00000001 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000005 
reg           6 = 00000006 
reg           7 = 00000007 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = 0000001f 
memoutdata = 00001c00, outdata = xxxxxxxx
display = xxxxxxxx

write 00000000 = 00000000

clk:           4

reg           0 = 00000000 
reg           1 = 00000001 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000005 
reg           6 = 00000006 
reg           7 = 00000007 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = 0000001f 
memoutdata = 00001c00, outdata = xxxxxxxx
display = xxxxxxxx

clk:           5

reg           0 = 00000000 
reg           1 = 00000001 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000005 
reg           6 = 00000006 
reg           7 = 00000007 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = 0000001f 
memoutdata = 00001c00, outdata = xxxxxxxx
display = xxxxxxxx

write 00000000 = 00000000

clk:           6

reg           0 = 00000000 
reg           1 = 00000001 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000005 
reg           6 = 00000006 
reg           7 = 00000007 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = 0000001f 
memoutdata = 00001c00, outdata = xxxxxxxx
display = xxxxxxxx

clk:           7

reg           0 = 00000000 
reg           1 = 00000001 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000005 
reg           6 = 00000006 
reg           7 = 00000007 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = 0000001f 
memoutdata = 00001c00, outdata = xxxxxxxx
display = xxxxxxxx

write 0000003d = 0000001f

Hazard detected!
clk:           8

reg           0 = 00000000 
reg           1 = 00000001 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000005 
reg           6 = 00000006 
reg           7 = 00000007 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = 0000001f 
memoutdata = 00001c00, outdata = xxxxxxxx
display = xxxxxxxx

clk:           9

reg           0 = 00000000 
reg           1 = 00000001 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000005 
reg           6 = 00000006 
reg           7 = 00000007 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00001c00, outdata = xxxxxxxx
display = xxxxxxxx

write fffffffc = 0000001c

clk:          10

reg           0 = 00000000 
reg           1 = 00000001 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000005 
reg           6 = 00000006 
reg           7 = 00000007 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00001c00, outdata = 00001c00
display = xxxxxxxx

clk:          11

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000005 
reg           6 = 00000006 
reg           7 = 00000007 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00001c00, outdata = 00001c00
display = xxxxxxxx

write ffff0004 = 00000004

clk:          12

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000005 
reg           6 = 00000006 
reg           7 = 00000007 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00001c00, outdata = 00001c00
display = xxxxxxxx

clk:          13

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000005 
reg           6 = 00001c00 
reg           7 = 00000007 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00001c00, outdata = 00001c00
display = xxxxxxxx

write 003fffc0 = 0000000a

clk:          14

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000005 
reg           6 = 00001c00 
reg           7 = 00000007 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00001c00, outdata = 00001c00
display = xxxxxxxx

clk:          15

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000005 
reg           6 = 00001c00 
reg           7 = 00000007 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00001c00, outdata = 00001c00
display = xxxxxxxx

write 00000007 = 0000000a

clk:          16

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000005 
reg           6 = 00001c00 
reg           7 = 00000007 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00001c00, outdata = 00001c00
display = xxxxxxxx

clk:          17

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000005 
reg           6 = 00000007 
reg           7 = 00000007 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00001c00, outdata = 00001c00
display = xxxxxxxx

write 00000007 = ffff0000

clk:          18

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000005 
reg           6 = 00000007 
reg           7 = 00000007 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00001c00, outdata = 00001c00
display = xxxxxxxx

clk:          19

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000005 
reg           6 = 00000007 
reg           7 = 00000007 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00001c00, outdata = 00001c00
display = xxxxxxxx

write 0000000c = 0000000c

Hazard detected!
clk:          20

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000005 
reg           6 = 00000007 
reg           7 = 00000007 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00001c00, outdata = 00001c00
display = xxxxxxxx

clk:          21

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000018 
reg           6 = 00000007 
reg           7 = 00000007 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00001c00, outdata = 00001c00
display = xxxxxxxx

write 00000000 = 00000000

clk:          22

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000018 
reg           6 = 00000007 
reg           7 = 00000007 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00001c00, outdata = 00001c00
display = xxxxxxxx

clk:          23

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000018 
reg           6 = 00000007 
reg           7 = 00000007 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00001c00, outdata = 00001c00
display = xxxxxxxx

write 00000001 = fffffffc

clk:          24

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000018 
reg           6 = 00000007 
reg           7 = 00000007 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00001c00, outdata = 00001c00
display = xxxxxxxx

clk:          25

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000018 
reg           6 = 00000007 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00001c00, outdata = 00001c00
display = xxxxxxxx

write fffffffa = 00000007

clk:          26

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000018 
reg           6 = 00000007 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00001c00, outdata = 00001c00
display = xxxxxxxx

clk:          27

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000018 
reg           6 = 00000007 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00001c00, outdata = 00001c00
display = xxxxxxxx

write fffffffa = 00000007

clk:          28

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000018 
reg           6 = 00000007 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00001c00, outdata = 00001c00
display = xxxxxxxx

clk:          29

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000018 
reg           6 = 00000007 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00001c00, outdata = 00001c00
display = xxxxxxxx

write fffffff4 = 00000018

clk:          30

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000018 
reg           6 = 00000007 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00001c00, outdata = 00001c00
display = xxxxxxxx

clk:          31

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000018 
reg           6 = 00000007 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000018, outdata = 00001c00
display = xxxxxxxx

write fffffff8 = 00000018

clk:          32

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000018 
reg           6 = 00000007 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000018, outdata = 00001c00
display = xxxxxxxx

clk:          33

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000018 
reg           6 = 00000007 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000018, outdata = 00001c00
display = xxxxxxxx

write 00000006 = ffff0000

clk:          34

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000018 
reg           6 = 00000007 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000018, outdata = 00001c00
display = xxxxxxxx

clk:          35

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000018 
reg           6 = 00000006 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000018, outdata = 00001c00
display = xxxxxxxx

write fffeffec = 0000000d

Hazard detected!
clk:          36

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000018 
reg           6 = 00000006 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000018, outdata = 00001c00
display = xxxxxxxx

clk:          37

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000006 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000018, outdata = 00001c00
display = xxxxxxxx

write 00000000 = 00000000

clk:          38

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000006 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000018, outdata = 00001c00
display = xxxxxxxx

clk:          39

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000006 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000018, outdata = 00001c00
display = xxxxxxxx

write 00000001 = fffffff4

clk:          40

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000006 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000018, outdata = 00001c00
display = xxxxxxxx

clk:          41

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000006 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000018, outdata = 00001c00
display = xxxxxxxx

write fffffffb = 00000006

clk:          42

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000006 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000018, outdata = 00001c00
display = xxxxxxxx

clk:          43

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000006 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000018, outdata = 00001c00
display = xxxxxxxx

write fffffffb = 00000006

clk:          44

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000006 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000018, outdata = 00001c00
display = xxxxxxxx

clk:          45

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000006 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000018, outdata = 00001c00
display = xxxxxxxx

write ffffffec = 00000018

clk:          46

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000006 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000018, outdata = 00001c00
display = xxxxxxxx

clk:          47

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000006 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write fffffff0 = 00000038

clk:          48

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000006 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:          49

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000006 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write 00000005 = ffff0000

clk:          50

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000006 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:          51

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write fffeffec = 0000000d

Hazard detected!
clk:          52

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:          53

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write 00000000 = 00000000

clk:          54

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:          55

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write 00000001 = ffffffec

clk:          56

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:          57

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write fffffffc = 00000005

clk:          58

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:          59

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write fffffffc = 00000005

clk:          60

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:          61

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write ffffffe4 = 00000018

clk:          62

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:          63

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write ffffffe8 = 00000038

clk:          64

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:          65

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write 00000004 = ffff0000

clk:          66

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:          67

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write fffeffec = 0000000d

Hazard detected!
clk:          68

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:          69

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write 00000000 = 00000000

clk:          70

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:          71

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write 00000001 = ffffffe4

clk:          72

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:          73

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write fffffffd = 00000004

clk:          74

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:          75

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write fffffffd = 00000004

clk:          76

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:          77

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write ffffffdc = 00000018

clk:          78

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:          79

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write ffffffe0 = 00000038

clk:          80

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:          81

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write 00000003 = ffff0000

clk:          82

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:          83

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write fffeffec = 0000000d

Hazard detected!
clk:          84

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:          85

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write 00000000 = 00000000

clk:          86

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:          87

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write 00000001 = ffffffdc

clk:          88

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:          89

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write fffffffe = 00000003

clk:          90

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:          91

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write fffffffe = 00000003

clk:          92

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:          93

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write ffffffd4 = 00000018

clk:          94

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:          95

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write ffffffd8 = 00000038

clk:          96

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:          97

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write 00000002 = ffff0000

clk:          98

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:          99

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write fffeffec = 0000000d

Hazard detected!
clk:         100

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:         101

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write 00000000 = 00000000

clk:         102

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:         103

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write 00000001 = ffffffd4

clk:         104

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:         105

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write ffffffff = 00000002

clk:         106

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:         107

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write ffffffff = 00000002

clk:         108

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:         109

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write ffffffcc = 00000018

clk:         110

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:         111

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write ffffffd0 = 00000038

clk:         112

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:         113

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write 00000001 = ffff0000

clk:         114

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:         115

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write fffeffec = 0000000d

Hazard detected!
clk:         116

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:         117

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write 00000000 = 00000000

clk:         118

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:         119

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write 00000001 = ffffffcc

clk:         120

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:         121

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write 00000000 = 00000001

clk:         122

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:         123

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write 00000000 = 00000001

clk:         124

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:         125

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write 00000000 = 00000000

clk:         126

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:         127

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write 00000038 = 00000000

clk:         128

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:         129

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

write 00000000 = 00000000

clk:         130

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00001c00
display = xxxxxxxx

clk:         131

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00001c00
display = xxxxxxxx

write ffffffcc = 00000001

clk:         132

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00001c00
display = xxxxxxxx

clk:         133

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00001c00
display = xxxxxxxx

write 00000000 = ffff0000

clk:         134

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00001c00
display = xxxxxxxx

clk:         135

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00001c00
display = xxxxxxxx

write fffeffe0 = ffffffcc

Hazard detected!
clk:         136

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00001c00
display = xxxxxxxx

clk:         137

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00001c00
display = xxxxxxxx

write 00000000 = 00000000

clk:         138

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00001c00
display = xxxxxxxx

clk:         139

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00001c00
display = xxxxxxxx

write 00000001 = ffffffcc

clk:         140

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00001c00
display = xxxxxxxx

clk:         141

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00001c00
display = xxxxxxxx

write 00000001 = 00000000

clk:         142

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00001c00
display = xxxxxxxx

clk:         143

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00001c00
display = xxxxxxxx

write 00000001 = 00000000

clk:         144

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00001c00
display = xxxxxxxx

clk:         145

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00001c00
display = xxxxxxxx

write 00000000 = 00000000

clk:         146

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00001c00
display = xxxxxxxx

clk:         147

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00001c00
display = xxxxxxxx

write 00000044 = 00000000

Hazard detected!
clk:         148

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00001c00
display = xxxxxxxx

clk:         149

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00001c00
display = xxxxxxxx

write 00000000 = 00000000

clk:         150

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         151

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write ffffffcc = 00000000

clk:         152

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         153

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write ffffffcd = ffffffcc

clk:         154

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         155

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write 00000002 = 00000001

clk:         156

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         157

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write 00000002 = 00000002

Hazard detected!
clk:         158

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         159

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffd0 = 00000004

clk:         160

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         161

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffd4 = 00000001

clk:         162

reg           0 = 00000000 
reg           1 = ffffffcc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         163

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:         164

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         165

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:         166

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         167

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         168

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         169

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write ffffffd4 = 00000002

clk:         170

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         171

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffff0000

clk:         172

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         173

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write fffeffe0 = ffffffd4

Hazard detected!
clk:         174

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         175

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         176

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         177

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffd4

clk:         178

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         179

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000001

clk:         180

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         181

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000001

clk:         182

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         183

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         184

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         185

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000044 = 00000000

Hazard detected!
clk:         186

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         187

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         188

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

clk:         189

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

write ffffffd4 = 00000000

clk:         190

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

clk:         191

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

write ffffffd5 = ffffffd4

clk:         192

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

clk:         193

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

write 00000003 = 00000002

clk:         194

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

clk:         195

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

write 00000003 = 00000002

Hazard detected!
clk:         196

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

clk:         197

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffd8 = 00000004

clk:         198

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         199

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffdc = 00000002

clk:         200

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         201

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:         202

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         203

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:         204

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         205

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         206

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         207

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

write ffffffdc = 00000003

clk:         208

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

clk:         209

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

write 00000002 = ffff0000

clk:         210

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

clk:         211

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

write fffeffe0 = ffffffdc

Hazard detected!
clk:         212

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

clk:         213

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         214

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

clk:         215

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffdc

clk:         216

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

clk:         217

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

write ffffffff = 00000002

clk:         218

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

clk:         219

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

write ffffffff = 00000002

clk:         220

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

clk:         221

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

write ffffffd4 = 00000018

clk:         222

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

clk:         223

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write ffffffd8 = 00000044

clk:         224

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         225

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffff0000

clk:         226

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         227

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write fffeffec = 0000000d

Hazard detected!
clk:         228

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         229

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         230

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         231

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffd4

clk:         232

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         233

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000001

clk:         234

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         235

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000001

clk:         236

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         237

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         238

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         239

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:         240

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         241

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         242

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         243

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write ffffffd4 = 00000001

clk:         244

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         245

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000000 = ffff0000

clk:         246

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         247

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write fffeffe0 = ffffffd4

Hazard detected!
clk:         248

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         249

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         250

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         251

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffd4

clk:         252

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         253

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000001 = 00000000

clk:         254

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         255

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000001 = 00000000

clk:         256

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         257

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         258

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         259

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000044 = 00000000

Hazard detected!
clk:         260

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         261

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         262

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         263

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write ffffffd4 = 00000000

clk:         264

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         265

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write ffffffd5 = ffffffd4

clk:         266

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         267

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write 00000002 = 00000001

clk:         268

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         269

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write 00000002 = 00000002

Hazard detected!
clk:         270

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         271

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write ffffffd8 = 00000004

clk:         272

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:         273

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write ffffffdc = 00000001

clk:         274

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:         275

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write 00000044 = 00000000

clk:         276

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:         277

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write 00000044 = 00000000

Hazard detected!
clk:         278

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:         279

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write 00000000 = 00000000

clk:         280

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:         281

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000003
display = xxxxxxxx

write ffffffdc = 00000000

clk:         282

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000003
display = xxxxxxxx

clk:         283

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000003
display = xxxxxxxx

write ffffffde = ffffffdc

clk:         284

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000003
display = xxxxxxxx

clk:         285

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000003
display = xxxxxxxx

write 00000005 = 00000003

clk:         286

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000003
display = xxxxxxxx

clk:         287

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000003
display = xxxxxxxx

write 00000004 = 00000002

Hazard detected!
clk:         288

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000003
display = xxxxxxxx

clk:         289

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffe0 = 00000004

clk:         290

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         291

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffe4 = 00000003

clk:         292

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         293

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:         294

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         295

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:         296

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         297

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         298

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         299

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

write ffffffe4 = 00000005

clk:         300

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

clk:         301

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

write 00000003 = ffff0000

clk:         302

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

clk:         303

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

write fffeffe0 = ffffffe4

Hazard detected!
clk:         304

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

clk:         305

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         306

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

clk:         307

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffe4

clk:         308

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

clk:         309

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

write fffffffe = 00000003

clk:         310

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

clk:         311

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

write fffffffe = 00000003

clk:         312

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

clk:         313

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

write ffffffdc = 00000018

clk:         314

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

clk:         315

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write ffffffe0 = 00000044

clk:         316

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         317

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000002 = ffff0000

clk:         318

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         319

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write fffeffec = 0000000d

Hazard detected!
clk:         320

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         321

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         322

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         323

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffdc

clk:         324

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         325

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write ffffffff = 00000002

clk:         326

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         327

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write ffffffff = 00000002

clk:         328

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         329

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write ffffffd4 = 00000018

clk:         330

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         331

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffd8 = 00000038

clk:         332

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         333

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffff0000

clk:         334

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         335

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write fffeffec = 0000000d

Hazard detected!
clk:         336

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         337

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         338

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         339

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffd4

clk:         340

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         341

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000001

clk:         342

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         343

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000001

clk:         344

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         345

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         346

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         347

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:         348

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         349

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         350

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         351

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write ffffffd4 = 00000001

clk:         352

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         353

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000000 = ffff0000

clk:         354

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         355

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write fffeffe0 = ffffffd4

Hazard detected!
clk:         356

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         357

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         358

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         359

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffd4

clk:         360

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         361

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000001 = 00000000

clk:         362

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         363

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000001 = 00000000

clk:         364

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         365

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         366

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         367

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000044 = 00000000

Hazard detected!
clk:         368

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         369

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         370

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         371

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write ffffffd4 = 00000000

clk:         372

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         373

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write ffffffd5 = ffffffd4

clk:         374

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         375

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write 00000002 = 00000001

clk:         376

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         377

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write 00000002 = 00000002

Hazard detected!
clk:         378

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         379

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffd8 = 00000004

clk:         380

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         381

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffdc = 00000001

clk:         382

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         383

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:         384

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         385

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:         386

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         387

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         388

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         389

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write ffffffdc = 00000002

clk:         390

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         391

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffff0000

clk:         392

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         393

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write fffeffe0 = ffffffdc

Hazard detected!
clk:         394

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         395

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         396

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         397

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffdc

clk:         398

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         399

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000001

clk:         400

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         401

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000001

clk:         402

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         403

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         404

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         405

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000044 = 00000000

Hazard detected!
clk:         406

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         407

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         408

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

clk:         409

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

write ffffffdc = 00000000

clk:         410

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

clk:         411

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

write ffffffdd = ffffffdc

clk:         412

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

clk:         413

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

write 00000003 = 00000002

clk:         414

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

clk:         415

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

write 00000003 = 00000002

Hazard detected!
clk:         416

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

clk:         417

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write ffffffe0 = 00000004

clk:         418

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:         419

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write ffffffe4 = 00000002

clk:         420

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:         421

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write 00000044 = 00000000

clk:         422

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:         423

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write 00000044 = 00000000

Hazard detected!
clk:         424

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:         425

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write 00000000 = 00000000

clk:         426

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:         427

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000005
display = xxxxxxxx

write ffffffe4 = 00000000

clk:         428

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000005
display = xxxxxxxx

clk:         429

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000005
display = xxxxxxxx

write ffffffe7 = ffffffe4

clk:         430

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000005
display = xxxxxxxx

clk:         431

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000005
display = xxxxxxxx

write 00000008 = 00000005

clk:         432

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000005
display = xxxxxxxx

clk:         433

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000005
display = xxxxxxxx

write 00000005 = 00000002

Hazard detected!
clk:         434

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000005
display = xxxxxxxx

clk:         435

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffe8 = 00000004

clk:         436

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         437

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffec = 00000005

clk:         438

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         439

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:         440

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         441

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:         442

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         443

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         444

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         445

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000008, outdata = 00000038
display = xxxxxxxx

write ffffffec = 00000008

clk:         446

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000008, outdata = 00000038
display = xxxxxxxx

clk:         447

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000008, outdata = 00000038
display = xxxxxxxx

write 00000004 = ffff0000

clk:         448

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000008, outdata = 00000038
display = xxxxxxxx

clk:         449

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000008, outdata = 00000038
display = xxxxxxxx

write fffeffe0 = ffffffec

Hazard detected!
clk:         450

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000008, outdata = 00000038
display = xxxxxxxx

clk:         451

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000008, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         452

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000008, outdata = 00000038
display = xxxxxxxx

clk:         453

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000008, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffec

clk:         454

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000008, outdata = 00000038
display = xxxxxxxx

clk:         455

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000008, outdata = 00000038
display = xxxxxxxx

write fffffffd = 00000004

clk:         456

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000008, outdata = 00000038
display = xxxxxxxx

clk:         457

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000008, outdata = 00000038
display = xxxxxxxx

write fffffffd = 00000004

clk:         458

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000008, outdata = 00000038
display = xxxxxxxx

clk:         459

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000008, outdata = 00000038
display = xxxxxxxx

write ffffffe4 = 00000018

clk:         460

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000008, outdata = 00000038
display = xxxxxxxx

clk:         461

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write ffffffe8 = 00000044

clk:         462

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         463

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000003 = ffff0000

clk:         464

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         465

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write fffeffec = 0000000d

Hazard detected!
clk:         466

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         467

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         468

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         469

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffe4

clk:         470

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         471

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write fffffffe = 00000003

clk:         472

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         473

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write fffffffe = 00000003

clk:         474

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         475

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write ffffffdc = 00000018

clk:         476

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         477

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffe0 = 00000038

clk:         478

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         479

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000002 = ffff0000

clk:         480

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         481

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write fffeffec = 0000000d

Hazard detected!
clk:         482

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         483

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         484

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         485

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffdc

clk:         486

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         487

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffff = 00000002

clk:         488

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         489

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffff = 00000002

clk:         490

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         491

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffd4 = 00000018

clk:         492

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         493

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffd8 = 00000038

clk:         494

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         495

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffff0000

clk:         496

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         497

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write fffeffec = 0000000d

Hazard detected!
clk:         498

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         499

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         500

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         501

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffd4

clk:         502

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         503

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000001

clk:         504

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         505

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000001

clk:         506

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         507

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         508

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         509

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:         510

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         511

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         512

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         513

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write ffffffd4 = 00000001

clk:         514

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         515

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000000 = ffff0000

clk:         516

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         517

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write fffeffe0 = ffffffd4

Hazard detected!
clk:         518

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         519

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         520

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         521

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffd4

clk:         522

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         523

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000001 = 00000000

clk:         524

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         525

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000001 = 00000000

clk:         526

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         527

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         528

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         529

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000044 = 00000000

Hazard detected!
clk:         530

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         531

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         532

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         533

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write ffffffd4 = 00000000

clk:         534

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         535

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write ffffffd5 = ffffffd4

clk:         536

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         537

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write 00000002 = 00000001

clk:         538

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         539

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write 00000002 = 00000002

Hazard detected!
clk:         540

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         541

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffd8 = 00000004

clk:         542

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         543

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffdc = 00000001

clk:         544

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         545

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:         546

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         547

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:         548

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         549

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         550

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         551

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write ffffffdc = 00000002

clk:         552

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         553

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffff0000

clk:         554

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         555

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write fffeffe0 = ffffffdc

Hazard detected!
clk:         556

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         557

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         558

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         559

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffdc

clk:         560

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         561

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000001

clk:         562

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         563

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000001

clk:         564

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         565

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         566

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         567

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000044 = 00000000

Hazard detected!
clk:         568

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         569

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         570

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

clk:         571

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

write ffffffdc = 00000000

clk:         572

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

clk:         573

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

write ffffffdd = ffffffdc

clk:         574

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

clk:         575

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

write 00000003 = 00000002

clk:         576

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

clk:         577

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

write 00000003 = 00000002

Hazard detected!
clk:         578

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

clk:         579

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffe0 = 00000004

clk:         580

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         581

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffe4 = 00000002

clk:         582

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         583

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:         584

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         585

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:         586

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         587

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         588

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         589

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

write ffffffe4 = 00000003

clk:         590

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

clk:         591

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

write 00000002 = ffff0000

clk:         592

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

clk:         593

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

write fffeffe0 = ffffffe4

Hazard detected!
clk:         594

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

clk:         595

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         596

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

clk:         597

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffe4

clk:         598

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

clk:         599

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

write ffffffff = 00000002

clk:         600

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

clk:         601

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

write ffffffff = 00000002

clk:         602

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

clk:         603

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

write ffffffdc = 00000018

clk:         604

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

clk:         605

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write ffffffe0 = 00000044

clk:         606

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         607

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffff0000

clk:         608

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         609

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write fffeffec = 0000000d

Hazard detected!
clk:         610

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         611

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         612

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         613

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffdc

clk:         614

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         615

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000001

clk:         616

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         617

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000001

clk:         618

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         619

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         620

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         621

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:         622

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         623

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         624

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         625

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write ffffffdc = 00000001

clk:         626

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         627

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000000 = ffff0000

clk:         628

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         629

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write fffeffe0 = ffffffdc

Hazard detected!
clk:         630

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         631

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         632

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         633

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffdc

clk:         634

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         635

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000001 = 00000000

clk:         636

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         637

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000001 = 00000000

clk:         638

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         639

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         640

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         641

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000044 = 00000000

Hazard detected!
clk:         642

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         643

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         644

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         645

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write ffffffdc = 00000000

clk:         646

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         647

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write ffffffdd = ffffffdc

clk:         648

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         649

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write 00000002 = 00000001

clk:         650

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         651

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write 00000002 = 00000002

Hazard detected!
clk:         652

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         653

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write ffffffe0 = 00000004

clk:         654

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:         655

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write ffffffe4 = 00000001

clk:         656

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:         657

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write 00000044 = 00000000

clk:         658

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:         659

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write 00000044 = 00000000

Hazard detected!
clk:         660

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:         661

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write 00000000 = 00000000

clk:         662

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:         663

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000003
display = xxxxxxxx

write ffffffe4 = 00000000

clk:         664

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000003
display = xxxxxxxx

clk:         665

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000003
display = xxxxxxxx

write ffffffe6 = ffffffe4

clk:         666

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000003
display = xxxxxxxx

clk:         667

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000003
display = xxxxxxxx

write 00000005 = 00000003

clk:         668

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000003
display = xxxxxxxx

clk:         669

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000003
display = xxxxxxxx

write 00000004 = 00000002

Hazard detected!
clk:         670

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000003
display = xxxxxxxx

clk:         671

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write ffffffe8 = 00000004

clk:         672

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:         673

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write ffffffec = 00000003

clk:         674

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:         675

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write 00000044 = 00000000

clk:         676

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:         677

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write 00000044 = 00000000

Hazard detected!
clk:         678

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:         679

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write 00000000 = 00000000

clk:         680

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:         681

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000008, outdata = 00000008
display = xxxxxxxx

write ffffffec = 00000000

clk:         682

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000008, outdata = 00000008
display = xxxxxxxx

clk:         683

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000008, outdata = 00000008
display = xxxxxxxx

write fffffff1 = ffffffec

clk:         684

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000008, outdata = 00000008
display = xxxxxxxx

clk:         685

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000008, outdata = 00000008
display = xxxxxxxx

write 0000000d = 00000008

clk:         686

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000008, outdata = 00000008
display = xxxxxxxx

clk:         687

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 0000000d 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000008, outdata = 00000008
display = xxxxxxxx

write 00000006 = 00000002

Hazard detected!
clk:         688

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 0000000d 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000008, outdata = 00000008
display = xxxxxxxx

clk:         689

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000006 
reg           7 = 0000000d 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write fffffff0 = 00000004

clk:         690

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000006 
reg           7 = 0000000d 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         691

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000006 
reg           7 = 0000000d 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write fffffff4 = 00000008

clk:         692

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000006 
reg           7 = 0000000d 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         693

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000006 
reg           7 = 0000000d 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:         694

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000006 
reg           7 = 0000000d 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         695

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000006 
reg           7 = 0000000d 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:         696

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000006 
reg           7 = 0000000d 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         697

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000006 
reg           7 = 0000000d 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         698

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000006 
reg           7 = 0000000d 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         699

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000006 
reg           7 = 0000000d 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 0000000d, outdata = 00000038
display = xxxxxxxx

write fffffff4 = 0000000d

clk:         700

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000006 
reg           7 = 0000000d 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 0000000d, outdata = 00000038
display = xxxxxxxx

clk:         701

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000006 
reg           7 = 0000000d 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 0000000d, outdata = 00000038
display = xxxxxxxx

write 00000005 = ffff0000

clk:         702

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000006 
reg           7 = 0000000d 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 0000000d, outdata = 00000038
display = xxxxxxxx

clk:         703

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 0000000d 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 0000000d, outdata = 00000038
display = xxxxxxxx

write fffeffe0 = fffffff4

Hazard detected!
clk:         704

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000005 
reg           7 = 0000000d 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 0000000d, outdata = 00000038
display = xxxxxxxx

clk:         705

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 0000000d 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 0000000d, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         706

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 0000000d 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 0000000d, outdata = 00000038
display = xxxxxxxx

clk:         707

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 0000000d 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 0000000d, outdata = 00000038
display = xxxxxxxx

write 00000001 = fffffff4

clk:         708

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 0000000d 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 0000000d, outdata = 00000038
display = xxxxxxxx

clk:         709

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 0000000d, outdata = 00000038
display = xxxxxxxx

write fffffffc = 00000005

clk:         710

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 0000000d, outdata = 00000038
display = xxxxxxxx

clk:         711

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 0000000d, outdata = 00000038
display = xxxxxxxx

write fffffffc = 00000005

clk:         712

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 0000000d, outdata = 00000038
display = xxxxxxxx

clk:         713

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 0000000d, outdata = 00000038
display = xxxxxxxx

write ffffffec = 00000018

clk:         714

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 0000000d, outdata = 00000038
display = xxxxxxxx

clk:         715

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write fffffff0 = 00000044

clk:         716

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         717

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000004 = ffff0000

clk:         718

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         719

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write fffeffec = 0000000d

Hazard detected!
clk:         720

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         721

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         722

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         723

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffec

clk:         724

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         725

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write fffffffd = 00000004

clk:         726

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         727

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write fffffffd = 00000004

clk:         728

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         729

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write ffffffe4 = 00000018

clk:         730

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         731

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffe8 = 00000038

clk:         732

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         733

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000003 = ffff0000

clk:         734

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         735

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write fffeffec = 0000000d

Hazard detected!
clk:         736

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         737

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         738

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         739

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffe4

clk:         740

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         741

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write fffffffe = 00000003

clk:         742

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         743

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write fffffffe = 00000003

clk:         744

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         745

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffdc = 00000018

clk:         746

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         747

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffe0 = 00000038

clk:         748

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         749

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000002 = ffff0000

clk:         750

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         751

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write fffeffec = 0000000d

Hazard detected!
clk:         752

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         753

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         754

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         755

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffdc

clk:         756

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         757

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffff = 00000002

clk:         758

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         759

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffff = 00000002

clk:         760

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         761

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffd4 = 00000018

clk:         762

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         763

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffd8 = 00000038

clk:         764

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         765

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffff0000

clk:         766

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         767

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write fffeffec = 0000000d

Hazard detected!
clk:         768

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         769

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         770

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         771

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffd4

clk:         772

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         773

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000001

clk:         774

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         775

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000001

clk:         776

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         777

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         778

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         779

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:         780

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         781

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         782

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         783

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write ffffffd4 = 00000001

clk:         784

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         785

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000000 = ffff0000

clk:         786

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         787

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write fffeffe0 = ffffffd4

Hazard detected!
clk:         788

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         789

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         790

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         791

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffd4

clk:         792

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         793

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000001 = 00000000

clk:         794

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         795

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000001 = 00000000

clk:         796

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         797

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         798

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         799

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000044 = 00000000

Hazard detected!
clk:         800

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         801

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         802

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         803

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write ffffffd4 = 00000000

clk:         804

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000008 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         805

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write ffffffd5 = ffffffd4

clk:         806

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         807

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write 00000002 = 00000001

clk:         808

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         809

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write 00000002 = 00000002

Hazard detected!
clk:         810

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         811

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffd8 = 00000004

clk:         812

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         813

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffdc = 00000001

clk:         814

reg           0 = 00000000 
reg           1 = ffffffd4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         815

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:         816

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         817

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:         818

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         819

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         820

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         821

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write ffffffdc = 00000002

clk:         822

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         823

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffff0000

clk:         824

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         825

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write fffeffe0 = ffffffdc

Hazard detected!
clk:         826

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         827

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         828

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         829

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffdc

clk:         830

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         831

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000001

clk:         832

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         833

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000001

clk:         834

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         835

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         836

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         837

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000044 = 00000000

Hazard detected!
clk:         838

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:         839

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         840

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

clk:         841

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

write ffffffdc = 00000000

clk:         842

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

clk:         843

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

write ffffffdd = ffffffdc

clk:         844

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

clk:         845

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

write 00000003 = 00000002

clk:         846

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

clk:         847

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

write 00000003 = 00000002

Hazard detected!
clk:         848

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

clk:         849

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffe0 = 00000004

clk:         850

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         851

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffe4 = 00000002

clk:         852

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         853

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:         854

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         855

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:         856

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         857

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         858

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         859

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

write ffffffe4 = 00000003

clk:         860

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

clk:         861

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

write 00000002 = ffff0000

clk:         862

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

clk:         863

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

write fffeffe0 = ffffffe4

Hazard detected!
clk:         864

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

clk:         865

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         866

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

clk:         867

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffe4

clk:         868

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

clk:         869

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

write ffffffff = 00000002

clk:         870

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

clk:         871

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

write ffffffff = 00000002

clk:         872

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

clk:         873

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

write ffffffdc = 00000018

clk:         874

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000038
display = xxxxxxxx

clk:         875

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write ffffffe0 = 00000044

clk:         876

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         877

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffff0000

clk:         878

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         879

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write fffeffec = 0000000d

Hazard detected!
clk:         880

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         881

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         882

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         883

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffdc

clk:         884

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         885

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000001

clk:         886

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         887

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000001

clk:         888

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         889

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         890

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         891

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:         892

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         893

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         894

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         895

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write ffffffdc = 00000001

clk:         896

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         897

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000000 = ffff0000

clk:         898

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         899

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write fffeffe0 = ffffffdc

Hazard detected!
clk:         900

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         901

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         902

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         903

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffdc

clk:         904

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         905

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000001 = 00000000

clk:         906

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         907

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000001 = 00000000

clk:         908

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         909

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         910

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         911

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000044 = 00000000

Hazard detected!
clk:         912

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:         913

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         914

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         915

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write ffffffdc = 00000000

clk:         916

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         917

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write ffffffdd = ffffffdc

clk:         918

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         919

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write 00000002 = 00000001

clk:         920

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         921

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write 00000002 = 00000002

Hazard detected!
clk:         922

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:         923

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write ffffffe0 = 00000004

clk:         924

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:         925

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write ffffffe4 = 00000001

clk:         926

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:         927

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write 00000044 = 00000000

clk:         928

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:         929

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write 00000044 = 00000000

Hazard detected!
clk:         930

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:         931

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write 00000000 = 00000000

clk:         932

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:         933

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000003
display = xxxxxxxx

write ffffffe4 = 00000000

clk:         934

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000003
display = xxxxxxxx

clk:         935

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000003
display = xxxxxxxx

write ffffffe6 = ffffffe4

clk:         936

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000003
display = xxxxxxxx

clk:         937

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000003
display = xxxxxxxx

write 00000005 = 00000003

clk:         938

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000003
display = xxxxxxxx

clk:         939

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000003
display = xxxxxxxx

write 00000004 = 00000002

Hazard detected!
clk:         940

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000003, outdata = 00000003
display = xxxxxxxx

clk:         941

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffe8 = 00000004

clk:         942

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         943

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffec = 00000003

clk:         944

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         945

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:         946

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         947

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:         948

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         949

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         950

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         951

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

write ffffffec = 00000005

clk:         952

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

clk:         953

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

write 00000003 = ffff0000

clk:         954

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000004 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

clk:         955

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

write fffeffe0 = ffffffec

Hazard detected!
clk:         956

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000003 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

clk:         957

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         958

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

clk:         959

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffec

clk:         960

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000005 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

clk:         961

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

write fffffffe = 00000003

clk:         962

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

clk:         963

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

write fffffffe = 00000003

clk:         964

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

clk:         965

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

write ffffffe4 = 00000018

clk:         966

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000038
display = xxxxxxxx

clk:         967

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write ffffffe8 = 00000044

clk:         968

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         969

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000002 = ffff0000

clk:         970

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         971

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write fffeffec = 0000000d

Hazard detected!
clk:         972

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         973

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         974

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         975

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffe4

clk:         976

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         977

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write ffffffff = 00000002

clk:         978

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         979

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write ffffffff = 00000002

clk:         980

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         981

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

write ffffffdc = 00000018

clk:         982

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000038
display = xxxxxxxx

clk:         983

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffe0 = 00000038

clk:         984

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         985

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffff0000

clk:         986

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         987

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write fffeffec = 0000000d

Hazard detected!
clk:         988

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         989

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         990

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         991

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffdc

clk:         992

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         993

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000001

clk:         994

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         995

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000001

clk:         996

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         997

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:         998

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:         999

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:        1000

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:        1001

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:        1002

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:        1003

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write ffffffdc = 00000001

clk:        1004

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:        1005

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000000 = ffff0000

clk:        1006

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:        1007

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write fffeffe0 = ffffffdc

Hazard detected!
clk:        1008

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:        1009

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:        1010

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:        1011

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffdc

clk:        1012

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:        1013

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000001 = 00000000

clk:        1014

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:        1015

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000001 = 00000000

clk:        1016

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:        1017

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:        1018

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:        1019

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000044 = 00000000

Hazard detected!
clk:        1020

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

clk:        1021

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:        1022

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:        1023

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write ffffffdc = 00000000

clk:        1024

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000003 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:        1025

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write ffffffdd = ffffffdc

clk:        1026

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:        1027

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write 00000002 = 00000001

clk:        1028

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:        1029

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

write 00000002 = 00000002

Hazard detected!
clk:        1030

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000000 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000001, outdata = 00000001
display = xxxxxxxx

clk:        1031

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffe0 = 00000004

clk:        1032

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:        1033

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write ffffffe4 = 00000001

clk:        1034

reg           0 = 00000000 
reg           1 = ffffffdc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:        1035

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:        1036

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:        1037

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000038 = 00000000

clk:        1038

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:        1039

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:        1040

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000038, outdata = 00000038
display = xxxxxxxx

clk:        1041

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write ffffffe4 = 00000002

clk:        1042

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:        1043

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffff0000

clk:        1044

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000002 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:        1045

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write fffeffe0 = ffffffe4

Hazard detected!
clk:        1046

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000038 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:        1047

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:        1048

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:        1049

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000001 = ffffffe4

clk:        1050

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000002 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:        1051

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000001

clk:        1052

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:        1053

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000001

clk:        1054

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:        1055

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:        1056

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:        1057

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000044 = 00000000

Hazard detected!
clk:        1058

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

clk:        1059

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000038
display = xxxxxxxx

write 00000000 = 00000000

clk:        1060

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

clk:        1061

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

write ffffffe4 = 00000000

clk:        1062

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000001 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

clk:        1063

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

write ffffffe5 = ffffffe4

clk:        1064

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

clk:        1065

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

write 00000003 = 00000002

clk:        1066

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000001 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

clk:        1067

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

write 00000003 = 00000002

Hazard detected!
clk:        1068

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000001 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000002, outdata = 00000002
display = xxxxxxxx

clk:        1069

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write ffffffe8 = 00000004

clk:        1070

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:        1071

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write ffffffec = 00000002

clk:        1072

reg           0 = 00000000 
reg           1 = ffffffe4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:        1073

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write 00000044 = 00000000

clk:        1074

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:        1075

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write 00000044 = 00000000

Hazard detected!
clk:        1076

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:        1077

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write 00000000 = 00000000

clk:        1078

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:        1079

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000005
display = xxxxxxxx

write ffffffec = 00000000

clk:        1080

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000002 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000005
display = xxxxxxxx

clk:        1081

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000005
display = xxxxxxxx

write ffffffef = ffffffec

clk:        1082

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000005
display = xxxxxxxx

clk:        1083

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000005
display = xxxxxxxx

write 00000008 = 00000005

clk:        1084

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000003 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000005
display = xxxxxxxx

clk:        1085

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000005
display = xxxxxxxx

write 00000005 = 00000002

Hazard detected!
clk:        1086

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000003 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000005, outdata = 00000005
display = xxxxxxxx

clk:        1087

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write fffffff0 = 00000004

clk:        1088

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:        1089

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write fffffff4 = 00000005

clk:        1090

reg           0 = 00000000 
reg           1 = ffffffec 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:        1091

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write 00000044 = 00000000

clk:        1092

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:        1093

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write 00000044 = 00000000

Hazard detected!
clk:        1094

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:        1095

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

write 00000000 = 00000000

clk:        1096

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000044, outdata = 00000044
display = xxxxxxxx

clk:        1097

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 0000000d, outdata = 0000000d
display = xxxxxxxx

write fffffff4 = 00000000

clk:        1098

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 00000005 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 0000000d, outdata = 0000000d
display = xxxxxxxx

clk:        1099

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 0000000d 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 0000000d, outdata = 0000000d
display = xxxxxxxx

write fffffffc = fffffff4

clk:        1100

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 0000000d 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 0000000d, outdata = 0000000d
display = xxxxxxxx

clk:        1101

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 0000000d 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 0000000d, outdata = 0000000d
display = xxxxxxxx

write 00000015 = 0000000d

clk:        1102

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000008 
reg           8 = 0000000d 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 0000000d, outdata = 0000000d
display = xxxxxxxx

clk:        1103

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000015 
reg           8 = 0000000d 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 0000000d, outdata = 0000000d
display = xxxxxxxx

write 00000007 = 00000002

Hazard detected!
clk:        1104

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000005 
reg           7 = 00000015 
reg           8 = 0000000d 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 0000000d, outdata = 0000000d
display = xxxxxxxx

clk:        1105

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000007 
reg           7 = 00000015 
reg           8 = 0000000d 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000018, outdata = 00000018
display = xxxxxxxx

write fffffff8 = 00000004

clk:        1106

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000044 
reg           6 = 00000007 
reg           7 = 00000015 
reg           8 = 0000000d 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000018, outdata = 00000018
display = xxxxxxxx

clk:        1107

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000018 
reg           6 = 00000007 
reg           7 = 00000015 
reg           8 = 0000000d 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000018, outdata = 00000018
display = xxxxxxxx

write fffffffc = 0000000d

clk:        1108

reg           0 = 00000000 
reg           1 = fffffff4 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000018 
reg           6 = 00000007 
reg           7 = 00000015 
reg           8 = 0000000d 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000018, outdata = 00000018
display = xxxxxxxx

clk:        1109

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000018 
reg           6 = 00000007 
reg           7 = 00000015 
reg           8 = 0000000d 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000018, outdata = 00000018
display = xxxxxxxx

write 00000018 = 00000000

clk:        1110

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000018 
reg           6 = 00000007 
reg           7 = 00000015 
reg           8 = 0000000d 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000018, outdata = 00000018
display = xxxxxxxx

clk:        1111

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000018 
reg           6 = 00000007 
reg           7 = 00000015 
reg           8 = 0000000d 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000018, outdata = 00000018
display = xxxxxxxx

write 00000018 = 00000000

clk:        1112

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000018 
reg           6 = 00000007 
reg           7 = 00000015 
reg           8 = 0000000d 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000018, outdata = 00000018
display = xxxxxxxx

clk:        1113

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000018 
reg           6 = 00000007 
reg           7 = 00000015 
reg           8 = 0000000d 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000018, outdata = 00000018
display = xxxxxxxx

write 00000000 = 00000000

clk:        1114

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000018 
reg           6 = 00000007 
reg           7 = 00000015 
reg           8 = 0000000d 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000018, outdata = 00000018
display = xxxxxxxx

clk:        1115

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000018 
reg           6 = 00000007 
reg           7 = 00000015 
reg           8 = 0000000d 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000015, outdata = 00000018
display = xxxxxxxx

write ffff000c = 00000015

clk:        1116

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000018 
reg           6 = 00000007 
reg           7 = 00000015 
reg           8 = 0000000d 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000015, outdata = 00000018
display = 00000015

clk:        1117

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000018 
reg           6 = 00000007 
reg           7 = 00000015 
reg           8 = 0000000d 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000015, outdata = 00000018
display = 00000015

write fffeffec = 0000000d

Hazard detected!
clk:        1118

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000018 
reg           6 = 00000007 
reg           7 = 00000015 
reg           8 = 0000000d 
reg          15 = 0000000f 
reg          30 = 0000001e 
reg          31 = ffff0000 
memoutdata = 00000015, outdata = 00000018
display = 00000015

clk:        1119

reg           0 = 00000000 
reg           1 = fffffffc 
reg           2 = 00000002 
reg           3 = 00000003 
reg           4 = 00000004 
reg           5 = 00000018 
reg           6 = 00000007 
reg           7 = 00000015 
reg           8 = 0000000d 
reg          15