// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module C_drain_IO_L1_out (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        fifo_C_drain_in_V_V_dout,
        fifo_C_drain_in_V_V_empty_n,
        fifo_C_drain_in_V_V_read,
        fifo_C_drain_out_V_V_din,
        fifo_C_drain_out_V_V_full_n,
        fifo_C_drain_out_V_V_write,
        fifo_C_drain_local_in_V_dout,
        fifo_C_drain_local_in_V_empty_n,
        fifo_C_drain_local_in_V_read
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_pp0_stage0 = 8'd4;
parameter    ap_ST_fsm_state5 = 8'd8;
parameter    ap_ST_fsm_state6 = 8'd16;
parameter    ap_ST_fsm_pp1_stage0 = 8'd32;
parameter    ap_ST_fsm_state9 = 8'd64;
parameter    ap_ST_fsm_pp2_stage0 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] fifo_C_drain_in_V_V_dout;
input   fifo_C_drain_in_V_V_empty_n;
output   fifo_C_drain_in_V_V_read;
output  [127:0] fifo_C_drain_out_V_V_din;
input   fifo_C_drain_out_V_V_full_n;
output   fifo_C_drain_out_V_V_write;
input  [31:0] fifo_C_drain_local_in_V_dout;
input   fifo_C_drain_local_in_V_empty_n;
output   fifo_C_drain_local_in_V_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_C_drain_in_V_V_read;
reg[127:0] fifo_C_drain_out_V_V_din;
reg fifo_C_drain_out_V_V_write;
reg fifo_C_drain_local_in_V_read;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_C_drain_in_V_V_blk_n;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln899_reg_607;
reg    fifo_C_drain_out_V_V_blk_n;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg   [0:0] icmp_ln885_reg_616;
reg    fifo_C_drain_local_in_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln849_reg_565;
reg   [6:0] indvar_flatten_reg_163;
reg   [3:0] p_062_0_i_reg_174;
reg   [3:0] p_076_0_i_reg_185;
reg   [4:0] indvar_flatten13_reg_259;
reg   [4:0] indvar_flatten6_reg_270;
reg   [3:0] p_044_0_i_reg_281;
reg   [1:0] p_068_0_i_reg_292;
wire   [0:0] icmp_ln953_fu_303_p2;
wire    ap_CS_fsm_state2;
wire   [4:0] add_ln953_fu_309_p2;
reg   [4:0] add_ln953_reg_560;
wire   [0:0] icmp_ln849_fu_315_p2;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_block_state4_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [6:0] add_ln849_fu_321_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [3:0] select_ln1371_3_fu_347_p3;
reg   [3:0] select_ln1371_3_reg_574;
wire   [1:0] trunc_ln1371_fu_363_p1;
reg   [1:0] trunc_ln1371_reg_579;
reg   [3:0] local_C_V_addr_reg_583;
wire   [3:0] c7_V_fu_380_p2;
wire   [0:0] icmp_ln882_fu_453_p2;
wire    ap_CS_fsm_state6;
wire   [1:0] c4_V_fu_459_p2;
reg   [1:0] c4_V_reg_598;
wire   [0:0] icmp_ln879_fu_465_p2;
wire   [0:0] icmp_ln899_fu_471_p2;
wire    ap_block_state7_pp1_stage0_iter0;
reg    ap_block_state8_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [4:0] add_ln899_fu_477_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] icmp_ln885_fu_483_p2;
wire    ap_block_state10_pp2_stage0_iter0;
reg    ap_block_state11_pp2_stage0_iter1;
reg    ap_block_pp2_stage0_11001;
wire   [4:0] add_ln885_fu_489_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [3:0] select_ln544_4_fu_515_p3;
reg   [3:0] select_ln544_4_reg_625;
wire   [1:0] c6_V_1_fu_550_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state7;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state10;
reg   [3:0] local_C_V_address0;
reg    local_C_V_ce0;
wire   [127:0] local_C_V_q0;
reg    local_C_V_ce1;
reg    local_C_V_we1;
wire   [127:0] local_C_V_d1;
reg   [4:0] indvar_flatten20_reg_152;
reg   [3:0] ap_phi_mux_p_062_0_i_phi_fu_178_p4;
reg   [31:0] ap_phi_mux_v1_V_phi_fu_199_p8;
wire   [31:0] data_split_0_V_6_fu_432_p1;
wire   [31:0] ap_phi_reg_pp0_iter1_v1_V_reg_196;
reg   [31:0] ap_phi_mux_v2_V_14_phi_fu_212_p8;
wire   [31:0] ap_phi_reg_pp0_iter1_v2_V_14_reg_209;
reg   [31:0] ap_phi_mux_v2_V_13_phi_fu_225_p8;
wire   [31:0] ap_phi_reg_pp0_iter1_v2_V_13_reg_222;
reg   [31:0] ap_phi_mux_v2_V_phi_fu_238_p8;
wire   [31:0] data_split_0_V_fu_386_p1;
wire   [31:0] ap_phi_reg_pp0_iter1_v2_V_reg_235;
reg   [1:0] p_075_0_i_reg_248;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state5;
reg   [3:0] ap_phi_mux_p_044_0_i_phi_fu_285_p4;
wire   [63:0] zext_ln321_fu_375_p1;
wire   [63:0] zext_ln321_6_fu_545_p1;
reg    ap_block_pp1_stage0_01001;
reg    ap_block_pp2_stage0_01001;
wire   [0:0] icmp_ln851_fu_333_p2;
wire   [3:0] c6_V_fu_327_p2;
wire   [3:0] select_ln1371_fu_339_p3;
wire   [0:0] tmp_fu_355_p3;
wire   [4:0] tmp_2_fu_367_p3;
wire   [0:0] icmp_ln887_fu_501_p2;
wire   [3:0] c5_V_fu_495_p2;
wire   [4:0] tmp_3_fu_523_p3;
wire   [1:0] select_ln544_fu_507_p3;
wire   [5:0] zext_ln321_5_fu_535_p1;
wire   [5:0] zext_ln887_fu_531_p1;
wire   [5:0] add_ln321_fu_539_p2;
reg   [7:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
end

C_drain_IO_L1_out_boundary_wrapper135_local_C_V #(
    .DataWidth( 128 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
local_C_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_V_address0),
    .ce0(local_C_V_ce0),
    .q0(local_C_V_q0),
    .address1(local_C_V_addr_reg_583),
    .ce1(local_C_V_ce1),
    .we1(local_C_V_we1),
    .d1(local_C_V_d1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln953_fu_303_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((icmp_ln953_fu_303_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state7))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((icmp_ln879_fu_465_p2 == 1'd0) & (icmp_ln882_fu_453_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state7))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state7);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((icmp_ln879_fu_465_p2 == 1'd0) & (icmp_ln882_fu_453_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_condition_pp2_exit_iter0_state10))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((icmp_ln882_fu_453_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln879_fu_465_p2 == 1'd1))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state10))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state10);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if (((icmp_ln882_fu_453_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln879_fu_465_p2 == 1'd1))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln879_fu_465_p2 == 1'd0) & (icmp_ln882_fu_453_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        indvar_flatten13_reg_259 <= 5'd0;
    end else if (((icmp_ln899_fu_471_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        indvar_flatten13_reg_259 <= add_ln899_fu_477_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln882_fu_453_p2 == 1'd1))) begin
        indvar_flatten20_reg_152 <= add_ln953_reg_560;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten20_reg_152 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_fu_453_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln879_fu_465_p2 == 1'd1))) begin
        indvar_flatten6_reg_270 <= 5'd0;
    end else if (((icmp_ln885_fu_483_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        indvar_flatten6_reg_270 <= add_ln885_fu_489_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln849_fu_315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_163 <= add_ln849_fu_321_p2;
    end else if (((icmp_ln953_fu_303_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten_reg_163 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_fu_453_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln879_fu_465_p2 == 1'd1))) begin
        p_044_0_i_reg_281 <= 4'd0;
    end else if (((icmp_ln885_reg_616 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        p_044_0_i_reg_281 <= select_ln544_4_reg_625;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln849_reg_565 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_062_0_i_reg_174 <= select_ln1371_3_reg_574;
    end else if (((icmp_ln953_fu_303_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_062_0_i_reg_174 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln882_fu_453_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln879_fu_465_p2 == 1'd1))) begin
        p_068_0_i_reg_292 <= 2'd0;
    end else if (((icmp_ln885_fu_483_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        p_068_0_i_reg_292 <= c6_V_1_fu_550_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        p_075_0_i_reg_248 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        p_075_0_i_reg_248 <= c4_V_reg_598;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln849_fu_315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_076_0_i_reg_185 <= c7_V_fu_380_p2;
    end else if (((icmp_ln953_fu_303_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_076_0_i_reg_185 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln953_reg_560 <= add_ln953_fu_309_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        c4_V_reg_598 <= c4_V_fu_459_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln849_reg_565 <= icmp_ln849_fu_315_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        icmp_ln885_reg_616 <= icmp_ln885_fu_483_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln899_reg_607 <= icmp_ln899_fu_471_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln849_fu_315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_V_addr_reg_583 <= zext_ln321_fu_375_p1;
        trunc_ln1371_reg_579 <= trunc_ln1371_fu_363_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln849_fu_315_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln1371_3_reg_574 <= select_ln1371_3_fu_347_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln885_fu_483_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        select_ln544_4_reg_625 <= select_ln544_4_fu_515_p3;
    end
end

always @ (*) begin
    if ((icmp_ln849_fu_315_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln899_fu_471_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state7 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state7 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln885_fu_483_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state10 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state10 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln953_fu_303_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (icmp_ln885_reg_616 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_p_044_0_i_phi_fu_285_p4 = select_ln544_4_reg_625;
    end else begin
        ap_phi_mux_p_044_0_i_phi_fu_285_p4 = p_044_0_i_reg_281;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln849_reg_565 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_062_0_i_phi_fu_178_p4 = select_ln1371_3_reg_574;
    end else begin
        ap_phi_mux_p_062_0_i_phi_fu_178_p4 = p_062_0_i_reg_174;
    end
end

always @ (*) begin
    if ((((icmp_ln849_reg_565 == 1'd0) & (trunc_ln1371_reg_579 == 2'd0)) | ((icmp_ln849_reg_565 == 1'd0) & (trunc_ln1371_reg_579 == 2'd1)) | ((icmp_ln849_reg_565 == 1'd0) & (trunc_ln1371_reg_579 == 2'd2)))) begin
        ap_phi_mux_v1_V_phi_fu_199_p8 = {{local_C_V_q0[127:96]}};
    end else if (((icmp_ln849_reg_565 == 1'd0) & (trunc_ln1371_reg_579 == 2'd3))) begin
        ap_phi_mux_v1_V_phi_fu_199_p8 = data_split_0_V_6_fu_432_p1;
    end else begin
        ap_phi_mux_v1_V_phi_fu_199_p8 = ap_phi_reg_pp0_iter1_v1_V_reg_196;
    end
end

always @ (*) begin
    if (((icmp_ln849_reg_565 == 1'd0) & (trunc_ln1371_reg_579 == 2'd1))) begin
        ap_phi_mux_v2_V_13_phi_fu_225_p8 = data_split_0_V_6_fu_432_p1;
    end else if ((((icmp_ln849_reg_565 == 1'd0) & (trunc_ln1371_reg_579 == 2'd0)) | ((icmp_ln849_reg_565 == 1'd0) & (trunc_ln1371_reg_579 == 2'd2)) | ((icmp_ln849_reg_565 == 1'd0) & (trunc_ln1371_reg_579 == 2'd3)))) begin
        ap_phi_mux_v2_V_13_phi_fu_225_p8 = {{local_C_V_q0[63:32]}};
    end else begin
        ap_phi_mux_v2_V_13_phi_fu_225_p8 = ap_phi_reg_pp0_iter1_v2_V_13_reg_222;
    end
end

always @ (*) begin
    if (((icmp_ln849_reg_565 == 1'd0) & (trunc_ln1371_reg_579 == 2'd2))) begin
        ap_phi_mux_v2_V_14_phi_fu_212_p8 = data_split_0_V_6_fu_432_p1;
    end else if ((((icmp_ln849_reg_565 == 1'd0) & (trunc_ln1371_reg_579 == 2'd0)) | ((icmp_ln849_reg_565 == 1'd0) & (trunc_ln1371_reg_579 == 2'd1)) | ((icmp_ln849_reg_565 == 1'd0) & (trunc_ln1371_reg_579 == 2'd3)))) begin
        ap_phi_mux_v2_V_14_phi_fu_212_p8 = {{local_C_V_q0[95:64]}};
    end else begin
        ap_phi_mux_v2_V_14_phi_fu_212_p8 = ap_phi_reg_pp0_iter1_v2_V_14_reg_209;
    end
end

always @ (*) begin
    if (((icmp_ln849_reg_565 == 1'd0) & (trunc_ln1371_reg_579 == 2'd0))) begin
        ap_phi_mux_v2_V_phi_fu_238_p8 = data_split_0_V_6_fu_432_p1;
    end else if ((((icmp_ln849_reg_565 == 1'd0) & (trunc_ln1371_reg_579 == 2'd1)) | ((icmp_ln849_reg_565 == 1'd0) & (trunc_ln1371_reg_579 == 2'd2)) | ((icmp_ln849_reg_565 == 1'd0) & (trunc_ln1371_reg_579 == 2'd3)))) begin
        ap_phi_mux_v2_V_phi_fu_238_p8 = data_split_0_V_fu_386_p1;
    end else begin
        ap_phi_mux_v2_V_phi_fu_238_p8 = ap_phi_reg_pp0_iter1_v2_V_reg_235;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln953_fu_303_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln899_reg_607 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        fifo_C_drain_in_V_V_blk_n = fifo_C_drain_in_V_V_empty_n;
    end else begin
        fifo_C_drain_in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln899_reg_607 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        fifo_C_drain_in_V_V_read = 1'b1;
    end else begin
        fifo_C_drain_in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln849_reg_565 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_C_drain_local_in_V_blk_n = fifo_C_drain_local_in_V_empty_n;
    end else begin
        fifo_C_drain_local_in_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln849_reg_565 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fifo_C_drain_local_in_V_read = 1'b1;
    end else begin
        fifo_C_drain_local_in_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0) & (icmp_ln885_reg_616 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((icmp_ln899_reg_607 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        fifo_C_drain_out_V_V_blk_n = fifo_C_drain_out_V_V_full_n;
    end else begin
        fifo_C_drain_out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln885_reg_616 == 1'd0) & (1'b0 == ap_block_pp2_stage0_01001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        fifo_C_drain_out_V_V_din = local_C_V_q0;
    end else if (((icmp_ln899_reg_607 == 1'd0) & (1'b0 == ap_block_pp1_stage0_01001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        fifo_C_drain_out_V_V_din = fifo_C_drain_in_V_V_dout;
    end else begin
        fifo_C_drain_out_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln885_reg_616 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln899_reg_607 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        fifo_C_drain_out_V_V_write = 1'b1;
    end else begin
        fifo_C_drain_out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        local_C_V_address0 = zext_ln321_6_fu_545_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        local_C_V_address0 = zext_ln321_fu_375_p1;
    end else begin
        local_C_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        local_C_V_ce0 = 1'b1;
    end else begin
        local_C_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_V_ce1 = 1'b1;
    end else begin
        local_C_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln849_reg_565 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        local_C_V_we1 = 1'b1;
    end else begin
        local_C_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln953_fu_303_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln849_fu_315_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln849_fu_315_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln882_fu_453_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((icmp_ln882_fu_453_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln879_fu_465_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln899_fu_471_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln899_fu_471_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln885_fu_483_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln885_fu_483_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln321_fu_539_p2 = (zext_ln321_5_fu_535_p1 + zext_ln887_fu_531_p1);

assign add_ln849_fu_321_p2 = (indvar_flatten_reg_163 + 7'd1);

assign add_ln885_fu_489_p2 = (indvar_flatten6_reg_270 + 5'd1);

assign add_ln899_fu_477_p2 = (indvar_flatten13_reg_259 + 5'd1);

assign add_ln953_fu_309_p2 = (indvar_flatten20_reg_152 + 5'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln849_reg_565 == 1'd0) & (fifo_C_drain_local_in_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln849_reg_565 == 1'd0) & (fifo_C_drain_local_in_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (((icmp_ln899_reg_607 == 1'd0) & (fifo_C_drain_out_V_V_full_n == 1'b0)) | ((icmp_ln899_reg_607 == 1'd0) & (fifo_C_drain_in_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (((icmp_ln899_reg_607 == 1'd0) & (fifo_C_drain_out_V_V_full_n == 1'b0)) | ((icmp_ln899_reg_607 == 1'd0) & (fifo_C_drain_in_V_V_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((ap_enable_reg_pp1_iter1 == 1'b1) & (((icmp_ln899_reg_607 == 1'd0) & (fifo_C_drain_out_V_V_full_n == 1'b0)) | ((icmp_ln899_reg_607 == 1'd0) & (fifo_C_drain_in_V_V_empty_n == 1'b0))));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = ((icmp_ln885_reg_616 == 1'd0) & (fifo_C_drain_out_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((icmp_ln885_reg_616 == 1'd0) & (fifo_C_drain_out_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((icmp_ln885_reg_616 == 1'd0) & (fifo_C_drain_out_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

assign ap_block_state10_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp2_stage0_iter1 = ((icmp_ln885_reg_616 == 1'd0) & (fifo_C_drain_out_V_V_full_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = ((icmp_ln849_reg_565 == 1'd0) & (fifo_C_drain_local_in_V_empty_n == 1'b0));
end

assign ap_block_state7_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp1_stage0_iter1 = (((icmp_ln899_reg_607 == 1'd0) & (fifo_C_drain_out_V_V_full_n == 1'b0)) | ((icmp_ln899_reg_607 == 1'd0) & (fifo_C_drain_in_V_V_empty_n == 1'b0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_phi_reg_pp0_iter1_v1_V_reg_196 = 'bx;

assign ap_phi_reg_pp0_iter1_v2_V_13_reg_222 = 'bx;

assign ap_phi_reg_pp0_iter1_v2_V_14_reg_209 = 'bx;

assign ap_phi_reg_pp0_iter1_v2_V_reg_235 = 'bx;

assign c4_V_fu_459_p2 = (p_075_0_i_reg_248 + 2'd1);

assign c5_V_fu_495_p2 = (ap_phi_mux_p_044_0_i_phi_fu_285_p4 + 4'd1);

assign c6_V_1_fu_550_p2 = (select_ln544_fu_507_p3 + 2'd1);

assign c6_V_fu_327_p2 = (4'd1 + ap_phi_mux_p_062_0_i_phi_fu_178_p4);

assign c7_V_fu_380_p2 = (select_ln1371_fu_339_p3 + 4'd1);

assign data_split_0_V_6_fu_432_p1 = fifo_C_drain_local_in_V_dout;

assign data_split_0_V_fu_386_p1 = local_C_V_q0[31:0];

assign icmp_ln849_fu_315_p2 = ((indvar_flatten_reg_163 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln851_fu_333_p2 = ((p_076_0_i_reg_185 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_465_p2 = ((p_075_0_i_reg_248 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln882_fu_453_p2 = ((p_075_0_i_reg_248 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln885_fu_483_p2 = ((indvar_flatten6_reg_270 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_501_p2 = ((p_068_0_i_reg_292 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_471_p2 = ((indvar_flatten13_reg_259 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln953_fu_303_p2 = ((indvar_flatten20_reg_152 == 5'd16) ? 1'b1 : 1'b0);

assign local_C_V_d1 = {{{{ap_phi_mux_v1_V_phi_fu_199_p8}, {ap_phi_mux_v2_V_14_phi_fu_212_p8}}, {ap_phi_mux_v2_V_13_phi_fu_225_p8}}, {ap_phi_mux_v2_V_phi_fu_238_p8}};

assign select_ln1371_3_fu_347_p3 = ((icmp_ln851_fu_333_p2[0:0] === 1'b1) ? c6_V_fu_327_p2 : ap_phi_mux_p_062_0_i_phi_fu_178_p4);

assign select_ln1371_fu_339_p3 = ((icmp_ln851_fu_333_p2[0:0] === 1'b1) ? 4'd0 : p_076_0_i_reg_185);

assign select_ln544_4_fu_515_p3 = ((icmp_ln887_fu_501_p2[0:0] === 1'b1) ? c5_V_fu_495_p2 : ap_phi_mux_p_044_0_i_phi_fu_285_p4);

assign select_ln544_fu_507_p3 = ((icmp_ln887_fu_501_p2[0:0] === 1'b1) ? 2'd0 : p_068_0_i_reg_292);

assign tmp_2_fu_367_p3 = {{select_ln1371_fu_339_p3}, {tmp_fu_355_p3}};

assign tmp_3_fu_523_p3 = {{select_ln544_4_fu_515_p3}, {1'd0}};

assign tmp_fu_355_p3 = select_ln1371_3_fu_347_p3[32'd2];

assign trunc_ln1371_fu_363_p1 = select_ln1371_3_fu_347_p3[1:0];

assign zext_ln321_5_fu_535_p1 = select_ln544_fu_507_p3;

assign zext_ln321_6_fu_545_p1 = add_ln321_fu_539_p2;

assign zext_ln321_fu_375_p1 = tmp_2_fu_367_p3;

assign zext_ln887_fu_531_p1 = tmp_3_fu_523_p3;

endmodule //C_drain_IO_L1_out
