Release 14.5 - xst P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Reading design: mecobo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mecobo.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mecobo"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : mecobo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/xbar_control.v" into library work
Parsing module <xbar_control>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/xbar_clock.v" into library work
Parsing module <xbar_clock>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/pincontrol.v" into library work
Parsing module <pincontrol>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/main_clocks.v" into library work
Parsing module <main_clocks>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/dac_control.v" into library work
Parsing module <dac_control>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/adccontrol.v" into library work
Parsing module <adc_control>.
WARNING:HDLCompiler:248 - "/home/lykkebo/mecobo/fpga/adccontrol.v" Line 44: Block identifier is required on this block
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/toplevel.v" into library work
Parsing module <mecobo>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/mem.v" into library work
Parsing module <mem>.
Analyzing Verilog file "/home/lykkebo/mecobo/fpga/ram.v" into library work
Parsing module <dp_ram>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mecobo>.

Elaborating module <main_clocks>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=9,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=6,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=90,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=45,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT3_DIVIDE=15,CLKOUT3_PHASE=0.0,CLKOUT3_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/main_clocks.v" Line 131: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/main_clocks.v" Line 132: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:604 - "/home/lykkebo/mecobo/fpga/toplevel.v" Line 113: Module instantiation should have an instance name

Elaborating module <xbar_clock>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=5.0,CLKFX_DIVIDE=2,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=200.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/xbar_clock.v" Line 130: Assignment to status_int ignored, since the identifier is never used

Elaborating module <ODDR2>.

Elaborating module <pincontrol(POSITION=0)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 110: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 114: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=1)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 110: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 114: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=2)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 110: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 114: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=3)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 110: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 114: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=4)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 110: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 114: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=5)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 110: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 114: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=6)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 110: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 114: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=7)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 110: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 114: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=8)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 110: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 114: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=9)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 110: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 114: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=10)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 110: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 114: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=11)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 110: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 114: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=12)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 110: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 114: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=13)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 110: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 114: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=14)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 110: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 114: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <pincontrol(POSITION=15)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 110: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/pincontrol.v" Line 114: Result of 16-bit expression is truncated to fit in 15-bit target.

Elaborating module <adc_control(MIN_CHANNEL=100,MAX_CHANNEL=107)>.
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/adccontrol.v" Line 65: Assignment to clock_divide_register ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/adccontrol.v" Line 179: Result of 5-bit expression is truncated to fit in 4-bit target.
"/home/lykkebo/mecobo/fpga/adccontrol.v" Line 195. $display Copy from shift 0
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/adccontrol.v" Line 438: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/adccontrol.v" Line 440: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <dac_control(POSITION=50)>.
WARNING:HDLCompiler:1127 - "/home/lykkebo/mecobo/fpga/dac_control.v" Line 80: Assignment to reset_ebi_captured_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/dac_control.v" Line 201: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:634 - "/home/lykkebo/mecobo/fpga/dac_control.v" Line 22: Net <busy> does not have a driver.

Elaborating module <xbar_control(POSITION=200)>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/xbar_control.v" Line 224: Result of 10-bit expression is truncated to fit in 9-bit target.

Elaborating module <mem>.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/mem.v" Line 73: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/mem.v" Line 91: Result of 19-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/mem.v" Line 252: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/mem.v" Line 262: Result of 20-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/mem.v" Line 263: Result of 20-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "/home/lykkebo/mecobo/fpga/mem.v" Line 269: Result of 20-bit expression is truncated to fit in 19-bit target.

Elaborating module <dp_ram>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mecobo>.
    Related source file is "/home/lykkebo/mecobo/fpga/toplevel.v".
    Found 27-bit register for signal <led_heartbeat>.
    Found 27-bit adder for signal <led_heartbeat[26]_GND_1_o_add_3_OUT> created at line 78.
    Found 1-bit tristate buffer for signal <ebi_data<15>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<14>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<13>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<12>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<11>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<10>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<9>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<8>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<7>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<6>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<5>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<4>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<3>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<2>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<1>> created at line 66
    Found 1-bit tristate buffer for signal <ebi_data<0>> created at line 66
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <mecobo> synthesized.

Synthesizing Unit <main_clocks>.
    Related source file is "/home/lykkebo/mecobo/fpga/main_clocks.v".
    Summary:
	no macro.
Unit <main_clocks> synthesized.

Synthesizing Unit <xbar_clock>.
    Related source file is "/home/lykkebo/mecobo/fpga/xbar_clock.v".
    Summary:
	no macro.
Unit <xbar_clock> synthesized.

Synthesizing Unit <pincontrol_1>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 0
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <sample_data>.
    Found 32-bit register for signal <nco_pa>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 16-bit register for signal <data_out>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_13_OUT> created at line 53.
    Found 15-bit adder for signal <sample_cnt[14]_GND_25_o_add_41_OUT> created at line 114.
    Found 16-bit subtractor for signal <GND_25_o_GND_25_o_sub_39_OUT<15:0>> created at line 110.
    Found 1-bit tristate buffer for signal <pin> created at line 57
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_26_o> created at line 188
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 165 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  22 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_1> synthesized.

Synthesizing Unit <pincontrol_2>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 1
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <sample_data>.
    Found 32-bit register for signal <nco_pa>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 16-bit register for signal <data_out>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_14_OUT> created at line 53.
    Found 15-bit adder for signal <sample_cnt[14]_GND_27_o_add_42_OUT> created at line 114.
    Found 16-bit subtractor for signal <GND_27_o_GND_27_o_sub_40_OUT<15:0>> created at line 110.
    Found 1-bit tristate buffer for signal <pin> created at line 57
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_29_o> created at line 188
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 165 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_2> synthesized.

Synthesizing Unit <pincontrol_3>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 2
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <sample_data>.
    Found 32-bit register for signal <nco_pa>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 16-bit register for signal <data_out>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_14_OUT> created at line 53.
    Found 15-bit adder for signal <sample_cnt[14]_GND_29_o_add_42_OUT> created at line 114.
    Found 16-bit subtractor for signal <GND_29_o_GND_29_o_sub_40_OUT<15:0>> created at line 110.
    Found 1-bit tristate buffer for signal <pin> created at line 57
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_30_o> created at line 188
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 165 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_3> synthesized.

Synthesizing Unit <pincontrol_4>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 3
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <sample_data>.
    Found 32-bit register for signal <nco_pa>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 16-bit register for signal <data_out>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_14_OUT> created at line 53.
    Found 15-bit adder for signal <sample_cnt[14]_GND_31_o_add_42_OUT> created at line 114.
    Found 16-bit subtractor for signal <GND_31_o_GND_31_o_sub_40_OUT<15:0>> created at line 110.
    Found 1-bit tristate buffer for signal <pin> created at line 57
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_31_o> created at line 188
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 165 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_4> synthesized.

Synthesizing Unit <pincontrol_5>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 4
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <sample_data>.
    Found 32-bit register for signal <nco_pa>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 16-bit register for signal <data_out>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_14_OUT> created at line 53.
    Found 15-bit adder for signal <sample_cnt[14]_GND_33_o_add_42_OUT> created at line 114.
    Found 16-bit subtractor for signal <GND_33_o_GND_33_o_sub_40_OUT<15:0>> created at line 110.
    Found 1-bit tristate buffer for signal <pin> created at line 57
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_32_o> created at line 188
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 165 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_5> synthesized.

Synthesizing Unit <pincontrol_6>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 5
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <sample_data>.
    Found 32-bit register for signal <nco_pa>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 16-bit register for signal <data_out>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_14_OUT> created at line 53.
    Found 15-bit adder for signal <sample_cnt[14]_GND_35_o_add_42_OUT> created at line 114.
    Found 16-bit subtractor for signal <GND_35_o_GND_35_o_sub_40_OUT<15:0>> created at line 110.
    Found 1-bit tristate buffer for signal <pin> created at line 57
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_33_o> created at line 188
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 165 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_6> synthesized.

Synthesizing Unit <pincontrol_7>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 6
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <sample_data>.
    Found 32-bit register for signal <nco_pa>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 16-bit register for signal <data_out>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_14_OUT> created at line 53.
    Found 15-bit adder for signal <sample_cnt[14]_GND_37_o_add_42_OUT> created at line 114.
    Found 16-bit subtractor for signal <GND_37_o_GND_37_o_sub_40_OUT<15:0>> created at line 110.
    Found 1-bit tristate buffer for signal <pin> created at line 57
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_34_o> created at line 188
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 165 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_7> synthesized.

Synthesizing Unit <pincontrol_8>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 7
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <sample_data>.
    Found 32-bit register for signal <nco_pa>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 16-bit register for signal <data_out>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_14_OUT> created at line 53.
    Found 15-bit adder for signal <sample_cnt[14]_GND_39_o_add_42_OUT> created at line 114.
    Found 16-bit subtractor for signal <GND_39_o_GND_39_o_sub_40_OUT<15:0>> created at line 110.
    Found 1-bit tristate buffer for signal <pin> created at line 57
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_35_o> created at line 188
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 165 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_8> synthesized.

Synthesizing Unit <pincontrol_9>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 8
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <sample_data>.
    Found 32-bit register for signal <nco_pa>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 16-bit register for signal <data_out>.
    Found finite state machine <FSM_8> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_14_OUT> created at line 53.
    Found 15-bit adder for signal <sample_cnt[14]_GND_41_o_add_42_OUT> created at line 114.
    Found 16-bit subtractor for signal <GND_41_o_GND_41_o_sub_40_OUT<15:0>> created at line 110.
    Found 1-bit tristate buffer for signal <pin> created at line 57
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_36_o> created at line 188
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 165 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_9> synthesized.

Synthesizing Unit <pincontrol_10>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 9
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <sample_data>.
    Found 32-bit register for signal <nco_pa>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 16-bit register for signal <data_out>.
    Found finite state machine <FSM_9> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_14_OUT> created at line 53.
    Found 15-bit adder for signal <sample_cnt[14]_GND_43_o_add_42_OUT> created at line 114.
    Found 16-bit subtractor for signal <GND_43_o_GND_43_o_sub_40_OUT<15:0>> created at line 110.
    Found 1-bit tristate buffer for signal <pin> created at line 57
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_37_o> created at line 188
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 165 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_10> synthesized.

Synthesizing Unit <pincontrol_11>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 10
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <sample_data>.
    Found 32-bit register for signal <nco_pa>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 16-bit register for signal <data_out>.
    Found finite state machine <FSM_10> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_14_OUT> created at line 53.
    Found 15-bit adder for signal <sample_cnt[14]_GND_45_o_add_42_OUT> created at line 114.
    Found 16-bit subtractor for signal <GND_45_o_GND_45_o_sub_40_OUT<15:0>> created at line 110.
    Found 1-bit tristate buffer for signal <pin> created at line 57
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_38_o> created at line 188
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 165 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_11> synthesized.

Synthesizing Unit <pincontrol_12>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 11
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <sample_data>.
    Found 32-bit register for signal <nco_pa>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 16-bit register for signal <data_out>.
    Found finite state machine <FSM_11> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_14_OUT> created at line 53.
    Found 15-bit adder for signal <sample_cnt[14]_GND_47_o_add_42_OUT> created at line 114.
    Found 16-bit subtractor for signal <GND_47_o_GND_47_o_sub_40_OUT<15:0>> created at line 110.
    Found 1-bit tristate buffer for signal <pin> created at line 57
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_39_o> created at line 188
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 165 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_12> synthesized.

Synthesizing Unit <pincontrol_13>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 12
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <sample_data>.
    Found 32-bit register for signal <nco_pa>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 16-bit register for signal <data_out>.
    Found finite state machine <FSM_12> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_14_OUT> created at line 53.
    Found 15-bit adder for signal <sample_cnt[14]_GND_49_o_add_42_OUT> created at line 114.
    Found 16-bit subtractor for signal <GND_49_o_GND_49_o_sub_40_OUT<15:0>> created at line 110.
    Found 1-bit tristate buffer for signal <pin> created at line 57
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_40_o> created at line 188
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 165 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_13> synthesized.

Synthesizing Unit <pincontrol_14>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 13
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <sample_data>.
    Found 32-bit register for signal <nco_pa>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 16-bit register for signal <data_out>.
    Found finite state machine <FSM_13> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_14_OUT> created at line 53.
    Found 15-bit adder for signal <sample_cnt[14]_GND_51_o_add_42_OUT> created at line 114.
    Found 16-bit subtractor for signal <GND_51_o_GND_51_o_sub_40_OUT<15:0>> created at line 110.
    Found 1-bit tristate buffer for signal <pin> created at line 57
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_41_o> created at line 188
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 165 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_14> synthesized.

Synthesizing Unit <pincontrol_15>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 14
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <sample_data>.
    Found 32-bit register for signal <nco_pa>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 16-bit register for signal <data_out>.
    Found finite state machine <FSM_14> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_14_OUT> created at line 53.
    Found 15-bit adder for signal <sample_cnt[14]_GND_53_o_add_42_OUT> created at line 114.
    Found 16-bit subtractor for signal <GND_53_o_GND_53_o_sub_40_OUT<15:0>> created at line 110.
    Found 1-bit tristate buffer for signal <pin> created at line 57
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_42_o> created at line 188
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 165 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_15> synthesized.

Synthesizing Unit <pincontrol_16>.
    Related source file is "/home/lykkebo/mecobo/fpga/pincontrol.v".
        POSITION = 15
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <sample_data>.
    Found 32-bit register for signal <nco_pa>.
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <sample_rate>.
    Found 32-bit register for signal <nco_counter>.
    Found 16-bit register for signal <cnt_sample_rate>.
    Found 1-bit register for signal <sample_register>.
    Found 15-bit register for signal <sample_cnt>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <enable_pin_output>.
    Found 1-bit register for signal <dec_sample_counter>.
    Found 1-bit register for signal <res_sample_counter>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <update_data_out>.
    Found 16-bit register for signal <data_out>.
    Found finite state machine <FSM_15> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <nco_pa[31]_nco_counter[31]_add_14_OUT> created at line 53.
    Found 15-bit adder for signal <sample_cnt[14]_GND_55_o_add_42_OUT> created at line 114.
    Found 16-bit subtractor for signal <GND_55_o_GND_55_o_sub_40_OUT<15:0>> created at line 110.
    Found 1-bit tristate buffer for signal <pin> created at line 57
    Found 16-bit comparator greater for signal <cnt_sample_rate[15]_INV_43_o> created at line 188
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 165 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <pincontrol_16> synthesized.

Synthesizing Unit <adc_control>.
    Related source file is "/home/lykkebo/mecobo/fpga/adccontrol.v".
        MIN_CHANNEL = 100
        MAX_CHANNEL = 107
        NUM_STATES = 5
        init = 5'b00001
        program_adc = 5'b00010
        get_values = 5'b00100
        copy = 5'b01000
        writeback = 5'b10000
WARNING:Xst:647 - Input <addr<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <channel_select<7:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <sample_data>.
    Found 16-bit register for signal <ebi_capture_reg>.
    Found 128-bit register for signal <n1321[127:0]>.
    Found 16-bit register for signal <last_executed_command>.
    Found 16-bit register for signal <current_command>.
    Found 4-bit register for signal <clkcounter>.
    Found 16-bit register for signal <shift_out_register>.
    Found 16-bit register for signal <shift_in_register>.
    Found 1-bit register for signal <cs>.
    Found 1-bit register for signal <shift_in>.
    Found 1-bit register for signal <shift_out>.
    Found 1-bit register for signal <load_shift_out_reg>.
    Found 1-bit register for signal <inc_clkcounter>.
    Found 1-bit register for signal <res_clkcounter>.
    Found 1-bit register for signal <copy_to_tmp>.
    Found 1-bit register for signal <load_current_command>.
    Found 1-bit register for signal <reset_current_command>.
    Found 1-bit register for signal <load_last_executed_command>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <sample_register<0><15>>.
    Found 1-bit register for signal <sample_register<0><14>>.
    Found 1-bit register for signal <sample_register<0><13>>.
    Found 1-bit register for signal <sample_register<0><12>>.
    Found 1-bit register for signal <sample_register<0><11>>.
    Found 1-bit register for signal <sample_register<0><10>>.
    Found 1-bit register for signal <sample_register<0><9>>.
    Found 1-bit register for signal <sample_register<0><8>>.
    Found 1-bit register for signal <sample_register<0><7>>.
    Found 1-bit register for signal <sample_register<0><6>>.
    Found 1-bit register for signal <sample_register<0><5>>.
    Found 1-bit register for signal <sample_register<0><4>>.
    Found 1-bit register for signal <sample_register<0><3>>.
    Found 1-bit register for signal <sample_register<0><2>>.
    Found 1-bit register for signal <sample_register<0><1>>.
    Found 1-bit register for signal <sample_register<0><0>>.
    Found 1-bit register for signal <sequence_number<0><15>>.
    Found 1-bit register for signal <sequence_number<0><14>>.
    Found 1-bit register for signal <sequence_number<0><13>>.
    Found 1-bit register for signal <sequence_number<0><12>>.
    Found 1-bit register for signal <sequence_number<0><11>>.
    Found 1-bit register for signal <sequence_number<0><10>>.
    Found 1-bit register for signal <sequence_number<0><9>>.
    Found 1-bit register for signal <sequence_number<0><8>>.
    Found 1-bit register for signal <sequence_number<0><7>>.
    Found 1-bit register for signal <sequence_number<0><6>>.
    Found 1-bit register for signal <sequence_number<0><5>>.
    Found 1-bit register for signal <sequence_number<0><4>>.
    Found 1-bit register for signal <sequence_number<0><3>>.
    Found 1-bit register for signal <sequence_number<0><2>>.
    Found 1-bit register for signal <sequence_number<0><1>>.
    Found 1-bit register for signal <sequence_number<0><0>>.
    Found 1-bit register for signal <fast_clk_counter<0><15>>.
    Found 1-bit register for signal <fast_clk_counter<0><14>>.
    Found 1-bit register for signal <fast_clk_counter<0><13>>.
    Found 1-bit register for signal <fast_clk_counter<0><12>>.
    Found 1-bit register for signal <fast_clk_counter<0><11>>.
    Found 1-bit register for signal <fast_clk_counter<0><10>>.
    Found 1-bit register for signal <fast_clk_counter<0><9>>.
    Found 1-bit register for signal <fast_clk_counter<0><8>>.
    Found 1-bit register for signal <fast_clk_counter<0><7>>.
    Found 1-bit register for signal <fast_clk_counter<0><6>>.
    Found 1-bit register for signal <fast_clk_counter<0><5>>.
    Found 1-bit register for signal <fast_clk_counter<0><4>>.
    Found 1-bit register for signal <fast_clk_counter<0><3>>.
    Found 1-bit register for signal <fast_clk_counter<0><2>>.
    Found 1-bit register for signal <fast_clk_counter<0><1>>.
    Found 1-bit register for signal <fast_clk_counter<0><0>>.
    Found 1-bit register for signal <sample_register<1><15>>.
    Found 1-bit register for signal <sample_register<1><14>>.
    Found 1-bit register for signal <sample_register<1><13>>.
    Found 1-bit register for signal <sample_register<1><12>>.
    Found 1-bit register for signal <sample_register<1><11>>.
    Found 1-bit register for signal <sample_register<1><10>>.
    Found 1-bit register for signal <sample_register<1><9>>.
    Found 1-bit register for signal <sample_register<1><8>>.
    Found 1-bit register for signal <sample_register<1><7>>.
    Found 1-bit register for signal <sample_register<1><6>>.
    Found 1-bit register for signal <sample_register<1><5>>.
    Found 1-bit register for signal <sample_register<1><4>>.
    Found 1-bit register for signal <sample_register<1><3>>.
    Found 1-bit register for signal <sample_register<1><2>>.
    Found 1-bit register for signal <sample_register<1><1>>.
    Found 1-bit register for signal <sample_register<1><0>>.
    Found 1-bit register for signal <sequence_number<1><15>>.
    Found 1-bit register for signal <sequence_number<1><14>>.
    Found 1-bit register for signal <sequence_number<1><13>>.
    Found 1-bit register for signal <sequence_number<1><12>>.
    Found 1-bit register for signal <sequence_number<1><11>>.
    Found 1-bit register for signal <sequence_number<1><10>>.
    Found 1-bit register for signal <sequence_number<1><9>>.
    Found 1-bit register for signal <sequence_number<1><8>>.
    Found 1-bit register for signal <sequence_number<1><7>>.
    Found 1-bit register for signal <sequence_number<1><6>>.
    Found 1-bit register for signal <sequence_number<1><5>>.
    Found 1-bit register for signal <sequence_number<1><4>>.
    Found 1-bit register for signal <sequence_number<1><3>>.
    Found 1-bit register for signal <sequence_number<1><2>>.
    Found 1-bit register for signal <sequence_number<1><1>>.
    Found 1-bit register for signal <sequence_number<1><0>>.
    Found 1-bit register for signal <fast_clk_counter<1><15>>.
    Found 1-bit register for signal <fast_clk_counter<1><14>>.
    Found 1-bit register for signal <fast_clk_counter<1><13>>.
    Found 1-bit register for signal <fast_clk_counter<1><12>>.
    Found 1-bit register for signal <fast_clk_counter<1><11>>.
    Found 1-bit register for signal <fast_clk_counter<1><10>>.
    Found 1-bit register for signal <fast_clk_counter<1><9>>.
    Found 1-bit register for signal <fast_clk_counter<1><8>>.
    Found 1-bit register for signal <fast_clk_counter<1><7>>.
    Found 1-bit register for signal <fast_clk_counter<1><6>>.
    Found 1-bit register for signal <fast_clk_counter<1><5>>.
    Found 1-bit register for signal <fast_clk_counter<1><4>>.
    Found 1-bit register for signal <fast_clk_counter<1><3>>.
    Found 1-bit register for signal <fast_clk_counter<1><2>>.
    Found 1-bit register for signal <fast_clk_counter<1><1>>.
    Found 1-bit register for signal <fast_clk_counter<1><0>>.
    Found 1-bit register for signal <sample_register<2><15>>.
    Found 1-bit register for signal <sample_register<2><14>>.
    Found 1-bit register for signal <sample_register<2><13>>.
    Found 1-bit register for signal <sample_register<2><12>>.
    Found 1-bit register for signal <sample_register<2><11>>.
    Found 1-bit register for signal <sample_register<2><10>>.
    Found 1-bit register for signal <sample_register<2><9>>.
    Found 1-bit register for signal <sample_register<2><8>>.
    Found 1-bit register for signal <sample_register<2><7>>.
    Found 1-bit register for signal <sample_register<2><6>>.
    Found 1-bit register for signal <sample_register<2><5>>.
    Found 1-bit register for signal <sample_register<2><4>>.
    Found 1-bit register for signal <sample_register<2><3>>.
    Found 1-bit register for signal <sample_register<2><2>>.
    Found 1-bit register for signal <sample_register<2><1>>.
    Found 1-bit register for signal <sample_register<2><0>>.
    Found 1-bit register for signal <sequence_number<2><15>>.
    Found 1-bit register for signal <sequence_number<2><14>>.
    Found 1-bit register for signal <sequence_number<2><13>>.
    Found 1-bit register for signal <sequence_number<2><12>>.
    Found 1-bit register for signal <sequence_number<2><11>>.
    Found 1-bit register for signal <sequence_number<2><10>>.
    Found 1-bit register for signal <sequence_number<2><9>>.
    Found 1-bit register for signal <sequence_number<2><8>>.
    Found 1-bit register for signal <sequence_number<2><7>>.
    Found 1-bit register for signal <sequence_number<2><6>>.
    Found 1-bit register for signal <sequence_number<2><5>>.
    Found 1-bit register for signal <sequence_number<2><4>>.
    Found 1-bit register for signal <sequence_number<2><3>>.
    Found 1-bit register for signal <sequence_number<2><2>>.
    Found 1-bit register for signal <sequence_number<2><1>>.
    Found 1-bit register for signal <sequence_number<2><0>>.
    Found 1-bit register for signal <fast_clk_counter<2><15>>.
    Found 1-bit register for signal <fast_clk_counter<2><14>>.
    Found 1-bit register for signal <fast_clk_counter<2><13>>.
    Found 1-bit register for signal <fast_clk_counter<2><12>>.
    Found 1-bit register for signal <fast_clk_counter<2><11>>.
    Found 1-bit register for signal <fast_clk_counter<2><10>>.
    Found 1-bit register for signal <fast_clk_counter<2><9>>.
    Found 1-bit register for signal <fast_clk_counter<2><8>>.
    Found 1-bit register for signal <fast_clk_counter<2><7>>.
    Found 1-bit register for signal <fast_clk_counter<2><6>>.
    Found 1-bit register for signal <fast_clk_counter<2><5>>.
    Found 1-bit register for signal <fast_clk_counter<2><4>>.
    Found 1-bit register for signal <fast_clk_counter<2><3>>.
    Found 1-bit register for signal <fast_clk_counter<2><2>>.
    Found 1-bit register for signal <fast_clk_counter<2><1>>.
    Found 1-bit register for signal <fast_clk_counter<2><0>>.
    Found 1-bit register for signal <sample_register<3><15>>.
    Found 1-bit register for signal <sample_register<3><14>>.
    Found 1-bit register for signal <sample_register<3><13>>.
    Found 1-bit register for signal <sample_register<3><12>>.
    Found 1-bit register for signal <sample_register<3><11>>.
    Found 1-bit register for signal <sample_register<3><10>>.
    Found 1-bit register for signal <sample_register<3><9>>.
    Found 1-bit register for signal <sample_register<3><8>>.
    Found 1-bit register for signal <sample_register<3><7>>.
    Found 1-bit register for signal <sample_register<3><6>>.
    Found 1-bit register for signal <sample_register<3><5>>.
    Found 1-bit register for signal <sample_register<3><4>>.
    Found 1-bit register for signal <sample_register<3><3>>.
    Found 1-bit register for signal <sample_register<3><2>>.
    Found 1-bit register for signal <sample_register<3><1>>.
    Found 1-bit register for signal <sample_register<3><0>>.
    Found 1-bit register for signal <sequence_number<3><15>>.
    Found 1-bit register for signal <sequence_number<3><14>>.
    Found 1-bit register for signal <sequence_number<3><13>>.
    Found 1-bit register for signal <sequence_number<3><12>>.
    Found 1-bit register for signal <sequence_number<3><11>>.
    Found 1-bit register for signal <sequence_number<3><10>>.
    Found 1-bit register for signal <sequence_number<3><9>>.
    Found 1-bit register for signal <sequence_number<3><8>>.
    Found 1-bit register for signal <sequence_number<3><7>>.
    Found 1-bit register for signal <sequence_number<3><6>>.
    Found 1-bit register for signal <sequence_number<3><5>>.
    Found 1-bit register for signal <sequence_number<3><4>>.
    Found 1-bit register for signal <sequence_number<3><3>>.
    Found 1-bit register for signal <sequence_number<3><2>>.
    Found 1-bit register for signal <sequence_number<3><1>>.
    Found 1-bit register for signal <sequence_number<3><0>>.
    Found 1-bit register for signal <fast_clk_counter<3><15>>.
    Found 1-bit register for signal <fast_clk_counter<3><14>>.
    Found 1-bit register for signal <fast_clk_counter<3><13>>.
    Found 1-bit register for signal <fast_clk_counter<3><12>>.
    Found 1-bit register for signal <fast_clk_counter<3><11>>.
    Found 1-bit register for signal <fast_clk_counter<3><10>>.
    Found 1-bit register for signal <fast_clk_counter<3><9>>.
    Found 1-bit register for signal <fast_clk_counter<3><8>>.
    Found 1-bit register for signal <fast_clk_counter<3><7>>.
    Found 1-bit register for signal <fast_clk_counter<3><6>>.
    Found 1-bit register for signal <fast_clk_counter<3><5>>.
    Found 1-bit register for signal <fast_clk_counter<3><4>>.
    Found 1-bit register for signal <fast_clk_counter<3><3>>.
    Found 1-bit register for signal <fast_clk_counter<3><2>>.
    Found 1-bit register for signal <fast_clk_counter<3><1>>.
    Found 1-bit register for signal <fast_clk_counter<3><0>>.
    Found 1-bit register for signal <sample_register<4><15>>.
    Found 1-bit register for signal <sample_register<4><14>>.
    Found 1-bit register for signal <sample_register<4><13>>.
    Found 1-bit register for signal <sample_register<4><12>>.
    Found 1-bit register for signal <sample_register<4><11>>.
    Found 1-bit register for signal <sample_register<4><10>>.
    Found 1-bit register for signal <sample_register<4><9>>.
    Found 1-bit register for signal <sample_register<4><8>>.
    Found 1-bit register for signal <sample_register<4><7>>.
    Found 1-bit register for signal <sample_register<4><6>>.
    Found 1-bit register for signal <sample_register<4><5>>.
    Found 1-bit register for signal <sample_register<4><4>>.
    Found 1-bit register for signal <sample_register<4><3>>.
    Found 1-bit register for signal <sample_register<4><2>>.
    Found 1-bit register for signal <sample_register<4><1>>.
    Found 1-bit register for signal <sample_register<4><0>>.
    Found 1-bit register for signal <sequence_number<4><15>>.
    Found 1-bit register for signal <sequence_number<4><14>>.
    Found 1-bit register for signal <sequence_number<4><13>>.
    Found 1-bit register for signal <sequence_number<4><12>>.
    Found 1-bit register for signal <sequence_number<4><11>>.
    Found 1-bit register for signal <sequence_number<4><10>>.
    Found 1-bit register for signal <sequence_number<4><9>>.
    Found 1-bit register for signal <sequence_number<4><8>>.
    Found 1-bit register for signal <sequence_number<4><7>>.
    Found 1-bit register for signal <sequence_number<4><6>>.
    Found 1-bit register for signal <sequence_number<4><5>>.
    Found 1-bit register for signal <sequence_number<4><4>>.
    Found 1-bit register for signal <sequence_number<4><3>>.
    Found 1-bit register for signal <sequence_number<4><2>>.
    Found 1-bit register for signal <sequence_number<4><1>>.
    Found 1-bit register for signal <sequence_number<4><0>>.
    Found 1-bit register for signal <fast_clk_counter<4><15>>.
    Found 1-bit register for signal <fast_clk_counter<4><14>>.
    Found 1-bit register for signal <fast_clk_counter<4><13>>.
    Found 1-bit register for signal <fast_clk_counter<4><12>>.
    Found 1-bit register for signal <fast_clk_counter<4><11>>.
    Found 1-bit register for signal <fast_clk_counter<4><10>>.
    Found 1-bit register for signal <fast_clk_counter<4><9>>.
    Found 1-bit register for signal <fast_clk_counter<4><8>>.
    Found 1-bit register for signal <fast_clk_counter<4><7>>.
    Found 1-bit register for signal <fast_clk_counter<4><6>>.
    Found 1-bit register for signal <fast_clk_counter<4><5>>.
    Found 1-bit register for signal <fast_clk_counter<4><4>>.
    Found 1-bit register for signal <fast_clk_counter<4><3>>.
    Found 1-bit register for signal <fast_clk_counter<4><2>>.
    Found 1-bit register for signal <fast_clk_counter<4><1>>.
    Found 1-bit register for signal <fast_clk_counter<4><0>>.
    Found 1-bit register for signal <sample_register<5><15>>.
    Found 1-bit register for signal <sample_register<5><14>>.
    Found 1-bit register for signal <sample_register<5><13>>.
    Found 1-bit register for signal <sample_register<5><12>>.
    Found 1-bit register for signal <sample_register<5><11>>.
    Found 1-bit register for signal <sample_register<5><10>>.
    Found 1-bit register for signal <sample_register<5><9>>.
    Found 1-bit register for signal <sample_register<5><8>>.
    Found 1-bit register for signal <sample_register<5><7>>.
    Found 1-bit register for signal <sample_register<5><6>>.
    Found 1-bit register for signal <sample_register<5><5>>.
    Found 1-bit register for signal <sample_register<5><4>>.
    Found 1-bit register for signal <sample_register<5><3>>.
    Found 1-bit register for signal <sample_register<5><2>>.
    Found 1-bit register for signal <sample_register<5><1>>.
    Found 1-bit register for signal <sample_register<5><0>>.
    Found 1-bit register for signal <sequence_number<5><15>>.
    Found 1-bit register for signal <sequence_number<5><14>>.
    Found 1-bit register for signal <sequence_number<5><13>>.
    Found 1-bit register for signal <sequence_number<5><12>>.
    Found 1-bit register for signal <sequence_number<5><11>>.
    Found 1-bit register for signal <sequence_number<5><10>>.
    Found 1-bit register for signal <sequence_number<5><9>>.
    Found 1-bit register for signal <sequence_number<5><8>>.
    Found 1-bit register for signal <sequence_number<5><7>>.
    Found 1-bit register for signal <sequence_number<5><6>>.
    Found 1-bit register for signal <sequence_number<5><5>>.
    Found 1-bit register for signal <sequence_number<5><4>>.
    Found 1-bit register for signal <sequence_number<5><3>>.
    Found 1-bit register for signal <sequence_number<5><2>>.
    Found 1-bit register for signal <sequence_number<5><1>>.
    Found 1-bit register for signal <sequence_number<5><0>>.
    Found 1-bit register for signal <fast_clk_counter<5><15>>.
    Found 1-bit register for signal <fast_clk_counter<5><14>>.
    Found 1-bit register for signal <fast_clk_counter<5><13>>.
    Found 1-bit register for signal <fast_clk_counter<5><12>>.
    Found 1-bit register for signal <fast_clk_counter<5><11>>.
    Found 1-bit register for signal <fast_clk_counter<5><10>>.
    Found 1-bit register for signal <fast_clk_counter<5><9>>.
    Found 1-bit register for signal <fast_clk_counter<5><8>>.
    Found 1-bit register for signal <fast_clk_counter<5><7>>.
    Found 1-bit register for signal <fast_clk_counter<5><6>>.
    Found 1-bit register for signal <fast_clk_counter<5><5>>.
    Found 1-bit register for signal <fast_clk_counter<5><4>>.
    Found 1-bit register for signal <fast_clk_counter<5><3>>.
    Found 1-bit register for signal <fast_clk_counter<5><2>>.
    Found 1-bit register for signal <fast_clk_counter<5><1>>.
    Found 1-bit register for signal <fast_clk_counter<5><0>>.
    Found 1-bit register for signal <sample_register<6><15>>.
    Found 1-bit register for signal <sample_register<6><14>>.
    Found 1-bit register for signal <sample_register<6><13>>.
    Found 1-bit register for signal <sample_register<6><12>>.
    Found 1-bit register for signal <sample_register<6><11>>.
    Found 1-bit register for signal <sample_register<6><10>>.
    Found 1-bit register for signal <sample_register<6><9>>.
    Found 1-bit register for signal <sample_register<6><8>>.
    Found 1-bit register for signal <sample_register<6><7>>.
    Found 1-bit register for signal <sample_register<6><6>>.
    Found 1-bit register for signal <sample_register<6><5>>.
    Found 1-bit register for signal <sample_register<6><4>>.
    Found 1-bit register for signal <sample_register<6><3>>.
    Found 1-bit register for signal <sample_register<6><2>>.
    Found 1-bit register for signal <sample_register<6><1>>.
    Found 1-bit register for signal <sample_register<6><0>>.
    Found 1-bit register for signal <sequence_number<6><15>>.
    Found 1-bit register for signal <sequence_number<6><14>>.
    Found 1-bit register for signal <sequence_number<6><13>>.
    Found 1-bit register for signal <sequence_number<6><12>>.
    Found 1-bit register for signal <sequence_number<6><11>>.
    Found 1-bit register for signal <sequence_number<6><10>>.
    Found 1-bit register for signal <sequence_number<6><9>>.
    Found 1-bit register for signal <sequence_number<6><8>>.
    Found 1-bit register for signal <sequence_number<6><7>>.
    Found 1-bit register for signal <sequence_number<6><6>>.
    Found 1-bit register for signal <sequence_number<6><5>>.
    Found 1-bit register for signal <sequence_number<6><4>>.
    Found 1-bit register for signal <sequence_number<6><3>>.
    Found 1-bit register for signal <sequence_number<6><2>>.
    Found 1-bit register for signal <sequence_number<6><1>>.
    Found 1-bit register for signal <sequence_number<6><0>>.
    Found 1-bit register for signal <fast_clk_counter<6><15>>.
    Found 1-bit register for signal <fast_clk_counter<6><14>>.
    Found 1-bit register for signal <fast_clk_counter<6><13>>.
    Found 1-bit register for signal <fast_clk_counter<6><12>>.
    Found 1-bit register for signal <fast_clk_counter<6><11>>.
    Found 1-bit register for signal <fast_clk_counter<6><10>>.
    Found 1-bit register for signal <fast_clk_counter<6><9>>.
    Found 1-bit register for signal <fast_clk_counter<6><8>>.
    Found 1-bit register for signal <fast_clk_counter<6><7>>.
    Found 1-bit register for signal <fast_clk_counter<6><6>>.
    Found 1-bit register for signal <fast_clk_counter<6><5>>.
    Found 1-bit register for signal <fast_clk_counter<6><4>>.
    Found 1-bit register for signal <fast_clk_counter<6><3>>.
    Found 1-bit register for signal <fast_clk_counter<6><2>>.
    Found 1-bit register for signal <fast_clk_counter<6><1>>.
    Found 1-bit register for signal <fast_clk_counter<6><0>>.
    Found 1-bit register for signal <sample_register<7><15>>.
    Found 1-bit register for signal <sample_register<7><14>>.
    Found 1-bit register for signal <sample_register<7><13>>.
    Found 1-bit register for signal <sample_register<7><12>>.
    Found 1-bit register for signal <sample_register<7><11>>.
    Found 1-bit register for signal <sample_register<7><10>>.
    Found 1-bit register for signal <sample_register<7><9>>.
    Found 1-bit register for signal <sample_register<7><8>>.
    Found 1-bit register for signal <sample_register<7><7>>.
    Found 1-bit register for signal <sample_register<7><6>>.
    Found 1-bit register for signal <sample_register<7><5>>.
    Found 1-bit register for signal <sample_register<7><4>>.
    Found 1-bit register for signal <sample_register<7><3>>.
    Found 1-bit register for signal <sample_register<7><2>>.
    Found 1-bit register for signal <sample_register<7><1>>.
    Found 1-bit register for signal <sample_register<7><0>>.
    Found 1-bit register for signal <sequence_number<7><15>>.
    Found 1-bit register for signal <sequence_number<7><14>>.
    Found 1-bit register for signal <sequence_number<7><13>>.
    Found 1-bit register for signal <sequence_number<7><12>>.
    Found 1-bit register for signal <sequence_number<7><11>>.
    Found 1-bit register for signal <sequence_number<7><10>>.
    Found 1-bit register for signal <sequence_number<7><9>>.
    Found 1-bit register for signal <sequence_number<7><8>>.
    Found 1-bit register for signal <sequence_number<7><7>>.
    Found 1-bit register for signal <sequence_number<7><6>>.
    Found 1-bit register for signal <sequence_number<7><5>>.
    Found 1-bit register for signal <sequence_number<7><4>>.
    Found 1-bit register for signal <sequence_number<7><3>>.
    Found 1-bit register for signal <sequence_number<7><2>>.
    Found 1-bit register for signal <sequence_number<7><1>>.
    Found 1-bit register for signal <sequence_number<7><0>>.
    Found 1-bit register for signal <fast_clk_counter<7><15>>.
    Found 1-bit register for signal <fast_clk_counter<7><14>>.
    Found 1-bit register for signal <fast_clk_counter<7><13>>.
    Found 1-bit register for signal <fast_clk_counter<7><12>>.
    Found 1-bit register for signal <fast_clk_counter<7><11>>.
    Found 1-bit register for signal <fast_clk_counter<7><10>>.
    Found 1-bit register for signal <fast_clk_counter<7><9>>.
    Found 1-bit register for signal <fast_clk_counter<7><8>>.
    Found 1-bit register for signal <fast_clk_counter<7><7>>.
    Found 1-bit register for signal <fast_clk_counter<7><6>>.
    Found 1-bit register for signal <fast_clk_counter<7><5>>.
    Found 1-bit register for signal <fast_clk_counter<7><4>>.
    Found 1-bit register for signal <fast_clk_counter<7><3>>.
    Found 1-bit register for signal <fast_clk_counter<7><2>>.
    Found 1-bit register for signal <fast_clk_counter<7><1>>.
    Found 1-bit register for signal <fast_clk_counter<7><0>>.
    Found 16-bit register for signal <data_out>.
    Found finite state machine <FSM_16> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | sclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <clkcounter[3]_GND_57_o_add_66_OUT> created at line 179.
    Found 16-bit adder for signal <sequence_number[0][15]_GND_57_o_add_114_OUT> created at line 438.
    Found 16-bit adder for signal <fast_clk_counter[0][15]_GND_57_o_add_115_OUT> created at line 440.
    Found 16-bit adder for signal <sequence_number[1][15]_GND_57_o_add_119_OUT> created at line 438.
    Found 16-bit adder for signal <fast_clk_counter[1][15]_GND_57_o_add_120_OUT> created at line 440.
    Found 16-bit adder for signal <sequence_number[2][15]_GND_57_o_add_124_OUT> created at line 438.
    Found 16-bit adder for signal <fast_clk_counter[2][15]_GND_57_o_add_125_OUT> created at line 440.
    Found 16-bit adder for signal <sequence_number[3][15]_GND_57_o_add_129_OUT> created at line 438.
    Found 16-bit adder for signal <fast_clk_counter[3][15]_GND_57_o_add_130_OUT> created at line 440.
    Found 16-bit adder for signal <sequence_number[4][15]_GND_57_o_add_134_OUT> created at line 438.
    Found 16-bit adder for signal <fast_clk_counter[4][15]_GND_57_o_add_135_OUT> created at line 440.
    Found 16-bit adder for signal <sequence_number[5][15]_GND_57_o_add_139_OUT> created at line 438.
    Found 16-bit adder for signal <fast_clk_counter[5][15]_GND_57_o_add_140_OUT> created at line 440.
    Found 16-bit adder for signal <sequence_number[6][15]_GND_57_o_add_144_OUT> created at line 438.
    Found 16-bit adder for signal <fast_clk_counter[6][15]_GND_57_o_add_145_OUT> created at line 440.
    Found 16-bit adder for signal <sequence_number[7][15]_GND_57_o_add_149_OUT> created at line 438.
    Found 16-bit adder for signal <fast_clk_counter[7][15]_GND_57_o_add_150_OUT> created at line 440.
    Found 8x16-bit dual-port RAM <Mram_tmp_register> for signal <tmp_register>.
    Found 16-bit 8-to-1 multiplexer for signal <channel_select[2]_sample_register[7][15]_wide_mux_18_OUT> created at line 72.
    Found 16-bit 8-to-1 multiplexer for signal <addr[10]_sample_register[7][15]_wide_mux_40_OUT> created at line 96.
    Found 16-bit 8-to-1 multiplexer for signal <addr[10]_sequence_number[7][15]_wide_mux_43_OUT> created at line 100.
    Found 4-bit comparator lessequal for signal <n0018> created at line 84
    Found 16-bit comparator equal for signal <n0085> created at line 315
    Found 16-bit comparator equal for signal <fast_clk_counter[0][15]_overflow_register[0][15]_equal_113_o> created at line 435
    Found 16-bit comparator equal for signal <fast_clk_counter[1][15]_overflow_register[1][15]_equal_118_o> created at line 435
    Found 16-bit comparator equal for signal <fast_clk_counter[2][15]_overflow_register[2][15]_equal_123_o> created at line 435
    Found 16-bit comparator equal for signal <fast_clk_counter[3][15]_overflow_register[3][15]_equal_128_o> created at line 435
    Found 16-bit comparator equal for signal <fast_clk_counter[4][15]_overflow_register[4][15]_equal_133_o> created at line 435
    Found 16-bit comparator equal for signal <fast_clk_counter[5][15]_overflow_register[5][15]_equal_138_o> created at line 435
    Found 16-bit comparator equal for signal <fast_clk_counter[6][15]_overflow_register[6][15]_equal_143_o> created at line 435
    Found 16-bit comparator equal for signal <fast_clk_counter[7][15]_overflow_register[7][15]_equal_148_o> created at line 435
    Summary:
	inferred   8 RAM(s).
	inferred  17 Adder/Subtractor(s).
	inferred 638 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred  16 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <adc_control> synthesized.

Synthesizing Unit <dac_control>.
    Related source file is "/home/lykkebo/mecobo/fpga/dac_control.v".
        POSITION = 50
        init = 3'b001
        load = 3'b010
        pulse = 3'b100
WARNING:Xst:653 - Signal <busy> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <count_up> equivalent to <shift_out_enable> has been removed
    Found 16-bit register for signal <ebi_captured_data>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <load_shift_reg>.
    Found 1-bit register for signal <shift_out_enable>.
    Found 1-bit register for signal <count_res>.
    Found 1-bit register for signal <nLdac>.
    Found 1-bit register for signal <nSync>.
    Found 1-bit register for signal <load_current_command>.
    Found 1-bit register for signal <reset_current_command>.
    Found 1-bit register for signal <load_last_executed_command>.
    Found 16-bit register for signal <shift_out_register>.
    Found 16-bit register for signal <last_executed_command>.
    Found 16-bit register for signal <current_command>.
    Found 4-bit register for signal <counter>.
    Found 16-bit register for signal <out_data>.
    Found finite state machine <FSM_17> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | sclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Power Up State     | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <counter[3]_GND_58_o_add_40_OUT> created at line 201.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <dac_control> synthesized.

Synthesizing Unit <xbar_control>.
    Related source file is "/home/lykkebo/mecobo/fpga/xbar_control.v".
        POSITION = 200
        init = 5'b00001
        load = 5'b00010
        pulse_pclk = 5'b00100
        pulse_xbar_clk = 5'b01000
        load_shift = 5'b10000
    Found 16-bit register for signal <command>.
    Found 16-bit register for signal <data_out>.
    Found 5-bit register for signal <state>.
    Found 16-bit register for signal <shift_out_register>.
    Found 9-bit register for signal <counter>.
    Found 512-bit register for signal <n0089[511:0]>.
    Found finite state machine <FSM_18> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | sclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00001                                          |
    | Power Up State     | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <counter[8]_GND_59_o_add_83_OUT> created at line 224.
    Found 16-bit 32-to-1 multiplexer for signal <counter[8]_ebi_captured_data[31][15]_wide_mux_86_OUT> created at line 227.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 569 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <xbar_control> synthesized.

Synthesizing Unit <mem>.
    Related source file is "/home/lykkebo/mecobo/fpga/mem.v".
        POSITION = 242
        MAX_SAMPLES = 65536
        idle = 4'b0001
        store = 4'b0010
        increment = 4'b0100
        fetch = 4'b1000
WARNING:Xst:647 - Input <addr<18:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/lykkebo/mecobo/fpga/mem.v" line 284: Output port <dob> of the instance <sample_ram> is unconnected or connected to loadless signal.
    Found 16x8-bit dual-port RAM <Mram_collection_channels> for signal <collection_channels>.
    Found 16x16-bit single-port RAM <Mram_last_fetched> for signal <last_fetched>.
    Register <inc_num_samples> equivalent to <inc_curr_id_idx> has been removed
    Register <output_sample> equivalent to <capture_sample_data> has been removed
    Found 16-bit register for signal <command>.
    Found 4-bit register for signal <num_units>.
    Found 1-bit register for signal <rd_d>.
    Found 1-bit register for signal <inc_curr_id_idx>.
    Found 1-bit register for signal <capture_sample_data>.
    Found 1-bit register for signal <ram_write_enable>.
    Found 1-bit register for signal <en_read>.
    Found 1-bit register for signal <res_cmd_reg>.
    Found 1-bit register for signal <res_sampling>.
    Found 4-bit register for signal <state>.
    Found 4-bit register for signal <current_id_idx>.
    Found 19-bit register for signal <num_samples>.
    Found 19-bit register for signal <memory_top_addr>.
    Found 19-bit register for signal <memory_bottom_addr>.
    Found 16-bit register for signal <ebi_data_out>.
    Found finite state machine <FSM_19> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <GND_60_o_GND_60_o_sub_52_OUT> created at line 249.
    Found 4-bit adder for signal <num_units[3]_GND_60_o_add_4_OUT> created at line 73.
    Found 4-bit adder for signal <current_id_idx[3]_GND_60_o_add_53_OUT> created at line 252.
    Found 19-bit adder for signal <num_samples[18]_GND_60_o_add_58_OUT> created at line 262.
    Found 19-bit adder for signal <memory_top_addr[18]_GND_60_o_add_59_OUT> created at line 263.
    Found 19-bit adder for signal <memory_bottom_addr[18]_GND_60_o_add_64_OUT> created at line 269.
    Found 16-bit comparator not equal for signal <n0037> created at line 202
    Found 32-bit comparator equal for signal <GND_60_o_GND_60_o_equal_53_o> created at line 249
    Found 19-bit comparator lessequal for signal <num_samples[18]_GND_60_o_LessThan_58_o> created at line 261
    Summary:
	inferred   2 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred 104 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mem> synthesized.

Synthesizing Unit <dp_ram>.
    Related source file is "/home/lykkebo/mecobo/fpga/ram.v".
    Found 19-bit register for signal <read_addrb>.
    Found 19-bit register for signal <read_addra>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <ram>, simulation mismatch.
    Found 65537x16-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   2 RAM(s).
	inferred  38 D-type flip-flop(s).
Unit <dp_ram> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 12
 16x16-bit single-port RAM                             : 1
 16x8-bit dual-port RAM                                : 1
 65537x16-bit dual-port RAM                            : 2
 8x16-bit dual-port RAM                                : 8
# Adders/Subtractors                                   : 74
 15-bit adder                                          : 16
 16-bit adder                                          : 16
 16-bit subtractor                                     : 16
 19-bit adder                                          : 3
 27-bit adder                                          : 1
 32-bit adder                                          : 16
 4-bit adder                                           : 4
 5-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Registers                                            : 287
 1-bit register                                        : 105
 128-bit register                                      : 1
 16-bit register                                       : 137
 19-bit register                                       : 5
 27-bit register                                       : 1
 32-bit register                                       : 32
 4-bit register                                        : 4
 512-bit register                                      : 1
 9-bit register                                        : 1
# Comparators                                          : 29
 16-bit comparator equal                               : 9
 16-bit comparator greater                             : 16
 16-bit comparator not equal                           : 1
 19-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 424
 1-bit 2-to-1 multiplexer                              : 259
 16-bit 2-to-1 multiplexer                             : 97
 16-bit 32-to-1 multiplexer                            : 1
 16-bit 8-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 64
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32
# FSMs                                                 : 20

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <data_out_5> in Unit <xbar0> is equivalent to the following 7 FFs/Latches, which will be removed : <data_out_7> <data_out_8> <data_out_9> <data_out_11> <data_out_12> <data_out_13> <data_out_14> 
WARNING:Xst:1710 - FF/Latch <data_out_2> (without init value) has a constant value of 0 in block <xbar0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_3> (without init value) has a constant value of 0 in block <xbar0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_4> (without init value) has a constant value of 0 in block <xbar0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_6> (without init value) has a constant value of 0 in block <xbar0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_10> (without init value) has a constant value of 0 in block <xbar0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_15> (without init value) has a constant value of 0 in block <xbar0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <read_addra_17> of sequential type is unconnected in block <sample_ram>.
WARNING:Xst:2677 - Node <read_addra_18> of sequential type is unconnected in block <sample_ram>.

Synthesizing (advanced) Unit <adc_control>.
The following registers are absorbed into counter <fast_clk_counter<0><15:0>>: 1 register on signal <fast_clk_counter<0><15:0>>.
The following registers are absorbed into counter <fast_clk_counter<1><15:0>>: 1 register on signal <fast_clk_counter<1><15:0>>.
The following registers are absorbed into counter <fast_clk_counter<2><15:0>>: 1 register on signal <fast_clk_counter<2><15:0>>.
The following registers are absorbed into counter <fast_clk_counter<3><15:0>>: 1 register on signal <fast_clk_counter<3><15:0>>.
The following registers are absorbed into counter <fast_clk_counter<4><15:0>>: 1 register on signal <fast_clk_counter<4><15:0>>.
The following registers are absorbed into counter <fast_clk_counter<5><15:0>>: 1 register on signal <fast_clk_counter<5><15:0>>.
The following registers are absorbed into counter <fast_clk_counter<6><15:0>>: 1 register on signal <fast_clk_counter<6><15:0>>.
The following registers are absorbed into counter <fast_clk_counter<7><15:0>>: 1 register on signal <fast_clk_counter<7><15:0>>.
The following registers are absorbed into counter <clkcounter>: 1 register on signal <clkcounter>.
The following registers are absorbed into counter <sequence_number<1><15:0>>: 1 register on signal <sequence_number<1><15:0>>.
The following registers are absorbed into counter <sequence_number<0><15:0>>: 1 register on signal <sequence_number<0><15:0>>.
The following registers are absorbed into counter <sequence_number<2><15:0>>: 1 register on signal <sequence_number<2><15:0>>.
The following registers are absorbed into counter <sequence_number<4><15:0>>: 1 register on signal <sequence_number<4><15:0>>.
The following registers are absorbed into counter <sequence_number<3><15:0>>: 1 register on signal <sequence_number<3><15:0>>.
The following registers are absorbed into counter <sequence_number<5><15:0>>: 1 register on signal <sequence_number<5><15:0>>.
The following registers are absorbed into counter <sequence_number<6><15:0>>: 1 register on signal <sequence_number<6><15:0>>.
The following registers are absorbed into counter <sequence_number<7><15:0>>: 1 register on signal <sequence_number<7><15:0>>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tmp_register> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     clkA           | connected to signal <sclk>          | rise     |
    |     weA            | connected to signal <copy_to_tmp>   | high     |
    |     addrA          | connected to signal <shift_in_register<15:13>> |          |
    |     diA            | connected to signal <shift_in_register> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     addrB          | connected to signal <GND>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tmp_register1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     clkA           | connected to signal <sclk>          | rise     |
    |     weA            | connected to signal <copy_to_tmp>   | high     |
    |     addrA          | connected to signal <shift_in_register<15:13>> |          |
    |     diA            | connected to signal <shift_in_register> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     addrB          | connected to signal <"001">         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tmp_register2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     clkA           | connected to signal <sclk>          | rise     |
    |     weA            | connected to signal <copy_to_tmp>   | high     |
    |     addrA          | connected to signal <shift_in_register<15:13>> |          |
    |     diA            | connected to signal <shift_in_register> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     addrB          | connected to signal <"010">         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tmp_register3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     clkA           | connected to signal <sclk>          | rise     |
    |     weA            | connected to signal <copy_to_tmp>   | high     |
    |     addrA          | connected to signal <shift_in_register<15:13>> |          |
    |     diA            | connected to signal <shift_in_register> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     addrB          | connected to signal <"011">         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tmp_register4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     clkA           | connected to signal <sclk>          | rise     |
    |     weA            | connected to signal <copy_to_tmp>   | high     |
    |     addrA          | connected to signal <shift_in_register<15:13>> |          |
    |     diA            | connected to signal <shift_in_register> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     addrB          | connected to signal <"100">         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tmp_register5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     clkA           | connected to signal <sclk>          | rise     |
    |     weA            | connected to signal <copy_to_tmp>   | high     |
    |     addrA          | connected to signal <shift_in_register<15:13>> |          |
    |     diA            | connected to signal <shift_in_register> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     addrB          | connected to signal <"101">         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tmp_register6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     clkA           | connected to signal <sclk>          | rise     |
    |     weA            | connected to signal <copy_to_tmp>   | high     |
    |     addrA          | connected to signal <shift_in_register<15:13>> |          |
    |     diA            | connected to signal <shift_in_register> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     addrB          | connected to signal <"110">         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tmp_register7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     clkA           | connected to signal <sclk>          | rise     |
    |     weA            | connected to signal <copy_to_tmp>   | high     |
    |     addrA          | connected to signal <shift_in_register<15:13>> |          |
    |     diA            | connected to signal <shift_in_register> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     addrB          | connected to signal <VCC>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <adc_control> synthesized (advanced).

Synthesizing (advanced) Unit <dac_control>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <dac_control> synthesized (advanced).

Synthesizing (advanced) Unit <mecobo>.
The following registers are absorbed into counter <led_heartbeat>: 1 register on signal <led_heartbeat>.
Unit <mecobo> synthesized (advanced).

Synthesizing (advanced) Unit <mem>.
The following registers are absorbed into counter <num_units>: 1 register on signal <num_units>.
The following registers are absorbed into counter <current_id_idx>: 1 register on signal <current_id_idx>.
The following registers are absorbed into counter <num_samples>: 1 register on signal <num_samples>.
The following registers are absorbed into counter <memory_top_addr>: 1 register on signal <memory_top_addr>.
The following registers are absorbed into counter <memory_bottom_addr>: 1 register on signal <memory_bottom_addr>.
INFO:Xst:3226 - The RAM <sample_ram/Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <sample_ram/read_addra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 65537-word x 16-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <ram_write_enable> | high     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <memory_top_addr<16:0>> |          |
    |     diA            | connected to signal <_n0158>        |          |
    |     doA            | connected to signal <ram_data_out>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_last_fetched> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <capture_sample_data> | high     |
    |     addrA          | connected to signal <current_id_idx> |          |
    |     diA            | connected to signal <sample_data>   |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_collection_channels> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <num_units>     |          |
    |     diA            | connected to signal <ebi_data_in<7:0>> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <current_id_idx> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mem> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_1>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_1> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_10>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_10> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_11>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_11> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_12>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_12> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_13>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_13> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_14>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_14> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_15>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_15> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_16>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_16> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_2>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_2> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_3>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_3> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_4>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_4> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_5>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_5> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_6>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_6> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_7>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_7> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_8>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_8> synthesized (advanced).

Synthesizing (advanced) Unit <pincontrol_9>.
The following registers are absorbed into accumulator <nco_pa>: 1 register on signal <nco_pa>.
The following registers are absorbed into counter <cnt_sample_rate>: 1 register on signal <cnt_sample_rate>.
Unit <pincontrol_9> synthesized (advanced).

Synthesizing (advanced) Unit <xbar_control>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <xbar_control> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 11
 16x16-bit single-port distributed RAM                 : 1
 16x8-bit dual-port distributed RAM                    : 1
 65537x16-bit single-port block RAM                    : 1
 8x16-bit dual-port distributed RAM                    : 8
# Adders/Subtractors                                   : 17
 15-bit adder                                          : 16
 5-bit subtractor                                      : 1
# Counters                                             : 40
 16-bit down counter                                   : 16
 16-bit up counter                                     : 16
 19-bit up counter                                     : 2
 27-bit up counter                                     : 1
 4-bit up counter                                      : 4
 9-bit up counter                                      : 1
# Accumulators                                         : 16
 32-bit up accumulator                                 : 16
# Registers                                            : 2935
 Flip-Flops                                            : 2935
# Comparators                                          : 29
 16-bit comparator equal                               : 9
 16-bit comparator greater                             : 16
 16-bit comparator not equal                           : 1
 19-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 1068
 1-bit 2-to-1 multiplexer                              : 915
 1-bit 32-to-1 multiplexer                             : 16
 1-bit 8-to-1 multiplexer                              : 32
 16-bit 2-to-1 multiplexer                             : 40
 16-bit 8-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 64
# FSMs                                                 : 20

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <data_out_2> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_3> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_4> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_6> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_10> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_15> (without init value) has a constant value of 0 in block <xbar_control>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <data_out_5> in Unit <xbar_control> is equivalent to the following 7 FFs/Latches, which will be removed : <data_out_7> <data_out_8> <data_out_9> <data_out_11> <data_out_12> <data_out_13> <data_out_14> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00
 10000 | 01
 01000 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <adc0/FSM_16> on signal <state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00001
 01000 | 01000
 00100 | 00100
 10000 | 10000
 00010 | 00010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <dac0/FSM_17> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <xbar0/FSM_18> on signal <state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00001
 00010 | 00010
 01000 | 01000
 10000 | 10000
 00100 | 00100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mem0/FSM_19> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0001  | 0001
 1000  | 1000
 0010  | 0010
 0100  | 0100
-------------------
INFO:Xst:2146 - In block <mem>, Counter <num_samples> <memory_top_addr> are equivalent, XST will keep only <num_samples>.
WARNING:Xst:2677 - Node <Mram_tmp_register102> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register101> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register103> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register104> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register131> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register132> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register133> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register134> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register231> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register232> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register233> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register234> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register531> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register532> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register331> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register533> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register534> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register332> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register333> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register334> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register431> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register432> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register433> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register434> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register631> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register632> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register633> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register634> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register731> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register734> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register732> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:2677 - Node <Mram_tmp_register733> of sequential type is unconnected in block <adc_control>.
WARNING:Xst:1710 - FF/Latch <pinControl[0].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[1].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[2].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[3].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[4].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[5].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[6].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[7].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[8].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[9].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[10].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[11].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[12].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[13].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[14].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pinControl[15].pc/data_out_15> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance clocks/pll_base_inst in unit clocks/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <state_FSM_FFd3> in Unit <mem> is equivalent to the following FF/Latch, which will be removed : <capture_sample_data> 

Optimizing unit <mecobo> ...

Optimizing unit <adc_control> ...

Optimizing unit <dac_control> ...

Optimizing unit <xbar_control> ...

Optimizing unit <mem> ...
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_95> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_96> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_97> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_98> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_99> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_100> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_101> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_102> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_103> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_104> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_105> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_106> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_107> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_108> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_109> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_110> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_111> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_112> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_113> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_114> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_115> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_116> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_117> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_118> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_119> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_120> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_121> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_122> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_123> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_124> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_125> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_126> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem0/num_samples_17> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <mem0/num_samples_18> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_64> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_65> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_66> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_67> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_68> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_69> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_70> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_71> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_72> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_73> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_74> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_75> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_76> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_77> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_94> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_93> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_92> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_91> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_90> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_89> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_88> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_87> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_86> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_85> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_84> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_83> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_82> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_81> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_80> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_79> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_78> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<2><15:0>_15> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<2><15:0>_14> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<2><15:0>_13> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<2><15:0>_12> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<2><15:0>_11> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<2><15:0>_10> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<2><15:0>_9> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<2><15:0>_8> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<2><15:0>_7> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<2><15:0>_6> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<2><15:0>_5> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<2><15:0>_4> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<2><15:0>_3> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<2><15:0>_2> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<2><15:0>_1> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<2><15:0>_0> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<3><15:0>_15> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<3><15:0>_14> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<3><15:0>_13> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<3><15:0>_12> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<3><15:0>_11> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<3><15:0>_10> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<3><15:0>_9> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<3><15:0>_8> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<3><15:0>_7> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<3><15:0>_6> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<3><15:0>_5> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<3><15:0>_4> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<3><15:0>_3> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<3><15:0>_2> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<3><15:0>_1> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<3><15:0>_0> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <adc0/overflow_register_7_127> (without init value) has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<0><15:0>_15> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<0><15:0>_14> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<0><15:0>_13> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<0><15:0>_12> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<0><15:0>_11> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<0><15:0>_10> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<0><15:0>_9> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<0><15:0>_8> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<0><15:0>_7> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<0><15:0>_6> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<0><15:0>_5> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<0><15:0>_4> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<0><15:0>_3> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<0><15:0>_2> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<0><15:0>_1> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<1><15:0>_0> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<1><15:0>_1> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<1><15:0>_2> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<1><15:0>_3> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<1><15:0>_4> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<1><15:0>_5> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<1><15:0>_6> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<1><15:0>_7> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<1><15:0>_8> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<1><15:0>_9> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<1><15:0>_10> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<1><15:0>_11> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<1><15:0>_12> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<1><15:0>_13> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<1><15:0>_14> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<1><15:0>_15> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <adc0/fast_clk_counter<0><15:0>_0> has a constant value of 0 in block <mecobo>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <led_heartbeat_10> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <adc0/sequence_number<2><15:0>_5> <adc0/sequence_number<3><15:0>_5> <adc0/sequence_number<1><15:0>_5> <adc0/sequence_number<0><15:0>_5> 
INFO:Xst:2261 - The FF/Latch <led_heartbeat_11> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <adc0/sequence_number<2><15:0>_4> <adc0/sequence_number<3><15:0>_4> <adc0/sequence_number<1><15:0>_4> <adc0/sequence_number<0><15:0>_4> 
INFO:Xst:2261 - The FF/Latch <led_heartbeat_12> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <adc0/sequence_number<2><15:0>_3> <adc0/sequence_number<3><15:0>_3> <adc0/sequence_number<1><15:0>_3> <adc0/sequence_number<0><15:0>_3> 
INFO:Xst:2261 - The FF/Latch <led_heartbeat_13> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <adc0/sequence_number<2><15:0>_2> <adc0/sequence_number<3><15:0>_2> <adc0/sequence_number<1><15:0>_2> <adc0/sequence_number<0><15:0>_2> 
INFO:Xst:2261 - The FF/Latch <led_heartbeat_14> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <adc0/sequence_number<2><15:0>_1> <adc0/sequence_number<3><15:0>_1> <adc0/sequence_number<1><15:0>_1> <adc0/sequence_number<0><15:0>_1> 
INFO:Xst:2261 - The FF/Latch <led_heartbeat_0> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <adc0/sequence_number<2><15:0>_15> <adc0/sequence_number<3><15:0>_15> <adc0/sequence_number<1><15:0>_15> <adc0/sequence_number<0><15:0>_15> 
INFO:Xst:2261 - The FF/Latch <led_heartbeat_15> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <adc0/sequence_number<2><15:0>_0> <adc0/sequence_number<3><15:0>_0> <adc0/sequence_number<1><15:0>_0> <adc0/sequence_number<0><15:0>_0> 
INFO:Xst:2261 - The FF/Latch <led_heartbeat_1> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <adc0/sequence_number<2><15:0>_14> <adc0/sequence_number<3><15:0>_14> <adc0/sequence_number<1><15:0>_14> <adc0/sequence_number<0><15:0>_14> 
INFO:Xst:2261 - The FF/Latch <led_heartbeat_2> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <adc0/sequence_number<2><15:0>_13> <adc0/sequence_number<3><15:0>_13> <adc0/sequence_number<1><15:0>_13> <adc0/sequence_number<0><15:0>_13> 
INFO:Xst:2261 - The FF/Latch <led_heartbeat_3> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <adc0/sequence_number<2><15:0>_12> <adc0/sequence_number<3><15:0>_12> <adc0/sequence_number<1><15:0>_12> <adc0/sequence_number<0><15:0>_12> 
INFO:Xst:2261 - The FF/Latch <led_heartbeat_4> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <adc0/sequence_number<2><15:0>_11> <adc0/sequence_number<3><15:0>_11> <adc0/sequence_number<1><15:0>_11> <adc0/sequence_number<0><15:0>_11> 
INFO:Xst:2261 - The FF/Latch <led_heartbeat_5> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <adc0/sequence_number<2><15:0>_10> <adc0/sequence_number<3><15:0>_10> <adc0/sequence_number<1><15:0>_10> <adc0/sequence_number<0><15:0>_10> 
INFO:Xst:2261 - The FF/Latch <led_heartbeat_6> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <adc0/sequence_number<2><15:0>_9> <adc0/sequence_number<3><15:0>_9> <adc0/sequence_number<1><15:0>_9> <adc0/sequence_number<0><15:0>_9> 
INFO:Xst:2261 - The FF/Latch <led_heartbeat_7> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <adc0/sequence_number<2><15:0>_8> <adc0/sequence_number<3><15:0>_8> <adc0/sequence_number<1><15:0>_8> <adc0/sequence_number<0><15:0>_8> 
INFO:Xst:2261 - The FF/Latch <led_heartbeat_8> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <adc0/sequence_number<2><15:0>_7> <adc0/sequence_number<3><15:0>_7> <adc0/sequence_number<1><15:0>_7> <adc0/sequence_number<0><15:0>_7> 
INFO:Xst:2261 - The FF/Latch <led_heartbeat_9> in Unit <mecobo> is equivalent to the following 4 FFs/Latches, which will be removed : <adc0/sequence_number<2><15:0>_6> <adc0/sequence_number<3><15:0>_6> <adc0/sequence_number<1><15:0>_6> <adc0/sequence_number<0><15:0>_6> 
INFO:Xst:2261 - The FF/Latch <adc0/sample_register_127> in Unit <mecobo> is equivalent to the following 3 FFs/Latches, which will be removed : <adc0/sample_register_126> <adc0/sample_register_125> <adc0/sample_register_123> 
INFO:Xst:2261 - The FF/Latch <adc0/sample_register_137> in Unit <mecobo> is equivalent to the following 3 FFs/Latches, which will be removed : <adc0/sample_register_136> <adc0/sample_register_135> <adc0/sample_register_133> 
INFO:Xst:2261 - The FF/Latch <adc0/sample_register_147> in Unit <mecobo> is equivalent to the following 3 FFs/Latches, which will be removed : <adc0/sample_register_146> <adc0/sample_register_145> <adc0/sample_register_143> 
INFO:Xst:2261 - The FF/Latch <adc0/sample_register_157> in Unit <mecobo> is equivalent to the following 3 FFs/Latches, which will be removed : <adc0/sample_register_156> <adc0/sample_register_155> <adc0/sample_register_153> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mecobo, actual ratio is 19.
FlipFlop mem0/current_id_idx_0 has been replicated 1 time(s)
FlipFlop mem0/current_id_idx_1 has been replicated 1 time(s)
FlipFlop mem0/current_id_idx_2 has been replicated 1 time(s)
FlipFlop mem0/current_id_idx_3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mecobo> :
	Found 2-bit shift register for signal <adc0/shift_in_register_13>.
Unit <mecobo> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3847
 Flip-Flops                                            : 3847
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mecobo.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6284
#      GND                         : 1
#      INV                         : 73
#      LUT1                        : 396
#      LUT2                        : 595
#      LUT3                        : 874
#      LUT4                        : 434
#      LUT5                        : 167
#      LUT6                        : 1336
#      MUXCY                       : 1177
#      MUXF7                       : 41
#      VCC                         : 1
#      XORCY                       : 1189
# FlipFlops/Latches                : 3850
#      FD                          : 671
#      FDE                         : 1674
#      FDE_1                       : 14
#      FDR                         : 331
#      FDRE                        : 1152
#      FDS                         : 6
#      ODDR2                       : 2
# RAMS                             : 100
#      RAM16X1D                    : 2
#      RAM16X1S                    : 16
#      RAM32M                      : 17
#      RAMB16BWER                  : 64
#      RAMB8BWER                   : 1
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 72
#      IBUF                        : 24
#      IBUFG                       : 1
#      IOBUF                       : 32
#      OBUF                        : 15
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            3850  out of  54576     7%  
 Number of Slice LUTs:                 3964  out of  27288    14%  
    Number used as Logic:              3875  out of  27288    14%  
    Number used as Memory:               89  out of   6408     1%  
       Number used as RAM:               88
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4590
   Number with an unused Flip Flop:     740  out of   4590    16%  
   Number with an unused LUT:           626  out of   4590    13%  
   Number of fully used LUT-FF pairs:  3224  out of   4590    70%  
   Number of unique control sets:       164

IO Utilization: 
 Number of IOs:                         162
 Number of bonded IOBs:                  72  out of    218    33%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               65  out of    116    56%  
    Number using Block RAM only:         65
 Number of BUFG/BUFGCTRL/BUFHCEs:         7  out of     16    43%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clocks/pll_base_inst/CLKOUT0       | BUFG                   | 3758  |
clocks/pll_base_inst/CLKOUT2       | BUFG                   | 101   |
clocks/pll_base_inst/CLKOUT3       | BUFG                   | 64    |
clocks/pll_base_inst/CLKOUT1       | DCM_SP:CLKDV           | 30    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.744ns (Maximum Frequency: 210.782MHz)
   Minimum input arrival time before clock: 8.301ns
   Maximum output required time after clock: 5.862ns
   Maximum combinational path delay: 6.481ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocks/pll_base_inst/CLKOUT0'
  Clock period: 4.744ns (frequency: 210.782MHz)
  Total number of paths / destination ports: 54693 / 6437
-------------------------------------------------------------------------
Delay:               4.744ns (Levels of Logic = 8)
  Source:            adc0/overflow_register_7_18 (FF)
  Destination:       adc0/sequence_number<6><15:0>_0 (FF)
  Source Clock:      clocks/pll_base_inst/CLKOUT0 rising
  Destination Clock: clocks/pll_base_inst/CLKOUT0 rising

  Data Path: adc0/overflow_register_7_18 to adc0/sequence_number<6><15:0>_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.981  adc0/overflow_register_7_18 (adc0/overflow_register_7_18)
     LUT6:I0->O            1   0.203   0.000  adc0/Mcompar_fast_clk_counter[6][15]_overflow_register[6][15]_equal_143_o_lut<0> (adc0/Mcompar_fast_clk_counter[6][15]_overflow_register[6][15]_equal_143_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  adc0/Mcompar_fast_clk_counter[6][15]_overflow_register[6][15]_equal_143_o_cy<0> (adc0/Mcompar_fast_clk_counter[6][15]_overflow_register[6][15]_equal_143_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  adc0/Mcompar_fast_clk_counter[6][15]_overflow_register[6][15]_equal_143_o_cy<1> (adc0/Mcompar_fast_clk_counter[6][15]_overflow_register[6][15]_equal_143_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  adc0/Mcompar_fast_clk_counter[6][15]_overflow_register[6][15]_equal_143_o_cy<2> (adc0/Mcompar_fast_clk_counter[6][15]_overflow_register[6][15]_equal_143_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  adc0/Mcompar_fast_clk_counter[6][15]_overflow_register[6][15]_equal_143_o_cy<3> (adc0/Mcompar_fast_clk_counter[6][15]_overflow_register[6][15]_equal_143_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  adc0/Mcompar_fast_clk_counter[6][15]_overflow_register[6][15]_equal_143_o_cy<4> (adc0/Mcompar_fast_clk_counter[6][15]_overflow_register[6][15]_equal_143_o_cy<4>)
     MUXCY:CI->O          17   0.019   1.027  adc0/Mcompar_fast_clk_counter[6][15]_overflow_register[6][15]_equal_143_o_cy<5> (adc0/fast_clk_counter[6][15]_overflow_register[6][15]_equal_143_o)
     INV:I->O             32   0.206   1.291  adc0/Mcompar_fast_clk_counter[6][15]_overflow_register[6][15]_equal_143_o_cy<5>_inv_INV_0 (adc0/Mcompar_fast_clk_counter[6][15]_overflow_register[6][15]_equal_143_o_cy<5>_inv)
     FDRE:CE                   0.322          adc0/sample_register_01
    ----------------------------------------
    Total                      4.744ns (1.445ns logic, 3.299ns route)
                                       (30.5% logic, 69.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocks/pll_base_inst/CLKOUT2'
  Clock period: 3.616ns (frequency: 276.579MHz)
  Total number of paths / destination ports: 505 / 318
-------------------------------------------------------------------------
Delay:               1.808ns (Levels of Logic = 0)
  Source:            adc0/shift_in_register_14 (FF)
  Destination:       adc0/Mram_tmp_register72 (RAM)
  Source Clock:      clocks/pll_base_inst/CLKOUT2 falling
  Destination Clock: clocks/pll_base_inst/CLKOUT2 rising

  Data Path: adc0/shift_in_register_14 to adc0/Mram_tmp_register72
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           17   0.447   1.027  adc0/shift_in_register_14 (adc0/shift_in_register_14)
     RAM32M:ADDRD1             0.334          adc0/Mram_tmp_register8
    ----------------------------------------
    Total                      1.808ns (0.781ns logic, 1.027ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocks/pll_base_inst/CLKOUT3'
  Clock period: 3.442ns (frequency: 290.499MHz)
  Total number of paths / destination ports: 214 / 118
-------------------------------------------------------------------------
Delay:               3.442ns (Levels of Logic = 3)
  Source:            dac0/current_command_1 (FF)
  Destination:       dac0/state_FSM_FFd2 (FF)
  Source Clock:      clocks/pll_base_inst/CLKOUT3 rising
  Destination Clock: clocks/pll_base_inst/CLKOUT3 rising

  Data Path: dac0/current_command_1 to dac0/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.981  dac0/current_command_1 (dac0/current_command_1)
     LUT6:I0->O            1   0.203   0.684  dac0/n0016<15>1 (dac0/n0016<15>)
     LUT6:I4->O            2   0.203   0.617  dac0/n0016<15>3 (dac0/n0016)
     LUT4:I3->O            1   0.205   0.000  dac0/state_FSM_FFd2-In1 (dac0/state_FSM_FFd2-In)
     FDR:D                     0.102          dac0/state_FSM_FFd2
    ----------------------------------------
    Total                      3.442ns (1.160ns logic, 2.282ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocks/pll_base_inst/CLKOUT1'
  Clock period: 1.005ns (frequency: 994.621MHz)
  Total number of paths / destination ports: 505 / 64
-------------------------------------------------------------------------
Delay:               5.027ns (Levels of Logic = 4)
  Source:            xbar0/counter_5 (FF)
  Destination:       xbar0/shift_out_register_15 (FF)
  Source Clock:      clocks/pll_base_inst/CLKOUT1 rising 0.2X
  Destination Clock: clocks/pll_base_inst/CLKOUT1 rising 0.2X

  Data Path: xbar0/counter_5 to xbar0/shift_out_register_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           130   0.447   2.320  xbar0/counter_5 (xbar0/counter_5)
     LUT6:I0->O            1   0.203   0.827  xbar0/mux512_81 (xbar0/mux512_81)
     LUT6:I2->O            1   0.203   0.000  xbar0/mux512_3 (xbar0/mux512_3)
     MUXF7:I1->O           1   0.140   0.580  xbar0/mux512_2_f7 (xbar0/counter[8]_ebi_captured_data[31][15]_wide_mux_86_OUT<0>)
     LUT2:I1->O            1   0.205   0.000  xbar0/state_shift_out_register[15]_counter[8]_mux_88_OUT<0>1 (xbar0/shift_out_register[15]_counter[8]_mux_88_OUT<0>)
     FDRE:D                    0.102          xbar0/shift_out_register_0
    ----------------------------------------
    Total                      5.027ns (1.300ns logic, 3.727ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clocks/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 50113 / 4821
-------------------------------------------------------------------------
Offset:              8.301ns (Levels of Logic = 4)
  Source:            ebi_addr<3> (PAD)
  Destination:       pinControl[0].pc/command_15 (FF)
  Destination Clock: clocks/pll_base_inst/CLKOUT0 rising

  Data Path: ebi_addr<3> to pinControl[0].pc/command_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            73   1.222   1.700  ebi_addr_3_IBUF (ebi_addr_3_IBUF)
     LUT5:I4->O          517   0.205   2.092  pinControl[0].pc/_n01671 (pinControl[0].pc/_n0167)
     LUT4:I3->O           16   0.205   1.349  pinControl[0].pc/addr[7]_GND_25_o_equal_17_o1 (pinControl[0].pc/addr[7]_GND_25_o_equal_17_o)
     LUT6:I1->O           16   0.203   1.004  pinControl[0].pc/_n0222_inv1 (pinControl[0].pc/_n0222_inv)
     FDRE:CE                   0.322          pinControl[0].pc/command_0
    ----------------------------------------
    Total                      8.301ns (2.157ns logic, 6.144ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clocks/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 104 / 104
-------------------------------------------------------------------------
Offset:              5.038ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       adc0/shift_out_register_15 (FF)
  Destination Clock: clocks/pll_base_inst/CLKOUT2 rising

  Data Path: reset to adc0/shift_out_register_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           872   1.222   2.177  reset_IBUF (reset_IBUF)
     LUT3:I2->O           16   0.205   1.004  adc0/_n20411 (adc0/_n2041)
     FDRE:R                    0.430          adc0/shift_out_register_0
    ----------------------------------------
    Total                      5.038ns (1.857ns logic, 3.181ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clocks/pll_base_inst/CLKOUT3'
  Total number of paths / destination ports: 82 / 82
-------------------------------------------------------------------------
Offset:              5.038ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       dac0/current_command_15 (FF)
  Destination Clock: clocks/pll_base_inst/CLKOUT3 rising

  Data Path: reset to dac0/current_command_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           872   1.222   2.177  reset_IBUF (reset_IBUF)
     LUT2:I1->O           16   0.205   1.004  dac0/_n01341 (dac0/_n0134)
     FDRE:R                    0.430          dac0/current_command_0
    ----------------------------------------
    Total                      5.038ns (1.857ns logic, 3.181ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clocks/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 39 / 39
-------------------------------------------------------------------------
Offset:              5.091ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       xbar0/counter_8 (FF)
  Destination Clock: clocks/pll_base_inst/CLKOUT1 rising 0.2X

  Data Path: reset to xbar0/counter_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           872   1.222   2.405  reset_IBUF (reset_IBUF)
     LUT3:I0->O            9   0.205   0.829  xbar0/_n01791 (xbar0/_n0179)
     FDRE:R                    0.430          xbar0/counter_0
    ----------------------------------------
    Total                      5.091ns (1.857ns logic, 3.234ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clocks/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 332 / 33
-------------------------------------------------------------------------
Offset:              5.862ns (Levels of Logic = 3)
  Source:            xbar0/data_out_5 (FF)
  Destination:       ebi_data<14> (PAD)
  Source Clock:      clocks/pll_base_inst/CLKOUT0 rising

  Data Path: xbar0/data_out_5 to ebi_data<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.447   1.050  xbar0/data_out_5 (xbar0/data_out_5)
     LUT6:I2->O            1   0.203   0.808  out110 (out1)
     LUT5:I2->O            1   0.205   0.579  out113 (data_out<14>)
     IOBUF:I->IO               2.571          ebi_data_14_IOBUF (ebi_data<14>)
    ----------------------------------------
    Total                      5.862ns (3.426ns logic, 2.436ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clocks/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            adc0/cs (FF)
  Destination:       HN<48> (PAD)
  Source Clock:      clocks/pll_base_inst/CLKOUT2 rising

  Data Path: adc0/cs to HN<48>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.447   0.579  adc0/cs (adc0/cs)
     OBUF:I->O                 2.571          HN_48_OBUF (HN<48>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clocks/pll_base_inst/CLKOUT3'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            dac0/nLdac (FF)
  Destination:       HN<24> (PAD)
  Source Clock:      clocks/pll_base_inst/CLKOUT3 rising

  Data Path: dac0/nLdac to HN<24>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.447   0.579  dac0/nLdac (dac0/nLdac)
     OBUF:I->O                 2.571          HN_24_OBUF (HN<24>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clocks/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.453ns (Levels of Logic = 2)
  Source:            xbar0/state_FSM_FFd3 (FF)
  Destination:       HN<1> (PAD)
  Source Clock:      clocks/pll_base_inst/CLKOUT1 rising 0.2X

  Data Path: xbar0/state_FSM_FFd3 to HN<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.650  xbar0/state_FSM_FFd3 (xbar0/state_FSM_FFd3)
     INV:I->O              1   0.206   0.579  xbar0/pclk1_INV_0 (HN_1_OBUF)
     OBUF:I->O                 2.571          HN_1_OBUF (HN<1>)
    ----------------------------------------
    Total                      4.453ns (3.224ns logic, 1.229ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 33 / 17
-------------------------------------------------------------------------
Delay:               6.481ns (Levels of Logic = 3)
  Source:            ebi_cs (PAD)
  Destination:       ebi_data<15> (PAD)

  Data Path: ebi_cs to ebi_data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            38   1.222   1.481  ebi_cs_IBUF (ebi_cs_IBUF)
     LUT2:I0->O           16   0.203   1.004  chip_select_read_enable_AND_1_o_inv1 (chip_select_read_enable_AND_1_o_inv)
     IOBUF:T->IO               2.571          ebi_data_15_IOBUF (ebi_data<15>)
    ----------------------------------------
    Total                      6.481ns (3.996ns logic, 2.485ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clocks/pll_base_inst/CLKOUT0
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clocks/pll_base_inst/CLKOUT0|    4.744|         |         |         |
clocks/pll_base_inst/CLKOUT1|    2.801|         |         |         |
clocks/pll_base_inst/CLKOUT2|    2.529|         |         |         |
clocks/pll_base_inst/CLKOUT3|    1.579|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clocks/pll_base_inst/CLKOUT1
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clocks/pll_base_inst/CLKOUT0|    3.781|         |         |         |
clocks/pll_base_inst/CLKOUT1|    5.027|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clocks/pll_base_inst/CLKOUT2
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clocks/pll_base_inst/CLKOUT0|    1.128|         |         |         |
clocks/pll_base_inst/CLKOUT2|    3.216|    1.808|    1.773|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clocks/pll_base_inst/CLKOUT3
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clocks/pll_base_inst/CLKOUT0|    1.371|         |         |         |
clocks/pll_base_inst/CLKOUT3|    3.442|         |         |         |
----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 45.00 secs
Total CPU time to Xst completion: 44.42 secs
 
--> 


Total memory usage is 499208 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  265 (   0 filtered)
Number of infos    :   37 (   0 filtered)

