# TCL File Generated by Component Editor 18.1.1
# Thu May 02 17:04:01 BST 2019
# DO NOT MODIFY


# 
# sys_manager_if "System Manager Interface" v1.0
# Kenny Morrison/Paul Dunn 2019.05.02.17:04:01
# 
# 

# 
# request TCL package from ACDS 19.1
# 
package require -exact qsys 19.1


# 
# module sys_manager_if
# 
set_module_property DESCRIPTION ""
set_module_property NAME sys_manager_if
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP "Nallatech Components"
set_module_property AUTHOR "Kenny Morrison/Paul Dunn"
set_module_property DISPLAY_NAME "System Manager Interface"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL sys_man_if
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file retime.vhd VHDL PATH ../../ip/common_cores/retime/rtl/retime.vhd
add_fileset_file cmux.vhd VHDL PATH ../../ip/common_cores/cmux/rtl/cmux.vhd
add_fileset_file pkg_sys_man.vhd VHDL PATH hdl/pkg_sys_man.vhd
add_fileset_file sys_man_if.vhd VHDL PATH hdl/sys_man_if.vhd TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL sys_man_if
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file retime.vhd VHDL PATH ../../ip/common_cores/retime/rtl/retime.vhd
add_fileset_file cmux.vhd VHDL PATH ../../ip/common_cores/cmux/rtl/cmux.vhd
add_fileset_file pkg_sys_man.vhd VHDL PATH hdl/pkg_sys_man.vhd
add_fileset_file sys_man_if.vhd VHDL PATH hdl/sys_man_if.vhd

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL sys_man_if
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file retime.vhd VHDL PATH ../../ip/common_cores/retime/rtl/retime.vhd
add_fileset_file cmux.vhd VHDL PATH ../../ip/common_cores/cmux/rtl/cmux.vhd
add_fileset_file pkg_sys_man.vhd VHDL PATH hdl/pkg_sys_man.vhd
add_fileset_file sys_man_if.vhd VHDL PATH hdl/sys_man_if.vhd


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clk
# 
add_interface clk clock end
set_interface_property clk clockRate 50000000
set_interface_property clk ENABLED true
set_interface_property clk EXPORT_OF ""
set_interface_property clk PORT_NAME_MAP ""
set_interface_property clk CMSIS_SVD_VARIABLES ""
set_interface_property clk SVD_ADDRESS_GROUP ""
set_interface_property clk IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port clk clk clk Input 1


# 
# connection point rst
# 
add_interface rst reset end
set_interface_property rst associatedClock clk
set_interface_property rst synchronousEdges DEASSERT
set_interface_property rst ENABLED true
set_interface_property rst EXPORT_OF ""
set_interface_property rst PORT_NAME_MAP ""
set_interface_property rst CMSIS_SVD_VARIABLES ""
set_interface_property rst SVD_ADDRESS_GROUP ""
set_interface_property rst IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port rst rst reset Input 1


# 
# connection point pll_clk
# 
add_interface pll_clk clock end
set_interface_property pll_clk clockRate 50000000
set_interface_property pll_clk ENABLED true
set_interface_property pll_clk EXPORT_OF ""
set_interface_property pll_clk PORT_NAME_MAP ""
set_interface_property pll_clk CMSIS_SVD_VARIABLES ""
set_interface_property pll_clk SVD_ADDRESS_GROUP ""
set_interface_property pll_clk IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port pll_clk pll_clk clk Input 1


# 
# connection point conf_d
# 
add_interface conf_d conduit end
set_interface_property conf_d associatedClock ""
set_interface_property conf_d associatedReset ""
set_interface_property conf_d ENABLED true
set_interface_property conf_d EXPORT_OF ""
set_interface_property conf_d PORT_NAME_MAP ""
set_interface_property conf_d CMSIS_SVD_VARIABLES ""
set_interface_property conf_d SVD_ADDRESS_GROUP ""
set_interface_property conf_d IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port conf_d conf_d conf_d Bidir 8


# 
# connection point soft_reconfigure_req_n
# 
add_interface soft_reconfigure_req_n conduit end
set_interface_property soft_reconfigure_req_n associatedClock ""
set_interface_property soft_reconfigure_req_n associatedReset ""
set_interface_property soft_reconfigure_req_n ENABLED true
set_interface_property soft_reconfigure_req_n EXPORT_OF ""
set_interface_property soft_reconfigure_req_n PORT_NAME_MAP ""
set_interface_property soft_reconfigure_req_n CMSIS_SVD_VARIABLES ""
set_interface_property soft_reconfigure_req_n SVD_ADDRESS_GROUP ""
set_interface_property soft_reconfigure_req_n IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port soft_reconfigure_req_n soft_reconfigure_req_n soft_reconfigure_req_n Output 1


# 
# connection point mem_if
# 
add_interface mem_if avalon start
set_interface_property mem_if addressGroup 0
set_interface_property mem_if addressUnits WORDS
set_interface_property mem_if associatedClock clk
set_interface_property mem_if associatedReset rst
set_interface_property mem_if bitsPerSymbol 8
set_interface_property mem_if burstOnBurstBoundariesOnly false
set_interface_property mem_if burstcountUnits WORDS
set_interface_property mem_if doStreamReads false
set_interface_property mem_if doStreamWrites false
set_interface_property mem_if holdTime 0
set_interface_property mem_if linewrapBursts false
set_interface_property mem_if maximumPendingReadTransactions 0
set_interface_property mem_if maximumPendingWriteTransactions 0
set_interface_property mem_if minimumResponseLatency 1
set_interface_property mem_if readLatency 0
set_interface_property mem_if readWaitTime 1
set_interface_property mem_if setupTime 0
set_interface_property mem_if timingUnits Cycles
set_interface_property mem_if waitrequestAllowance 0
set_interface_property mem_if writeWaitTime 0
set_interface_property mem_if ENABLED true
set_interface_property mem_if EXPORT_OF ""
set_interface_property mem_if PORT_NAME_MAP ""
set_interface_property mem_if CMSIS_SVD_VARIABLES ""
set_interface_property mem_if SVD_ADDRESS_GROUP ""
set_interface_property mem_if IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port mem_if d_address address Output 9
add_interface_port mem_if d_read read Output 1
add_interface_port mem_if d_write write Output 1
add_interface_port mem_if d_readdata readdata Input 16
add_interface_port mem_if d_writedata writedata Output 16
add_interface_port mem_if d_waitrequest waitrequest Input 1


# 
# connection point reg_if
# 
add_interface reg_if avalon end
set_interface_property reg_if addressGroup 0
set_interface_property reg_if addressUnits WORDS
set_interface_property reg_if associatedClock clk
set_interface_property reg_if associatedReset rst
set_interface_property reg_if bitsPerSymbol 8
set_interface_property reg_if bridgedAddressOffset ""
set_interface_property reg_if bridgesToMaster ""
set_interface_property reg_if burstOnBurstBoundariesOnly false
set_interface_property reg_if burstcountUnits WORDS
set_interface_property reg_if explicitAddressSpan 0
set_interface_property reg_if holdTime 0
set_interface_property reg_if linewrapBursts false
set_interface_property reg_if maximumPendingReadTransactions 0
set_interface_property reg_if maximumPendingWriteTransactions 0
set_interface_property reg_if minimumResponseLatency 1
set_interface_property reg_if readLatency 0
set_interface_property reg_if readWaitTime 1
set_interface_property reg_if setupTime 0
set_interface_property reg_if timingUnits Cycles
set_interface_property reg_if transparentBridge false
set_interface_property reg_if waitrequestAllowance 0
set_interface_property reg_if writeWaitTime 0
set_interface_property reg_if ENABLED true
set_interface_property reg_if EXPORT_OF ""
set_interface_property reg_if PORT_NAME_MAP ""
set_interface_property reg_if CMSIS_SVD_VARIABLES ""
set_interface_property reg_if SVD_ADDRESS_GROUP ""
set_interface_property reg_if IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port reg_if c_address address Input 8
add_interface_port reg_if c_read read Input 1
add_interface_port reg_if c_write write Input 1
add_interface_port reg_if c_readdata readdata Output 32
add_interface_port reg_if c_writedata writedata Input 32
set_interface_assignment reg_if embeddedsw.configuration.isFlash 0
set_interface_assignment reg_if embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment reg_if embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment reg_if embeddedsw.configuration.isPrintableDevice 0


# 
# connection point conf_c_out
# 
add_interface conf_c_out conduit end
set_interface_property conf_c_out associatedClock ""
set_interface_property conf_c_out associatedReset ""
set_interface_property conf_c_out ENABLED true
set_interface_property conf_c_out EXPORT_OF ""
set_interface_property conf_c_out PORT_NAME_MAP ""
set_interface_property conf_c_out CMSIS_SVD_VARIABLES ""
set_interface_property conf_c_out SVD_ADDRESS_GROUP ""
set_interface_property conf_c_out IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port conf_c_out conf_c_out conf_c_out Output 4


# 
# connection point conf_c_in
# 
add_interface conf_c_in conduit end
set_interface_property conf_c_in associatedClock ""
set_interface_property conf_c_in associatedReset ""
set_interface_property conf_c_in ENABLED true
set_interface_property conf_c_in EXPORT_OF ""
set_interface_property conf_c_in PORT_NAME_MAP ""
set_interface_property conf_c_in CMSIS_SVD_VARIABLES ""
set_interface_property conf_c_in SVD_ADDRESS_GROUP ""
set_interface_property conf_c_in IPXACT_REGISTER_MAP_VARIABLES ""

add_interface_port conf_c_in conf_c_in conf_c_in Input 4

