pr_debug	,	F_27
EEXIST	,	V_13
pwrstctrl_offs	,	V_22
shift	,	V_8
rstst_offs	,	V_11
OMAP_POWERSTATE_SHIFT	,	V_20
am33xx_pwrdm_read_logic_retst	,	F_19
pwrst	,	V_18
OMAP_POWERSTATEST_SHIFT	,	V_25
powerdomain	,	V_16
AM33XX_LOWPOWERSTATECHANGE_MASK	,	V_28
bank	,	V_35
am33xx_pwrdm_read_pwrst	,	F_12
am33xx_prm_deassert_hardreset	,	F_8
u32	,	T_1
prm_base	,	V_3
rstctrl_offs	,	V_9
am33xx_pwrdm_clear_all_prev_pwrst	,	F_15
val	,	V_4
omap_test_timeout	,	F_9
AM33XX_LASTPOWERSTATEENTERED_SHIFT	,	V_27
am33xx_prm_write_reg	,	F_3
am33xx_pwrdm_set_next_pwrst	,	F_10
AM33XX_LOWPOWERSTATECHANGE_SHIFT	,	V_29
AM33XX_LOGICSTATEST_MASK	,	V_33
PWRDM_TRANSITION_BAILOUT	,	V_41
bits	,	V_6
mem_pwrst_mask	,	V_38
AM33XX_LASTPOWERSTATEENTERED_MASK	,	V_26
__ffs	,	F_17
AM33XX_LOGICSTATEST_SHIFT	,	V_34
name	,	V_42
pr_err	,	F_26
am33xx_pwrdm_set_mem_retst	,	F_21
idx	,	V_2
st_shift	,	V_10
logicretstate_mask	,	V_31
am33xx_pwrdm_set_logic_retst	,	F_16
"powerdomain: %s: waited too long to complete transition\n"	,	L_1
"powerdomain: completed transition in %d loops\n"	,	L_2
am33xx_pwrdm_read_logic_pwrst	,	F_18
OMAP_INTRANSITION_MASK	,	V_40
am33xx_pwrdm_wait_transition	,	F_24
__raw_writel	,	F_4
EBUSY	,	V_15
mem_retst_mask	,	V_39
s16	,	T_2
pwrstst_offs	,	V_23
OMAP_POWERSTATE_MASK	,	V_19
u16	,	T_3
__raw_readl	,	F_2
am33xx_prm_read_reg	,	F_1
OMAP_POWERSTATEST_MASK	,	V_24
mask	,	V_5
MAX_MODULE_HARDRESET_WAIT	,	V_14
am33xx_prm_rmw_reg_bits	,	F_5
am33xx_pwrdm_read_mem_pwrst	,	F_22
am33xx_pwrdm_set_lowpwrstchange	,	F_14
mem_on_mask	,	V_36
u8	,	T_4
c	,	V_12
am33xx_pwrdm_set_mem_onst	,	F_20
am33xx_pwrdm_read_mem_retst	,	F_23
am33xx_prm_is_hardreset_asserted	,	F_6
EAGAIN	,	V_43
am33xx_prm_assert_hardreset	,	F_7
am33xx_pwrdm_read_prev_pwrst	,	F_13
m	,	V_30
EINVAL	,	V_32
am33xx_pwrdm_read_next_pwrst	,	F_11
v	,	V_7
pwrdm	,	V_17
inst	,	V_1
mem_ret_mask	,	V_37
prcm_offs	,	V_21
udelay	,	F_25
