# This script segment is generated automatically by AutoPilot

set id 36
set name conv1d_urem_10ns_cud
set corename simcore_urem
set op urem
set stage_num 14
set max_latency -1
set registered_input 1
set clk_width 1
set clk_signed 0
set reset_width 1
set reset_signed 0
set in0_width 10
set in0_signed 0
set in1_width 9
set in1_signed 0
set ce_width 1
set ce_signed 0
set out_width 10
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_urem] == "ap_gen_simcore_urem"} {
eval "ap_gen_simcore_urem { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    clk_width ${clk_width} \
    clk_signed ${clk_signed} \
    reset_width ${reset_width} \
    reset_signed ${reset_signed} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    ce_width ${ce_width} \
    ce_signed ${ce_signed} \
    out_width ${out_width} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_urem, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op urem
set corename DivnS
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_div] == "::AESL_LIB_VIRTEX::xil_gen_div"} {
eval "::AESL_LIB_VIRTEX::xil_gen_div { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    clk_width ${clk_width} \
    clk_signed ${clk_signed} \
    reset_width ${reset_width} \
    reset_signed ${reset_signed} \
    in0_width ${in0_width} \
    in0_signed ${in0_signed} \
    in1_width ${in1_width} \
    in1_signed ${in1_signed} \
    ce_width ${ce_width} \
    ce_signed ${ce_signed} \
    out_width ${out_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_div, check your platform lib"
}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 40 \
    name buff_in_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_in_0_V \
    op interface \
    ports { buff_in_0_V_address0 { O 8 vector } buff_in_0_V_ce0 { O 1 bit } buff_in_0_V_we0 { O 1 bit } buff_in_0_V_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_in_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 41 \
    name buff_in_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_in_1_V \
    op interface \
    ports { buff_in_1_V_address0 { O 8 vector } buff_in_1_V_ce0 { O 1 bit } buff_in_1_V_we0 { O 1 bit } buff_in_1_V_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_in_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 42 \
    name buff_in_2_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_in_2_V \
    op interface \
    ports { buff_in_2_V_address0 { O 8 vector } buff_in_2_V_ce0 { O 1 bit } buff_in_2_V_we0 { O 1 bit } buff_in_2_V_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_in_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 43 \
    name buff_in_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename buff_in_3_V \
    op interface \
    ports { buff_in_3_V_address0 { O 8 vector } buff_in_3_V_ce0 { O 1 bit } buff_in_3_V_we0 { O 1 bit } buff_in_3_V_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'buff_in_3_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name in_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V \
    op interface \
    ports { m_axi_in_V_AWVALID { O 1 bit } m_axi_in_V_AWREADY { I 1 bit } m_axi_in_V_AWADDR { O 32 vector } m_axi_in_V_AWID { O 1 vector } m_axi_in_V_AWLEN { O 32 vector } m_axi_in_V_AWSIZE { O 3 vector } m_axi_in_V_AWBURST { O 2 vector } m_axi_in_V_AWLOCK { O 2 vector } m_axi_in_V_AWCACHE { O 4 vector } m_axi_in_V_AWPROT { O 3 vector } m_axi_in_V_AWQOS { O 4 vector } m_axi_in_V_AWREGION { O 4 vector } m_axi_in_V_AWUSER { O 1 vector } m_axi_in_V_WVALID { O 1 bit } m_axi_in_V_WREADY { I 1 bit } m_axi_in_V_WDATA { O 16 vector } m_axi_in_V_WSTRB { O 2 vector } m_axi_in_V_WLAST { O 1 bit } m_axi_in_V_WID { O 1 vector } m_axi_in_V_WUSER { O 1 vector } m_axi_in_V_ARVALID { O 1 bit } m_axi_in_V_ARREADY { I 1 bit } m_axi_in_V_ARADDR { O 32 vector } m_axi_in_V_ARID { O 1 vector } m_axi_in_V_ARLEN { O 32 vector } m_axi_in_V_ARSIZE { O 3 vector } m_axi_in_V_ARBURST { O 2 vector } m_axi_in_V_ARLOCK { O 2 vector } m_axi_in_V_ARCACHE { O 4 vector } m_axi_in_V_ARPROT { O 3 vector } m_axi_in_V_ARQOS { O 4 vector } m_axi_in_V_ARREGION { O 4 vector } m_axi_in_V_ARUSER { O 1 vector } m_axi_in_V_RVALID { I 1 bit } m_axi_in_V_RREADY { O 1 bit } m_axi_in_V_RDATA { I 16 vector } m_axi_in_V_RLAST { I 1 bit } m_axi_in_V_RID { I 1 vector } m_axi_in_V_RUSER { I 1 vector } m_axi_in_V_RRESP { I 2 vector } m_axi_in_V_BVALID { I 1 bit } m_axi_in_V_BREADY { O 1 bit } m_axi_in_V_BRESP { I 2 vector } m_axi_in_V_BID { I 1 vector } m_axi_in_V_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name in_V_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_offset \
    op interface \
    ports { in_V_offset { I 31 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name n \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_n \
    op interface \
    ports { n { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name p \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p \
    op interface \
    ports { p { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name size \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_size \
    op interface \
    ports { size { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


