
out/arquitecturaDeMicroprocesadores.elf:     file format elf32-littlearm
out/arquitecturaDeMicroprocesadores.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a000be9

Program Header:
0x70000001 off    0x000094dc vaddr 0x1a0014dc paddr 0x1a0014dc align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00008008 vaddr 0x10000008 paddr 0x10000008 align 2**15
         filesz 0x00000000 memsz 0x0000004c flags rw-
    LOAD off    0x00008000 vaddr 0x1a000000 paddr 0x1a000000 align 2**15
         filesz 0x000014e4 memsz 0x000014e4 flags r-x
    LOAD off    0x00010000 vaddr 0x10000000 paddr 0x1a0014e4 align 2**15
         filesz 0x00000008 memsz 0x00000008 flags rw-
private flags = 5000402: [Version5 EABI] [hard-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000014dc  1a000000  1a000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  10000000  1a0014e4  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  00010008  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  00010008  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  00010008  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  00010008  2**2
                  CONTENTS
  6 .bss          0000004c  10000008  10000008  00008008  2**2
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  00010008  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  00010008  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  00010008  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  00010008  2**2
                  CONTENTS
 11 .ARM.exidx    00000008  1a0014dc  1a0014dc  000094dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 12 .uninit_RESERVED 00000000  10000000  10000000  00010008  2**2
                  CONTENTS
 13 .noinit_RAM2  00000000  10080000  10080000  00010008  2**2
                  CONTENTS
 14 .noinit_RAM3  00000000  20000000  20000000  00010008  2**2
                  CONTENTS
 15 .noinit_RAM4  00000000  20008000  20008000  00010008  2**2
                  CONTENTS
 16 .noinit_RAM5  00000000  2000c000  2000c000  00010008  2**2
                  CONTENTS
 17 .noinit       00000000  10000054  10000054  00010008  2**2
                  CONTENTS
 18 .debug_info   00007f9d  00000000  00000000  00010008  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_abbrev 00001712  00000000  00000000  00017fa5  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_loc    00002ad3  00000000  00000000  000196b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_aranges 000004a8  00000000  00000000  0001c190  2**3
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_ranges 000003a8  00000000  00000000  0001c638  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_macro  00006b5f  00000000  00000000  0001c9e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_line   00004f1f  00000000  00000000  0002353f  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_str    000197db  00000000  00000000  0002845e  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .comment      00000070  00000000  00000000  00041c39  2**0
                  CONTENTS, READONLY
 27 .ARM.attributes 00000037  00000000  00000000  00041ca9  2**0
                  CONTENTS, READONLY
 28 .debug_frame  00000aa8  00000000  00000000  00041ce0  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000008 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a0014dc l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10000054 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 cr_startup_lpc43xx.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 zerosC.c
00000000 l    df *ABS*	00000000 main.c
1a000314 l     F .text	0000000c initHardware
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a000390 l     F .text	0000002c Chip_UART_GetIndex
1a00138c l     O .text	00000008 UART_BClock
1a001394 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a00139c l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a000660 l     F .text	000000a8 pll_calc_divs
1a000708 l     F .text	000000fa pll_get_frac
1a000804 l     F .text	00000048 Chip_Clock_FindBaseClock
1a000a70 l     F .text	00000022 Chip_Clock_GetDivRate
10000008 l     O .bss	00000008 audio_usb_pll_freq
1a0013f0 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 fpu_init.c
00000000 l    df *ABS*	00000000 board_sysinit.c
1a00145c l     O .text	0000000c InitClkStates
1a001468 l     O .text	00000060 pinmuxing
00000000 l    df *ABS*	00000000 board.c
1a000d10 l     F .text	00000040 Board_LED_Init
1a0014d0 l     O .text	0000000c gpioLEDBits
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 out/app/src/zerosAsm.o
1a000dc8 l       .text	00000000 lazo
00000000 l    df *ABS*	00000000 out/app/src/suma.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 
1a080000 l       *ABS*	00000000 __top_MFlashA512
1a0014e4 l       .ARM.exidx	00000000 __exidx_end
1a0014e4 l       .ARM.exidx	00000000 _etext
20008000 l       *ABS*	00000000 __top_RamAHB32
1a0014dc l       .text	00000000 __exidx_start
20010000 l       *ABS*	00000000 __top_RamAHB_ETB16
10008000 l       *ABS*	00000000 __top_RamLoc32
2000c000 l       *ABS*	00000000 __top_RamAHB16
1008a000 l       *ABS*	00000000 __top_RamLoc40
10000054 l       .bss	00000000 _pvHeapStart
1b080000 l       *ABS*	00000000 __top_MFlashB512
1a000898 g     F .text	0000001c Chip_Clock_GetDividerSource
1a000e40 g     F .text	0000002e .hidden __gnu_uldivmod_helper
1a00019c  w    F .text	00000002 TIMER2_IRQHandler
1a000190  w    F .text	00000002 DebugMon_Handler
1a00019c  w    F .text	00000002 RIT_IRQHandler
1a00019c  w    F .text	00000002 ADCHS_IRQHandler
1a000e74 g     F .text	0000029c .hidden __divdi3
1a000114 g       .text	00000000 __section_table_start
1a00019c  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a00019c  w    F .text	00000002 I2C0_IRQHandler
1a00017c  w    F .text	00000002 HardFault_Handler
1a000000 g       *ABS*	00000000 __vectors_start__
1a000198  w    F .text	00000002 SysTick_Handler
1a00019c  w    F .text	00000002 SDIO_IRQHandler
1a00019c  w    F .text	00000002 ATIMER_IRQHandler
1a000194  w    F .text	00000002 PendSV_Handler
1a000178  w    F .text	00000002 NMI_Handler
1a000150 g       .text	00000000 __data_section_table_end
1a00019c  w    F .text	00000002 I2C1_IRQHandler
1a00019c  w    F .text	00000002 UART1_IRQHandler
1a00019c  w    F .text	00000002 GPIO5_IRQHandler
1a00019c  w    F .text	00000002 CAN1_IRQHandler
10000010 g     O .bss	00000040 vec
1a00019c  w    F .text	00000002 USB1_IRQHandler
1a00019c  w    F .text	00000002 I2S0_IRQHandler
1a00019c  w    F .text	00000002 TIMER3_IRQHandler
1a000afc g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a00019c  w    F .text	00000002 UART0_IRQHandler
1a0001bc g     F .text	00000012 bss_init
1a00019c  w    F .text	00000002 SGPIO_IRQHandler
1a000de0 g     F .text	00000000 .hidden __aeabi_uldivmod
10000054 g       .noinit	00000000 _noinit
10000050 g     O .bss	00000004 SystemCoreClock
1a0003bc g     F .text	00000050 Chip_UART_Init
1a00019c  w    F .text	00000002 ADC0_IRQHandler
1a000188  w    F .text	00000002 UsageFault_Handler
1a000b44 g     F .text	0000004c Chip_Clock_GetRate
1a00019c  w    F .text	00000002 GPIO6_IRQHandler
1a000c98 g     F .text	0000006c Board_SetupClocking
1a0014cc g     O .text	00000004 ExtRateIn
1a00019c  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a00019c  w    F .text	00000002 GPIO1_IRQHandler
1a00019c  w    F .text	00000002 SSP0_IRQHandler
1a0002fc g     O .text	00000004 CRP_WORD
1a001110 g     F .text	0000026a .hidden __udivdi3
1a000dc0 g     F .text	00000000 zerosAsm
1a00019c  w    F .text	00000002 ADC1_IRQHandler
1a000d8c g     F .text	00000028 Board_Init
1a000114 g       .text	00000000 __data_section_table
1a00019c  w    F .text	00000002 RTC_IRQHandler
10000054 g       .bss	00000000 _ebss
1a00019c  w    F .text	00000002 TIMER0_IRQHandler
1a00019c  w    F .text	00000002 SPI_IRQHandler
1a00019c  w    F .text	00000002 LCD_IRQHandler
1a00084c g     F .text	0000004c Chip_Clock_EnableCrystal
1a0001a0 g     F .text	0000001a data_init
1a00019c  w    F .text	00000002 TIMER1_IRQHandler
1a00019c  w    F .text	00000002 UART2_IRQHandler
1a000a08 g     F .text	00000068 Chip_Clock_GetMainPLLHz
1a00019c  w    F .text	00000002 GPIO2_IRQHandler
1a000ad8 g     F .text	00000024 Chip_Clock_GetBaseClock
10000008 g       .bss	00000000 _bss
1a00019c  w    F .text	00000002 I2S1_IRQHandler
1a000648 g     F .text	00000002 Chip_GPIO_Init
1a0014c8 g     O .text	00000004 OscRateIn
10000054 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a00019c  w    F .text	00000002 SSP1_IRQHandler
1a000178 g       .text	00000000 __bss_section_table_end
1a000e70  w    F .text	00000002 .hidden __aeabi_ldiv0
1a00019c  w    F .text	00000002 USB0_IRQHandler
1a00019c  w    F .text	00000002 GPIO3_IRQHandler
1a00019c  w    F .text	00000002 SCT_IRQHandler
1a000300 g     F .text	00000012 zerosC
1a0008b4 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a00137c g     F .text	00000010 memset
1a000180  w    F .text	00000002 MemManage_Handler
1a000320 g     F .text	00000070 main
1a00019c  w    F .text	00000002 WDT_IRQHandler
1a00018c  w    F .text	00000002 SVC_Handler
10000004 g     O .data	00000004 DWT_CTRL
1a00019c  w    F .text	00000002 GPIO7_IRQHandler
1a000b08 g     F .text	0000003c Chip_Clock_EnableOpts
1a0008d0 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a000b90 g     F .text	00000058 fpuInit
1a000988 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a000db4 g     F .text	0000000c SystemInit
1a00019c  w    F .text	00000002 SPIFI_IRQHandler
1a00019c  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a000c64 g     F .text	00000034 Board_SetupMuxing
1a00040c g     F .text	000000e4 Chip_UART_SetBaudFDR
1a00019c  w    F .text	00000002 ETH_IRQHandler
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a00019c  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
1a000178 g       .text	00000000 __section_table_end
1a00019c  w    F .text	00000002 GINT0_IRQHandler
1a00019c  w    F .text	00000002 DAC_IRQHandler
1a000d64 g     F .text	00000028 Board_Debug_Init
10000008 g       .data	00000000 _edata
1a000dd8 g     F .text	00000000 asmSum
1a00019c  w    F .text	00000002 M0SUB_IRQHandler
1a0004f0 g     F .text	00000158 Chip_SetupCoreClock
1a00019c  w    F .text	00000002 GPIO0_IRQHandler
1a000000 g     O .text	00000114 g_pfnVectors
1a000be8 g     F .text	0000007c ResetISR
1a00064c g     F .text	00000014 SystemCoreClockUpdate
1a00019c  w    F .text	00000002 DMA_IRQHandler
1a00019c  w    F .text	00000002 EVRT_IRQHandler
1a000e70  w    F .text	00000002 .hidden __aeabi_idiv0
1a000184  w    F .text	00000002 BusFault_Handler
1a00019c  w    F .text	00000002 UART3_IRQHandler
1a00019c  w    F .text	00000002 MCPWM_IRQHandler
1a000e10 g     F .text	0000002e .hidden __gnu_ldivmod_helper
1a00019c  w    F .text	00000002 M0APP_IRQHandler
1a00019c  w    F .text	00000002 GINT1_IRQHandler
1a000d50 g     F .text	00000014 Board_UART_Init
1a000a94 g     F .text	00000044 Chip_Clock_SetBaseClock
1a00019c  w    F .text	00000002 GPIO4_IRQHandler
1a000d04 g     F .text	0000000c Board_SystemInit
10000000 g     O .data	00000004 DWT_CYCCNT



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 e9 0b 00 1a 79 01 00 1a 7d 01 00 1a     ........y...}...
1a000010:	81 01 00 1a 85 01 00 1a 89 01 00 1a 00 00 00 00     ................
	...
1a00002c:	8d 01 00 1a 91 01 00 1a 00 00 00 00 95 01 00 1a     ................
1a00003c:	99 01 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a00004c:	00 00 00 00 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a00005c:	9d 01 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a00006c:	9d 01 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a00007c:	9d 01 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a00008c:	9d 01 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a00009c:	9d 01 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a0000ac:	9d 01 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a0000bc:	9d 01 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a0000cc:	9d 01 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a0000dc:	9d 01 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a0000ec:	9d 01 00 1a 00 00 00 00 9d 01 00 1a 9d 01 00 1a     ................
1a0000fc:	9d 01 00 1a 00 00 00 00 9d 01 00 1a 9d 01 00 1a     ................
1a00010c:	9d 01 00 1a 9d 01 00 1a                             ........

1a000114 <__data_section_table>:
1a000114:	1a0014e4 	.word	0x1a0014e4
1a000118:	10000000 	.word	0x10000000
1a00011c:	00000008 	.word	0x00000008
1a000120:	1a0014e4 	.word	0x1a0014e4
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a0014e4 	.word	0x1a0014e4
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a0014e4 	.word	0x1a0014e4
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a0014e4 	.word	0x1a0014e4
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000008 	.word	0x10000008
1a000154:	0000004c 	.word	0x0000004c
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
// handler routines in your application code.
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
    while (1) {
    }
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>
1a00017a:	bf00      	nop

1a00017c <HardFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
    while (1) {
    }
1a00017c:	e7fe      	b.n	1a00017c <HardFault_Handler>
1a00017e:	bf00      	nop

1a000180 <MemManage_Handler>:
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
    while (1) {
    }
1a000180:	e7fe      	b.n	1a000180 <MemManage_Handler>
1a000182:	bf00      	nop

1a000184 <BusFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
    while (1) {
    }
1a000184:	e7fe      	b.n	1a000184 <BusFault_Handler>
1a000186:	bf00      	nop

1a000188 <UsageFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
    while (1) {
    }
1a000188:	e7fe      	b.n	1a000188 <UsageFault_Handler>
1a00018a:	bf00      	nop

1a00018c <SVC_Handler>:
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
    while (1) {
    }
1a00018c:	e7fe      	b.n	1a00018c <SVC_Handler>
1a00018e:	bf00      	nop

1a000190 <DebugMon_Handler>:
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
    while (1) {
    }
1a000190:	e7fe      	b.n	1a000190 <DebugMon_Handler>
1a000192:	bf00      	nop

1a000194 <PendSV_Handler>:
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
    while (1) {
    }
1a000194:	e7fe      	b.n	1a000194 <PendSV_Handler>
1a000196:	bf00      	nop

1a000198 <SysTick_Handler>:
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
    while (1) {
    }
1a000198:	e7fe      	b.n	1a000198 <SysTick_Handler>
1a00019a:	bf00      	nop

1a00019c <ADC0_IRQHandler>:
//
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
    while (1) {
    }
1a00019c:	e7fe      	b.n	1a00019c <ADC0_IRQHandler>
1a00019e:	bf00      	nop

1a0001a0 <data_init>:
// ResetISR() function in order to cope with MCUs with multiple banks of
// memory.
//*****************************************************************************
        __attribute__((section(".after_vectors"
)))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a0001a0:	b410      	push	{r4}
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a2:	2300      	movs	r3, #0
1a0001a4:	e004      	b.n	1a0001b0 <data_init+0x10>
        *pulDest++ = *pulSrc++;
1a0001a6:	6804      	ldr	r4, [r0, #0]
1a0001a8:	600c      	str	r4, [r1, #0]
)))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001aa:	3304      	adds	r3, #4
        *pulDest++ = *pulSrc++;
1a0001ac:	3004      	adds	r0, #4
1a0001ae:	3104      	adds	r1, #4
)))
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int *pulSrc = (unsigned int*) romstart;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b0:	4293      	cmp	r3, r2
1a0001b2:	d3f8      	bcc.n	1a0001a6 <data_init+0x6>
        *pulDest++ = *pulSrc++;
}
1a0001b4:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001b8:	4770      	bx	lr
1a0001ba:	bf00      	nop

1a0001bc <bss_init>:

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001bc:	2300      	movs	r3, #0
1a0001be:	e003      	b.n	1a0001c8 <bss_init+0xc>
        *pulDest++ = 0;
1a0001c0:	2200      	movs	r2, #0
1a0001c2:	6002      	str	r2, [r0, #0]

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001c4:	3304      	adds	r3, #4
        *pulDest++ = 0;
1a0001c6:	3004      	adds	r0, #4

__attribute__ ((section(".after_vectors")))
void bss_init(unsigned int start, unsigned int len) {
    unsigned int *pulDest = (unsigned int*) start;
    unsigned int loop;
    for (loop = 0; loop < len; loop = loop + 4)
1a0001c8:	428b      	cmp	r3, r1
1a0001ca:	d3f9      	bcc.n	1a0001c0 <bss_init+0x4>
        *pulDest++ = 0;
}
1a0001cc:	4770      	bx	lr
1a0001ce:	bf00      	nop
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <zerosC>:

void zerosC (uint32_t * vector, uint32_t longitud)
{
	uint32_t i = 0;

	for(i = 0; i < longitud; i++)
1a000300:	2300      	movs	r3, #0
1a000302:	e003      	b.n	1a00030c <zerosC+0xc>
		vector [i] = 0;
1a000304:	2200      	movs	r2, #0
1a000306:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

void zerosC (uint32_t * vector, uint32_t longitud)
{
	uint32_t i = 0;

	for(i = 0; i < longitud; i++)
1a00030a:	3301      	adds	r3, #1
1a00030c:	428b      	cmp	r3, r1
1a00030e:	d3f9      	bcc.n	1a000304 <zerosC+0x4>
		vector [i] = 0;

	return;
}
1a000310:	4770      	bx	lr
1a000312:	bf00      	nop

1a000314 <initHardware>:
/*==================[external data definition]===============================*/

/*==================[internal functions definition]==========================*/

static void initHardware(void)
{
1a000314:	b508      	push	{r3, lr}
	Board_Init();
1a000316:	f000 fd39 	bl	1a000d8c <Board_Init>
	SystemCoreClockUpdate();
1a00031a:	f000 f997 	bl	1a00064c <SystemCoreClockUpdate>
1a00031e:	bd08      	pop	{r3, pc}

1a000320 <main>:
volatile uint32_t *DWT_CTRL = (uint32_t*) 0xE0001000;
volatile uint32_t *DWT_CYCCNT = (uint32_t*) 0xE0001004;


int main(void)
{   /* como no hago nada con las variables, pasa los valores por registros y no reserva memoria ni stack*/
1a000320:	b538      	push	{r3, r4, r5, lr}
	uint32_t i = 0;

	uint32_t ciclos_asm = 0;
	uint32_t ciclos_c = 0;

	*DWT_CTRL |= 1;
1a000322:	4b18      	ldr	r3, [pc, #96]	; (1a000384 <main+0x64>)
1a000324:	681a      	ldr	r2, [r3, #0]
1a000326:	6813      	ldr	r3, [r2, #0]
1a000328:	f043 0301 	orr.w	r3, r3, #1
1a00032c:	6013      	str	r3, [r2, #0]


	for(i = 0; i < VEC_LONGITUD; i++)
1a00032e:	2300      	movs	r3, #0
1a000330:	e003      	b.n	1a00033a <main+0x1a>
		vec[i] = i;
1a000332:	4a15      	ldr	r2, [pc, #84]	; (1a000388 <main+0x68>)
1a000334:	f842 3023 	str.w	r3, [r2, r3, lsl #2]
	uint32_t ciclos_c = 0;

	*DWT_CTRL |= 1;


	for(i = 0; i < VEC_LONGITUD; i++)
1a000338:	3301      	adds	r3, #1
1a00033a:	2b0f      	cmp	r3, #15
1a00033c:	d9f9      	bls.n	1a000332 <main+0x12>
		vec[i] = i;

	*DWT_CYCCNT = 0;
1a00033e:	4d13      	ldr	r5, [pc, #76]	; (1a00038c <main+0x6c>)
1a000340:	682b      	ldr	r3, [r5, #0]
1a000342:	2400      	movs	r4, #0
1a000344:	601c      	str	r4, [r3, #0]

	zerosC(vec, VEC_LONGITUD);
1a000346:	4810      	ldr	r0, [pc, #64]	; (1a000388 <main+0x68>)
1a000348:	2110      	movs	r1, #16
1a00034a:	f7ff ffd9 	bl	1a000300 <zerosC>
	ciclos_c = 	*DWT_CYCCNT;
1a00034e:	682a      	ldr	r2, [r5, #0]
1a000350:	6813      	ldr	r3, [r2, #0]


	for(i = 0; i < VEC_LONGITUD; i++)
1a000352:	4623      	mov	r3, r4
1a000354:	e003      	b.n	1a00035e <main+0x3e>
			vec[i] = i;
1a000356:	490c      	ldr	r1, [pc, #48]	; (1a000388 <main+0x68>)
1a000358:	f841 3023 	str.w	r3, [r1, r3, lsl #2]

	zerosC(vec, VEC_LONGITUD);
	ciclos_c = 	*DWT_CYCCNT;


	for(i = 0; i < VEC_LONGITUD; i++)
1a00035c:	3301      	adds	r3, #1
1a00035e:	2b0f      	cmp	r3, #15
1a000360:	d9f9      	bls.n	1a000356 <main+0x36>
			vec[i] = i;

	*DWT_CYCCNT = 0;
1a000362:	2300      	movs	r3, #0
1a000364:	6013      	str	r3, [r2, #0]
	zerosAsm (vec, VEC_LONGITUD);
1a000366:	4808      	ldr	r0, [pc, #32]	; (1a000388 <main+0x68>)
1a000368:	2110      	movs	r1, #16
1a00036a:	f000 fd29 	bl	1a000dc0 <zerosAsm>

	ciclos_asm = *DWT_CYCCNT;
1a00036e:	4b07      	ldr	r3, [pc, #28]	; (1a00038c <main+0x6c>)
1a000370:	681b      	ldr	r3, [r3, #0]
1a000372:	681b      	ldr	r3, [r3, #0]




	initHardware();
1a000374:	f7ff ffce 	bl	1a000314 <initHardware>

	sumResult = asmSum(aValue, otherValue);
1a000378:	2014      	movs	r0, #20
1a00037a:	211e      	movs	r1, #30
1a00037c:	f000 fd2c 	bl	1a000dd8 <asmSum>
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
1a000380:	bf30      	wfi
1a000382:	e7fd      	b.n	1a000380 <main+0x60>
1a000384:	10000004 	.word	0x10000004
1a000388:	10000010 	.word	0x10000010
1a00038c:	10000000 	.word	0x10000000

1a000390 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
   uint32_t base = (uint32_t) pUART;
   switch(base) {
1a000390:	4b09      	ldr	r3, [pc, #36]	; (1a0003b8 <Chip_UART_GetIndex+0x28>)
1a000392:	4298      	cmp	r0, r3
1a000394:	d009      	beq.n	1a0003aa <Chip_UART_GetIndex+0x1a>
1a000396:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a00039a:	4298      	cmp	r0, r3
1a00039c:	d007      	beq.n	1a0003ae <Chip_UART_GetIndex+0x1e>
1a00039e:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a0003a2:	4298      	cmp	r0, r3
1a0003a4:	d005      	beq.n	1a0003b2 <Chip_UART_GetIndex+0x22>
       case LPC_USART0_BASE:
           return 0;
1a0003a6:	2000      	movs	r0, #0
1a0003a8:	4770      	bx	lr
       case LPC_UART1_BASE:
           return 1;
       case LPC_USART2_BASE:
           return 2;
1a0003aa:	2002      	movs	r0, #2
1a0003ac:	4770      	bx	lr
       case LPC_USART3_BASE:
           return 3;
1a0003ae:	2003      	movs	r0, #3
1a0003b0:	4770      	bx	lr
   uint32_t base = (uint32_t) pUART;
   switch(base) {
       case LPC_USART0_BASE:
           return 0;
       case LPC_UART1_BASE:
           return 1;
1a0003b2:	2001      	movs	r0, #1
       case LPC_USART3_BASE:
           return 3;
       default:
           return 0; /* Should never come here */
   }
}
1a0003b4:	4770      	bx	lr
1a0003b6:	bf00      	nop
1a0003b8:	400c1000 	.word	0x400c1000

1a0003bc <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a0003bc:	b510      	push	{r4, lr}
1a0003be:	b082      	sub	sp, #8
1a0003c0:	4604      	mov	r4, r0
    volatile uint32_t tmp;

   /* Enable UART clocking. UART base clock(s) must already be enabled */
   Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a0003c2:	f7ff ffe5 	bl	1a000390 <Chip_UART_GetIndex>
1a0003c6:	4b0f      	ldr	r3, [pc, #60]	; (1a000404 <Chip_UART_Init+0x48>)
1a0003c8:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a0003cc:	2101      	movs	r1, #1
1a0003ce:	460a      	mov	r2, r1
1a0003d0:	460b      	mov	r3, r1
1a0003d2:	f000 fb99 	bl	1a000b08 <Chip_Clock_EnableOpts>
 *         with a RX trip level of 8 characters, use something like
 *         (UART_FCR_FIFO_EN | UART_FCR_TRG_LEV2)
 */
STATIC INLINE void Chip_UART_SetupFIFOS(LPC_USART_T *pUART, uint32_t fcr)
{
   pUART->FCR = fcr;
1a0003d6:	2307      	movs	r3, #7
1a0003d8:	60a3      	str	r3, [r4, #8]
 * @param  pUART   : Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXDisable(LPC_USART_T *pUART)
{
    pUART->TER2 = 0;
1a0003da:	2300      	movs	r3, #0
1a0003dc:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
   pUART->IER = 0;
1a0003de:	6063      	str	r3, [r4, #4]
   /* Set LCR to default state */
   pUART->LCR = 0;
1a0003e0:	60e3      	str	r3, [r4, #12]
   /* Set ACR to default state */
   pUART->ACR = 0;
1a0003e2:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
   pUART->RS485CTRL = 0;
1a0003e4:	64e3      	str	r3, [r4, #76]	; 0x4c
   /* Set RS485 delay timer to default state */
   pUART->RS485DLY = 0;
1a0003e6:	6563      	str	r3, [r4, #84]	; 0x54
   /* Set RS485 addr match to default state */
   pUART->RS485ADRMATCH = 0;
1a0003e8:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a0003ea:	4b07      	ldr	r3, [pc, #28]	; (1a000408 <Chip_UART_Init+0x4c>)
1a0003ec:	429c      	cmp	r4, r3
1a0003ee:	d103      	bne.n	1a0003f8 <Chip_UART_Init+0x3c>
       /* Set Modem Control to default state */
       pUART->MCR = 0;
1a0003f0:	2300      	movs	r3, #0
1a0003f2:	6123      	str	r3, [r4, #16]
       /*Dummy Reading to Clear Status */
       tmp = pUART->MSR;
1a0003f4:	69a3      	ldr	r3, [r4, #24]
1a0003f6:	9301      	str	r3, [sp, #4]
 *         stop bit, and even (enabled) parity would be
 *         (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
   pUART->LCR = config;
1a0003f8:	2303      	movs	r3, #3
1a0003fa:	60e3      	str	r3, [r4, #12]

   /* Default 8N1, with DLAB disabled */
   Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

   /* Disable fractional divider */
   pUART->FDR = 0x10;
1a0003fc:	2310      	movs	r3, #16
1a0003fe:	62a3      	str	r3, [r4, #40]	; 0x28
}
1a000400:	b002      	add	sp, #8
1a000402:	bd10      	pop	{r4, pc}
1a000404:	1a001394 	.word	0x1a001394
1a000408:	40082000 	.word	0x40082000

1a00040c <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a00040c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a000410:	b083      	sub	sp, #12
1a000412:	4683      	mov	fp, r0
1a000414:	4688      	mov	r8, r1
   uint32_t sdiv = 0, sm = 1, sd = 0;
   uint32_t pclk, m, d;
   uint32_t odiff = -1UL; /* old best diff */

   /* Get base clock for the corresponding UART */
   pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a000416:	f7ff ffbb 	bl	1a000390 <Chip_UART_GetIndex>
1a00041a:	4b34      	ldr	r3, [pc, #208]	; (1a0004ec <Chip_UART_SetBaudFDR+0xe0>)
1a00041c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a000420:	f000 fb90 	bl	1a000b44 <Chip_Clock_GetRate>
1a000424:	4606      	mov	r6, r0
/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
   uint32_t sdiv = 0, sm = 1, sd = 0;
   uint32_t pclk, m, d;
   uint32_t odiff = -1UL; /* old best diff */
1a000426:	f04f 37ff 	mov.w	r7, #4294967295

   /* Get base clock for the corresponding UART */
   pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

   /* Loop through all possible fractional divider values */
   for (m = 1; odiff && m < 16; m++) {
1a00042a:	2401      	movs	r4, #1
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
   uint32_t sdiv = 0, sm = 1, sd = 0;
1a00042c:	2300      	movs	r3, #0
1a00042e:	9301      	str	r3, [sp, #4]
1a000430:	46a2      	mov	sl, r4
1a000432:	4699      	mov	r9, r3

   /* Get base clock for the corresponding UART */
   pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

   /* Loop through all possible fractional divider values */
   for (m = 1; odiff && m < 16; m++) {
1a000434:	e029      	b.n	1a00048a <Chip_UART_SetBaudFDR+0x7e>
       for (d = 0; d < m; d++) {
           uint32_t diff, div;
           uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a000436:	2300      	movs	r3, #0
1a000438:	0932      	lsrs	r2, r6, #4
1a00043a:	0730      	lsls	r0, r6, #28
1a00043c:	fba0 0104 	umull	r0, r1, r0, r4
1a000440:	fb04 1102 	mla	r1, r4, r2, r1
1a000444:	1962      	adds	r2, r4, r5
1a000446:	fb08 f202 	mul.w	r2, r8, r2
1a00044a:	f000 fcc9 	bl	1a000de0 <__aeabi_uldivmod>

           /* Lower 32-bit of dval has diff */
           diff = (uint32_t) dval;
1a00044e:	4603      	mov	r3, r0
           /* Upper 32-bit of dval has div */
           div = (uint32_t) (dval >> 32);
1a000450:	460a      	mov	r2, r1

           /* Closer to next div */
           if ((int)diff < 0) {
1a000452:	2800      	cmp	r0, #0
1a000454:	da01      	bge.n	1a00045a <Chip_UART_SetBaudFDR+0x4e>
               diff = -diff;
1a000456:	4243      	negs	r3, r0
               div ++;
1a000458:	1c4a      	adds	r2, r1, #1
           }

           /* Check if new value is worse than old or out of range */
           if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a00045a:	429f      	cmp	r7, r3
1a00045c:	d30a      	bcc.n	1a000474 <Chip_UART_SetBaudFDR+0x68>
1a00045e:	b14a      	cbz	r2, 1a000474 <Chip_UART_SetBaudFDR+0x68>
1a000460:	0c11      	lsrs	r1, r2, #16
1a000462:	d107      	bne.n	1a000474 <Chip_UART_SetBaudFDR+0x68>
1a000464:	2a02      	cmp	r2, #2
1a000466:	d800      	bhi.n	1a00046a <Chip_UART_SetBaudFDR+0x5e>
1a000468:	b925      	cbnz	r5, 1a000474 <Chip_UART_SetBaudFDR+0x68>
           sd = d;
           sm = m;
           odiff = diff;

           /* On perfect match, break loop */
           if(!diff) {
1a00046a:	b14b      	cbz	r3, 1a000480 <Chip_UART_SetBaudFDR+0x74>

           /* Store the new better values */
           sdiv = div;
           sd = d;
           sm = m;
           odiff = diff;
1a00046c:	461f      	mov	r7, r3
               continue;
           }

           /* Store the new better values */
           sdiv = div;
           sd = d;
1a00046e:	9501      	str	r5, [sp, #4]
           sm = m;
1a000470:	46a2      	mov	sl, r4
           if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
               continue;
           }

           /* Store the new better values */
           sdiv = div;
1a000472:	4691      	mov	r9, r2
   /* Get base clock for the corresponding UART */
   pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

   /* Loop through all possible fractional divider values */
   for (m = 1; odiff && m < 16; m++) {
       for (d = 0; d < m; d++) {
1a000474:	3501      	adds	r5, #1
1a000476:	e000      	b.n	1a00047a <Chip_UART_SetBaudFDR+0x6e>
1a000478:	2500      	movs	r5, #0
1a00047a:	42a5      	cmp	r5, r4
1a00047c:	d3db      	bcc.n	1a000436 <Chip_UART_SetBaudFDR+0x2a>
1a00047e:	e003      	b.n	1a000488 <Chip_UART_SetBaudFDR+0x7c>

           /* Store the new better values */
           sdiv = div;
           sd = d;
           sm = m;
           odiff = diff;
1a000480:	461f      	mov	r7, r3
               continue;
           }

           /* Store the new better values */
           sdiv = div;
           sd = d;
1a000482:	9501      	str	r5, [sp, #4]
           sm = m;
1a000484:	46a2      	mov	sl, r4
           if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
               continue;
           }

           /* Store the new better values */
           sdiv = div;
1a000486:	4691      	mov	r9, r2

   /* Get base clock for the corresponding UART */
   pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);

   /* Loop through all possible fractional divider values */
   for (m = 1; odiff && m < 16; m++) {
1a000488:	3401      	adds	r4, #1
1a00048a:	b10f      	cbz	r7, 1a000490 <Chip_UART_SetBaudFDR+0x84>
1a00048c:	2c0f      	cmp	r4, #15
1a00048e:	d9f3      	bls.n	1a000478 <Chip_UART_SetBaudFDR+0x6c>
           }
       }
   }

   /* Return 0 if a vaild divisor is not possible */
   if (!sdiv) {
1a000490:	f1b9 0f00 	cmp.w	r9, #0
1a000494:	d026      	beq.n	1a0004e4 <Chip_UART_SetBaudFDR+0xd8>
 * @param  pUART   : Pointer to selected UART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
   pUART->LCR |= UART_LCR_DLAB_EN;
1a000496:	f8db 300c 	ldr.w	r3, [fp, #12]
1a00049a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a00049e:	f8cb 300c 	str.w	r3, [fp, #12]
 *         order to access the USART Divisor Latches. This function
 *         doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
   pUART->DLL = (uint32_t) dll;
1a0004a2:	fa5f f389 	uxtb.w	r3, r9
1a0004a6:	f8cb 3000 	str.w	r3, [fp]
   pUART->DLM = (uint32_t) dlm;
1a0004aa:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a0004ae:	f8cb 3004 	str.w	r3, [fp, #4]
 * @param  pUART   : Pointer to selected UART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_DisableDivisorAccess(LPC_USART_T *pUART)
{
   pUART->LCR &= ~UART_LCR_DLAB_EN;
1a0004b2:	f8db 300c 	ldr.w	r3, [fp, #12]
1a0004b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0004ba:	f8cb 300c 	str.w	r3, [fp, #12]
   Chip_UART_EnableDivisorAccess(pUART);
   Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
   Chip_UART_DisableDivisorAccess(pUART);

   /* Set best fractional divider */
   pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a0004be:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a0004c2:	b2da      	uxtb	r2, r3
1a0004c4:	9901      	ldr	r1, [sp, #4]
1a0004c6:	f001 030f 	and.w	r3, r1, #15
1a0004ca:	4313      	orrs	r3, r2
1a0004cc:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28

   /* Return actual baud rate */
   return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a0004d0:	0933      	lsrs	r3, r6, #4
1a0004d2:	fb0a f303 	mul.w	r3, sl, r3
1a0004d6:	eb0a 0001 	add.w	r0, sl, r1
1a0004da:	fb09 f000 	mul.w	r0, r9, r0
1a0004de:	fbb3 f0f0 	udiv	r0, r3, r0
1a0004e2:	e000      	b.n	1a0004e6 <Chip_UART_SetBaudFDR+0xda>
       }
   }

   /* Return 0 if a vaild divisor is not possible */
   if (!sdiv) {
       return 0;
1a0004e4:	2000      	movs	r0, #0
   /* Set best fractional divider */
   pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));

   /* Return actual baud rate */
   return (pclk >> 4) * sm / (sdiv * (sm + sd));
}
1a0004e6:	b003      	add	sp, #12
1a0004e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0004ec:	1a00138c 	.word	0x1a00138c

1a0004f0 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a0004f0:	b570      	push	{r4, r5, r6, lr}
1a0004f2:	b092      	sub	sp, #72	; 0x48
1a0004f4:	4605      	mov	r5, r0
1a0004f6:	460e      	mov	r6, r1
1a0004f8:	4614      	mov	r4, r2
   int i;
   volatile uint32_t delay = 5500;
1a0004fa:	f241 537c 	movw	r3, #5500	; 0x157c
1a0004fe:	9311      	str	r3, [sp, #68]	; 0x44
   uint32_t direct = 0;
   PLL_PARAM_T ppll;

   if (clkin == CLKIN_CRYSTAL) {
1a000500:	2806      	cmp	r0, #6
1a000502:	d101      	bne.n	1a000508 <Chip_SetupCoreClock+0x18>
       /* Switch main system clocking to crystal */
       Chip_Clock_EnableCrystal();
1a000504:	f000 f9a2 	bl	1a00084c <Chip_Clock_EnableCrystal>
   }
   Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a000508:	2004      	movs	r0, #4
1a00050a:	4629      	mov	r1, r5
1a00050c:	2201      	movs	r2, #1
1a00050e:	2300      	movs	r3, #0
1a000510:	f000 fac0 	bl	1a000a94 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
   /* power down main PLL */
   LPC_CGU->PLL1_CTRL |= 1;
1a000514:	4a49      	ldr	r2, [pc, #292]	; (1a00063c <Chip_SetupCoreClock+0x14c>)
1a000516:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a000518:	f043 0301 	orr.w	r3, r3, #1
1a00051c:	6453      	str	r3, [r2, #68]	; 0x44
   Chip_Clock_DisableMainPLL(); /* Disable PLL */

   /* Calculate the PLL Parameters */
   ppll.srcin = clkin;
1a00051e:	f88d 5028 	strb.w	r5, [sp, #40]	; 0x28
   Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a000522:	4630      	mov	r0, r6
1a000524:	a909      	add	r1, sp, #36	; 0x24
1a000526:	f000 fa2f 	bl	1a000988 <Chip_Clock_CalcMainPLLValue>

   if (core_freq > 110000000UL) {
1a00052a:	4b45      	ldr	r3, [pc, #276]	; (1a000640 <Chip_SetupCoreClock+0x150>)
1a00052c:	429e      	cmp	r6, r3
1a00052e:	d935      	bls.n	1a00059c <Chip_SetupCoreClock+0xac>
       if (!(ppll.ctrl & (1 << 7)) || ppll.psel) {
1a000530:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a000532:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000536:	d001      	beq.n	1a00053c <Chip_SetupCoreClock+0x4c>
1a000538:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a00053a:	b352      	cbz	r2, 1a000592 <Chip_SetupCoreClock+0xa2>
           PLL_PARAM_T lpll;
           /* Calculate the PLL Parameters */
           lpll.srcin = clkin;
1a00053c:	f88d 5008 	strb.w	r5, [sp, #8]
           Chip_Clock_CalcMainPLLValue(110000000UL, &lpll);
1a000540:	483f      	ldr	r0, [pc, #252]	; (1a000640 <Chip_SetupCoreClock+0x150>)
1a000542:	a901      	add	r1, sp, #4
1a000544:	f000 fa20 	bl	1a000988 <Chip_Clock_CalcMainPLLValue>
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
   /* power up main PLL */
   LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8);
1a000548:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a00054c:	9b01      	ldr	r3, [sp, #4]
1a00054e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a000552:	9a05      	ldr	r2, [sp, #20]
1a000554:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a000558:	9a03      	ldr	r2, [sp, #12]
1a00055a:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a00055e:	9a04      	ldr	r2, [sp, #16]
1a000560:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000564:	4a35      	ldr	r2, [pc, #212]	; (1a00063c <Chip_SetupCoreClock+0x14c>)
1a000566:	6453      	str	r3, [r2, #68]	; 0x44
 * @note   The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
   /* Return true if locked */
   return (LPC_CGU->PLL1_STAT & 1) != 0;
1a000568:	4b34      	ldr	r3, [pc, #208]	; (1a00063c <Chip_SetupCoreClock+0x14c>)
1a00056a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
           Chip_Clock_SetupMainPLL(&lpll);
           /* Wait for the PLL to lock */
           while(!Chip_Clock_MainPLLLocked()) {}
1a00056c:	f013 0f01 	tst.w	r3, #1
1a000570:	d0fa      	beq.n	1a000568 <Chip_SetupCoreClock+0x78>
           Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a000572:	2004      	movs	r0, #4
1a000574:	2109      	movs	r1, #9
1a000576:	2201      	movs	r2, #1
1a000578:	2300      	movs	r3, #0
1a00057a:	f000 fa8b 	bl	1a000a94 <Chip_Clock_SetBaseClock>
           while(delay --){}
1a00057e:	9b11      	ldr	r3, [sp, #68]	; 0x44
1a000580:	1e5a      	subs	r2, r3, #1
1a000582:	9211      	str	r2, [sp, #68]	; 0x44
1a000584:	2b00      	cmp	r3, #0
1a000586:	d1fa      	bne.n	1a00057e <Chip_SetupCoreClock+0x8e>
           delay = 5500;
1a000588:	f241 537c 	movw	r3, #5500	; 0x157c
1a00058c:	9311      	str	r3, [sp, #68]	; 0x44
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
   int i;
   volatile uint32_t delay = 5500;
   uint32_t direct = 0;
1a00058e:	2500      	movs	r5, #0
   /* Calculate the PLL Parameters */
   ppll.srcin = clkin;
   Chip_Clock_CalcMainPLLValue(core_freq, &ppll);

   if (core_freq > 110000000UL) {
       if (!(ppll.ctrl & (1 << 7)) || ppll.psel) {
1a000590:	e005      	b.n	1a00059e <Chip_SetupCoreClock+0xae>
           Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
           while(delay --){}
           delay = 5500;
       } else {
           direct = 1;
           ppll.ctrl &= ~(1 << 7);
1a000592:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a000596:	9309      	str	r3, [sp, #36]	; 0x24
           while(!Chip_Clock_MainPLLLocked()) {}
           Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
           while(delay --){}
           delay = 5500;
       } else {
           direct = 1;
1a000598:	2501      	movs	r5, #1
1a00059a:	e000      	b.n	1a00059e <Chip_SetupCoreClock+0xae>
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
   int i;
   volatile uint32_t delay = 5500;
   uint32_t direct = 0;
1a00059c:	2500      	movs	r5, #0
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
   /* power up main PLL */
   LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8);
1a00059e:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
1a0005a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0005a4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a0005a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
1a0005aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a0005ae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
1a0005b0:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a0005b4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a0005b6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0005ba:	4a20      	ldr	r2, [pc, #128]	; (1a00063c <Chip_SetupCoreClock+0x14c>)
1a0005bc:	6453      	str	r3, [r2, #68]	; 0x44
 * @note   The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
   /* Return true if locked */
   return (LPC_CGU->PLL1_STAT & 1) != 0;
1a0005be:	4b1f      	ldr	r3, [pc, #124]	; (1a00063c <Chip_SetupCoreClock+0x14c>)
1a0005c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40

   /* Setup and start the PLL */
   Chip_Clock_SetupMainPLL(&ppll);

   /* Wait for the PLL to lock */
   while(!Chip_Clock_MainPLLLocked()) {}
1a0005c2:	f013 0f01 	tst.w	r3, #1
1a0005c6:	d0fa      	beq.n	1a0005be <Chip_SetupCoreClock+0xce>

   /* Set core clock base as PLL1 */
   Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a0005c8:	2004      	movs	r0, #4
1a0005ca:	2109      	movs	r1, #9
1a0005cc:	2201      	movs	r2, #1
1a0005ce:	2300      	movs	r3, #0
1a0005d0:	f000 fa60 	bl	1a000a94 <Chip_Clock_SetBaseClock>

   while(delay --){} /* Wait for approx 50 uSec */
1a0005d4:	9b11      	ldr	r3, [sp, #68]	; 0x44
1a0005d6:	1e5a      	subs	r2, r3, #1
1a0005d8:	9211      	str	r2, [sp, #68]	; 0x44
1a0005da:	2b00      	cmp	r3, #0
1a0005dc:	d1fa      	bne.n	1a0005d4 <Chip_SetupCoreClock+0xe4>
   if (direct) {
1a0005de:	b1d5      	cbz	r5, 1a000616 <Chip_SetupCoreClock+0x126>
       delay = 5500;
1a0005e0:	f241 537c 	movw	r3, #5500	; 0x157c
1a0005e4:	9311      	str	r3, [sp, #68]	; 0x44
       ppll.ctrl |= 1 << 7;
1a0005e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0005e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0005ec:	9309      	str	r3, [sp, #36]	; 0x24
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
   /* power up main PLL */
   LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8);
1a0005ee:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
1a0005f2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a0005f6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
1a0005f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a0005fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
1a0005fe:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a000602:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a000604:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000608:	4a0c      	ldr	r2, [pc, #48]	; (1a00063c <Chip_SetupCoreClock+0x14c>)
1a00060a:	6453      	str	r3, [r2, #68]	; 0x44
       Chip_Clock_SetupMainPLL(&ppll); /* Set DIRECT to operate at full frequency */
       while(delay --){} /* Wait for approx 50 uSec */
1a00060c:	9b11      	ldr	r3, [sp, #68]	; 0x44
1a00060e:	1e5a      	subs	r2, r3, #1
1a000610:	9211      	str	r2, [sp, #68]	; 0x44
1a000612:	2b00      	cmp	r3, #0
1a000614:	d1fa      	bne.n	1a00060c <Chip_SetupCoreClock+0x11c>
   }

   if (setbase) {
1a000616:	b964      	cbnz	r4, 1a000632 <Chip_SetupCoreClock+0x142>
1a000618:	e00e      	b.n	1a000638 <Chip_SetupCoreClock+0x148>
       /* Setup system base clocks and initial states. This won't enable and
          disable individual clocks, but sets up the base clock sources for
          each individual peripheral clock. */
       for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
           Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a00061a:	4a0a      	ldr	r2, [pc, #40]	; (1a000644 <Chip_SetupCoreClock+0x154>)
1a00061c:	eb02 0384 	add.w	r3, r2, r4, lsl #2
1a000620:	f812 0024 	ldrb.w	r0, [r2, r4, lsl #2]
1a000624:	7859      	ldrb	r1, [r3, #1]
1a000626:	789a      	ldrb	r2, [r3, #2]
1a000628:	78db      	ldrb	r3, [r3, #3]
1a00062a:	f000 fa33 	bl	1a000a94 <Chip_Clock_SetBaseClock>

   if (setbase) {
       /* Setup system base clocks and initial states. This won't enable and
          disable individual clocks, but sets up the base clock sources for
          each individual peripheral clock. */
       for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a00062e:	3401      	adds	r4, #1
1a000630:	e000      	b.n	1a000634 <Chip_SetupCoreClock+0x144>
1a000632:	2400      	movs	r4, #0
1a000634:	2c11      	cmp	r4, #17
1a000636:	d9f0      	bls.n	1a00061a <Chip_SetupCoreClock+0x12a>
           Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
                                   InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
       }
   }
}
1a000638:	b012      	add	sp, #72	; 0x48
1a00063a:	bd70      	pop	{r4, r5, r6, pc}
1a00063c:	40050000 	.word	0x40050000
1a000640:	068e7780 	.word	0x068e7780
1a000644:	1a00139c 	.word	0x1a00139c

1a000648 <Chip_GPIO_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
1a000648:	4770      	bx	lr
1a00064a:	bf00      	nop

1a00064c <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a00064c:	b508      	push	{r3, lr}
   /* CPU core speed */
   SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a00064e:	2069      	movs	r0, #105	; 0x69
1a000650:	f000 fa78 	bl	1a000b44 <Chip_Clock_GetRate>
1a000654:	4b01      	ldr	r3, [pc, #4]	; (1a00065c <SystemCoreClockUpdate+0x10>)
1a000656:	6018      	str	r0, [r3, #0]
1a000658:	bd08      	pop	{r3, pc}
1a00065a:	bf00      	nop
1a00065c:	10000050 	.word	0x10000050

1a000660 <pll_calc_divs>:
       return -val;
   return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000660:	b5f0      	push	{r4, r5, r6, r7, lr}

   uint32_t prev = freq;
   int n, m, p;

   /* When direct mode is set FBSEL should be a don't care */
   if (ppll->ctrl & (1 << 7)) {
1a000662:	680b      	ldr	r3, [r1, #0]
1a000664:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000668:	d002      	beq.n	1a000670 <pll_calc_divs+0x10>
       ppll->ctrl &= ~(1 << 6);
1a00066a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a00066e:	600b      	str	r3, [r1, #0]
1a000670:	4686      	mov	lr, r0
1a000672:	2601      	movs	r6, #1
1a000674:	e041      	b.n	1a0006fa <pll_calc_divs+0x9a>
   }
   for (n = 1; n <= 4; n++) {
       for (p = 0; p < 4; p ++) {
           for (m = 1; m <= 256; m++) {
               uint32_t fcco, fout;
               if (ppll->ctrl & (1 << 6)) {
1a000676:	680d      	ldr	r5, [r1, #0]
1a000678:	f015 0f40 	tst.w	r5, #64	; 0x40
1a00067c:	d008      	beq.n	1a000690 <pll_calc_divs+0x30>
                   fcco = ((m << (p + 1)) * ppll->fin) / n;
1a00067e:	1c7b      	adds	r3, r7, #1
1a000680:	fa04 f203 	lsl.w	r2, r4, r3
1a000684:	694b      	ldr	r3, [r1, #20]
1a000686:	fb03 f302 	mul.w	r3, r3, r2
1a00068a:	fbb3 f3f6 	udiv	r3, r3, r6
1a00068e:	e004      	b.n	1a00069a <pll_calc_divs+0x3a>
               } else {
                   fcco = (m * ppll->fin) / n;
1a000690:	694b      	ldr	r3, [r1, #20]
1a000692:	fb04 f303 	mul.w	r3, r4, r3
1a000696:	fbb3 f3f6 	udiv	r3, r3, r6
               }
               if (fcco < PLL_MIN_CCO_FREQ) continue;
1a00069a:	4a19      	ldr	r2, [pc, #100]	; (1a000700 <pll_calc_divs+0xa0>)
1a00069c:	4293      	cmp	r3, r2
1a00069e:	d920      	bls.n	1a0006e2 <pll_calc_divs+0x82>
               if (fcco > PLL_MAX_CCO_FREQ) break;
1a0006a0:	4a18      	ldr	r2, [pc, #96]	; (1a000704 <pll_calc_divs+0xa4>)
1a0006a2:	4293      	cmp	r3, r2
1a0006a4:	d823      	bhi.n	1a0006ee <pll_calc_divs+0x8e>
               if (ppll->ctrl & (1 << 7)) {
1a0006a6:	f015 0f80 	tst.w	r5, #128	; 0x80
1a0006aa:	d103      	bne.n	1a0006b4 <pll_calc_divs+0x54>
                   fout = fcco;
               } else {
                   fout = fcco >> (p + 1);
1a0006ac:	1c7a      	adds	r2, r7, #1
1a0006ae:	fa23 f202 	lsr.w	r2, r3, r2
1a0006b2:	e000      	b.n	1a0006b6 <pll_calc_divs+0x56>
                   fcco = (m * ppll->fin) / n;
               }
               if (fcco < PLL_MIN_CCO_FREQ) continue;
               if (fcco > PLL_MAX_CCO_FREQ) break;
               if (ppll->ctrl & (1 << 7)) {
                   fout = fcco;
1a0006b4:	461a      	mov	r2, r3
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
   if (val < 0)
1a0006b6:	1a85      	subs	r5, r0, r2
1a0006b8:	d502      	bpl.n	1a0006c0 <pll_calc_divs+0x60>
       return -val;
1a0006ba:	f1c5 0c00 	rsb	ip, r5, #0
1a0006be:	e000      	b.n	1a0006c2 <pll_calc_divs+0x62>
   return val;
1a0006c0:	46ac      	mov	ip, r5
                   fout = fcco;
               } else {
                   fout = fcco >> (p + 1);
               }

               if (ABS(freq - fout) < prev) {
1a0006c2:	45e6      	cmp	lr, ip
1a0006c4:	d90d      	bls.n	1a0006e2 <pll_calc_divs+0x82>
                   ppll->nsel = n;
1a0006c6:	608e      	str	r6, [r1, #8]
                   ppll->psel = p + 1;
1a0006c8:	f107 0e01 	add.w	lr, r7, #1
1a0006cc:	f8c1 e00c 	str.w	lr, [r1, #12]
                   ppll->msel = m;
1a0006d0:	610c      	str	r4, [r1, #16]
                   ppll->fout = fout;
1a0006d2:	618a      	str	r2, [r1, #24]
                   ppll->fcco = fcco;
1a0006d4:	61cb      	str	r3, [r1, #28]
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
   if (val < 0)
1a0006d6:	2d00      	cmp	r5, #0
1a0006d8:	da02      	bge.n	1a0006e0 <pll_calc_divs+0x80>
       return -val;
1a0006da:	f1c5 0e00 	rsb	lr, r5, #0
1a0006de:	e000      	b.n	1a0006e2 <pll_calc_divs+0x82>
   return val;
1a0006e0:	46ae      	mov	lr, r5
   if (ppll->ctrl & (1 << 7)) {
       ppll->ctrl &= ~(1 << 6);
   }
   for (n = 1; n <= 4; n++) {
       for (p = 0; p < 4; p ++) {
           for (m = 1; m <= 256; m++) {
1a0006e2:	3401      	adds	r4, #1
1a0006e4:	e000      	b.n	1a0006e8 <pll_calc_divs+0x88>
1a0006e6:	2401      	movs	r4, #1
1a0006e8:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
1a0006ec:	ddc3      	ble.n	1a000676 <pll_calc_divs+0x16>
   /* When direct mode is set FBSEL should be a don't care */
   if (ppll->ctrl & (1 << 7)) {
       ppll->ctrl &= ~(1 << 6);
   }
   for (n = 1; n <= 4; n++) {
       for (p = 0; p < 4; p ++) {
1a0006ee:	3701      	adds	r7, #1
1a0006f0:	e000      	b.n	1a0006f4 <pll_calc_divs+0x94>
1a0006f2:	2700      	movs	r7, #0
1a0006f4:	2f03      	cmp	r7, #3
1a0006f6:	ddf6      	ble.n	1a0006e6 <pll_calc_divs+0x86>

   /* When direct mode is set FBSEL should be a don't care */
   if (ppll->ctrl & (1 << 7)) {
       ppll->ctrl &= ~(1 << 6);
   }
   for (n = 1; n <= 4; n++) {
1a0006f8:	3601      	adds	r6, #1
1a0006fa:	2e04      	cmp	r6, #4
1a0006fc:	ddf9      	ble.n	1a0006f2 <pll_calc_divs+0x92>
                   prev = ABS(freq - fout);
               }
           }
       }
   }
}
1a0006fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a000700:	094c5eff 	.word	0x094c5eff
1a000704:	1312d000 	.word	0x1312d000

1a000708 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000708:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00070a:	b099      	sub	sp, #100	; 0x64
1a00070c:	4605      	mov	r5, r0
1a00070e:	460c      	mov	r4, r1
   int diff[3];
   PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a000710:	4668      	mov	r0, sp
1a000712:	2100      	movs	r1, #0
1a000714:	2260      	movs	r2, #96	; 0x60
1a000716:	f000 fe31 	bl	1a00137c <memset>

   /* Try direct mode */
   pll[0].ctrl |= (1 << 7);
1a00071a:	2380      	movs	r3, #128	; 0x80
1a00071c:	9300      	str	r3, [sp, #0]
   pll[0].fin = ppll->fin;
1a00071e:	6963      	ldr	r3, [r4, #20]
1a000720:	9305      	str	r3, [sp, #20]
   pll[0].srcin = ppll->srcin;
1a000722:	7923      	ldrb	r3, [r4, #4]
1a000724:	f88d 3004 	strb.w	r3, [sp, #4]
   pll_calc_divs(freq, &pll[0]);
1a000728:	4628      	mov	r0, r5
1a00072a:	4669      	mov	r1, sp
1a00072c:	f7ff ff98 	bl	1a000660 <pll_calc_divs>
   if (pll[0].fout == freq) {
1a000730:	9b06      	ldr	r3, [sp, #24]
1a000732:	42ab      	cmp	r3, r5
1a000734:	d107      	bne.n	1a000746 <pll_get_frac+0x3e>
       *ppll = pll[0];
1a000736:	466d      	mov	r5, sp
1a000738:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00073a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00073c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000740:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
       return ;
1a000744:	e05b      	b.n	1a0007fe <pll_get_frac+0xf6>
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
   if (val < 0)
1a000746:	1aeb      	subs	r3, r5, r3
1a000748:	d500      	bpl.n	1a00074c <pll_get_frac+0x44>
       return -val;
1a00074a:	425b      	negs	r3, r3
   pll_calc_divs(freq, &pll[0]);
   if (pll[0].fout == freq) {
       *ppll = pll[0];
       return ;
   }
   diff[0] = ABS(freq - pll[0].fout);
1a00074c:	461e      	mov	r6, r3

   /* Try non-Integer mode */
   pll[2].ctrl = (1 << 6);
1a00074e:	2340      	movs	r3, #64	; 0x40
1a000750:	9310      	str	r3, [sp, #64]	; 0x40
   pll[2].fin = ppll->fin;
1a000752:	6963      	ldr	r3, [r4, #20]
1a000754:	9315      	str	r3, [sp, #84]	; 0x54
   pll[2].srcin = ppll->srcin;
1a000756:	7923      	ldrb	r3, [r4, #4]
1a000758:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
   pll_calc_divs(freq, &pll[2]);
1a00075c:	4628      	mov	r0, r5
1a00075e:	a910      	add	r1, sp, #64	; 0x40
1a000760:	f7ff ff7e 	bl	1a000660 <pll_calc_divs>
   if (pll[2].fout == freq) {
1a000764:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a000766:	42ab      	cmp	r3, r5
1a000768:	d107      	bne.n	1a00077a <pll_get_frac+0x72>
       *ppll = pll[2];
1a00076a:	ad10      	add	r5, sp, #64	; 0x40
1a00076c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00076e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000770:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000774:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
       return ;
1a000778:	e041      	b.n	1a0007fe <pll_get_frac+0xf6>
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
   if (val < 0)
1a00077a:	1aeb      	subs	r3, r5, r3
1a00077c:	d500      	bpl.n	1a000780 <pll_get_frac+0x78>
       return -val;
1a00077e:	425b      	negs	r3, r3
   if (pll[2].fout == freq) {
       *ppll = pll[2];
       return ;
   }

   diff[2] = ABS(freq - pll[2].fout);
1a000780:	461f      	mov	r7, r3
   /* Try integer mode */
   pll[1].ctrl = (1 << 6);
1a000782:	2340      	movs	r3, #64	; 0x40
1a000784:	9308      	str	r3, [sp, #32]
   pll[1].fin = ppll->fin;
1a000786:	6963      	ldr	r3, [r4, #20]
1a000788:	930d      	str	r3, [sp, #52]	; 0x34
   pll[1].srcin = ppll->srcin;
1a00078a:	7923      	ldrb	r3, [r4, #4]
1a00078c:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
   pll_calc_divs(freq, &pll[1]);
1a000790:	4628      	mov	r0, r5
1a000792:	a908      	add	r1, sp, #32
1a000794:	f7ff ff64 	bl	1a000660 <pll_calc_divs>
   if (pll[1].fout == freq) {
1a000798:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a00079a:	42ab      	cmp	r3, r5
1a00079c:	d107      	bne.n	1a0007ae <pll_get_frac+0xa6>
       *ppll = pll[1];
1a00079e:	ad08      	add	r5, sp, #32
1a0007a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0007a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0007a4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0007a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
       return ;
1a0007ac:	e027      	b.n	1a0007fe <pll_get_frac+0xf6>
/*****************************************************************************
 * Private functions
 ****************************************************************************/
__STATIC_INLINE uint32_t ABS(int val)
{
   if (val < 0)
1a0007ae:	1aed      	subs	r5, r5, r3
1a0007b0:	d500      	bpl.n	1a0007b4 <pll_get_frac+0xac>
       return -val;
1a0007b2:	426d      	negs	r5, r5
       return ;
   }
   diff[1] = ABS(freq - pll[1].fout);

   /* Find the min of 3 and return */
   if (diff[0] <= diff[1]) {
1a0007b4:	42ae      	cmp	r6, r5
1a0007b6:	dc11      	bgt.n	1a0007dc <pll_get_frac+0xd4>
       if (diff[0] <= diff[2]) {
1a0007b8:	42be      	cmp	r6, r7
1a0007ba:	dc07      	bgt.n	1a0007cc <pll_get_frac+0xc4>
           *ppll = pll[0];
1a0007bc:	466d      	mov	r5, sp
1a0007be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0007c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0007c2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0007c6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0007ca:	e018      	b.n	1a0007fe <pll_get_frac+0xf6>
       } else {
           *ppll = pll[2];
1a0007cc:	ad10      	add	r5, sp, #64	; 0x40
1a0007ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0007d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0007d2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0007d6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0007da:	e010      	b.n	1a0007fe <pll_get_frac+0xf6>
       }
   } else {
       if (diff[1] <= diff[2]) {
1a0007dc:	42af      	cmp	r7, r5
1a0007de:	db07      	blt.n	1a0007f0 <pll_get_frac+0xe8>
           *ppll = pll[1];
1a0007e0:	ad08      	add	r5, sp, #32
1a0007e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0007e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0007e6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0007ea:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0007ee:	e006      	b.n	1a0007fe <pll_get_frac+0xf6>
       } else {
           *ppll = pll[2];
1a0007f0:	ad10      	add	r5, sp, #64	; 0x40
1a0007f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0007f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0007f6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0007fa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
       }
   }
}
1a0007fe:	b019      	add	sp, #100	; 0x64
1a000800:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a000802:	bf00      	nop

1a000804 <Chip_Clock_FindBaseClock>:
   return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a000804:	b430      	push	{r4, r5}
   CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
   int i = 0;
1a000806:	2300      	movs	r3, #0
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
   CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a000808:	211c      	movs	r1, #28
   int i = 0;

   while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a00080a:	e010      	b.n	1a00082e <Chip_Clock_FindBaseClock+0x2a>
       if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a00080c:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a000810:	0052      	lsls	r2, r2, #1
1a000812:	4d0d      	ldr	r5, [pc, #52]	; (1a000848 <Chip_Clock_FindBaseClock+0x44>)
1a000814:	5aaa      	ldrh	r2, [r5, r2]
1a000816:	4282      	cmp	r2, r0
1a000818:	d806      	bhi.n	1a000828 <Chip_Clock_FindBaseClock+0x24>
1a00081a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a00081e:	0052      	lsls	r2, r2, #1
1a000820:	442a      	add	r2, r5
1a000822:	8852      	ldrh	r2, [r2, #2]
1a000824:	4282      	cmp	r2, r0
1a000826:	d201      	bcs.n	1a00082c <Chip_Clock_FindBaseClock+0x28>
           baseclk = periph_to_base[i].clkbase;
       }
       else {
           i++;
1a000828:	3301      	adds	r3, #1
1a00082a:	e000      	b.n	1a00082e <Chip_Clock_FindBaseClock+0x2a>
   CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
   int i = 0;

   while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
       if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
           baseclk = periph_to_base[i].clkbase;
1a00082c:	4621      	mov	r1, r4
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
   CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
   int i = 0;

   while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a00082e:	291c      	cmp	r1, #28
1a000830:	d107      	bne.n	1a000842 <Chip_Clock_FindBaseClock+0x3e>
1a000832:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a000836:	0052      	lsls	r2, r2, #1
1a000838:	4c03      	ldr	r4, [pc, #12]	; (1a000848 <Chip_Clock_FindBaseClock+0x44>)
1a00083a:	4422      	add	r2, r4
1a00083c:	7914      	ldrb	r4, [r2, #4]
1a00083e:	428c      	cmp	r4, r1
1a000840:	d1e4      	bne.n	1a00080c <Chip_Clock_FindBaseClock+0x8>
           i++;
       }
   }

   return baseclk;
}
1a000842:	4608      	mov	r0, r1
1a000844:	bc30      	pop	{r4, r5}
1a000846:	4770      	bx	lr
1a000848:	1a0013f0 	.word	0x1a0013f0

1a00084c <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a00084c:	b082      	sub	sp, #8
   volatile uint32_t delay = 1000;
1a00084e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a000852:	9301      	str	r3, [sp, #4]

   uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a000854:	4a0d      	ldr	r2, [pc, #52]	; (1a00088c <Chip_Clock_EnableCrystal+0x40>)
1a000856:	6993      	ldr	r3, [r2, #24]

   /* Clear bypass mode */
   OldCrystalConfig &= (~2);
1a000858:	f023 0102 	bic.w	r1, r3, #2
   if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a00085c:	6992      	ldr	r2, [r2, #24]
1a00085e:	428a      	cmp	r2, r1
1a000860:	d001      	beq.n	1a000866 <Chip_Clock_EnableCrystal+0x1a>
       LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a000862:	4a0a      	ldr	r2, [pc, #40]	; (1a00088c <Chip_Clock_EnableCrystal+0x40>)
1a000864:	6191      	str	r1, [r2, #24]
   }

   /* Enable crystal oscillator */
   OldCrystalConfig &= (~1);
1a000866:	f023 0303 	bic.w	r3, r3, #3
   if (OscRateIn >= 20000000) {
1a00086a:	4a09      	ldr	r2, [pc, #36]	; (1a000890 <Chip_Clock_EnableCrystal+0x44>)
1a00086c:	6811      	ldr	r1, [r2, #0]
1a00086e:	4a09      	ldr	r2, [pc, #36]	; (1a000894 <Chip_Clock_EnableCrystal+0x48>)
1a000870:	4291      	cmp	r1, r2
1a000872:	d901      	bls.n	1a000878 <Chip_Clock_EnableCrystal+0x2c>
       OldCrystalConfig |= 4;  /* Set high frequency mode */
1a000874:	f043 0304 	orr.w	r3, r3, #4

   }
   LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a000878:	4a04      	ldr	r2, [pc, #16]	; (1a00088c <Chip_Clock_EnableCrystal+0x40>)
1a00087a:	6193      	str	r3, [r2, #24]

   /* Delay for 250uSec */
   while(delay--) {}
1a00087c:	9b01      	ldr	r3, [sp, #4]
1a00087e:	1e5a      	subs	r2, r3, #1
1a000880:	9201      	str	r2, [sp, #4]
1a000882:	2b00      	cmp	r3, #0
1a000884:	d1fa      	bne.n	1a00087c <Chip_Clock_EnableCrystal+0x30>
}
1a000886:	b002      	add	sp, #8
1a000888:	4770      	bx	lr
1a00088a:	bf00      	nop
1a00088c:	40050000 	.word	0x40050000
1a000890:	1a0014c8 	.word	0x1a0014c8
1a000894:	01312cff 	.word	0x01312cff

1a000898 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
   uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a000898:	3012      	adds	r0, #18
1a00089a:	4b05      	ldr	r3, [pc, #20]	; (1a0008b0 <Chip_Clock_GetDividerSource+0x18>)
1a00089c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

   if (reg & 1) {  /* divider is powered down */
1a0008a0:	f010 0f01 	tst.w	r0, #1
1a0008a4:	d102      	bne.n	1a0008ac <Chip_Clock_GetDividerSource+0x14>
       return CLKINPUT_PD;
   }

   return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0008a6:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0008aa:	4770      	bx	lr
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
   uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];

   if (reg & 1) {  /* divider is powered down */
       return CLKINPUT_PD;
1a0008ac:	2011      	movs	r0, #17
   }

   return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a0008ae:	4770      	bx	lr
1a0008b0:	40050000 	.word	0x40050000

1a0008b4 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
   return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a0008b4:	f100 0212 	add.w	r2, r0, #18
1a0008b8:	4b03      	ldr	r3, [pc, #12]	; (1a0008c8 <Chip_Clock_GetDividerDivisor+0x14>)
1a0008ba:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a0008be:	4b03      	ldr	r3, [pc, #12]	; (1a0008cc <Chip_Clock_GetDividerDivisor+0x18>)
1a0008c0:	5c18      	ldrb	r0, [r3, r0]
}
1a0008c2:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a0008c6:	4770      	bx	lr
1a0008c8:	40050000 	.word	0x40050000
1a0008cc:	1a0013e8 	.word	0x1a0013e8

1a0008d0 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a0008d0:	b508      	push	{r3, lr}
   uint32_t rate = 0;

   switch (input) {
1a0008d2:	2810      	cmp	r0, #16
1a0008d4:	d80a      	bhi.n	1a0008ec <Chip_Clock_GetClockInputHz+0x1c>
1a0008d6:	e8df f000 	tbb	[pc, r0]
1a0008da:	0b42      	.short	0x0b42
1a0008dc:	091f160d 	.word	0x091f160d
1a0008e0:	2b282522 	.word	0x2b282522
1a0008e4:	322e0909 	.word	0x322e0909
1a0008e8:	3a36      	.short	0x3a36
1a0008ea:	3e          	.byte	0x3e
1a0008eb:	00          	.byte	0x00
}

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
   uint32_t rate = 0;
1a0008ec:	2000      	movs	r0, #0
1a0008ee:	bd08      	pop	{r3, pc}
   case CLKIN_32K:
       rate = CRYSTAL_32K_FREQ_IN;
       break;

   case CLKIN_IRC:
       rate = CGU_IRC_FREQ;
1a0008f0:	481e      	ldr	r0, [pc, #120]	; (1a00096c <Chip_Clock_GetClockInputHz+0x9c>)
       break;
1a0008f2:	bd08      	pop	{r3, pc}

   case CLKIN_ENET_RX:
       if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a0008f4:	4b1e      	ldr	r3, [pc, #120]	; (1a000970 <Chip_Clock_GetClockInputHz+0xa0>)
1a0008f6:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0008fa:	f003 0307 	and.w	r3, r3, #7
1a0008fe:	2b04      	cmp	r3, #4
1a000900:	d130      	bne.n	1a000964 <Chip_Clock_GetClockInputHz+0x94>
}

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
   uint32_t rate = 0;
1a000902:	2000      	movs	r0, #0
1a000904:	bd08      	pop	{r3, pc}
           rate = 25000000;
       }
       break;

   case CLKIN_ENET_TX:
       if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a000906:	4b1a      	ldr	r3, [pc, #104]	; (1a000970 <Chip_Clock_GetClockInputHz+0xa0>)
1a000908:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a00090c:	f003 0307 	and.w	r3, r3, #7
1a000910:	2b04      	cmp	r3, #4
1a000912:	d029      	beq.n	1a000968 <Chip_Clock_GetClockInputHz+0x98>
           rate = 25000000; /* MII uses 25 MHz */
1a000914:	4817      	ldr	r0, [pc, #92]	; (1a000974 <Chip_Clock_GetClockInputHz+0xa4>)
1a000916:	bd08      	pop	{r3, pc}
           rate = 50000000; /* RMII uses 50 MHz */
       }
       break;

   case CLKIN_CLKIN:
       rate = ExtRateIn;
1a000918:	4b17      	ldr	r3, [pc, #92]	; (1a000978 <Chip_Clock_GetClockInputHz+0xa8>)
1a00091a:	6818      	ldr	r0, [r3, #0]
       break;
1a00091c:	bd08      	pop	{r3, pc}

   case CLKIN_CRYSTAL:
       rate = OscRateIn;
1a00091e:	4b17      	ldr	r3, [pc, #92]	; (1a00097c <Chip_Clock_GetClockInputHz+0xac>)
1a000920:	6818      	ldr	r0, [r3, #0]
       break;
1a000922:	bd08      	pop	{r3, pc}

   case CLKIN_USBPLL:
       rate = audio_usb_pll_freq[CGU_USB_PLL];
1a000924:	4b16      	ldr	r3, [pc, #88]	; (1a000980 <Chip_Clock_GetClockInputHz+0xb0>)
1a000926:	6818      	ldr	r0, [r3, #0]
       break;
1a000928:	bd08      	pop	{r3, pc}

   case CLKIN_AUDIOPLL:
       rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a00092a:	4b15      	ldr	r3, [pc, #84]	; (1a000980 <Chip_Clock_GetClockInputHz+0xb0>)
1a00092c:	6858      	ldr	r0, [r3, #4]
       break;
1a00092e:	bd08      	pop	{r3, pc}

   case CLKIN_MAINPLL:
       rate = Chip_Clock_GetMainPLLHz();
1a000930:	f000 f86a 	bl	1a000a08 <Chip_Clock_GetMainPLLHz>
       break;
1a000934:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVA:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a000936:	2100      	movs	r1, #0
1a000938:	f000 f89a 	bl	1a000a70 <Chip_Clock_GetDivRate>
       break;
1a00093c:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVB:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a00093e:	2101      	movs	r1, #1
1a000940:	f000 f896 	bl	1a000a70 <Chip_Clock_GetDivRate>
       break;
1a000944:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVC:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a000946:	2102      	movs	r1, #2
1a000948:	f000 f892 	bl	1a000a70 <Chip_Clock_GetDivRate>
       break;
1a00094c:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVD:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a00094e:	2103      	movs	r1, #3
1a000950:	f000 f88e 	bl	1a000a70 <Chip_Clock_GetDivRate>
       break;
1a000954:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVE:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a000956:	2104      	movs	r1, #4
1a000958:	f000 f88a 	bl	1a000a70 <Chip_Clock_GetDivRate>
       break;
1a00095c:	bd08      	pop	{r3, pc}
{
   uint32_t rate = 0;

   switch (input) {
   case CLKIN_32K:
       rate = CRYSTAL_32K_FREQ_IN;
1a00095e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
1a000962:	bd08      	pop	{r3, pc}
       break;

   case CLKIN_ENET_RX:
       if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
           /* MII mode requires 25MHz clock */
           rate = 25000000;
1a000964:	4803      	ldr	r0, [pc, #12]	; (1a000974 <Chip_Clock_GetClockInputHz+0xa4>)
1a000966:	bd08      	pop	{r3, pc}

   case CLKIN_ENET_TX:
       if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
           rate = 25000000; /* MII uses 25 MHz */
       } else {
           rate = 50000000; /* RMII uses 50 MHz */
1a000968:	4806      	ldr	r0, [pc, #24]	; (1a000984 <Chip_Clock_GetClockInputHz+0xb4>)
   default:
       break;
   }

   return rate;
}
1a00096a:	bd08      	pop	{r3, pc}
1a00096c:	00b71b00 	.word	0x00b71b00
1a000970:	40043000 	.word	0x40043000
1a000974:	017d7840 	.word	0x017d7840
1a000978:	1a0014cc 	.word	0x1a0014cc
1a00097c:	1a0014c8 	.word	0x1a0014c8
1a000980:	10000008 	.word	0x10000008
1a000984:	02faf080 	.word	0x02faf080

1a000988 <Chip_Clock_CalcMainPLLValue>:
   while(delay--) {}
}

/* Calculate the Main PLL div values */
int Chip_Clock_CalcMainPLLValue(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000988:	b538      	push	{r3, r4, r5, lr}
1a00098a:	4605      	mov	r5, r0
1a00098c:	460c      	mov	r4, r1
   ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a00098e:	7908      	ldrb	r0, [r1, #4]
1a000990:	f7ff ff9e 	bl	1a0008d0 <Chip_Clock_GetClockInputHz>
1a000994:	6160      	str	r0, [r4, #20]

   /* Do sanity check on frequency */
   if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a000996:	4b19      	ldr	r3, [pc, #100]	; (1a0009fc <Chip_Clock_CalcMainPLLValue+0x74>)
1a000998:	442b      	add	r3, r5
1a00099a:	4a19      	ldr	r2, [pc, #100]	; (1a000a00 <Chip_Clock_CalcMainPLLValue+0x78>)
1a00099c:	4293      	cmp	r3, r2
1a00099e:	d821      	bhi.n	1a0009e4 <Chip_Clock_CalcMainPLLValue+0x5c>
1a0009a0:	b318      	cbz	r0, 1a0009ea <Chip_Clock_CalcMainPLLValue+0x62>
       return -1;
   }

   ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a0009a2:	2380      	movs	r3, #128	; 0x80
1a0009a4:	6023      	str	r3, [r4, #0]
   ppll->nsel = 0;
1a0009a6:	2300      	movs	r3, #0
1a0009a8:	60a3      	str	r3, [r4, #8]
   ppll->psel = 0;
1a0009aa:	60e3      	str	r3, [r4, #12]
   ppll->msel = freq / ppll->fin;
1a0009ac:	fbb5 f3f0 	udiv	r3, r5, r0
1a0009b0:	6123      	str	r3, [r4, #16]

   if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a0009b2:	4a14      	ldr	r2, [pc, #80]	; (1a000a04 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a0009b4:	4295      	cmp	r5, r2
1a0009b6:	d903      	bls.n	1a0009c0 <Chip_Clock_CalcMainPLLValue+0x38>
1a0009b8:	fb03 f000 	mul.w	r0, r3, r0
1a0009bc:	42a8      	cmp	r0, r5
1a0009be:	d007      	beq.n	1a0009d0 <Chip_Clock_CalcMainPLLValue+0x48>
       pll_get_frac(freq, ppll);
1a0009c0:	4628      	mov	r0, r5
1a0009c2:	4621      	mov	r1, r4
1a0009c4:	f7ff fea0 	bl	1a000708 <pll_get_frac>
       if (!ppll->nsel) {
1a0009c8:	68a3      	ldr	r3, [r4, #8]
1a0009ca:	b18b      	cbz	r3, 1a0009f0 <Chip_Clock_CalcMainPLLValue+0x68>
           return -1;
       }
       ppll->nsel --;
1a0009cc:	3b01      	subs	r3, #1
1a0009ce:	60a3      	str	r3, [r4, #8]
   }

   if (ppll->msel == 0) {
1a0009d0:	6923      	ldr	r3, [r4, #16]
1a0009d2:	b183      	cbz	r3, 1a0009f6 <Chip_Clock_CalcMainPLLValue+0x6e>
       return - 1;
   }

   if (ppll->psel) {
1a0009d4:	68e2      	ldr	r2, [r4, #12]
1a0009d6:	b10a      	cbz	r2, 1a0009dc <Chip_Clock_CalcMainPLLValue+0x54>
       ppll->psel --;
1a0009d8:	3a01      	subs	r2, #1
1a0009da:	60e2      	str	r2, [r4, #12]
   }

   ppll->msel --;
1a0009dc:	3b01      	subs	r3, #1
1a0009de:	6123      	str	r3, [r4, #16]

   return 0;
1a0009e0:	2000      	movs	r0, #0
1a0009e2:	bd38      	pop	{r3, r4, r5, pc}
{
   ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);

   /* Do sanity check on frequency */
   if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
       return -1;
1a0009e4:	f04f 30ff 	mov.w	r0, #4294967295
1a0009e8:	bd38      	pop	{r3, r4, r5, pc}
1a0009ea:	f04f 30ff 	mov.w	r0, #4294967295
1a0009ee:	bd38      	pop	{r3, r4, r5, pc}
   ppll->msel = freq / ppll->fin;

   if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
       pll_get_frac(freq, ppll);
       if (!ppll->nsel) {
           return -1;
1a0009f0:	f04f 30ff 	mov.w	r0, #4294967295
1a0009f4:	bd38      	pop	{r3, r4, r5, pc}
       }
       ppll->nsel --;
   }

   if (ppll->msel == 0) {
       return - 1;
1a0009f6:	f04f 30ff 	mov.w	r0, #4294967295
   }

   ppll->msel --;

   return 0;
}
1a0009fa:	bd38      	pop	{r3, r4, r5, pc}
1a0009fc:	ff6b3a10 	.word	0xff6b3a10
1a000a00:	0b940510 	.word	0x0b940510
1a000a04:	094c5eff 	.word	0x094c5eff

1a000a08 <Chip_Clock_GetMainPLLHz>:
   return freq;
}

/* Returns the frequency of the main PLL */
uint32_t Chip_Clock_GetMainPLLHz(void)
{
1a000a08:	b570      	push	{r4, r5, r6, lr}
1a000a0a:	b082      	sub	sp, #8
   uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a000a0c:	4d16      	ldr	r5, [pc, #88]	; (1a000a68 <Chip_Clock_GetMainPLLHz+0x60>)
1a000a0e:	6c6c      	ldr	r4, [r5, #68]	; 0x44
   uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a000a10:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a000a14:	f7ff ff5c 	bl	1a0008d0 <Chip_Clock_GetClockInputHz>
1a000a18:	4606      	mov	r6, r0
   uint32_t msel, nsel, psel, direct, fbsel;
   uint32_t m, n, p;
   const uint8_t ptab[] = {1, 2, 4, 8};
1a000a1a:	4b14      	ldr	r3, [pc, #80]	; (1a000a6c <Chip_Clock_GetMainPLLHz+0x64>)
1a000a1c:	6818      	ldr	r0, [r3, #0]
1a000a1e:	9001      	str	r0, [sp, #4]

   /* No lock? */
   if (!(LPC_CGU->PLL1_STAT & 1)) {
1a000a20:	6c28      	ldr	r0, [r5, #64]	; 0x40
1a000a22:	f010 0001 	ands.w	r0, r0, #1
1a000a26:	d01d      	beq.n	1a000a64 <Chip_Clock_GetMainPLLHz+0x5c>
       return 0;
   }

   msel = (PLLReg >> 16) & 0xFF;
1a000a28:	f3c4 4007 	ubfx	r0, r4, #16, #8
   nsel = (PLLReg >> 12) & 0x3;
1a000a2c:	f3c4 3201 	ubfx	r2, r4, #12, #2
   psel = (PLLReg >> 8) & 0x3;
1a000a30:	f3c4 2101 	ubfx	r1, r4, #8, #2
   direct = (PLLReg >> 7) & 0x1;
   fbsel = (PLLReg >> 6) & 0x1;
1a000a34:	f3c4 1580 	ubfx	r5, r4, #6, #1

   m = msel + 1;
1a000a38:	1c43      	adds	r3, r0, #1
   n = nsel + 1;
1a000a3a:	3201      	adds	r2, #1
   p = ptab[psel];
1a000a3c:	a802      	add	r0, sp, #8
1a000a3e:	4401      	add	r1, r0
1a000a40:	f811 0c04 	ldrb.w	r0, [r1, #-4]

   if (direct || fbsel) {
1a000a44:	f014 0f80 	tst.w	r4, #128	; 0x80
1a000a48:	d100      	bne.n	1a000a4c <Chip_Clock_GetMainPLLHz+0x44>
1a000a4a:	b125      	cbz	r5, 1a000a56 <Chip_Clock_GetMainPLLHz+0x4e>
       return m * (freq / n);
1a000a4c:	fbb6 f0f2 	udiv	r0, r6, r2
1a000a50:	fb03 f000 	mul.w	r0, r3, r0
1a000a54:	e006      	b.n	1a000a64 <Chip_Clock_GetMainPLLHz+0x5c>
   }

   return (m / (2 * p)) * (freq / n);
1a000a56:	0040      	lsls	r0, r0, #1
1a000a58:	fbb3 f3f0 	udiv	r3, r3, r0
1a000a5c:	fbb6 f0f2 	udiv	r0, r6, r2
1a000a60:	fb00 f003 	mul.w	r0, r0, r3
}
1a000a64:	b002      	add	sp, #8
1a000a66:	bd70      	pop	{r4, r5, r6, pc}
1a000a68:	40050000 	.word	0x40050000
1a000a6c:	1a0013e4 	.word	0x1a0013e4

1a000a70 <Chip_Clock_GetDivRate>:
   return TestHz;
}

/* Returns clock rate out of a divider */
static uint32_t Chip_Clock_GetDivRate(CHIP_CGU_CLKIN_T clock, CHIP_CGU_IDIV_T divider)
{
1a000a70:	b538      	push	{r3, r4, r5, lr}
1a000a72:	460c      	mov	r4, r1
   CHIP_CGU_CLKIN_T input;
   uint32_t div;

   input = Chip_Clock_GetDividerSource(divider);
1a000a74:	4608      	mov	r0, r1
1a000a76:	f7ff ff0f 	bl	1a000898 <Chip_Clock_GetDividerSource>
1a000a7a:	4605      	mov	r5, r0
   div = Chip_Clock_GetDividerDivisor(divider);
1a000a7c:	4620      	mov	r0, r4
1a000a7e:	f7ff ff19 	bl	1a0008b4 <Chip_Clock_GetDividerDivisor>
1a000a82:	4604      	mov	r4, r0
   return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a000a84:	4628      	mov	r0, r5
1a000a86:	f7ff ff23 	bl	1a0008d0 <Chip_Clock_GetClockInputHz>
1a000a8a:	3401      	adds	r4, #1
}
1a000a8c:	fbb0 f0f4 	udiv	r0, r0, r4
1a000a90:	bd38      	pop	{r3, r4, r5, pc}
1a000a92:	bf00      	nop

1a000a94 <Chip_Clock_SetBaseClock>:
   return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a000a94:	b430      	push	{r4, r5}
   uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a000a96:	0085      	lsls	r5, r0, #2
1a000a98:	4c0d      	ldr	r4, [pc, #52]	; (1a000ad0 <Chip_Clock_SetBaseClock+0x3c>)
1a000a9a:	5965      	ldr	r5, [r4, r5]

   if (BaseClock < CLK_BASE_NONE) {
1a000a9c:	281b      	cmp	r0, #27
1a000a9e:	d80f      	bhi.n	1a000ac0 <Chip_Clock_SetBaseClock+0x2c>
       if (Input != CLKINPUT_PD) {
1a000aa0:	2911      	cmp	r1, #17
1a000aa2:	d012      	beq.n	1a000aca <Chip_Clock_SetBaseClock+0x36>
           /* Mask off fields we plan to update */
           reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a000aa4:	4c0b      	ldr	r4, [pc, #44]	; (1a000ad4 <Chip_Clock_SetBaseClock+0x40>)
1a000aa6:	402c      	ands	r4, r5

           if (autoblocken) {
1a000aa8:	b10a      	cbz	r2, 1a000aae <Chip_Clock_SetBaseClock+0x1a>
               reg |= (1 << 11);
1a000aaa:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
           }
           if (powerdn) {
1a000aae:	b10b      	cbz	r3, 1a000ab4 <Chip_Clock_SetBaseClock+0x20>
               reg |= (1 << 0);
1a000ab0:	f044 0401 	orr.w	r4, r4, #1
           }

           /* Set clock source */
           reg |= (Input << 24);
1a000ab4:	ea44 6401 	orr.w	r4, r4, r1, lsl #24

           LPC_CGU->BASE_CLK[BaseClock] = reg;
1a000ab8:	0080      	lsls	r0, r0, #2
1a000aba:	4b05      	ldr	r3, [pc, #20]	; (1a000ad0 <Chip_Clock_SetBaseClock+0x3c>)
1a000abc:	501c      	str	r4, [r3, r0]
1a000abe:	e004      	b.n	1a000aca <Chip_Clock_SetBaseClock+0x36>
       }
   }
   else {
       LPC_CGU->BASE_CLK[BaseClock] = reg | 1; /* Power down this base clock */
1a000ac0:	f045 0501 	orr.w	r5, r5, #1
1a000ac4:	0080      	lsls	r0, r0, #2
1a000ac6:	4b02      	ldr	r3, [pc, #8]	; (1a000ad0 <Chip_Clock_SetBaseClock+0x3c>)
1a000ac8:	501d      	str	r5, [r3, r0]
   }
}
1a000aca:	bc30      	pop	{r4, r5}
1a000acc:	4770      	bx	lr
1a000ace:	bf00      	nop
1a000ad0:	4005005c 	.word	0x4005005c
1a000ad4:	e0fff7fe 	.word	0xe0fff7fe

1a000ad8 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
   uint32_t reg;

   if (BaseClock >= CLK_BASE_NONE) {
1a000ad8:	281b      	cmp	r0, #27
1a000ada:	d808      	bhi.n	1a000aee <Chip_Clock_GetBaseClock+0x16>
       return CLKINPUT_PD;
   }

   reg = LPC_CGU->BASE_CLK[BaseClock];
1a000adc:	0080      	lsls	r0, r0, #2
1a000ade:	4b06      	ldr	r3, [pc, #24]	; (1a000af8 <Chip_Clock_GetBaseClock+0x20>)
1a000ae0:	5818      	ldr	r0, [r3, r0]

   /* base clock is powered down? */
   if (reg & 1) {
1a000ae2:	f010 0f01 	tst.w	r0, #1
1a000ae6:	d104      	bne.n	1a000af2 <Chip_Clock_GetBaseClock+0x1a>
       return CLKINPUT_PD;
   }

   return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a000ae8:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a000aec:	4770      	bx	lr
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
   uint32_t reg;

   if (BaseClock >= CLK_BASE_NONE) {
       return CLKINPUT_PD;
1a000aee:	2011      	movs	r0, #17
1a000af0:	4770      	bx	lr

   reg = LPC_CGU->BASE_CLK[BaseClock];

   /* base clock is powered down? */
   if (reg & 1) {
       return CLKINPUT_PD;
1a000af2:	2011      	movs	r0, #17
   }

   return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a000af4:	4770      	bx	lr
1a000af6:	bf00      	nop
1a000af8:	4005005c 	.word	0x4005005c

1a000afc <Chip_Clock_GetBaseClocktHz>:
   return rate;
}

/* Returns the frequency of the specified base clock source */
uint32_t Chip_Clock_GetBaseClocktHz(CHIP_CGU_BASE_CLK_T clock)
{
1a000afc:	b508      	push	{r3, lr}
   return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a000afe:	f7ff ffeb 	bl	1a000ad8 <Chip_Clock_GetBaseClock>
1a000b02:	f7ff fee5 	bl	1a0008d0 <Chip_Clock_GetClockInputHz>
}
1a000b06:	bd08      	pop	{r3, pc}

1a000b08 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
   uint32_t reg = 1;

   if (autoen) {
1a000b08:	b909      	cbnz	r1, 1a000b0e <Chip_Clock_EnableOpts+0x6>
}

/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
   uint32_t reg = 1;
1a000b0a:	2101      	movs	r1, #1
1a000b0c:	e000      	b.n	1a000b10 <Chip_Clock_EnableOpts+0x8>

   if (autoen) {
       reg |= (1 << 1);
1a000b0e:	2103      	movs	r1, #3
   }
   if (wakeupen) {
1a000b10:	b10a      	cbz	r2, 1a000b16 <Chip_Clock_EnableOpts+0xe>
       reg |= (1 << 2);
1a000b12:	f041 0104 	orr.w	r1, r1, #4
   }

   /* Not all clocks support a divider, but we won't check that here. Only
      dividers of 1 and 2 are allowed. Assume 1 if not 2 */
   if (div == 2) {
1a000b16:	2b02      	cmp	r3, #2
1a000b18:	d101      	bne.n	1a000b1e <Chip_Clock_EnableOpts+0x16>
       reg |= (1 << 5);
1a000b1a:	f041 0120 	orr.w	r1, r1, #32
   }

   /* Setup peripheral clock and start running */
   if (clk >= CLK_CCU2_START) {
1a000b1e:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000b22:	d305      	bcc.n	1a000b30 <Chip_Clock_EnableOpts+0x28>
       LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a000b24:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a000b28:	4b04      	ldr	r3, [pc, #16]	; (1a000b3c <Chip_Clock_EnableOpts+0x34>)
1a000b2a:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a000b2e:	4770      	bx	lr
   }
   else {
       LPC_CCU1->CLKCCU[clk].CFG = reg;
1a000b30:	3020      	adds	r0, #32
1a000b32:	4b03      	ldr	r3, [pc, #12]	; (1a000b40 <Chip_Clock_EnableOpts+0x38>)
1a000b34:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a000b38:	4770      	bx	lr
1a000b3a:	bf00      	nop
1a000b3c:	40052000 	.word	0x40052000
1a000b40:	40051000 	.word	0x40051000

1a000b44 <Chip_Clock_GetRate>:
   LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a000b44:	b510      	push	{r4, lr}
   CHIP_CGU_BASE_CLK_T baseclk;
   uint32_t reg, div, rate;

   /* Get CCU config register for clock */
   if (clk >= CLK_CCU2_START) {
1a000b46:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000b4a:	d305      	bcc.n	1a000b58 <Chip_Clock_GetRate+0x14>
       reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a000b4c:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a000b50:	4a0d      	ldr	r2, [pc, #52]	; (1a000b88 <Chip_Clock_GetRate+0x44>)
1a000b52:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a000b56:	e004      	b.n	1a000b62 <Chip_Clock_GetRate+0x1e>
   }
   else {
       reg = LPC_CCU1->CLKCCU[clk].CFG;
1a000b58:	f100 0320 	add.w	r3, r0, #32
1a000b5c:	4a0b      	ldr	r2, [pc, #44]	; (1a000b8c <Chip_Clock_GetRate+0x48>)
1a000b5e:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
   }

   /* Is the clock enabled? */
   if (reg & 1) {
1a000b62:	f014 0f01 	tst.w	r4, #1
1a000b66:	d00c      	beq.n	1a000b82 <Chip_Clock_GetRate+0x3e>
       /* Get base clock for this peripheral clock */
       baseclk = Chip_Clock_FindBaseClock(clk);
1a000b68:	f7ff fe4c 	bl	1a000804 <Chip_Clock_FindBaseClock>

       /* Get base clock rate */
       rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a000b6c:	f7ff ffc6 	bl	1a000afc <Chip_Clock_GetBaseClocktHz>

       /* Get divider for this clock */
       if (((reg >> 5) & 0x7) == 0) {
1a000b70:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a000b74:	d101      	bne.n	1a000b7a <Chip_Clock_GetRate+0x36>
           div = 1;
1a000b76:	2301      	movs	r3, #1
1a000b78:	e000      	b.n	1a000b7c <Chip_Clock_GetRate+0x38>
       }
       else {
           div = 2;/* No other dividers supported */
1a000b7a:	2302      	movs	r3, #2

       }
       rate = rate / div;
1a000b7c:	fbb0 f0f3 	udiv	r0, r0, r3
1a000b80:	bd10      	pop	{r4, pc}
   }
   else {
       rate = 0;
1a000b82:	2000      	movs	r0, #0
   }

   return rate;
}
1a000b84:	bd10      	pop	{r4, pc}
1a000b86:	bf00      	nop
1a000b88:	40052000 	.word	0x40052000
1a000b8c:	40051000 	.word	0x40051000

1a000b90 <fpuInit>:
 * Public functions
 ****************************************************************************/

/* Early initialization of the FPU */
void fpuInit(void)
{
1a000b90:	b084      	sub	sp, #16
   volatile uint32_t Cpacr;
   volatile uint32_t Mvfr0;
   volatile uint32_t Mvfr1;
   char vfpPresent = 0;

   Mvfr0 = *regMvfr0;
1a000b92:	4b10      	ldr	r3, [pc, #64]	; (1a000bd4 <fpuInit+0x44>)
1a000b94:	681b      	ldr	r3, [r3, #0]
1a000b96:	9302      	str	r3, [sp, #8]
   Mvfr1 = *regMvfr1;
1a000b98:	4b0f      	ldr	r3, [pc, #60]	; (1a000bd8 <fpuInit+0x48>)
1a000b9a:	681b      	ldr	r3, [r3, #0]
1a000b9c:	9301      	str	r3, [sp, #4]

   vfpPresent = ((SCB_MVFR0_RESET == Mvfr0) && (SCB_MVFR1_RESET == Mvfr1));
1a000b9e:	9a02      	ldr	r2, [sp, #8]
1a000ba0:	4b0e      	ldr	r3, [pc, #56]	; (1a000bdc <fpuInit+0x4c>)
1a000ba2:	429a      	cmp	r2, r3
1a000ba4:	d105      	bne.n	1a000bb2 <fpuInit+0x22>
1a000ba6:	9a01      	ldr	r2, [sp, #4]
1a000ba8:	4b0d      	ldr	r3, [pc, #52]	; (1a000be0 <fpuInit+0x50>)
1a000baa:	429a      	cmp	r2, r3
1a000bac:	d003      	beq.n	1a000bb6 <fpuInit+0x26>
1a000bae:	2300      	movs	r3, #0
1a000bb0:	e002      	b.n	1a000bb8 <fpuInit+0x28>
1a000bb2:	2300      	movs	r3, #0
1a000bb4:	e000      	b.n	1a000bb8 <fpuInit+0x28>
1a000bb6:	2301      	movs	r3, #1

   if (vfpPresent) {
1a000bb8:	f013 0fff 	tst.w	r3, #255	; 0xff
1a000bbc:	d008      	beq.n	1a000bd0 <fpuInit+0x40>
       Cpacr = *regCpacr;
1a000bbe:	4a09      	ldr	r2, [pc, #36]	; (1a000be4 <fpuInit+0x54>)
1a000bc0:	6813      	ldr	r3, [r2, #0]
1a000bc2:	9303      	str	r3, [sp, #12]
       Cpacr |= (0xF << 20);
1a000bc4:	9b03      	ldr	r3, [sp, #12]
1a000bc6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a000bca:	9303      	str	r3, [sp, #12]
       *regCpacr = Cpacr;  // enable CP10 and CP11 for full access
1a000bcc:	9b03      	ldr	r3, [sp, #12]
1a000bce:	6013      	str	r3, [r2, #0]
   }
#endif /* __FPU_PRESENT != 0 */
}
1a000bd0:	b004      	add	sp, #16
1a000bd2:	4770      	bx	lr
1a000bd4:	e000ef40 	.word	0xe000ef40
1a000bd8:	e000ef44 	.word	0xe000ef44
1a000bdc:	10110021 	.word	0x10110021
1a000be0:	11000011 	.word	0x11000011
1a000be4:	e000ed88 	.word	0xe000ed88

1a000be8 <ResetISR>:
// not debug) by setting the define 'DONT_RESET_ON_RESTART'.
//
#ifndef DONT_RESET_ON_RESTART

    // Disable interrupts
    __asm volatile ("cpsid i");
1a000be8:	b672      	cpsid	i
    // Note that we do not use the CMSIS register access mechanism,
    // as there is no guarantee that the project has been configured
    // to use CMSIS.

    // Write to LPC_RGU->RESET_CTRL0
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a000bea:	4a17      	ldr	r2, [pc, #92]	; (1a000c48 <ResetISR+0x60>)
1a000bec:	4b17      	ldr	r3, [pc, #92]	; (1a000c4c <ResetISR+0x64>)
1a000bee:	601a      	str	r2, [r3, #0]
    // GPIO_RST|AES_RST|ETHERNET_RST|SDIO_RST|DMA_RST|
    // USB1_RST|USB0_RST|LCD_RST|M0_SUB_RST

    // Write to LPC_RGU->RESET_CTRL1
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a000bf0:	4a17      	ldr	r2, [pc, #92]	; (1a000c50 <ResetISR+0x68>)
1a000bf2:	3304      	adds	r3, #4
1a000bf4:	601a      	str	r2, [r3, #0]
    // RITIMER_RST|TIMER3_RST|TIMER2_RST|TIMER1_RST|TIMER0_RST

    // Clear all pending interrupts in the NVIC
    volatile unsigned int *NVIC_ICPR = (unsigned int *) 0xE000E280;
    unsigned int irqpendloop;
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000bf6:	2300      	movs	r3, #0
1a000bf8:	e005      	b.n	1a000c06 <ResetISR+0x1e>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a000bfa:	f04f 31ff 	mov.w	r1, #4294967295
1a000bfe:	4a15      	ldr	r2, [pc, #84]	; (1a000c54 <ResetISR+0x6c>)
1a000c00:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    // RITIMER_RST|TIMER3_RST|TIMER2_RST|TIMER1_RST|TIMER0_RST

    // Clear all pending interrupts in the NVIC
    volatile unsigned int *NVIC_ICPR = (unsigned int *) 0xE000E280;
    unsigned int irqpendloop;
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a000c04:	3301      	adds	r3, #1
1a000c06:	2b07      	cmp	r3, #7
1a000c08:	d9f7      	bls.n	1a000bfa <ResetISR+0x12>
// Reset entry point for your code.
// Sets up a simple runtime environment and initializes the C/C++
// library.
//
//*****************************************************************************
void ResetISR(void) {
1a000c0a:	b510      	push	{r4, lr}
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
    }

    // Reenable interrupts
    __asm volatile ("cpsie i");
1a000c0c:	b662      	cpsie	i

#endif  // ifndef DONT_RESET_ON_RESTART
// *************************************************************

#if defined (__USE_LPCOPEN)
    SystemInit();
1a000c0e:	f000 f8d1 	bl	1a000db4 <SystemInit>
    //
    unsigned int LoadAddr, ExeAddr, SectionLen;
    unsigned int *SectionTableAddr;

    // Load base address of Global Section Table
    SectionTableAddr = &__data_section_table;
1a000c12:	4b11      	ldr	r3, [pc, #68]	; (1a000c58 <ResetISR+0x70>)

    // Copy the data sections from flash to SRAM.
    while (SectionTableAddr < &__data_section_table_end) {
1a000c14:	e007      	b.n	1a000c26 <ResetISR+0x3e>
        LoadAddr = *SectionTableAddr++;
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
1a000c16:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a000c1a:	6818      	ldr	r0, [r3, #0]
1a000c1c:	6859      	ldr	r1, [r3, #4]
1a000c1e:	689a      	ldr	r2, [r3, #8]
1a000c20:	f7ff fabe 	bl	1a0001a0 <data_init>

    // Copy the data sections from flash to SRAM.
    while (SectionTableAddr < &__data_section_table_end) {
        LoadAddr = *SectionTableAddr++;
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
1a000c24:	4623      	mov	r3, r4

    // Load base address of Global Section Table
    SectionTableAddr = &__data_section_table;

    // Copy the data sections from flash to SRAM.
    while (SectionTableAddr < &__data_section_table_end) {
1a000c26:	4a0d      	ldr	r2, [pc, #52]	; (1a000c5c <ResetISR+0x74>)
1a000c28:	4293      	cmp	r3, r2
1a000c2a:	d3f4      	bcc.n	1a000c16 <ResetISR+0x2e>
1a000c2c:	e006      	b.n	1a000c3c <ResetISR+0x54>
        data_init(LoadAddr, ExeAddr, SectionLen);
    }
    // At this point, SectionTableAddr = &__bss_section_table;
    // Zero fill the bss segment
    while (SectionTableAddr < &__bss_section_table_end) {
        ExeAddr = *SectionTableAddr++;
1a000c2e:	461c      	mov	r4, r3
        SectionLen = *SectionTableAddr++;
        bss_init(ExeAddr, SectionLen);
1a000c30:	f854 0b08 	ldr.w	r0, [r4], #8
1a000c34:	6859      	ldr	r1, [r3, #4]
1a000c36:	f7ff fac1 	bl	1a0001bc <bss_init>
    }
    // At this point, SectionTableAddr = &__bss_section_table;
    // Zero fill the bss segment
    while (SectionTableAddr < &__bss_section_table_end) {
        ExeAddr = *SectionTableAddr++;
        SectionLen = *SectionTableAddr++;
1a000c3a:	4623      	mov	r3, r4
        SectionLen = *SectionTableAddr++;
        data_init(LoadAddr, ExeAddr, SectionLen);
    }
    // At this point, SectionTableAddr = &__bss_section_table;
    // Zero fill the bss segment
    while (SectionTableAddr < &__bss_section_table_end) {
1a000c3c:	4a08      	ldr	r2, [pc, #32]	; (1a000c60 <ResetISR+0x78>)
1a000c3e:	4293      	cmp	r3, r2
1a000c40:	d3f5      	bcc.n	1a000c2e <ResetISR+0x46>

#if defined (__REDLIB__)
    // Call the Redlib library, which in turn calls main()
    __main();
#else
    main();
1a000c42:	f7ff fb6d 	bl	1a000320 <main>
    //
    // main() shouldn't return, but if it does, we'll just enter an infinite loop
    //
    while (1) {
        ;
    }
1a000c46:	e7fe      	b.n	1a000c46 <ResetISR+0x5e>
1a000c48:	10df1000 	.word	0x10df1000
1a000c4c:	40053100 	.word	0x40053100
1a000c50:	01dff7ff 	.word	0x01dff7ff
1a000c54:	e000e280 	.word	0xe000e280
1a000c58:	1a000114 	.word	0x1a000114
1a000c5c:	1a000150 	.word	0x1a000150
1a000c60:	1a000178 	.word	0x1a000178

1a000c64 <Board_SetupMuxing>:
 * Public functions
 ****************************************************************************/

/* Sets up system pin muxing */
void Board_SetupMuxing(void)
{
1a000c64:	b410      	push	{r4}
 * @return Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
   uint32_t ix;
   for (ix = 0; ix < arrayLength; ix++ ) {
1a000c66:	2300      	movs	r3, #0
1a000c68:	e00c      	b.n	1a000c84 <Board_SetupMuxing+0x20>
       Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a000c6a:	4a09      	ldr	r2, [pc, #36]	; (1a000c90 <Board_SetupMuxing+0x2c>)
1a000c6c:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a000c70:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a000c74:	784a      	ldrb	r2, [r1, #1]
1a000c76:	8848      	ldrh	r0, [r1, #2]
 * @note   Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
   LPC_SCU->SFSP[port][pin] = modefunc;
1a000c78:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a000c7c:	4905      	ldr	r1, [pc, #20]	; (1a000c94 <Board_SetupMuxing+0x30>)
1a000c7e:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
 * @return Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
   uint32_t ix;
   for (ix = 0; ix < arrayLength; ix++ ) {
1a000c82:	3301      	adds	r3, #1
1a000c84:	2b17      	cmp	r3, #23
1a000c86:	d9f0      	bls.n	1a000c6a <Board_SetupMuxing+0x6>
   /* Setup system level pin muxing */
   Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a000c88:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000c8c:	4770      	bx	lr
1a000c8e:	bf00      	nop
1a000c90:	1a001468 	.word	0x1a001468
1a000c94:	40086000 	.word	0x40086000

1a000c98 <Board_SetupClocking>:

/* Set up and initialize clocking prior to call to main */
void Board_SetupClocking(void)
{
1a000c98:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
   uint32_t FAValue = Hz / 21510000;

   LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a000c9a:	4a17      	ldr	r2, [pc, #92]	; (1a000cf8 <Board_SetupClocking+0x60>)
1a000c9c:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a000ca0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000ca4:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000ca8:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
   LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a000cac:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a000cb0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000cb4:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a000cb8:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124

   /* Enable Flash acceleration and setup wait states */
   Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);

   /* Setup System core frequency to MAX_CLOCK_FREQ */
   Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a000cbc:	2006      	movs	r0, #6
1a000cbe:	490f      	ldr	r1, [pc, #60]	; (1a000cfc <Board_SetupClocking+0x64>)
1a000cc0:	2201      	movs	r2, #1
1a000cc2:	f7ff fc15 	bl	1a0004f0 <Chip_SetupCoreClock>

   /* Setup system base clocks and initial states. This won't enable and
      disable individual clocks, but sets up the base clock sources for
      each individual peripheral clock. */
   for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a000cc6:	2400      	movs	r4, #0
1a000cc8:	e00a      	b.n	1a000ce0 <Board_SetupClocking+0x48>
       Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a000cca:	4a0d      	ldr	r2, [pc, #52]	; (1a000d00 <Board_SetupClocking+0x68>)
1a000ccc:	eb02 0384 	add.w	r3, r2, r4, lsl #2
1a000cd0:	f812 0024 	ldrb.w	r0, [r2, r4, lsl #2]
1a000cd4:	7859      	ldrb	r1, [r3, #1]
1a000cd6:	789a      	ldrb	r2, [r3, #2]
1a000cd8:	78db      	ldrb	r3, [r3, #3]
1a000cda:	f7ff fedb 	bl	1a000a94 <Chip_Clock_SetBaseClock>
   Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);

   /* Setup system base clocks and initial states. This won't enable and
      disable individual clocks, but sets up the base clock sources for
      each individual peripheral clock. */
   for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a000cde:	3401      	adds	r4, #1
1a000ce0:	2c02      	cmp	r4, #2
1a000ce2:	d9f2      	bls.n	1a000cca <Board_SetupClocking+0x32>
       Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
                               InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
   }

   /* Reset and enable 32Khz oscillator */
   LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a000ce4:	4b04      	ldr	r3, [pc, #16]	; (1a000cf8 <Board_SetupClocking+0x60>)
1a000ce6:	685a      	ldr	r2, [r3, #4]
1a000ce8:	f022 020c 	bic.w	r2, r2, #12
1a000cec:	605a      	str	r2, [r3, #4]
   LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a000cee:	685a      	ldr	r2, [r3, #4]
1a000cf0:	f042 0203 	orr.w	r2, r2, #3
1a000cf4:	605a      	str	r2, [r3, #4]
1a000cf6:	bd10      	pop	{r4, pc}
1a000cf8:	40043000 	.word	0x40043000
1a000cfc:	0c28cb00 	.word	0x0c28cb00
1a000d00:	1a00145c 	.word	0x1a00145c

1a000d04 <Board_SystemInit>:
}

/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a000d04:	b508      	push	{r3, lr}
   /* Setup system clocking and memory. This is done early to allow the
      application and tools to clear memory and use scatter loading to
      external memory. */
   Board_SetupMuxing();
1a000d06:	f7ff ffad 	bl	1a000c64 <Board_SetupMuxing>
   Board_SetupClocking();
1a000d0a:	f7ff ffc5 	bl	1a000c98 <Board_SetupClocking>
1a000d0e:	bd08      	pop	{r3, pc}

1a000d10 <Board_LED_Init>:
   }
#endif
}

static void Board_LED_Init()
{
1a000d10:	b470      	push	{r4, r5, r6}
   uint32_t idx;

   for (idx = 0; idx < (sizeof(gpioLEDBits) / sizeof(io_port_t)); ++idx) {
1a000d12:	2200      	movs	r2, #0
1a000d14:	e014      	b.n	1a000d40 <Board_LED_Init+0x30>
       /* Set pin direction and init to off */
       Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, gpioLEDBits[idx].port, gpioLEDBits[idx].pin);
1a000d16:	4b0c      	ldr	r3, [pc, #48]	; (1a000d48 <Board_LED_Init+0x38>)
1a000d18:	f813 4012 	ldrb.w	r4, [r3, r2, lsl #1]
1a000d1c:	eb03 0342 	add.w	r3, r3, r2, lsl #1
1a000d20:	7859      	ldrb	r1, [r3, #1]
 * @param  pin     : GPIO pin to set direction on as output
 * @return Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
   pGPIO->DIR[port] |= 1UL << pin;
1a000d22:	480a      	ldr	r0, [pc, #40]	; (1a000d4c <Board_LED_Init+0x3c>)
1a000d24:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a000d28:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
1a000d2c:	2301      	movs	r3, #1
1a000d2e:	408b      	lsls	r3, r1
1a000d30:	4333      	orrs	r3, r6
1a000d32:	f840 3025 	str.w	r3, [r0, r5, lsl #2]
 * @return Nothing
 * @note   This function replaces Chip_GPIO_WritePortBit()
 */
STATIC INLINE void Chip_GPIO_SetPinState(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin, bool setting)
{
   pGPIO->B[port][pin] = setting;
1a000d36:	eb01 1144 	add.w	r1, r1, r4, lsl #5
1a000d3a:	2300      	movs	r3, #0
1a000d3c:	5443      	strb	r3, [r0, r1]

static void Board_LED_Init()
{
   uint32_t idx;

   for (idx = 0; idx < (sizeof(gpioLEDBits) / sizeof(io_port_t)); ++idx) {
1a000d3e:	3201      	adds	r2, #1
1a000d40:	2a05      	cmp	r2, #5
1a000d42:	d9e8      	bls.n	1a000d16 <Board_LED_Init+0x6>
       /* Set pin direction and init to off */
       Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, gpioLEDBits[idx].port, gpioLEDBits[idx].pin);
       Chip_GPIO_SetPinState(LPC_GPIO_PORT, gpioLEDBits[idx].port, gpioLEDBits[idx].pin, (bool) false);
   }
}
1a000d44:	bc70      	pop	{r4, r5, r6}
1a000d46:	4770      	bx	lr
1a000d48:	1a0014d0 	.word	0x1a0014d0
1a000d4c:	400f4000 	.word	0x400f4000

1a000d50 <Board_UART_Init>:
 * @note   Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
   LPC_SCU->SFSP[port][pin] = modefunc;
1a000d50:	4b03      	ldr	r3, [pc, #12]	; (1a000d60 <Board_UART_Init+0x10>)
1a000d52:	2212      	movs	r2, #18
1a000d54:	f8c3 2310 	str.w	r2, [r3, #784]	; 0x310
1a000d58:	22d1      	movs	r2, #209	; 0xd1
1a000d5a:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
1a000d5e:	4770      	bx	lr
1a000d60:	40086000 	.word	0x40086000

1a000d64 <Board_Debug_Init>:
   Chip_SCU_PinMuxSet(0x2, 1, (SCU_MODE_INACT | SCU_MODE_INBUFF_EN | SCU_MODE_ZIF_DIS | SCU_MODE_FUNC1));/* P2.1 : UART0_RXD */
}

/* Initialize debug output via UART for board */
void Board_Debug_Init(void)
{
1a000d64:	b510      	push	{r4, lr}
#if defined(DEBUG_UART)
   Board_UART_Init(DEBUG_UART);
1a000d66:	4c08      	ldr	r4, [pc, #32]	; (1a000d88 <Board_Debug_Init+0x24>)
1a000d68:	4620      	mov	r0, r4
1a000d6a:	f7ff fff1 	bl	1a000d50 <Board_UART_Init>

   Chip_UART_Init(DEBUG_UART);
1a000d6e:	4620      	mov	r0, r4
1a000d70:	f7ff fb24 	bl	1a0003bc <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, 115200);
1a000d74:	4620      	mov	r0, r4
1a000d76:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000d7a:	f7ff fb47 	bl	1a00040c <Chip_UART_SetBaudFDR>
 *         stop bit, and even (enabled) parity would be
 *         (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
   pUART->LCR = config;
1a000d7e:	2303      	movs	r3, #3
1a000d80:	60e3      	str	r3, [r4, #12]
 * @param  pUART   : Pointer to selected pUART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_TXEnable(LPC_USART_T *pUART)
{
    pUART->TER2 = UART_TER2_TXEN;
1a000d82:	2301      	movs	r3, #1
1a000d84:	65e3      	str	r3, [r4, #92]	; 0x5c
1a000d86:	bd10      	pop	{r4, pc}
1a000d88:	400c1000 	.word	0x400c1000

1a000d8c <Board_Init>:
}

/* Set up and initialize all required blocks and functions related to the
   board hardware */
void Board_Init(void)
{
1a000d8c:	b508      	push	{r3, lr}
   /* Sets up DEBUG UART */
   DEBUGINIT();
1a000d8e:	f7ff ffe9 	bl	1a000d64 <Board_Debug_Init>

   /* Initializes GPIO */
   Chip_GPIO_Init(LPC_GPIO_PORT);
1a000d92:	4806      	ldr	r0, [pc, #24]	; (1a000dac <Board_Init+0x20>)
1a000d94:	f7ff fc58 	bl	1a000648 <Chip_GPIO_Init>

   /* Initialize LEDs */
   Board_LED_Init();
1a000d98:	f7ff ffba 	bl	1a000d10 <Board_LED_Init>
 * RMII PHY, and must be called before calling any Ethernet
 * functions.
 */
STATIC INLINE void Chip_ENET_RMIIEnable(LPC_ENET_T *pENET)
{
   LPC_CREG->CREG6 |= 0x4;
1a000d9c:	4a04      	ldr	r2, [pc, #16]	; (1a000db0 <Board_Init+0x24>)
1a000d9e:	f8d2 312c 	ldr.w	r3, [r2, #300]	; 0x12c
1a000da2:	f043 0304 	orr.w	r3, r3, #4
1a000da6:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
1a000daa:	bd08      	pop	{r3, pc}
1a000dac:	400f4000 	.word	0x400f4000
1a000db0:	40043000 	.word	0x40043000

1a000db4 <SystemInit>:
 * Public functions
 ****************************************************************************/

/* Set up and initialize hardware prior to call to main */
void SystemInit(void)
{
1a000db4:	b508      	push	{r3, lr}

   *pSCB_VTOR = (unsigned int) &__Vectors;
#endif

#if defined(__FPU_PRESENT) && __FPU_PRESENT == 1
   fpuInit();
1a000db6:	f7ff feeb 	bl	1a000b90 <fpuInit>
#if defined(NO_BOARD_LIB)
   /* Chip specific SystemInit */
   Chip_SystemInit();
#else
   /* Board specific SystemInit */
   Board_SystemInit();
1a000dba:	f7ff ffa3 	bl	1a000d04 <Board_SystemInit>
1a000dbe:	bd08      	pop	{r3, pc}

1a000dc0 <zerosAsm>:
/*
 * el array se incrementa cada 4, en la ultima posicion la tengo en vector + (longitud - 1)*4
 */

zerosAsm:
   push {lr}  				/* guardamos la direccion de retorno en la pila */
1a000dc0:	b500      	push	{lr}
   ldr r2, =0x00000000	/* cargo el registro en cero */
1a000dc2:	4a04      	ldr	r2, [pc, #16]	; (1a000dd4 <lazo+0xc>)
   sub r1, 1			/* decremento el registro longitud */
1a000dc4:	f1a1 0101 	sub.w	r1, r1, #1

1a000dc8 <lazo>:

lazo:
   str r2, [r0, r1, LSL 2]
1a000dc8:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
   subs r1, 1
1a000dcc:	3901      	subs	r1, #1
   bne lazo
1a000dce:	d1fb      	bne.n	1a000dc8 <lazo>

   ldr r2, [r0]
1a000dd0:	6802      	ldr	r2, [r0, #0]
	/* las unicas instrucciones con las que accedo a memoria son load y store */




	pop {pc}   /* retorno */
1a000dd2:	bd00      	pop	{pc}
 * el array se incrementa cada 4, en la ultima posicion la tengo en vector + (longitud - 1)*4
 */

zerosAsm:
   push {lr}  				/* guardamos la direccion de retorno en la pila */
   ldr r2, =0x00000000	/* cargo el registro en cero */
1a000dd4:	00000000 	.word	0x00000000

1a000dd8 <asmSum>:

 * etiqueta que tiene que coincidir con el nombre de la funcion.
*/

asmSum:
    push {lr}  /* guardamos la direccion de retorno en la pila */
1a000dd8:	b500      	push	{lr}
	add r0, r1 /* r0 = r0 + r1 */
1a000dda:	4408      	add	r0, r1
	pop {pc}   /* retorno */
1a000ddc:	bd00      	pop	{pc}
	...

1a000de0 <__aeabi_uldivmod>:
1a000de0:	b953      	cbnz	r3, 1a000df8 <__aeabi_uldivmod+0x18>
1a000de2:	b94a      	cbnz	r2, 1a000df8 <__aeabi_uldivmod+0x18>
1a000de4:	2900      	cmp	r1, #0
1a000de6:	bf08      	it	eq
1a000de8:	2800      	cmpeq	r0, #0
1a000dea:	bf1c      	itt	ne
1a000dec:	f04f 31ff 	movne.w	r1, #4294967295
1a000df0:	f04f 30ff 	movne.w	r0, #4294967295
1a000df4:	f000 b83c 	b.w	1a000e70 <__aeabi_idiv0>
1a000df8:	b082      	sub	sp, #8
1a000dfa:	46ec      	mov	ip, sp
1a000dfc:	e92d 5000 	stmdb	sp!, {ip, lr}
1a000e00:	f000 f81e 	bl	1a000e40 <__gnu_uldivmod_helper>
1a000e04:	f8dd e004 	ldr.w	lr, [sp, #4]
1a000e08:	b002      	add	sp, #8
1a000e0a:	bc0c      	pop	{r2, r3}
1a000e0c:	4770      	bx	lr
1a000e0e:	bf00      	nop

1a000e10 <__gnu_ldivmod_helper>:
1a000e10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a000e14:	9c06      	ldr	r4, [sp, #24]
1a000e16:	4615      	mov	r5, r2
1a000e18:	4606      	mov	r6, r0
1a000e1a:	460f      	mov	r7, r1
1a000e1c:	4698      	mov	r8, r3
1a000e1e:	f000 f829 	bl	1a000e74 <__divdi3>
1a000e22:	fb05 f301 	mul.w	r3, r5, r1
1a000e26:	fb00 3808 	mla	r8, r0, r8, r3
1a000e2a:	fba5 2300 	umull	r2, r3, r5, r0
1a000e2e:	1ab2      	subs	r2, r6, r2
1a000e30:	4443      	add	r3, r8
1a000e32:	eb67 0303 	sbc.w	r3, r7, r3
1a000e36:	e9c4 2300 	strd	r2, r3, [r4]
1a000e3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a000e3e:	bf00      	nop

1a000e40 <__gnu_uldivmod_helper>:
1a000e40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a000e44:	9c06      	ldr	r4, [sp, #24]
1a000e46:	4690      	mov	r8, r2
1a000e48:	4606      	mov	r6, r0
1a000e4a:	460f      	mov	r7, r1
1a000e4c:	461d      	mov	r5, r3
1a000e4e:	f000 f95f 	bl	1a001110 <__udivdi3>
1a000e52:	fb00 f505 	mul.w	r5, r0, r5
1a000e56:	fba0 2308 	umull	r2, r3, r0, r8
1a000e5a:	fb08 5501 	mla	r5, r8, r1, r5
1a000e5e:	1ab2      	subs	r2, r6, r2
1a000e60:	442b      	add	r3, r5
1a000e62:	eb67 0303 	sbc.w	r3, r7, r3
1a000e66:	e9c4 2300 	strd	r2, r3, [r4]
1a000e6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a000e6e:	bf00      	nop

1a000e70 <__aeabi_idiv0>:
1a000e70:	4770      	bx	lr
1a000e72:	bf00      	nop

1a000e74 <__divdi3>:
1a000e74:	2900      	cmp	r1, #0
1a000e76:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a000e7a:	f2c0 80a6 	blt.w	1a000fca <__divdi3+0x156>
1a000e7e:	2600      	movs	r6, #0
1a000e80:	2b00      	cmp	r3, #0
1a000e82:	f2c0 809c 	blt.w	1a000fbe <__divdi3+0x14a>
1a000e86:	4688      	mov	r8, r1
1a000e88:	4694      	mov	ip, r2
1a000e8a:	469e      	mov	lr, r3
1a000e8c:	4615      	mov	r5, r2
1a000e8e:	4604      	mov	r4, r0
1a000e90:	460f      	mov	r7, r1
1a000e92:	2b00      	cmp	r3, #0
1a000e94:	d13d      	bne.n	1a000f12 <__divdi3+0x9e>
1a000e96:	428a      	cmp	r2, r1
1a000e98:	d959      	bls.n	1a000f4e <__divdi3+0xda>
1a000e9a:	fab2 f382 	clz	r3, r2
1a000e9e:	b13b      	cbz	r3, 1a000eb0 <__divdi3+0x3c>
1a000ea0:	f1c3 0220 	rsb	r2, r3, #32
1a000ea4:	409f      	lsls	r7, r3
1a000ea6:	fa20 f202 	lsr.w	r2, r0, r2
1a000eaa:	409d      	lsls	r5, r3
1a000eac:	4317      	orrs	r7, r2
1a000eae:	409c      	lsls	r4, r3
1a000eb0:	0c29      	lsrs	r1, r5, #16
1a000eb2:	0c22      	lsrs	r2, r4, #16
1a000eb4:	fbb7 fef1 	udiv	lr, r7, r1
1a000eb8:	b2a8      	uxth	r0, r5
1a000eba:	fb01 771e 	mls	r7, r1, lr, r7
1a000ebe:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
1a000ec2:	fb00 f30e 	mul.w	r3, r0, lr
1a000ec6:	42bb      	cmp	r3, r7
1a000ec8:	d90a      	bls.n	1a000ee0 <__divdi3+0x6c>
1a000eca:	197f      	adds	r7, r7, r5
1a000ecc:	f10e 32ff 	add.w	r2, lr, #4294967295
1a000ed0:	f080 8105 	bcs.w	1a0010de <__divdi3+0x26a>
1a000ed4:	42bb      	cmp	r3, r7
1a000ed6:	f240 8102 	bls.w	1a0010de <__divdi3+0x26a>
1a000eda:	f1ae 0e02 	sub.w	lr, lr, #2
1a000ede:	442f      	add	r7, r5
1a000ee0:	1aff      	subs	r7, r7, r3
1a000ee2:	b2a4      	uxth	r4, r4
1a000ee4:	fbb7 f3f1 	udiv	r3, r7, r1
1a000ee8:	fb01 7713 	mls	r7, r1, r3, r7
1a000eec:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
1a000ef0:	fb00 f003 	mul.w	r0, r0, r3
1a000ef4:	42b8      	cmp	r0, r7
1a000ef6:	d908      	bls.n	1a000f0a <__divdi3+0x96>
1a000ef8:	197f      	adds	r7, r7, r5
1a000efa:	f103 32ff 	add.w	r2, r3, #4294967295
1a000efe:	f080 80f0 	bcs.w	1a0010e2 <__divdi3+0x26e>
1a000f02:	42b8      	cmp	r0, r7
1a000f04:	f240 80ed 	bls.w	1a0010e2 <__divdi3+0x26e>
1a000f08:	3b02      	subs	r3, #2
1a000f0a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
1a000f0e:	2200      	movs	r2, #0
1a000f10:	e003      	b.n	1a000f1a <__divdi3+0xa6>
1a000f12:	428b      	cmp	r3, r1
1a000f14:	d90f      	bls.n	1a000f36 <__divdi3+0xc2>
1a000f16:	2200      	movs	r2, #0
1a000f18:	4613      	mov	r3, r2
1a000f1a:	1c34      	adds	r4, r6, #0
1a000f1c:	bf18      	it	ne
1a000f1e:	2401      	movne	r4, #1
1a000f20:	4260      	negs	r0, r4
1a000f22:	f04f 0500 	mov.w	r5, #0
1a000f26:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
1a000f2a:	4058      	eors	r0, r3
1a000f2c:	4051      	eors	r1, r2
1a000f2e:	1900      	adds	r0, r0, r4
1a000f30:	4169      	adcs	r1, r5
1a000f32:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a000f36:	fab3 f283 	clz	r2, r3
1a000f3a:	2a00      	cmp	r2, #0
1a000f3c:	f040 8086 	bne.w	1a00104c <__divdi3+0x1d8>
1a000f40:	428b      	cmp	r3, r1
1a000f42:	d302      	bcc.n	1a000f4a <__divdi3+0xd6>
1a000f44:	4584      	cmp	ip, r0
1a000f46:	f200 80db 	bhi.w	1a001100 <__divdi3+0x28c>
1a000f4a:	2301      	movs	r3, #1
1a000f4c:	e7e5      	b.n	1a000f1a <__divdi3+0xa6>
1a000f4e:	b912      	cbnz	r2, 1a000f56 <__divdi3+0xe2>
1a000f50:	2301      	movs	r3, #1
1a000f52:	fbb3 f5f2 	udiv	r5, r3, r2
1a000f56:	fab5 f085 	clz	r0, r5
1a000f5a:	2800      	cmp	r0, #0
1a000f5c:	d13b      	bne.n	1a000fd6 <__divdi3+0x162>
1a000f5e:	1b78      	subs	r0, r7, r5
1a000f60:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a000f64:	fa1f fc85 	uxth.w	ip, r5
1a000f68:	2201      	movs	r2, #1
1a000f6a:	fbb0 f8fe 	udiv	r8, r0, lr
1a000f6e:	0c21      	lsrs	r1, r4, #16
1a000f70:	fb0e 0718 	mls	r7, lr, r8, r0
1a000f74:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
1a000f78:	fb0c f308 	mul.w	r3, ip, r8
1a000f7c:	42bb      	cmp	r3, r7
1a000f7e:	d907      	bls.n	1a000f90 <__divdi3+0x11c>
1a000f80:	197f      	adds	r7, r7, r5
1a000f82:	f108 31ff 	add.w	r1, r8, #4294967295
1a000f86:	d202      	bcs.n	1a000f8e <__divdi3+0x11a>
1a000f88:	42bb      	cmp	r3, r7
1a000f8a:	f200 80bd 	bhi.w	1a001108 <__divdi3+0x294>
1a000f8e:	4688      	mov	r8, r1
1a000f90:	1aff      	subs	r7, r7, r3
1a000f92:	b2a4      	uxth	r4, r4
1a000f94:	fbb7 f3fe 	udiv	r3, r7, lr
1a000f98:	fb0e 7713 	mls	r7, lr, r3, r7
1a000f9c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
1a000fa0:	fb0c fc03 	mul.w	ip, ip, r3
1a000fa4:	45bc      	cmp	ip, r7
1a000fa6:	d907      	bls.n	1a000fb8 <__divdi3+0x144>
1a000fa8:	197f      	adds	r7, r7, r5
1a000faa:	f103 31ff 	add.w	r1, r3, #4294967295
1a000fae:	d202      	bcs.n	1a000fb6 <__divdi3+0x142>
1a000fb0:	45bc      	cmp	ip, r7
1a000fb2:	f200 80a7 	bhi.w	1a001104 <__divdi3+0x290>
1a000fb6:	460b      	mov	r3, r1
1a000fb8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a000fbc:	e7ad      	b.n	1a000f1a <__divdi3+0xa6>
1a000fbe:	4252      	negs	r2, r2
1a000fc0:	ea6f 0606 	mvn.w	r6, r6
1a000fc4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
1a000fc8:	e75d      	b.n	1a000e86 <__divdi3+0x12>
1a000fca:	4240      	negs	r0, r0
1a000fcc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a000fd0:	f04f 36ff 	mov.w	r6, #4294967295
1a000fd4:	e754      	b.n	1a000e80 <__divdi3+0xc>
1a000fd6:	f1c0 0220 	rsb	r2, r0, #32
1a000fda:	fa24 f102 	lsr.w	r1, r4, r2
1a000fde:	fa07 f300 	lsl.w	r3, r7, r0
1a000fe2:	4085      	lsls	r5, r0
1a000fe4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a000fe8:	40d7      	lsrs	r7, r2
1a000fea:	4319      	orrs	r1, r3
1a000fec:	fbb7 f2fe 	udiv	r2, r7, lr
1a000ff0:	0c0b      	lsrs	r3, r1, #16
1a000ff2:	fb0e 7712 	mls	r7, lr, r2, r7
1a000ff6:	fa1f fc85 	uxth.w	ip, r5
1a000ffa:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
1a000ffe:	fb0c f702 	mul.w	r7, ip, r2
1a001002:	429f      	cmp	r7, r3
1a001004:	fa04 f400 	lsl.w	r4, r4, r0
1a001008:	d907      	bls.n	1a00101a <__divdi3+0x1a6>
1a00100a:	195b      	adds	r3, r3, r5
1a00100c:	f102 30ff 	add.w	r0, r2, #4294967295
1a001010:	d274      	bcs.n	1a0010fc <__divdi3+0x288>
1a001012:	429f      	cmp	r7, r3
1a001014:	d972      	bls.n	1a0010fc <__divdi3+0x288>
1a001016:	3a02      	subs	r2, #2
1a001018:	442b      	add	r3, r5
1a00101a:	1bdf      	subs	r7, r3, r7
1a00101c:	b289      	uxth	r1, r1
1a00101e:	fbb7 f8fe 	udiv	r8, r7, lr
1a001022:	fb0e 7318 	mls	r3, lr, r8, r7
1a001026:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a00102a:	fb0c f708 	mul.w	r7, ip, r8
1a00102e:	429f      	cmp	r7, r3
1a001030:	d908      	bls.n	1a001044 <__divdi3+0x1d0>
1a001032:	195b      	adds	r3, r3, r5
1a001034:	f108 31ff 	add.w	r1, r8, #4294967295
1a001038:	d25c      	bcs.n	1a0010f4 <__divdi3+0x280>
1a00103a:	429f      	cmp	r7, r3
1a00103c:	d95a      	bls.n	1a0010f4 <__divdi3+0x280>
1a00103e:	f1a8 0802 	sub.w	r8, r8, #2
1a001042:	442b      	add	r3, r5
1a001044:	1bd8      	subs	r0, r3, r7
1a001046:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
1a00104a:	e78e      	b.n	1a000f6a <__divdi3+0xf6>
1a00104c:	f1c2 0320 	rsb	r3, r2, #32
1a001050:	fa2c f103 	lsr.w	r1, ip, r3
1a001054:	fa0e fe02 	lsl.w	lr, lr, r2
1a001058:	fa20 f703 	lsr.w	r7, r0, r3
1a00105c:	ea41 0e0e 	orr.w	lr, r1, lr
1a001060:	fa08 f002 	lsl.w	r0, r8, r2
1a001064:	fa28 f103 	lsr.w	r1, r8, r3
1a001068:	ea4f 451e 	mov.w	r5, lr, lsr #16
1a00106c:	4338      	orrs	r0, r7
1a00106e:	fbb1 f8f5 	udiv	r8, r1, r5
1a001072:	0c03      	lsrs	r3, r0, #16
1a001074:	fb05 1118 	mls	r1, r5, r8, r1
1a001078:	fa1f f78e 	uxth.w	r7, lr
1a00107c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
1a001080:	fb07 f308 	mul.w	r3, r7, r8
1a001084:	428b      	cmp	r3, r1
1a001086:	fa0c fc02 	lsl.w	ip, ip, r2
1a00108a:	d909      	bls.n	1a0010a0 <__divdi3+0x22c>
1a00108c:	eb11 010e 	adds.w	r1, r1, lr
1a001090:	f108 39ff 	add.w	r9, r8, #4294967295
1a001094:	d230      	bcs.n	1a0010f8 <__divdi3+0x284>
1a001096:	428b      	cmp	r3, r1
1a001098:	d92e      	bls.n	1a0010f8 <__divdi3+0x284>
1a00109a:	f1a8 0802 	sub.w	r8, r8, #2
1a00109e:	4471      	add	r1, lr
1a0010a0:	1ac9      	subs	r1, r1, r3
1a0010a2:	b280      	uxth	r0, r0
1a0010a4:	fbb1 f3f5 	udiv	r3, r1, r5
1a0010a8:	fb05 1113 	mls	r1, r5, r3, r1
1a0010ac:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
1a0010b0:	fb07 f703 	mul.w	r7, r7, r3
1a0010b4:	428f      	cmp	r7, r1
1a0010b6:	d908      	bls.n	1a0010ca <__divdi3+0x256>
1a0010b8:	eb11 010e 	adds.w	r1, r1, lr
1a0010bc:	f103 30ff 	add.w	r0, r3, #4294967295
1a0010c0:	d216      	bcs.n	1a0010f0 <__divdi3+0x27c>
1a0010c2:	428f      	cmp	r7, r1
1a0010c4:	d914      	bls.n	1a0010f0 <__divdi3+0x27c>
1a0010c6:	3b02      	subs	r3, #2
1a0010c8:	4471      	add	r1, lr
1a0010ca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a0010ce:	1bc9      	subs	r1, r1, r7
1a0010d0:	fba3 890c 	umull	r8, r9, r3, ip
1a0010d4:	4549      	cmp	r1, r9
1a0010d6:	d309      	bcc.n	1a0010ec <__divdi3+0x278>
1a0010d8:	d005      	beq.n	1a0010e6 <__divdi3+0x272>
1a0010da:	2200      	movs	r2, #0
1a0010dc:	e71d      	b.n	1a000f1a <__divdi3+0xa6>
1a0010de:	4696      	mov	lr, r2
1a0010e0:	e6fe      	b.n	1a000ee0 <__divdi3+0x6c>
1a0010e2:	4613      	mov	r3, r2
1a0010e4:	e711      	b.n	1a000f0a <__divdi3+0x96>
1a0010e6:	4094      	lsls	r4, r2
1a0010e8:	4544      	cmp	r4, r8
1a0010ea:	d2f6      	bcs.n	1a0010da <__divdi3+0x266>
1a0010ec:	3b01      	subs	r3, #1
1a0010ee:	e7f4      	b.n	1a0010da <__divdi3+0x266>
1a0010f0:	4603      	mov	r3, r0
1a0010f2:	e7ea      	b.n	1a0010ca <__divdi3+0x256>
1a0010f4:	4688      	mov	r8, r1
1a0010f6:	e7a5      	b.n	1a001044 <__divdi3+0x1d0>
1a0010f8:	46c8      	mov	r8, r9
1a0010fa:	e7d1      	b.n	1a0010a0 <__divdi3+0x22c>
1a0010fc:	4602      	mov	r2, r0
1a0010fe:	e78c      	b.n	1a00101a <__divdi3+0x1a6>
1a001100:	4613      	mov	r3, r2
1a001102:	e70a      	b.n	1a000f1a <__divdi3+0xa6>
1a001104:	3b02      	subs	r3, #2
1a001106:	e757      	b.n	1a000fb8 <__divdi3+0x144>
1a001108:	f1a8 0802 	sub.w	r8, r8, #2
1a00110c:	442f      	add	r7, r5
1a00110e:	e73f      	b.n	1a000f90 <__divdi3+0x11c>

1a001110 <__udivdi3>:
1a001110:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a001114:	2b00      	cmp	r3, #0
1a001116:	d144      	bne.n	1a0011a2 <__udivdi3+0x92>
1a001118:	428a      	cmp	r2, r1
1a00111a:	4615      	mov	r5, r2
1a00111c:	4604      	mov	r4, r0
1a00111e:	d94f      	bls.n	1a0011c0 <__udivdi3+0xb0>
1a001120:	fab2 f782 	clz	r7, r2
1a001124:	460e      	mov	r6, r1
1a001126:	b14f      	cbz	r7, 1a00113c <__udivdi3+0x2c>
1a001128:	f1c7 0320 	rsb	r3, r7, #32
1a00112c:	40b9      	lsls	r1, r7
1a00112e:	fa20 f603 	lsr.w	r6, r0, r3
1a001132:	fa02 f507 	lsl.w	r5, r2, r7
1a001136:	430e      	orrs	r6, r1
1a001138:	fa00 f407 	lsl.w	r4, r0, r7
1a00113c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001140:	0c23      	lsrs	r3, r4, #16
1a001142:	fbb6 f0fe 	udiv	r0, r6, lr
1a001146:	b2af      	uxth	r7, r5
1a001148:	fb0e 6110 	mls	r1, lr, r0, r6
1a00114c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a001150:	fb07 f100 	mul.w	r1, r7, r0
1a001154:	4299      	cmp	r1, r3
1a001156:	d909      	bls.n	1a00116c <__udivdi3+0x5c>
1a001158:	195b      	adds	r3, r3, r5
1a00115a:	f100 32ff 	add.w	r2, r0, #4294967295
1a00115e:	f080 80ec 	bcs.w	1a00133a <__udivdi3+0x22a>
1a001162:	4299      	cmp	r1, r3
1a001164:	f240 80e9 	bls.w	1a00133a <__udivdi3+0x22a>
1a001168:	3802      	subs	r0, #2
1a00116a:	442b      	add	r3, r5
1a00116c:	1a5a      	subs	r2, r3, r1
1a00116e:	b2a4      	uxth	r4, r4
1a001170:	fbb2 f3fe 	udiv	r3, r2, lr
1a001174:	fb0e 2213 	mls	r2, lr, r3, r2
1a001178:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
1a00117c:	fb07 f703 	mul.w	r7, r7, r3
1a001180:	4297      	cmp	r7, r2
1a001182:	d908      	bls.n	1a001196 <__udivdi3+0x86>
1a001184:	1952      	adds	r2, r2, r5
1a001186:	f103 31ff 	add.w	r1, r3, #4294967295
1a00118a:	f080 80d8 	bcs.w	1a00133e <__udivdi3+0x22e>
1a00118e:	4297      	cmp	r7, r2
1a001190:	f240 80d5 	bls.w	1a00133e <__udivdi3+0x22e>
1a001194:	3b02      	subs	r3, #2
1a001196:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
1a00119a:	2600      	movs	r6, #0
1a00119c:	4631      	mov	r1, r6
1a00119e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0011a2:	428b      	cmp	r3, r1
1a0011a4:	d847      	bhi.n	1a001236 <__udivdi3+0x126>
1a0011a6:	fab3 f683 	clz	r6, r3
1a0011aa:	2e00      	cmp	r6, #0
1a0011ac:	d148      	bne.n	1a001240 <__udivdi3+0x130>
1a0011ae:	428b      	cmp	r3, r1
1a0011b0:	d302      	bcc.n	1a0011b8 <__udivdi3+0xa8>
1a0011b2:	4282      	cmp	r2, r0
1a0011b4:	f200 80cd 	bhi.w	1a001352 <__udivdi3+0x242>
1a0011b8:	2001      	movs	r0, #1
1a0011ba:	4631      	mov	r1, r6
1a0011bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0011c0:	b912      	cbnz	r2, 1a0011c8 <__udivdi3+0xb8>
1a0011c2:	2501      	movs	r5, #1
1a0011c4:	fbb5 f5f2 	udiv	r5, r5, r2
1a0011c8:	fab5 f885 	clz	r8, r5
1a0011cc:	f1b8 0f00 	cmp.w	r8, #0
1a0011d0:	d177      	bne.n	1a0012c2 <__udivdi3+0x1b2>
1a0011d2:	1b4a      	subs	r2, r1, r5
1a0011d4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0011d8:	b2af      	uxth	r7, r5
1a0011da:	2601      	movs	r6, #1
1a0011dc:	fbb2 f0fe 	udiv	r0, r2, lr
1a0011e0:	0c23      	lsrs	r3, r4, #16
1a0011e2:	fb0e 2110 	mls	r1, lr, r0, r2
1a0011e6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
1a0011ea:	fb07 f300 	mul.w	r3, r7, r0
1a0011ee:	428b      	cmp	r3, r1
1a0011f0:	d907      	bls.n	1a001202 <__udivdi3+0xf2>
1a0011f2:	1949      	adds	r1, r1, r5
1a0011f4:	f100 32ff 	add.w	r2, r0, #4294967295
1a0011f8:	d202      	bcs.n	1a001200 <__udivdi3+0xf0>
1a0011fa:	428b      	cmp	r3, r1
1a0011fc:	f200 80ba 	bhi.w	1a001374 <__udivdi3+0x264>
1a001200:	4610      	mov	r0, r2
1a001202:	1ac9      	subs	r1, r1, r3
1a001204:	b2a4      	uxth	r4, r4
1a001206:	fbb1 f3fe 	udiv	r3, r1, lr
1a00120a:	fb0e 1113 	mls	r1, lr, r3, r1
1a00120e:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
1a001212:	fb07 f703 	mul.w	r7, r7, r3
1a001216:	42a7      	cmp	r7, r4
1a001218:	d908      	bls.n	1a00122c <__udivdi3+0x11c>
1a00121a:	1964      	adds	r4, r4, r5
1a00121c:	f103 32ff 	add.w	r2, r3, #4294967295
1a001220:	f080 808f 	bcs.w	1a001342 <__udivdi3+0x232>
1a001224:	42a7      	cmp	r7, r4
1a001226:	f240 808c 	bls.w	1a001342 <__udivdi3+0x232>
1a00122a:	3b02      	subs	r3, #2
1a00122c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
1a001230:	4631      	mov	r1, r6
1a001232:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a001236:	2600      	movs	r6, #0
1a001238:	4630      	mov	r0, r6
1a00123a:	4631      	mov	r1, r6
1a00123c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a001240:	f1c6 0420 	rsb	r4, r6, #32
1a001244:	fa22 f504 	lsr.w	r5, r2, r4
1a001248:	40b3      	lsls	r3, r6
1a00124a:	432b      	orrs	r3, r5
1a00124c:	fa20 fc04 	lsr.w	ip, r0, r4
1a001250:	fa01 f706 	lsl.w	r7, r1, r6
1a001254:	fa21 f504 	lsr.w	r5, r1, r4
1a001258:	ea4f 4e13 	mov.w	lr, r3, lsr #16
1a00125c:	ea4c 0707 	orr.w	r7, ip, r7
1a001260:	fbb5 f8fe 	udiv	r8, r5, lr
1a001264:	0c39      	lsrs	r1, r7, #16
1a001266:	fb0e 5518 	mls	r5, lr, r8, r5
1a00126a:	fa1f fc83 	uxth.w	ip, r3
1a00126e:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
1a001272:	fb0c f108 	mul.w	r1, ip, r8
1a001276:	42a9      	cmp	r1, r5
1a001278:	fa02 f206 	lsl.w	r2, r2, r6
1a00127c:	d904      	bls.n	1a001288 <__udivdi3+0x178>
1a00127e:	18ed      	adds	r5, r5, r3
1a001280:	f108 34ff 	add.w	r4, r8, #4294967295
1a001284:	d367      	bcc.n	1a001356 <__udivdi3+0x246>
1a001286:	46a0      	mov	r8, r4
1a001288:	1a6d      	subs	r5, r5, r1
1a00128a:	b2bf      	uxth	r7, r7
1a00128c:	fbb5 f4fe 	udiv	r4, r5, lr
1a001290:	fb0e 5514 	mls	r5, lr, r4, r5
1a001294:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
1a001298:	fb0c fc04 	mul.w	ip, ip, r4
1a00129c:	458c      	cmp	ip, r1
1a00129e:	d904      	bls.n	1a0012aa <__udivdi3+0x19a>
1a0012a0:	18c9      	adds	r1, r1, r3
1a0012a2:	f104 35ff 	add.w	r5, r4, #4294967295
1a0012a6:	d35c      	bcc.n	1a001362 <__udivdi3+0x252>
1a0012a8:	462c      	mov	r4, r5
1a0012aa:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
1a0012ae:	ebcc 0101 	rsb	r1, ip, r1
1a0012b2:	fba4 2302 	umull	r2, r3, r4, r2
1a0012b6:	4299      	cmp	r1, r3
1a0012b8:	d348      	bcc.n	1a00134c <__udivdi3+0x23c>
1a0012ba:	d044      	beq.n	1a001346 <__udivdi3+0x236>
1a0012bc:	4620      	mov	r0, r4
1a0012be:	2600      	movs	r6, #0
1a0012c0:	e76c      	b.n	1a00119c <__udivdi3+0x8c>
1a0012c2:	f1c8 0420 	rsb	r4, r8, #32
1a0012c6:	fa01 f308 	lsl.w	r3, r1, r8
1a0012ca:	fa05 f508 	lsl.w	r5, r5, r8
1a0012ce:	fa20 f704 	lsr.w	r7, r0, r4
1a0012d2:	40e1      	lsrs	r1, r4
1a0012d4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0012d8:	431f      	orrs	r7, r3
1a0012da:	fbb1 f6fe 	udiv	r6, r1, lr
1a0012de:	0c3a      	lsrs	r2, r7, #16
1a0012e0:	fb0e 1116 	mls	r1, lr, r6, r1
1a0012e4:	fa1f fc85 	uxth.w	ip, r5
1a0012e8:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
1a0012ec:	fb0c f206 	mul.w	r2, ip, r6
1a0012f0:	429a      	cmp	r2, r3
1a0012f2:	fa00 f408 	lsl.w	r4, r0, r8
1a0012f6:	d907      	bls.n	1a001308 <__udivdi3+0x1f8>
1a0012f8:	195b      	adds	r3, r3, r5
1a0012fa:	f106 31ff 	add.w	r1, r6, #4294967295
1a0012fe:	d237      	bcs.n	1a001370 <__udivdi3+0x260>
1a001300:	429a      	cmp	r2, r3
1a001302:	d935      	bls.n	1a001370 <__udivdi3+0x260>
1a001304:	3e02      	subs	r6, #2
1a001306:	442b      	add	r3, r5
1a001308:	1a9b      	subs	r3, r3, r2
1a00130a:	b2bf      	uxth	r7, r7
1a00130c:	fbb3 f0fe 	udiv	r0, r3, lr
1a001310:	fb0e 3310 	mls	r3, lr, r0, r3
1a001314:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
1a001318:	fb0c f100 	mul.w	r1, ip, r0
1a00131c:	4299      	cmp	r1, r3
1a00131e:	d907      	bls.n	1a001330 <__udivdi3+0x220>
1a001320:	195b      	adds	r3, r3, r5
1a001322:	f100 32ff 	add.w	r2, r0, #4294967295
1a001326:	d221      	bcs.n	1a00136c <__udivdi3+0x25c>
1a001328:	4299      	cmp	r1, r3
1a00132a:	d91f      	bls.n	1a00136c <__udivdi3+0x25c>
1a00132c:	3802      	subs	r0, #2
1a00132e:	442b      	add	r3, r5
1a001330:	1a5a      	subs	r2, r3, r1
1a001332:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
1a001336:	4667      	mov	r7, ip
1a001338:	e750      	b.n	1a0011dc <__udivdi3+0xcc>
1a00133a:	4610      	mov	r0, r2
1a00133c:	e716      	b.n	1a00116c <__udivdi3+0x5c>
1a00133e:	460b      	mov	r3, r1
1a001340:	e729      	b.n	1a001196 <__udivdi3+0x86>
1a001342:	4613      	mov	r3, r2
1a001344:	e772      	b.n	1a00122c <__udivdi3+0x11c>
1a001346:	40b0      	lsls	r0, r6
1a001348:	4290      	cmp	r0, r2
1a00134a:	d2b7      	bcs.n	1a0012bc <__udivdi3+0x1ac>
1a00134c:	1e60      	subs	r0, r4, #1
1a00134e:	2600      	movs	r6, #0
1a001350:	e724      	b.n	1a00119c <__udivdi3+0x8c>
1a001352:	4630      	mov	r0, r6
1a001354:	e722      	b.n	1a00119c <__udivdi3+0x8c>
1a001356:	42a9      	cmp	r1, r5
1a001358:	d995      	bls.n	1a001286 <__udivdi3+0x176>
1a00135a:	f1a8 0802 	sub.w	r8, r8, #2
1a00135e:	441d      	add	r5, r3
1a001360:	e792      	b.n	1a001288 <__udivdi3+0x178>
1a001362:	458c      	cmp	ip, r1
1a001364:	d9a0      	bls.n	1a0012a8 <__udivdi3+0x198>
1a001366:	3c02      	subs	r4, #2
1a001368:	4419      	add	r1, r3
1a00136a:	e79e      	b.n	1a0012aa <__udivdi3+0x19a>
1a00136c:	4610      	mov	r0, r2
1a00136e:	e7df      	b.n	1a001330 <__udivdi3+0x220>
1a001370:	460e      	mov	r6, r1
1a001372:	e7c9      	b.n	1a001308 <__udivdi3+0x1f8>
1a001374:	3802      	subs	r0, #2
1a001376:	4429      	add	r1, r5
1a001378:	e743      	b.n	1a001202 <__udivdi3+0xf2>
1a00137a:	bf00      	nop

1a00137c <memset>:
1a00137c:	4402      	add	r2, r0
1a00137e:	4603      	mov	r3, r0
1a001380:	4293      	cmp	r3, r2
1a001382:	d002      	beq.n	1a00138a <memset+0xe>
1a001384:	f803 1b01 	strb.w	r1, [r3], #1
1a001388:	e7fa      	b.n	1a001380 <memset+0x4>
1a00138a:	4770      	bx	lr

1a00138c <UART_BClock>:
1a00138c:	01c2 01a2 0182 0162                         ......b.

1a001394 <UART_PClock>:
1a001394:	0081 0082 00a1 00a2                         ........

1a00139c <InitClkStates>:
1a00139c:	0100 0001 0909 0001 090a 0001 0701 0101     ................
1a0013ac:	0902 0001 0906 0001 090c 0101 090d 0001     ................
1a0013bc:	090e 0001 090f 0001 0910 0001 0911 0001     ................
1a0013cc:	0912 0001 0913 0001 1114 0001 1119 0001     ................
1a0013dc:	111a 0001 111b 0001 0201 0804 0f03 0f0f     ................
1a0013ec:	00ff 0000                                   ....

1a0013f0 <periph_to_base>:
1a0013f0:	0000 0005 000a 0020 0024 0009 0040 0040     ...... .$...@.@.
1a001400:	0005 0060 00a6 0004 00c0 00c3 0002 00e0     ..`.............
1a001410:	00e0 0001 0100 0100 0003 0120 0120 0006     .......... . ...
1a001420:	0140 0140 000c 0142 0142 0019 0162 0162     @.@...B.B...b.b.
1a001430:	0013 0182 0182 0012 01a2 01a2 0011 01c2     ................
1a001440:	01c2 0010 01e2 01e2 000f 0202 0202 000e     ................
1a001450:	0222 0222 000d 0223 0223 001c               "."...#.#...

1a00145c <InitClkStates>:
1a00145c:	0308 0001 0307 0001 0f01 0101               ............

1a001468 <pinmuxing>:
1a001468:	0a02 0040 0b02 0040 0c02 0040 0002 0044     ..@...@...@...D.
1a001478:	0102 0044 0202 0044 0302 0052 0402 0052     ..D...D...R...R.
1a001488:	0509 0052 0609 0057 0206 0057 0001 0050     ..R...W...W...P.
1a001498:	0101 0050 0201 0050 0601 0050 0f01 00f3     ..P...P...P.....
1a0014a8:	1001 00f7 1101 00f3 1201 00b3 1301 00f0     ................
1a0014b8:	1401 00b3 0707 00b6 0000 00f2 0100 00b6     ................

1a0014c8 <OscRateIn>:
1a0014c8:	1b00 00b7                                   ....

1a0014cc <ExtRateIn>:
1a0014cc:	0000 0000                                   ....

1a0014d0 <gpioLEDBits>:
1a0014d0:	0e00 0b01 0c01 0005 0105 0205               ............
