timestamp 1699914285
version 8.3
tech scmos
style TSMC0.18um(tsmc18)from:t24i
scale 1000 1 9
resistclasses 6900 7800 946000 946000 1 8000 8000 80 80 80 80 80 40
use XOR XOR_1 1 0 735 0 1 18
use XOR XOR_3 1 0 735 0 1 -220
use XOR XOR_2 1 0 735 0 1 -465
use XOR XOR_0 1 0 735 0 1 259
use Full_Adder_t3 Full_Adder_t3_0 1 0 -277 0 1 134
use Full_Adder_t3 Full_Adder_t3_1 1 0 170 0 1 134
use Full_Adder_t3 Full_Adder_t3_2 1 0 -277 0 1 -321
use Full_Adder_t3 Full_Adder_t3_3 1 0 171 0 1 -321
node "A1" 0 31.676 171 -137 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 102 46 0 0 0 0 0 0 0 0
node "A2" 0 31.676 -277 -137 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 102 46 0 0 0 0 0 0 0 0
node "C_in" 0 31.676 185 -74 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 102 46 0 0 0 0 0 0 0 0
node "A0" 0 31.676 170 318 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 102 46 0 0 0 0 0 0 0 0
node "A3" 0 31.676 -277 318 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 102 46 0 0 0 0 0 0 0 0
node "VDD" 0 112.896 537 -553 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 126 54 0 0 0 0 0 0 0 0 0 0
node "m1_564_n543#" 1 246.955 564 -543 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 161 72 532 128 0 0 0 0 0 0 0 0
node "GND" 0 92.918 398 -548 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105 44 0 0 0 0 0 0 0 0 0 0
node "m1_941_n469#" 15 3169.15 941 -469 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 99 40 6553 1230 2153 444 11769 2286 847 176 0 0
node "S1" 0 92.918 524 -443 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 105 44 0 0 0 0 0 0 0 0 0 0
node "S2" 0 67.368 76 -445 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 70 34 0 0 0 0 0 0 0 0 0 0
node "B3" 0 70.488 591 -401 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72 36 0 0 0 0 0 0 0 0 0 0
node "m1_577_n384#" 1 108.994 577 -384 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 87 64 0 0 0 0 0 0 0 0 0 0
node "m1_n28_n529#" 7 1173.52 -28 -529 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 150 70 150 70 7515 1504 640 148 0 0 0 0
node "m1_96_n327#" 4 991.865 96 -327 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 49 28 4496 942 0 0 0 0 0 0 0 0
node "m1_601_n313#" 1 267.745 601 -313 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 80 36 839 240 0 0 0 0 0 0 0 0
node "m1_938_n224#" 7 2234.63 938 -224 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120 44 1746 334 498 126 16697 1944 4321 572 0 0
node "B2" 0 70.488 591 -154 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72 36 0 0 0 0 0 0 0 0 0 0
node "m1_578_n139#" 1 108.994 578 -139 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 87 64 0 0 0 0 0 0 0 0 0 0
node "m1_555_n111#" 0 123.244 555 -111 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 152 54 0 0 0 0 0 0 0 0 0 0
node "m1_108_n111#" 0 123.244 108 -111 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 152 54 0 0 0 0 0 0 0 0 0 0
node "m1_564_n88#" 1 198.544 564 -88 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 98 56 406 136 0 0 0 0 0 0 0 0
node "m1_n58_n55#" 6 817.906 -58 -55 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 264 114 216 102 4151 996 0 0 0 0 0 0
node "m1_n290_n323#" 3 739.489 -290 -323 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 583 150 187 78 2629 500 0 0 0 0 0 0
node "m1_938_7#" 4 1582.08 938 7 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120 44 7703 1278 0 0 0 0 0 0 0 0
node "S0" 0 62.258 523 11 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 63 32 0 0 0 0 0 0 0 0 0 0
node "S3" 0 52.038 76 13 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 49 28 0 0 0 0 0 0 0 0 0 0
node "B1" 0 70.488 591 83 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72 36 0 0 0 0 0 0 0 0 0 0
node "m1_577_99#" 1 108.994 577 99 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 87 64 0 0 0 0 0 0 0 0 0 0
node "m1_543_110#" 10 962.464 543 110 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77 36 218 90 141 68 5854 1578 0 0 0 0
node "C_Over" 0 52.038 96 135 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 49 28 0 0 0 0 0 0 0 0 0 0
node "m1_601_170#" 1 245.326 601 170 v1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 48 28 836 230 0 0 0 0 0 0 0 0
node "m1_587_185#" 14 1146.55 587 185 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 198 110 262 142 6260 1936 0 0 0 0 0 0
node "m1_939_251#" 7 1381.97 939 251 m123c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 77 36 248 92 5459 976 5604 958 0 0 0 0
node "B0" 0 70.488 591 325 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72 36 0 0 0 0 0 0 0 0 0 0
node "m1_577_340#" 1 108.994 577 340 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 87 64 0 0 0 0 0 0 0 0 0 0
node "m1_127_344#" 7 1419.06 127 344 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1440 728 0 0 0 0 0 0 0 0 0 0
cap "m1_587_185#" "m1_938_7#" 77.4
cap "m1_578_n139#" "B2" 92.348
cap "m1_939_251#" "m1_941_n469#" 434.52
cap "m1_941_n469#" "m1_543_110#" 129.35
cap "m1_938_n224#" "m1_108_n111#" 3.96
cap "m1_96_n327#" "m1_108_n111#" 50.608
cap "m1_578_n139#" "m1_587_185#" 9.936
cap "m1_938_n224#" "m1_587_185#" 1391.74
cap "m1_938_n224#" "m1_938_7#" 1316.22
cap "B1" "m1_577_99#" 69.261
cap "m1_601_n313#" "m1_587_185#" 46.308
cap "m1_564_n88#" "m1_587_185#" 46.308
cap "m1_938_n224#" "m1_n58_n55#" 195.67
cap "m1_601_170#" "m1_587_185#" 51.49
cap "m1_938_n224#" "m1_96_n327#" 420.2
cap "m1_939_251#" "m1_587_185#" 117.54
cap "m1_587_185#" "m1_543_110#" 96.19
cap "m1_938_7#" "m1_543_110#" 42.4
cap "m1_587_185#" "m1_577_n384#" 9.936
cap "m1_587_185#" "m1_555_n111#" 21.888
cap "m1_587_185#" "m1_577_99#" 9.936
cap "m1_938_n224#" "m1_543_110#" 257.16
cap "B0" "m1_577_340#" 92.348
cap "m1_587_185#" "m1_941_n469#" 77.4
cap "m1_601_n313#" "m1_543_110#" 68.304
cap "m1_n28_n529#" "m1_543_110#" 121.06
cap "m1_n58_n55#" "m1_941_n469#" 204.155
cap "m1_938_n224#" "m1_555_n111#" 34.016
cap "m1_938_n224#" "m1_941_n469#" 354.3
cap "m1_96_n327#" "m1_941_n469#" 429.818
cap "B3" "m1_577_n384#" 55.4088
cap "m1_n28_n529#" "m1_941_n469#" 1718.69
subcap "m1_n28_n529#" -793.474
cap "Full_Adder_t3_2/AND_2_1/a_10_n33#" "Full_Adder_t3_2/AND_2_1/a_n1_n23#" 40.719
cap "Full_Adder_t3_2/AND_2_1/a_10_n33#" "m1_n28_n529#" 29.187
cap "Full_Adder_t3_2/AND_2_1/a_61_n33#" "m1_n28_n529#" 119.031
cap "m1_n28_n529#" "Full_Adder_t3_3/m1_n13_n185#" 43.68
cap "Full_Adder_t3_2/AND_2_1/a_61_n33#" "m1_n28_n529#" 2.061
cap "m1_n28_n529#" "Full_Adder_t3_2/AND_2_1/a_9_26#" 17.04
subcap "GND" -9.194
cap "Full_Adder_t3_3/m1_0_n173#" "Full_Adder_t3_3/XOR_1/m1_65_n48#" 29.408
cap "Full_Adder_t3_3/m1_0_n173#" "Full_Adder_t3_3/m1_227_n227#" 14.344
cap "XOR_2/m1_n134_n86#" "XOR_2/m1_n144_n74#" 52.228
cap "XOR_2/m1_n144_n74#" "Full_Adder_t3_3/m1_320_26#" 36.12
cap "XOR_2/m1_n134_n86#" "Full_Adder_t3_3/m1_320_26#" 318.644
cap "XOR_2/m1_n134_n86#" "XOR_2/CMOS_in_1/a_n5_n24#" -1.632
subcap "m1_941_n469#" -3037.1
cap "Full_Adder_t3_3/m1_n13_n185#" "m1_n28_n529#" 84
cap "Full_Adder_t3_3/XOR_1/OR_2_0/w_n42_n2#" "m1_543_110#" 17.911
cap "Full_Adder_t3_3/m1_0_n50#" "m1_543_110#" 104.48
cap "Full_Adder_t3_3/m1_236_n42#" "m1_543_110#" 8.536
cap "Full_Adder_t3_3/XOR_1/AND_2_0/a_111_10#" "m1_543_110#" 50.872
cap "Full_Adder_t3_3/m1_252_n34#" "m1_543_110#" 67.392
cap "Full_Adder_t3_3/XOR_1/OR_2_0/a_n35_19#" "m1_543_110#" 15.708
cap "m1_587_185#" "XOR_2/m1_n143_81#" 81.48
subcap "m1_n290_n323#" -527.354
cap "Full_Adder_t3_2/m1_n13_n185#" "Full_Adder_t3_2/m1_n13_15#" 293.984
subcap "m1_96_n327#" -881.391
cap "Full_Adder_t3_2/OR_2_0/w_40_n2#" "Full_Adder_t3_2/m1_373_n24#" 2.849
cap "Full_Adder_t3_3/XOR_0/CMOS_in_1/a_n5_n24#" "Full_Adder_t3_3/m1_n13_n185#" 307.152
cap "m1_941_n469#" "Full_Adder_t3_3/m1_n13_n185#" 13.068
cap "Full_Adder_t3_3/m1_n13_n185#" "m1_n28_n529#" 28.92
cap "Full_Adder_t3_2/m1_373_n24#" "Full_Adder_t3_2/m1_320_26#" 207.62
cap "Full_Adder_t3_3/XOR_1/CMOS_in_0/w_0_0#" "m1_n28_n529#" 10.53
cap "Full_Adder_t3_3/XOR_1/CMOS_in_0/a_8_20#" "m1_n28_n529#" 56.436
cap "m1_n28_n529#" "Full_Adder_t3_3/XOR_1/AND_2_0/w_n1_1#" 28.842
cap "Full_Adder_t3_3/XOR_0/AND_2_1/a_61_n33#" "m1_941_n469#" 96.679
cap "Full_Adder_t3_3/XOR_1/CMOS_in_0/a_8_20#" "m1_n28_n529#" 129.936
cap "Full_Adder_t3_3/XOR_1/AND_2_0/w_50_1#" "m1_n28_n529#" 14.316
cap "Full_Adder_t3_3/XOR_1/CMOS_in_0/a_8_20#" "m1_941_n469#" 74.25
cap "m1_n28_n529#" "Full_Adder_t3_3/XOR_1/CMOS_in_0/w_0_0#" 5.508
cap "m1_543_110#" "Full_Adder_t3_3/XOR_1/AND_2_0/a_9_26#" 4.95
cap "m1_n28_n529#" "Full_Adder_t3_3/XOR_0/AND_2_1/a_61_n33#" 9.84
cap "m1_543_110#" "Full_Adder_t3_3/XOR_0/AND_2_1/a_61_n33#" 21.318
cap "m1_n28_n529#" "Full_Adder_t3_3/XOR_1/AND_2_0/w_101_1#" 20.794
cap "m1_n28_n529#" "Full_Adder_t3_3/XOR_1/AND_2_0/w_50_1#" 12.312
cap "m1_543_110#" "Full_Adder_t3_3/m1_252_n34#" 29.872
cap "m1_941_n469#" "Full_Adder_t3_3/XOR_1/AND_2_0/a_9_26#" 99.734
cap "m1_941_n469#" "Full_Adder_t3_3/XOR_0/AND_2_1/a_61_n33#" 6.509
cap "m1_n28_n529#" "Full_Adder_t3_3/XOR_1/AND_2_0/a_9_26#" 209.874
cap "Full_Adder_t3_3/OR_2_0/a_n35_n16#" "m1_941_n469#" 21.458
cap "Full_Adder_t3_3/OR_2_0/a_n1_n21#" "m1_543_110#" 96.19
cap "m1_941_n469#" "Full_Adder_t3_3/OR_2_0/w_n1_n2#" 36.809
cap "Full_Adder_t3_3/OR_2_0/w_n42_n2#" "m1_941_n469#" 27.803
cap "Full_Adder_t3_3/OR_2_0/a_n1_n21#" "m1_941_n469#" 213.875
cap "m1_543_110#" "Full_Adder_t3_3/OR_2_0/a_n35_19#" 57.42
cap "Full_Adder_t3_3/OR_2_0/a_n1_n21#" "Full_Adder_t3_3/OR_2_0/a_n35_5#" -2.94
cap "Full_Adder_t3_3/OR_2_0/a_n35_n16#" "m1_n28_n529#" 109.417
cap "Full_Adder_t3_3/OR_2_0/a_n1_n21#" "m1_n28_n529#" 118.194
cap "Full_Adder_t3_3/OR_2_0/a_n42_n21#" "m1_941_n469#" 10.724
cap "m1_543_110#" "Full_Adder_t3_3/OR_2_0/a_n35_n28#" 14.344
cap "Full_Adder_t3_3/OR_2_0/a_n35_n28#" "m1_941_n469#" 4.164
cap "Full_Adder_t3_3/OR_2_0/a_n42_n21#" "m1_n28_n529#" 9.928
cap "Full_Adder_t3_3/OR_2_0/a_n35_5#" "m1_941_n469#" 224.192
cap "Full_Adder_t3_3/OR_2_0/a_n35_n28#" "m1_n28_n529#" 3.48
cap "m1_941_n469#" "m1_n28_n529#" -1.13687e-13
cap "m1_941_n469#" "Full_Adder_t3_3/m1_373_n24#" 54.384
cap "m1_941_n469#" "Full_Adder_t3_3/OR_2_0/w_40_n2#" 20.876
cap "Full_Adder_t3_3/m1_295_n32#" "m1_543_110#" 104.04
cap "m1_941_n469#" "Full_Adder_t3_3/m1_0_n50#" 79.605
cap "m1_543_110#" "Full_Adder_t3_3/OR_2_0/a_n35_19#" 30.69
cap "Full_Adder_t3_3/OR_2_0/a_n35_n16#" "m1_941_n469#" 5.558
cap "XOR_3/m1_n134_n86#" "Full_Adder_t3_3/m1_295_n32#" 244.409
cap "XOR_3/m1_n134_n86#" "Full_Adder_t3_3/OR_2_0/a_n35_19#" 78.283
cap "XOR_3/m1_n144_n74#" "Full_Adder_t3_3/OR_2_0/a_n35_19#" 68.88
cap "XOR_3/m1_n134_n86#" "m1_543_110#" -1.638
cap "Full_Adder_t3_3/m1_0_n50#" "m1_543_110#" 32.112
cap "Full_Adder_t3_3/m1_0_n50#" "Full_Adder_t3_3/m1_373_n24#" 73.982
cap "Full_Adder_t3_3/OR_2_0/a_n35_n16#" "Full_Adder_t3_3/m1_373_n24#" 8.668
cap "m1_941_n469#" "Full_Adder_t3_3/OR_2_0/a_n35_19#" 61.744
subcap "m1_601_n313#" -241.365
cap "m1_n290_n323#" "Full_Adder_t3_2/m1_n13_15#" 523.7
cap "m1_96_n327#" "Full_Adder_t3_2/m1_320_26#" 253.6
cap "Full_Adder_t3_3/m1_n13_15#" "m1_n58_n55#" 562.3
cap "m1_543_110#" "Full_Adder_t3_3/m1_320_26#" 7.59
cap "m1_543_110#" "Full_Adder_t3_3/AND_2_0/a_111_10#" 8.682
cap "XOR_3/m1_n144_n74#" "Full_Adder_t3_3/m1_320_26#" 84
cap "Full_Adder_t3_3/AND_2_0/a_61_n33#" "m1_543_110#" 155.115
cap "m1_543_110#" "Full_Adder_t3_3/AND_2_0/a_9_10#" 11.578
subcap "m1_938_n224#" -1963.77
cap "Full_Adder_t3_2/m1_0_147#" "Full_Adder_t3_2/m1_n13_15#" 137.565
cap "Full_Adder_t3_2/m1_n13_15#" "Full_Adder_t3_0/m1_n13_n185#" 263.56
subcap "m1_n58_n55#" -459.358
cap "m1_938_n224#" "Full_Adder_t3_0/AND_2_1/a_10_n33#" 26.664
cap "Full_Adder_t3_0/m1_227_n227#" "m1_938_n224#" 45.705
cap "Full_Adder_t3_0/m1_227_n227#" "Full_Adder_t3_0/AND_2_1/a_9_10#" 35.244
cap "Full_Adder_t3_0/m1_227_n227#" "Full_Adder_t3_0/m1_0_n173#" 197.982
cap "Full_Adder_t3_0/AND_2_1/a_10_n33#" "m1_n58_n55#" 59.52
cap "m1_938_n224#" "Full_Adder_t3_0/m1_320_26#" 2.97
cap "Full_Adder_t3_0/AND_2_1/a_111_10#" "m1_n58_n55#" 30.876
cap "Full_Adder_t3_0/AND_2_1/a_61_n33#" "m1_96_n327#" 364.069
cap "Full_Adder_t3_0/AND_2_1/a_9_10#" "m1_n58_n55#" 6.414
cap "m1_938_n224#" "Full_Adder_t3_0/AND_2_1/a_61_n33#" 64.746
cap "m1_938_n224#" "Full_Adder_t3_0/AND_2_1/a_10_n33#" 21.937
cap "m1_n58_n55#" "Full_Adder_t3_0/AND_2_1/a_50_n23#" 7.446
cap "Full_Adder_t3_0/m1_320_26#" "m1_96_n327#" 7.608
cap "Full_Adder_t3_1/m1_n13_n185#" "Full_Adder_t3_1/m1_0_n173#" 91.71
cap "Full_Adder_t3_1/m1_n13_n185#" "Full_Adder_t3_3/m1_n13_15#" 267.534
cap "Full_Adder_t3_0/m1_320_26#" "m1_96_n327#" 228.566
cap "m1_96_n327#" "Full_Adder_t3_0/AND_2_1/a_61_n33#" 20.122
cap "Full_Adder_t3_0/m1_320_26#" "m1_938_n224#" 22.572
cap "Full_Adder_t3_3/m1_0_147#" "Full_Adder_t3_3/m1_n13_15#" 137.565
cap "m1_938_n224#" "Full_Adder_t3_0/AND_2_1/a_61_n33#" -5.244
cap "Full_Adder_t3_0/m1_320_26#" "Full_Adder_t3_1/m1_n13_n185#" 15.672
cap "Full_Adder_t3_1/m1_n13_n185#" "Full_Adder_t3_0/AND_2_1/a_111_10#" 36.013
cap "Full_Adder_t3_3/AND_2_0/a_9_26#" "Full_Adder_t3_1/m1_0_n173#" 4.2
cap "m1_938_n224#" "Full_Adder_t3_3/m1_n13_15#" 254.884
cap "Full_Adder_t3_3/AND_2_0/a_9_26#" "m1_938_n224#" 2.345
cap "Full_Adder_t3_3/AND_2_0/w_n1_1#" "m1_938_n224#" 49.665
cap "Full_Adder_t3_3/m1_n13_15#" "m1_938_n224#" 219.053
cap "Full_Adder_t3_3/AND_2_0/w_50_1#" "m1_938_n224#" 9.1
cap "Full_Adder_t3_3/AND_2_0/a_9_26#" "m1_938_n224#" 185.729
cap "Full_Adder_t3_3/AND_2_0/a_9_26#" "m1_587_185#" 84
cap "Full_Adder_t3_3/m1_n13_15#" "Full_Adder_t3_3/AND_2_0/w_50_1#" 54.178
cap "Full_Adder_t3_3/m1_n13_15#" "Full_Adder_t3_3/AND_2_0/a_9_26#" 158.792
subcap "B2" -6.972
cap "m1_543_110#" "XOR_1/m1_n134_n86#" 28.048
cap "Full_Adder_t3_3/AND_2_0/w_101_1#" "m1_938_7#" 59.062
cap "XOR_3/m1_n143_81#" "XOR_1/m1_n134_n86#" 51.3353
cap "m1_543_110#" "Full_Adder_t3_3/AND_2_0/a_111_10#" 22.445
cap "XOR_3/m1_n143_81#" "m1_543_110#" 10.051
cap "XOR_3/m1_n143_81#" "m1_938_n224#" 88.28
cap "XOR_3/m1_n143_81#" "m1_587_185#" 112.56
cap "Full_Adder_t3_3/AND_2_0/a_9_10#" "m1_543_110#" 11.578
cap "m1_543_110#" "Full_Adder_t3_1/AND_2_1/a_9_10#" 11.578
cap "Full_Adder_t3_3/AND_2_0/w_101_1#" "m1_543_110#" 16.818
cap "m1_543_110#" "Full_Adder_t3_1/AND_2_1/a_111_10#" 24.638
cap "Full_Adder_t3_3/AND_2_0/w_101_1#" "m1_938_n224#" 7.28
cap "XOR_3/m1_n143_81#" "m1_938_7#" 220.536
cap "m1_938_7#" "XOR_3/AND_2_0/a_9_26#" 101.9
subcap "m1_n58_n55#" -604.886
cap "Full_Adder_t3_1/m1_n13_n185#" "Full_Adder_t3_0/AND_2_1/a_111_10#" 37.555
cap "m1_543_110#" "Full_Adder_t3_1/AND_2_1/a_9_10#" 11.578
cap "m1_543_110#" "Full_Adder_t3_1/AND_2_1/w_101_1#" 8.172
cap "m1_543_110#" "Full_Adder_t3_1/m1_0_n50#" 134.368
cap "m1_543_110#" "Full_Adder_t3_1/AND_2_1/a_111_10#" 122.119
cap "m1_543_110#" "Full_Adder_t3_1/AND_2_1/a_9_26#" 26.167
cap "Full_Adder_t3_1/AND_2_1/a_9_26#" "XOR_1/m1_n144_n74#" 84
subcap "m1_938_7#" -1231.97
cap "C_Over" "Full_Adder_t3_0/OR_2_0/a_n35_n16#" 11.66
cap "C_Over" "Full_Adder_t3_0/OR_2_0/w_40_n2#" 2.324
cap "Full_Adder_t3_1/XOR_0/CMOS_in_1/a_8_n33#" "Full_Adder_t3_1/m1_n13_15#" 87.017
cap "m1_939_251#" "Full_Adder_t3_1/XOR_0/AND_2_1/a_10_n33#" 65.114
cap "Full_Adder_t3_1/XOR_0/CMOS_in_1/a_8_n33#" "m1_939_251#" 99.26
cap "Full_Adder_t3_1/XOR_0/AND_2_1/a_61_n33#" "m1_939_251#" 95.544
cap "m1_939_251#" "Full_Adder_t3_1/m1_236_n42#" 6.479
cap "Full_Adder_t3_1/OR_2_0/w_n42_n2#" "m1_939_251#" 18.621
cap "Full_Adder_t3_1/OR_2_0/a_n35_5#" "m1_939_251#" 5.715
cap "Full_Adder_t3_1/OR_2_0/a_n35_n16#" "m1_939_251#" 38.39
cap "Full_Adder_t3_1/OR_2_0/a_n42_n21#" "m1_939_251#" 22.428
cap "m1_939_251#" "Full_Adder_t3_1/OR_2_0/a_n35_19#" 27.525
cap "m1_939_251#" "Full_Adder_t3_1/OR_2_0/a_n35_5#" 5.715
cap "Full_Adder_t3_1/OR_2_0/w_n1_n2#" "m1_939_251#" 18.621
cap "m1_939_251#" "Full_Adder_t3_1/OR_2_0/a_n1_n21#" 20.868
cap "m1_939_251#" "Full_Adder_t3_1/m1_295_n32#" 104.04
subcap "m1_543_110#" -712.096
cap "XOR_1/m1_n143_81#" "m1_939_251#" 11.187
cap "Full_Adder_t3_1/m1_0_n50#" "m1_939_251#" 34.684
cap "Full_Adder_t3_1/OR_2_0/w_40_n2#" "m1_939_251#" 20.145
cap "Full_Adder_t3_1/OR_2_0/a_n35_n16#" "m1_939_251#" 11.029
cap "Full_Adder_t3_1/m1_0_n50#" "Full_Adder_t3_1/m1_373_n24#" 175.03
cap "XOR_1/m1_n143_81#" "m1_587_185#" 81.48
cap "Full_Adder_t3_1/OR_2_0/a_n35_19#" "m1_939_251#" 21.736
cap "Full_Adder_t3_1/m1_373_n24#" "m1_939_251#" 3.048
cap "Full_Adder_t3_1/m1_n13_15#" "Full_Adder_t3_1/XOR_0/CMOS_in_1/a_8_n33#" 13.167
cap "m1_939_251#" "Full_Adder_t3_1/XOR_0/AND_2_1/a_10_n33#" 28.77
cap "m1_939_251#" "Full_Adder_t3_1/XOR_0/CMOS_in_1/a_8_n33#" -8.412
cap "Full_Adder_t3_1/XOR_0/AND_2_1/a_61_n33#" "m1_939_251#" 9.351
cap "m1_939_251#" "Full_Adder_t3_1/XOR_0/AND_2_1/a_61_n33#" 25.671
cap "m1_939_251#" "Full_Adder_t3_1/m1_295_n32#" 40.245
cap "m1_939_251#" "Full_Adder_t3_1/m1_236_n42#" 5.874
cap "m1_939_251#" "Full_Adder_t3_1/OR_2_0/w_n42_n2#" 7.965
cap "Full_Adder_t3_1/OR_2_0/a_n35_n16#" "m1_939_251#" 22.737
cap "m1_939_251#" "Full_Adder_t3_1/OR_2_0/a_n35_19#" 21.285
cap "m1_939_251#" "Full_Adder_t3_1/OR_2_0/w_n1_n2#" 7.965
subcap "m1_587_185#" -958.596
cap "XOR_0/m1_n144_n74#" "Full_Adder_t3_1/OR_2_0/a_n35_19#" 103.701
cap "m1_939_251#" "Full_Adder_t3_1/OR_2_0/a_n35_n16#" -1.782
cap "m1_939_251#" "Full_Adder_t3_1/OR_2_0/a_n35_19#" 20.592
cap "XOR_0/m1_n134_n86#" "Full_Adder_t3_1/OR_2_0/a_n35_19#" 156.014
cap "Full_Adder_t3_1/m1_295_n32#" "XOR_0/m1_n134_n86#" 244.409
cap "Full_Adder_t3_1/m1_0_n50#" "m1_939_251#" 13.484
cap "m1_939_251#" "Full_Adder_t3_1/OR_2_0/w_40_n2#" 7.965
subcap "m1_601_170#" -217.989
subcap "m1_939_251#" -1299.44
cap "Full_Adder_t3_0/m1_n13_15#" "Full_Adder_t3_0/m1_0_147#" 137.565
cap "Full_Adder_t3_0/m1_0_147#" "Full_Adder_t3_0/m1_n13_15#" 173.23
cap "Full_Adder_t3_0/m1_n13_15#" "m1_941_n469#" 188.648
cap "Full_Adder_t3_0/AND_2_0/w_n1_1#" "m1_941_n469#" 16.139
cap "m1_941_n469#" "Full_Adder_t3_0/AND_2_0/a_9_26#" 28.072
cap "Full_Adder_t3_0/AND_2_0/w_50_1#" "m1_941_n469#" 34.724
cap "Full_Adder_t3_0/AND_2_0/w_101_1#" "m1_941_n469#" 34.724
cap "Full_Adder_t3_0/AND_2_0/a_9_26#" "m1_941_n469#" 67.892
cap "m1_941_n469#" "Full_Adder_t3_0/m1_n13_15#" -3.124
subcap "m1_127_344#" -777.262
cap "Full_Adder_t3_1/m1_n13_15#" "Full_Adder_t3_1/m1_0_147#" 137.565
cap "m1_941_n469#" "Full_Adder_t3_0/m1_320_26#" 15.642
cap "Full_Adder_t3_1/m1_n13_15#" "Full_Adder_t3_0/m1_320_26#" 183.69
cap "Full_Adder_t3_1/m1_n13_15#" "m1_127_344#" 318.976
cap "Full_Adder_t3_1/AND_2_0/a_9_26#" "Full_Adder_t3_1/m1_n13_15#" 295.932
cap "Full_Adder_t3_1/AND_2_0/a_9_26#" "Full_Adder_t3_1/m1_n13_15#" -3.804
subcap "m1_939_251#" -1261.77
subcap "m1_127_344#" -1226.44
cap "Full_Adder_t3_1/m1_n13_15#" "m1_127_344#" 159.049
cap "m1_127_344#" "Full_Adder_t3_1/m1_n13_15#" 274.876
cap "Full_Adder_t3_1/m1_n13_15#" "Full_Adder_t3_1/AND_2_0/a_9_26#" 255.746
cap "Full_Adder_t3_1/m1_n13_15#" "Full_Adder_t3_1/AND_2_0/a_9_26#" -3.804
subcap "m1_577_340#" -131.03
merge "Full_Adder_t3_1/m1_0_147#" "A0" -22.22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -66 -34 0 0 0 0 0 0 0 0
merge "Full_Adder_t3_1/m1_324_56#" "XOR_0/m1_n134_n86#" -78.782 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 -22 -72 -34 0 0 0 0 0 0 0 0
merge "XOR_0/m1_n134_n86#" "m1_601_170#"
merge "Full_Adder_t3_3/AND_2_1/a_61_n33#" "XOR_2/m1_n134_n86#" -104.401 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -59 -51 0 0 0 0 0 0 0 0 0 0
merge "XOR_2/m1_n134_n86#" "m1_564_n543#"
merge "Full_Adder_t3_1/m1_353_n114#" "S0" -16.268 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -14 0 0 0 0 0 0 0 0 0 0
merge "Full_Adder_t3_1/m1_n13_n185#" "Full_Adder_t3_0/m1_227_n227#" -465.675 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -101 -72 -70 -24 -1602 -424 0 0 0 0 0 0
merge "Full_Adder_t3_0/m1_227_n227#" "Full_Adder_t3_3/m1_n13_n185#"
merge "Full_Adder_t3_3/m1_n13_n185#" "m1_n58_n55#"
merge "Full_Adder_t3_3/m1_353_n114#" "S1" -52.038 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -49 -28 0 0 0 0 0 0 0 0 0 0
merge "Full_Adder_t3_0/m1_353_n114#" "S3" -16.268 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -14 0 0 0 0 0 0 0 0 0 0
merge "XOR_3/m1_n96_81#" "Full_Adder_t3_3/m1_320_26#" -80.562 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36 -61 0 0 0 0 0 0 0 0 0 0
merge "Full_Adder_t3_3/m1_320_26#" "VDD"
merge "VDD" "XOR_2/m1_n143_81#"
merge "XOR_2/m1_n143_81#" "m1_577_n384#"
merge "m1_577_n384#" "Full_Adder_t3_1/m1_320_26#"
merge "Full_Adder_t3_1/m1_320_26#" "m1_555_n111#"
merge "m1_555_n111#" "XOR_3/m1_n143_81#"
merge "XOR_3/m1_n143_81#" "m1_578_n139#"
merge "m1_578_n139#" "XOR_1/m1_n143_81#"
merge "XOR_1/m1_n143_81#" "m1_577_99#"
merge "m1_577_99#" "XOR_0/m1_n143_81#"
merge "XOR_0/m1_n143_81#" "m1_577_340#"
merge "Full_Adder_t3_2/m1_353_n114#" "S2" -16.268 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -14 0 0 0 0 0 0 0 0 0 0
merge "Full_Adder_t3_3/m1_227_n227#" "GND" -11.968 0 0 0 0 0 0 0 0 0 0 0 0 0 0 40 -24 0 0 0 0 0 0 0 0 0 0
merge "Full_Adder_t3_0/m1_373_n24#" "C_Over" -14.686 0 0 0 0 0 0 0 0 0 0 0 0 0 0 112 -60 0 0 0 0 0 0 0 0 0 0
merge "Full_Adder_t3_3/m1_373_n24#" "Full_Adder_t3_2/AND_2_1/a_n1_n23#" -1081.02 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -150 -70 -80 -36 -6395 -1308 -600 -130 0 0 0 0
merge "Full_Adder_t3_2/AND_2_1/a_n1_n23#" "m1_n28_n529#"
merge "Full_Adder_t3_0/m1_0_n173#" "Full_Adder_t3_2/m1_373_n24#" -893.754 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -28 -3937 -850 0 0 0 0 0 0 0 0
merge "Full_Adder_t3_2/m1_373_n24#" "m1_96_n327#"
merge "Full_Adder_t3_1/m1_373_n24#" "Full_Adder_t3_3/m1_0_n173#" -881.68 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -77 -36 -48 -32 -48 -32 -4932 -1443 0 0 0 0
merge "Full_Adder_t3_3/m1_0_n173#" "m1_543_110#"
merge "XOR_1/m1_n97_n89#" "Full_Adder_t3_1/m1_227_n227#" -80.977 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -52 -44 0 0 0 0 0 0 0 0 0 0
merge "Full_Adder_t3_1/m1_227_n227#" "XOR_1/m1_n134_n86#"
merge "XOR_1/m1_n134_n86#" "m1_564_n88#"
merge "XOR_0/m1_n144_n74#" "XOR_1/m1_n144_n74#" -828.512 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -150 -102 -142 -104 -3656 -1066 0 0 0 0 0 0
merge "XOR_1/m1_n144_n74#" "Full_Adder_t3_1/m1_0_n173#"
merge "Full_Adder_t3_1/m1_0_n173#" "C_in"
merge "C_in" "XOR_3/m1_n144_n74#"
merge "XOR_3/m1_n144_n74#" "XOR_2/m1_n144_n74#"
merge "XOR_2/m1_n144_n74#" "m1_587_185#"
merge "Full_Adder_t3_0/m1_0_147#" "A3" -22.22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -66 -34 0 0 0 0 0 0 0 0
merge "XOR_1/m1_194_n4#" "Full_Adder_t3_3/m1_n13_15#" -1239.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36 -30 -6127 -1009 0 0 0 0 0 0 0 0
merge "Full_Adder_t3_3/m1_n13_15#" "m1_938_7#"
merge "Full_Adder_t3_1/AND_2_0/a_9_26#" "Full_Adder_t3_2/m1_320_26#" -1101.73 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1104 -570 0 0 0 0 0 0 0 0 0 0
merge "Full_Adder_t3_2/m1_320_26#" "Full_Adder_t3_0/m1_320_26#"
merge "Full_Adder_t3_0/m1_320_26#" "m1_108_n111#"
merge "m1_108_n111#" "m1_127_344#"
merge "Full_Adder_t3_0/m1_n13_15#" "XOR_2/m1_194_n4#" -2263.46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -63 -40 -2239 -512 -2153 -444 -10844 -2286 -770 -176 0 0
merge "XOR_2/m1_194_n4#" "m1_941_n469#"
merge "Full_Adder_t3_2/m1_n13_15#" "XOR_3/m1_194_n4#" -1928.39 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -36 -30 -306 -70 -306 -70 -16057 -1864 -4321 -572 0 0
merge "XOR_3/m1_194_n4#" "m1_938_n224#"
merge "Full_Adder_t3_0/m1_n13_n185#" "Full_Adder_t3_2/m1_n13_n185#" -326.181 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -96 -66 0 0 -1100 -200 0 0 0 0 0 0
merge "Full_Adder_t3_2/m1_n13_n185#" "m1_n290_n323#"
merge "XOR_0/m1_194_n4#" "Full_Adder_t3_1/m1_n13_15#" -642.289 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -33 -28 -36 -32 -72 -24 -4800 -800 0 0 0 0
merge "Full_Adder_t3_1/m1_n13_15#" "m1_939_251#"
merge "XOR_3/m1_n144_21#" "B2" -98.568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -90 -54 0 0 0 0 0 0 0 0 0 0
merge "XOR_0/m1_n144_21#" "B0" -140.976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -144 -72 0 0 0 0 0 0 0 0 0 0
merge "XOR_1/m1_n144_21#" "B1" -32.792 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 -20 0 0 0 0 0 0 0 0 0 0
merge "Full_Adder_t3_3/m1_0_147#" "A1" -22.22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -66 -34 0 0 0 0 0 0 0 0
merge "XOR_2/m1_n144_21#" "B3" -37.504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -30 -22 0 0 0 0 0 0 0 0 0 0
merge "Full_Adder_t3_3/m1_324_56#" "XOR_3/m1_n134_n86#" -64.965 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -24 -22 -27 -32 0 0 0 0 0 0 0 0
merge "XOR_3/m1_n134_n86#" "m1_601_n313#"
merge "Full_Adder_t3_2/m1_0_147#" "A2" -22.22 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -66 -34 0 0 0 0 0 0 0 0
