{"Source Block": ["hdl/library/axi_dmac/dest_axi_mm.v@203:213@HdlStmAssign", "  end else begin\n    wstrb <= {(DMA_DATA_WIDTH/8){1'b1}};\n  end\nend\n\nassign m_axi_wstrb = wstrb;\n\ndmac_response_handler #(\n  .ID_WIDTH(ID_WIDTH)\n) i_response_handler (\n  .clk(m_axi_aclk),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[208, "assign m_axi_wstrb = wstrb;\n"]], "Add": [[208, "assign m_axi_wstrb = {(DMA_DATA_WIDTH/8){1'b1}};\n"]]}}