/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/srio_gen2_v4_1_4
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap srio_gen2_v4_1_4 /home/feilong/Storages/fpga/000_vivado_sim_linux32/srio_gen2_v4_1_4
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work srio_gen2_v4_1_4 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/srio_gen2_v4_1_4/.cxl.verilog.srio_gen2_v4_1_4.srio_gen2_v4_1_4.lin64.cmf
