Analysis & Synthesis report for nios2_quartus2_project
Mon May 15 16:28:17 2023
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon May 15 16:28:17 2023          ;
; Quartus II 32-bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; nios2_quartus2_project                     ;
; Top-level Entity Name              ; nios2_quartus2_project                     ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                ;
+----------------------------------------------------------------------------+------------------------+------------------------+
; Option                                                                     ; Setting                ; Default Value          ;
+----------------------------------------------------------------------------+------------------------+------------------------+
; Device                                                                     ; EP4CE22F17C6           ;                        ;
; Top-level entity name                                                      ; nios2_quartus2_project ; nios2_quartus2_project ;
; Family name                                                                ; Cyclone IV E           ; Cyclone IV GX          ;
; Use smart compilation                                                      ; On                     ; Off                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                     ; On                     ;
; Enable compact report table                                                ; Off                    ; Off                    ;
; Restructure Multiplexers                                                   ; Auto                   ; Auto                   ;
; Create Debugging Nodes for IP Cores                                        ; Off                    ; Off                    ;
; Preserve fewer node names                                                  ; On                     ; On                     ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                    ; Off                    ;
; Verilog Version                                                            ; Verilog_2001           ; Verilog_2001           ;
; VHDL Version                                                               ; VHDL_1993              ; VHDL_1993              ;
; State Machine Processing                                                   ; Auto                   ; Auto                   ;
; Safe State Machine                                                         ; Off                    ; Off                    ;
; Extract Verilog State Machines                                             ; On                     ; On                     ;
; Extract VHDL State Machines                                                ; On                     ; On                     ;
; Ignore Verilog initial constructs                                          ; Off                    ; Off                    ;
; Iteration limit for constant Verilog loops                                 ; 5000                   ; 5000                   ;
; Iteration limit for non-constant Verilog loops                             ; 250                    ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                     ; On                     ;
; Infer RAMs from Raw Logic                                                  ; On                     ; On                     ;
; Parallel Synthesis                                                         ; On                     ; On                     ;
; DSP Block Balancing                                                        ; Auto                   ; Auto                   ;
; NOT Gate Push-Back                                                         ; On                     ; On                     ;
; Power-Up Don't Care                                                        ; On                     ; On                     ;
; Remove Redundant Logic Cells                                               ; Off                    ; Off                    ;
; Remove Duplicate Registers                                                 ; On                     ; On                     ;
; Ignore CARRY Buffers                                                       ; Off                    ; Off                    ;
; Ignore CASCADE Buffers                                                     ; Off                    ; Off                    ;
; Ignore GLOBAL Buffers                                                      ; Off                    ; Off                    ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                    ; Off                    ;
; Ignore LCELL Buffers                                                       ; Off                    ; Off                    ;
; Ignore SOFT Buffers                                                        ; On                     ; On                     ;
; Limit AHDL Integers to 32 Bits                                             ; Off                    ; Off                    ;
; Optimization Technique                                                     ; Balanced               ; Balanced               ;
; Carry Chain Length                                                         ; 70                     ; 70                     ;
; Auto Carry Chains                                                          ; On                     ; On                     ;
; Auto Open-Drain Pins                                                       ; On                     ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                    ; Off                    ;
; Auto ROM Replacement                                                       ; On                     ; On                     ;
; Auto RAM Replacement                                                       ; On                     ; On                     ;
; Auto DSP Block Replacement                                                 ; On                     ; On                     ;
; Auto Shift Register Replacement                                            ; Auto                   ; Auto                   ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                   ; Auto                   ;
; Auto Clock Enable Replacement                                              ; On                     ; On                     ;
; Strict RAM Replacement                                                     ; Off                    ; Off                    ;
; Allow Synchronous Control Signals                                          ; On                     ; On                     ;
; Force Use of Synchronous Clear Signals                                     ; Off                    ; Off                    ;
; Auto RAM Block Balancing                                                   ; On                     ; On                     ;
; Auto RAM to Logic Cell Conversion                                          ; Off                    ; Off                    ;
; Auto Resource Sharing                                                      ; Off                    ; Off                    ;
; Allow Any RAM Size For Recognition                                         ; Off                    ; Off                    ;
; Allow Any ROM Size For Recognition                                         ; Off                    ; Off                    ;
; Allow Any Shift Register Size For Recognition                              ; Off                    ; Off                    ;
; Use LogicLock Constraints during Resource Balancing                        ; On                     ; On                     ;
; Ignore translate_off and synthesis_off directives                          ; Off                    ; Off                    ;
; Timing-Driven Synthesis                                                    ; On                     ; On                     ;
; Report Parameter Settings                                                  ; On                     ; On                     ;
; Report Source Assignments                                                  ; On                     ; On                     ;
; Report Connectivity Checks                                                 ; On                     ; On                     ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                    ; Off                    ;
; Synchronization Register Chain Length                                      ; 2                      ; 2                      ;
; PowerPlay Power Optimization                                               ; Normal compilation     ; Normal compilation     ;
; HDL message level                                                          ; Level2                 ; Level2                 ;
; Suppress Register Optimization Related Messages                            ; Off                    ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                   ; 5000                   ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                   ; 5000                   ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                    ; 100                    ;
; Clock MUX Protection                                                       ; On                     ; On                     ;
; Auto Gated Clock Conversion                                                ; Off                    ; Off                    ;
; Block Design Naming                                                        ; Auto                   ; Auto                   ;
; SDC constraint protection                                                  ; Off                    ; Off                    ;
; Synthesis Effort                                                           ; Auto                   ; Auto                   ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                     ; On                     ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                    ; Off                    ;
; Analysis & Synthesis Message Level                                         ; Medium                 ; Medium                 ;
; Disable Register Merging Across Hierarchies                                ; Auto                   ; Auto                   ;
; Resource Aware Inference For Block RAM                                     ; On                     ; On                     ;
; Synthesis Seed                                                             ; 1                      ; 1                      ;
+----------------------------------------------------------------------------+------------------------+------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                  ; Version ; Release Date ; License Type ; Entity Instance                                                                            ; IP Include File                                                                                                                    ;
+--------+-------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Altera ; Qsys                          ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst                                              ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2009     ; Licensed     ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu                     ; /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v ;
; Altera ; altera_avalon_jtag_uart       ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart         ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                             ;
; Altera ; altera_avalon_onchip_memory2  ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem       ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                             ;
; Altera ; altera_avalon_timer           ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                             ;
; Altera ; altera_avalon_sysid_qsys      ; 13.1    ; N/A          ; N/A          ; |nios2_quartus2_project|Assignment4_Qsys:inst|Assignment4_Qsys_sysid:sysid                 ; Assignment4_Qsys/synthesis/../../Assignment4_Qsys.qsys                                                                             ;
+--------+-------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon May 15 16:28:14 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off nios2_quartus2_project -c nios2_quartus2_project
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file ip/ESL_bus_demo/QuadratureEncoder.vhd
    Info (12022): Found design unit 1: QuadratureEncoder-Behavioral
    Info (12023): Found entity 1: QuadratureEncoder
Info (12021): Found 2 design units, including 1 entities, in source file ip/ESL_bus_demo/esl_bus_demo.vhdl
    Info (12022): Found design unit 1: esl_bus_demo-behavior
    Info (12023): Found entity 1: esl_bus_demo
Info (12021): Found 2 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/Assignment4_Qsys.vhd
    Info (12022): Found design unit 1: Assignment4_Qsys-rtl
    Info (12023): Found entity 1: Assignment4_Qsys
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_irq_mapper.sv
    Info (12023): Found entity 1: Assignment4_Qsys_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: Assignment4_Qsys_mm_interconnect_0
Info (12021): Found 2 design units, including 2 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002.sv
    Info (12023): Found entity 1: Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux.sv
    Info (12023): Found entity 1: Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002.sv
    Info (12023): Found entity 1: Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.sv
    Info (12023): Found entity 1: Assignment4_Qsys_mm_interconnect_0_id_router_002_default_decode
    Info (12023): Found entity 2: Assignment4_Qsys_mm_interconnect_0_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.sv
    Info (12023): Found entity 1: Assignment4_Qsys_mm_interconnect_0_id_router_default_decode
    Info (12023): Found entity 2: Assignment4_Qsys_mm_interconnect_0_id_router
Info (12021): Found 2 design units, including 2 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.sv
    Info (12023): Found entity 1: Assignment4_Qsys_mm_interconnect_0_addr_router_001_default_decode
    Info (12023): Found entity 2: Assignment4_Qsys_mm_interconnect_0_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.sv
    Info (12023): Found entity 1: Assignment4_Qsys_mm_interconnect_0_addr_router_default_decode
    Info (12023): Found entity 2: Assignment4_Qsys_mm_interconnect_0_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl
    Info (12022): Found design unit 1: esl_bus_demo-behavior
    Info (12023): Found entity 1: esl_bus_demo
Info (12021): Found 2 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd
    Info (12022): Found design unit 1: QuadratureEncoder-Behavioral
    Info (12023): Found entity 1: QuadratureEncoder
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sysid.v
    Info (12023): Found entity 1: Assignment4_Qsys_sysid
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_sys_clk_timer.v
    Info (12023): Found entity 1: Assignment4_Qsys_sys_clk_timer
Info (12021): Found 5 design units, including 5 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_jtag_uart.v
    Info (12023): Found entity 1: Assignment4_Qsys_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: Assignment4_Qsys_jtag_uart_scfifo_w
    Info (12023): Found entity 3: Assignment4_Qsys_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: Assignment4_Qsys_jtag_uart_scfifo_r
    Info (12023): Found entity 5: Assignment4_Qsys_jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_oci_test_bench.v
    Info (12023): Found entity 1: Assignment4_Qsys_cpu_oci_test_bench
Info (12021): Found 23 design units, including 23 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu.v
    Info (12023): Found entity 1: Assignment4_Qsys_cpu_ic_data_module
    Info (12023): Found entity 2: Assignment4_Qsys_cpu_ic_tag_module
    Info (12023): Found entity 3: Assignment4_Qsys_cpu_register_bank_a_module
    Info (12023): Found entity 4: Assignment4_Qsys_cpu_register_bank_b_module
    Info (12023): Found entity 5: Assignment4_Qsys_cpu_nios2_oci_debug
    Info (12023): Found entity 6: Assignment4_Qsys_cpu_ociram_sp_ram_module
    Info (12023): Found entity 7: Assignment4_Qsys_cpu_nios2_ocimem
    Info (12023): Found entity 8: Assignment4_Qsys_cpu_nios2_avalon_reg
    Info (12023): Found entity 9: Assignment4_Qsys_cpu_nios2_oci_break
    Info (12023): Found entity 10: Assignment4_Qsys_cpu_nios2_oci_xbrk
    Info (12023): Found entity 11: Assignment4_Qsys_cpu_nios2_oci_dbrk
    Info (12023): Found entity 12: Assignment4_Qsys_cpu_nios2_oci_itrace
    Info (12023): Found entity 13: Assignment4_Qsys_cpu_nios2_oci_td_mode
    Info (12023): Found entity 14: Assignment4_Qsys_cpu_nios2_oci_dtrace
    Info (12023): Found entity 15: Assignment4_Qsys_cpu_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 16: Assignment4_Qsys_cpu_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 17: Assignment4_Qsys_cpu_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 18: Assignment4_Qsys_cpu_nios2_oci_fifo
    Info (12023): Found entity 19: Assignment4_Qsys_cpu_nios2_oci_pib
    Info (12023): Found entity 20: Assignment4_Qsys_cpu_nios2_oci_im
    Info (12023): Found entity 21: Assignment4_Qsys_cpu_nios2_performance_monitors
    Info (12023): Found entity 22: Assignment4_Qsys_cpu_nios2_oci
    Info (12023): Found entity 23: Assignment4_Qsys_cpu
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: Assignment4_Qsys_cpu_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: Assignment4_Qsys_cpu_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_test_bench.v
    Info (12023): Found entity 1: Assignment4_Qsys_cpu_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: Assignment4_Qsys_cpu_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file Assignment4_Qsys/synthesis/submodules/Assignment4_Qsys_onchip_mem.v
    Info (12023): Found entity 1: Assignment4_Qsys_onchip_mem
Info (12021): Found 1 design units, including 1 entities, in source file nios2_quartus2_project.bdf
    Info (12023): Found entity 1: nios2_quartus2_project
Info (12127): Elaborating entity "nios2_quartus2_project" for the top level hierarchy
Info (12128): Elaborating entity "Assignment4_Qsys" for hierarchy "Assignment4_Qsys:inst"
Info (12128): Elaborating entity "Assignment4_Qsys_onchip_mem" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "Assignment4_Qsys_onchip_mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "5120"
    Info (12134): Parameter "numwords_a" = "5120"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3mf1.tdf
    Info (12023): Found entity 1: altsyncram_3mf1
Info (12128): Elaborating entity "altsyncram_3mf1" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_3mf1:auto_generated"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_test_bench" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_test_bench:the_Assignment4_Qsys_cpu_test_bench"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_ic_data_module" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rkf1.tdf
    Info (12023): Found entity 1: altsyncram_rkf1
Info (12128): Elaborating entity "altsyncram_rkf1" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_data_module:Assignment4_Qsys_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_rkf1:auto_generated"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_ic_tag_module" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "Assignment4_Qsys_cpu_ic_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_b" = "14"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_81k1.tdf
    Info (12023): Found entity 1: altsyncram_81k1
Info (12128): Elaborating entity "altsyncram_81k1" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_ic_tag_module:Assignment4_Qsys_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_81k1:auto_generated"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_register_bank_a_module" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "Assignment4_Qsys_cpu_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dqj1.tdf
    Info (12023): Found entity 1: altsyncram_dqj1
Info (12128): Elaborating entity "altsyncram_dqj1" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_a_module:Assignment4_Qsys_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_dqj1:auto_generated"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_register_bank_b_module" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "Assignment4_Qsys_cpu_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eqj1.tdf
    Info (12023): Found entity 1: altsyncram_eqj1
Info (12128): Elaborating entity "altsyncram_eqj1" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_register_bank_b_module:Assignment4_Qsys_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_eqj1:auto_generated"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_oci" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_oci_debug" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_debug:the_Assignment4_Qsys_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_ocimem" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_ociram_sp_ram_module" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "Assignment4_Qsys_cpu_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dgb1.tdf
    Info (12023): Found entity 1: altsyncram_dgb1
Info (12128): Elaborating entity "altsyncram_dgb1" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_ocimem:the_Assignment4_Qsys_cpu_nios2_ocimem|Assignment4_Qsys_cpu_ociram_sp_ram_module:Assignment4_Qsys_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_dgb1:auto_generated"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_avalon_reg" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_avalon_reg:the_Assignment4_Qsys_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_oci_break" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_break:the_Assignment4_Qsys_cpu_nios2_oci_break"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_oci_xbrk" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_xbrk:the_Assignment4_Qsys_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_oci_dbrk" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_dbrk:the_Assignment4_Qsys_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_oci_itrace" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_itrace:the_Assignment4_Qsys_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_oci_dtrace" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_dtrace:the_Assignment4_Qsys_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_oci_td_mode" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_dtrace:the_Assignment4_Qsys_cpu_nios2_oci_dtrace|Assignment4_Qsys_cpu_nios2_oci_td_mode:Assignment4_Qsys_cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_oci_fifo" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo|Assignment4_Qsys_cpu_nios2_oci_compute_input_tm_cnt:the_Assignment4_Qsys_cpu_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo|Assignment4_Qsys_cpu_nios2_oci_fifo_wrptr_inc:the_Assignment4_Qsys_cpu_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo|Assignment4_Qsys_cpu_nios2_oci_fifo_cnt_inc:the_Assignment4_Qsys_cpu_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_oci_test_bench" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_fifo:the_Assignment4_Qsys_cpu_nios2_oci_fifo|Assignment4_Qsys_cpu_oci_test_bench:the_Assignment4_Qsys_cpu_oci_test_bench"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_oci_pib" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_pib:the_Assignment4_Qsys_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_nios2_oci_im" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_nios2_oci_im:the_Assignment4_Qsys_cpu_nios2_oci_im"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_jtag_debug_module_wrapper" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_jtag_debug_module_tck" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_tck:the_Assignment4_Qsys_cpu_jtag_debug_module_tck"
Info (12128): Elaborating entity "Assignment4_Qsys_cpu_jtag_debug_module_sysclk" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|Assignment4_Qsys_cpu_jtag_debug_module_sysclk:the_Assignment4_Qsys_cpu_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "Assignment4_Qsys:inst|Assignment4_Qsys_cpu:cpu|Assignment4_Qsys_cpu_nios2_oci:the_Assignment4_Qsys_cpu_nios2_oci|Assignment4_Qsys_cpu_jtag_debug_module_wrapper:the_Assignment4_Qsys_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:Assignment4_Qsys_cpu_jtag_debug_module_phy"
Info (12128): Elaborating entity "Assignment4_Qsys_jtag_uart" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "Assignment4_Qsys_jtag_uart_scfifo_w" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf
    Info (12023): Found entity 1: cntr_4n7
Info (12128): Elaborating entity "cntr_4n7" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_w:the_Assignment4_Qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "Assignment4_Qsys_jtag_uart_scfifo_r" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|Assignment4_Qsys_jtag_uart_scfifo_r:the_Assignment4_Qsys_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "Assignment4_Qsys:inst|Assignment4_Qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:Assignment4_Qsys_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "Assignment4_Qsys_sys_clk_timer" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_sys_clk_timer:sys_clk_timer"
Info (12128): Elaborating entity "Assignment4_Qsys_sysid" for hierarchy "Assignment4_Qsys:inst|Assignment4_Qsys_sysid:sysid"
Info (12128): Elaborating entity "esl_bus_demo" for hierarchy "Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0"
Warning (10036): Verilog HDL or VHDL warning at esl_bus_demo.vhdl(48): object "enable" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at esl_bus_demo.vhdl(50): object "mem_masked" assigned a value but never read
Info (12128): Elaborating entity "QuadratureEncoder" for hierarchy "Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder"
Warning (10631): VHDL Process Statement warning at QuadratureEncoder.vhd(22): inferring latch(es) for signal or variable "encoder_out", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "encoder_out[0]" at QuadratureEncoder.vhd(22)
Info (10041): Inferred latch for "encoder_out[1]" at QuadratureEncoder.vhd(22)
Info (10041): Inferred latch for "encoder_out[2]" at QuadratureEncoder.vhd(22)
Info (10041): Inferred latch for "encoder_out[3]" at QuadratureEncoder.vhd(22)
Info (10041): Inferred latch for "encoder_out[4]" at QuadratureEncoder.vhd(22)
Info (10041): Inferred latch for "encoder_out[5]" at QuadratureEncoder.vhd(22)
Info (10041): Inferred latch for "encoder_out[6]" at QuadratureEncoder.vhd(22)
Info (10041): Inferred latch for "encoder_out[7]" at QuadratureEncoder.vhd(22)
Error (10028): Can't resolve multiple constant drivers for net "encoder_out[7]" at QuadratureEncoder.vhd(68) File: /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd Line: 68
Error (10029): Constant driver at QuadratureEncoder.vhd(22) File: /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd Line: 22
Error (10028): Can't resolve multiple constant drivers for net "encoder_out[6]" at QuadratureEncoder.vhd(68) File: /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd Line: 68
Error (10028): Can't resolve multiple constant drivers for net "encoder_out[5]" at QuadratureEncoder.vhd(68) File: /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd Line: 68
Error (10028): Can't resolve multiple constant drivers for net "encoder_out[4]" at QuadratureEncoder.vhd(68) File: /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd Line: 68
Error (10028): Can't resolve multiple constant drivers for net "encoder_out[3]" at QuadratureEncoder.vhd(68) File: /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd Line: 68
Error (10028): Can't resolve multiple constant drivers for net "encoder_out[2]" at QuadratureEncoder.vhd(68) File: /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd Line: 68
Error (10028): Can't resolve multiple constant drivers for net "encoder_out[1]" at QuadratureEncoder.vhd(68) File: /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd Line: 68
Error (10028): Can't resolve multiple constant drivers for net "encoder_out[0]" at QuadratureEncoder.vhd(68) File: /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/QuadratureEncoder.vhd Line: 68
Error (12152): Can't elaborate user hierarchy "Assignment4_Qsys:inst|esl_bus_demo:esl_bus_demo_0|QuadratureEncoder:encoder" File: /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/Assignment4_Qsys/synthesis/submodules/esl_bus_demo.vhdl Line: 67
Info (144001): Generated suppressed messages file /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/nios2_quartus2_project.map.smsg
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 10 errors, 3 warnings
    Error: Peak virtual memory: 425 megabytes
    Error: Processing ended: Mon May 15 16:28:17 2023
    Error: Elapsed time: 00:00:03
    Error: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/esl1-5/Desktop/ESL201000168/Assignment_4/niosII_hw_dev_tutorial/nios2_quartus2_project.map.smsg.


