$date
	Fri May 04 18:52:09 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module state_machine_1_tb $end
$var wire 1 ! done $end
$var reg 1 " clock $end
$var reg 1 # kill $end
$var reg 1 $ reset $end
$var reg 1 % start $end
$scope module UUT $end
$var wire 1 " clk $end
$var wire 1 % go $end
$var wire 1 # kill $end
$var wire 1 $ reset $end
$var reg 7 & count [6:0] $end
$var reg 1 ! done $end
$var reg 2 ' state_reg [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
0%
x$
0#
0"
x!
$end
#2
b0 '
0!
1"
#3
b0 &
1$
#4
0"
#6
1"
#8
0"
0$
#10
1"
#11
1%
#12
0"
#14
b1 '
1"
#16
0"
0%
#18
b1 &
1"
#20
0"
#22
b10 &
1"
#24
0"
#26
b11 &
1"
#28
0"
#30
b100 &
1"
#32
0"
#34
b101 &
1"
#36
0"
#38
b110 &
1"
#40
0"
#42
b111 &
1"
#44
0"
#46
b1000 &
1"
#48
0"
#50
b1001 &
1"
#52
0"
#54
b1010 &
1"
#56
0"
#58
b1011 &
1"
#60
0"
#62
b1100 &
1"
#64
0"
#66
b1101 &
1"
#68
0"
#70
b1110 &
1"
#72
0"
#74
b1111 &
1"
#76
0"
#78
b10000 &
1"
#80
0"
#82
b10001 &
1"
#84
0"
#86
b10010 &
1"
#88
0"
#90
b10011 &
1"
#92
0"
#94
b10100 &
1"
#96
0"
#98
b10101 &
b10 '
1"
#100
0"
#102
b0 '
b0 &
1!
1"
#104
0"
#106
0!
1"
#108
0"
#110
1"
#112
0"
#114
1"
#116
0"
#118
1"
#120
0"
#122
1"
#124
0"
#126
1"
#128
0"
#130
1"
#131
1%
#132
0"
#134
b1 '
1"
#136
0"
0%
#138
b1 &
1"
#140
0"
#142
b10 &
1"
#144
0"
#146
b11 &
1"
#148
0"
#150
b100 &
1"
#152
0"
#154
b101 &
1"
#156
0"
#158
b110 &
1"
#160
0"
#162
b111 &
1"
#164
0"
#166
b1000 &
1"
#168
0"
#170
b1001 &
1"
#172
0"
#174
b1010 &
1"
#176
0"
#178
b1011 &
1"
#180
0"
#182
b1100 &
1"
#184
0"
#186
b1101 &
1"
#188
0"
#190
b1110 &
1"
#192
0"
#194
b1111 &
1"
#196
0"
#198
b10000 &
1"
#200
0"
#202
b10001 &
1"
#204
0"
#206
b10010 &
1"
#208
0"
#210
b10011 &
1"
#212
0"
#214
b10100 &
1"
#216
0"
#218
b10101 &
b10 '
1"
#220
0"
#222
b0 '
b0 &
1!
1"
#224
0"
#226
0!
1"
#228
0"
#230
1"
#232
0"
#234
1"
#236
0"
1#
#238
1"
#240
0"
#241
0#
