// Seed: 2882660669
`resetall `default_nettype id_4 `timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    output id_2
    , id_17,
    input id_3,
    input id_4,
    input logic id_5,
    input id_6,
    input id_7,
    input logic id_8,
    output id_9,
    input logic id_10
    , id_18, id_19,
    output id_11
    , id_20,
    input id_12,
    input id_13,
    input id_14,
    input id_15,
    output reg id_16
);
  always @(posedge 1) begin
    id_16 <= 1'd0;
  end
endmodule
