
DHT11.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007bbc  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a0  08007cd0  08007cd0  00008cd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008170  08008170  0000a1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008170  08008170  00009170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008178  08008178  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008178  08008178  00009178  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800817c  0800817c  0000917c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08008180  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001fc  200001d4  08008354  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003d0  08008354  0000a3d0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000080aa  00000000  00000000  0000a1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c5c  00000000  00000000  000122a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007c0  00000000  00000000  00013f08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005d2  00000000  00000000  000146c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000181b7  00000000  00000000  00014c9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a8e0  00000000  00000000  0002ce51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008476f  00000000  00000000  00037731  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bbea0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000032a8  00000000  00000000  000bbee4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  000bf18c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08007cb4 	.word	0x08007cb4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08007cb4 	.word	0x08007cb4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_d2lz>:
 8001024:	b538      	push	{r3, r4, r5, lr}
 8001026:	2200      	movs	r2, #0
 8001028:	2300      	movs	r3, #0
 800102a:	4604      	mov	r4, r0
 800102c:	460d      	mov	r5, r1
 800102e:	f7ff fcc5 	bl	80009bc <__aeabi_dcmplt>
 8001032:	b928      	cbnz	r0, 8001040 <__aeabi_d2lz+0x1c>
 8001034:	4620      	mov	r0, r4
 8001036:	4629      	mov	r1, r5
 8001038:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800103c:	f000 b80a 	b.w	8001054 <__aeabi_d2ulz>
 8001040:	4620      	mov	r0, r4
 8001042:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001046:	f000 f805 	bl	8001054 <__aeabi_d2ulz>
 800104a:	4240      	negs	r0, r0
 800104c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001050:	bd38      	pop	{r3, r4, r5, pc}
 8001052:	bf00      	nop

08001054 <__aeabi_d2ulz>:
 8001054:	b5d0      	push	{r4, r6, r7, lr}
 8001056:	2200      	movs	r2, #0
 8001058:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <__aeabi_d2ulz+0x34>)
 800105a:	4606      	mov	r6, r0
 800105c:	460f      	mov	r7, r1
 800105e:	f7ff fa3b 	bl	80004d8 <__aeabi_dmul>
 8001062:	f7ff fd11 	bl	8000a88 <__aeabi_d2uiz>
 8001066:	4604      	mov	r4, r0
 8001068:	f7ff f9bc 	bl	80003e4 <__aeabi_ui2d>
 800106c:	2200      	movs	r2, #0
 800106e:	4b07      	ldr	r3, [pc, #28]	@ (800108c <__aeabi_d2ulz+0x38>)
 8001070:	f7ff fa32 	bl	80004d8 <__aeabi_dmul>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4630      	mov	r0, r6
 800107a:	4639      	mov	r1, r7
 800107c:	f7ff f874 	bl	8000168 <__aeabi_dsub>
 8001080:	f7ff fd02 	bl	8000a88 <__aeabi_d2uiz>
 8001084:	4621      	mov	r1, r4
 8001086:	bdd0      	pop	{r4, r6, r7, pc}
 8001088:	3df00000 	.word	0x3df00000
 800108c:	41f00000 	.word	0x41f00000

08001090 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001094:	4b08      	ldr	r3, [pc, #32]	@ (80010b8 <HAL_Init+0x28>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a07      	ldr	r2, [pc, #28]	@ (80010b8 <HAL_Init+0x28>)
 800109a:	f043 0310 	orr.w	r3, r3, #16
 800109e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010a0:	2003      	movs	r0, #3
 80010a2:	f000 f947 	bl	8001334 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010a6:	200f      	movs	r0, #15
 80010a8:	f000 f808 	bl	80010bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010ac:	f002 f8d4 	bl	8003258 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010b0:	2300      	movs	r3, #0
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	40022000 	.word	0x40022000

080010bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010c4:	4b12      	ldr	r3, [pc, #72]	@ (8001110 <HAL_InitTick+0x54>)
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	4b12      	ldr	r3, [pc, #72]	@ (8001114 <HAL_InitTick+0x58>)
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	4619      	mov	r1, r3
 80010ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80010d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80010da:	4618      	mov	r0, r3
 80010dc:	f000 f95f 	bl	800139e <HAL_SYSTICK_Config>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010e6:	2301      	movs	r3, #1
 80010e8:	e00e      	b.n	8001108 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	2b0f      	cmp	r3, #15
 80010ee:	d80a      	bhi.n	8001106 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010f0:	2200      	movs	r2, #0
 80010f2:	6879      	ldr	r1, [r7, #4]
 80010f4:	f04f 30ff 	mov.w	r0, #4294967295
 80010f8:	f000 f927 	bl	800134a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010fc:	4a06      	ldr	r2, [pc, #24]	@ (8001118 <HAL_InitTick+0x5c>)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001102:	2300      	movs	r3, #0
 8001104:	e000      	b.n	8001108 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001106:	2301      	movs	r3, #1
}
 8001108:	4618      	mov	r0, r3
 800110a:	3708      	adds	r7, #8
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	20000008 	.word	0x20000008
 8001114:	20000004 	.word	0x20000004
 8001118:	20000000 	.word	0x20000000

0800111c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001120:	4b05      	ldr	r3, [pc, #20]	@ (8001138 <HAL_IncTick+0x1c>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	461a      	mov	r2, r3
 8001126:	4b05      	ldr	r3, [pc, #20]	@ (800113c <HAL_IncTick+0x20>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4413      	add	r3, r2
 800112c:	4a03      	ldr	r2, [pc, #12]	@ (800113c <HAL_IncTick+0x20>)
 800112e:	6013      	str	r3, [r2, #0]
}
 8001130:	bf00      	nop
 8001132:	46bd      	mov	sp, r7
 8001134:	bc80      	pop	{r7}
 8001136:	4770      	bx	lr
 8001138:	20000004 	.word	0x20000004
 800113c:	200001f0 	.word	0x200001f0

08001140 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
  return uwTick;
 8001144:	4b02      	ldr	r3, [pc, #8]	@ (8001150 <HAL_GetTick+0x10>)
 8001146:	681b      	ldr	r3, [r3, #0]
}
 8001148:	4618      	mov	r0, r3
 800114a:	46bd      	mov	sp, r7
 800114c:	bc80      	pop	{r7}
 800114e:	4770      	bx	lr
 8001150:	200001f0 	.word	0x200001f0

08001154 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b084      	sub	sp, #16
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800115c:	f7ff fff0 	bl	8001140 <HAL_GetTick>
 8001160:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	f1b3 3fff 	cmp.w	r3, #4294967295
 800116c:	d005      	beq.n	800117a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800116e:	4b0a      	ldr	r3, [pc, #40]	@ (8001198 <HAL_Delay+0x44>)
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	461a      	mov	r2, r3
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	4413      	add	r3, r2
 8001178:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800117a:	bf00      	nop
 800117c:	f7ff ffe0 	bl	8001140 <HAL_GetTick>
 8001180:	4602      	mov	r2, r0
 8001182:	68bb      	ldr	r3, [r7, #8]
 8001184:	1ad3      	subs	r3, r2, r3
 8001186:	68fa      	ldr	r2, [r7, #12]
 8001188:	429a      	cmp	r2, r3
 800118a:	d8f7      	bhi.n	800117c <HAL_Delay+0x28>
  {
  }
}
 800118c:	bf00      	nop
 800118e:	bf00      	nop
 8001190:	3710      	adds	r7, #16
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	20000004 	.word	0x20000004

0800119c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800119c:	b480      	push	{r7}
 800119e:	b085      	sub	sp, #20
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	f003 0307 	and.w	r3, r3, #7
 80011aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011ac:	4b0c      	ldr	r3, [pc, #48]	@ (80011e0 <__NVIC_SetPriorityGrouping+0x44>)
 80011ae:	68db      	ldr	r3, [r3, #12]
 80011b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011b2:	68ba      	ldr	r2, [r7, #8]
 80011b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80011b8:	4013      	ands	r3, r2
 80011ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011c0:	68bb      	ldr	r3, [r7, #8]
 80011c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80011c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011ce:	4a04      	ldr	r2, [pc, #16]	@ (80011e0 <__NVIC_SetPriorityGrouping+0x44>)
 80011d0:	68bb      	ldr	r3, [r7, #8]
 80011d2:	60d3      	str	r3, [r2, #12]
}
 80011d4:	bf00      	nop
 80011d6:	3714      	adds	r7, #20
 80011d8:	46bd      	mov	sp, r7
 80011da:	bc80      	pop	{r7}
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	e000ed00 	.word	0xe000ed00

080011e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011e8:	4b04      	ldr	r3, [pc, #16]	@ (80011fc <__NVIC_GetPriorityGrouping+0x18>)
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	0a1b      	lsrs	r3, r3, #8
 80011ee:	f003 0307 	and.w	r3, r3, #7
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bc80      	pop	{r7}
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	e000ed00 	.word	0xe000ed00

08001200 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800120a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800120e:	2b00      	cmp	r3, #0
 8001210:	db0b      	blt.n	800122a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001212:	79fb      	ldrb	r3, [r7, #7]
 8001214:	f003 021f 	and.w	r2, r3, #31
 8001218:	4906      	ldr	r1, [pc, #24]	@ (8001234 <__NVIC_EnableIRQ+0x34>)
 800121a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800121e:	095b      	lsrs	r3, r3, #5
 8001220:	2001      	movs	r0, #1
 8001222:	fa00 f202 	lsl.w	r2, r0, r2
 8001226:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800122a:	bf00      	nop
 800122c:	370c      	adds	r7, #12
 800122e:	46bd      	mov	sp, r7
 8001230:	bc80      	pop	{r7}
 8001232:	4770      	bx	lr
 8001234:	e000e100 	.word	0xe000e100

08001238 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001238:	b480      	push	{r7}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	4603      	mov	r3, r0
 8001240:	6039      	str	r1, [r7, #0]
 8001242:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001244:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001248:	2b00      	cmp	r3, #0
 800124a:	db0a      	blt.n	8001262 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	b2da      	uxtb	r2, r3
 8001250:	490c      	ldr	r1, [pc, #48]	@ (8001284 <__NVIC_SetPriority+0x4c>)
 8001252:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001256:	0112      	lsls	r2, r2, #4
 8001258:	b2d2      	uxtb	r2, r2
 800125a:	440b      	add	r3, r1
 800125c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001260:	e00a      	b.n	8001278 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	b2da      	uxtb	r2, r3
 8001266:	4908      	ldr	r1, [pc, #32]	@ (8001288 <__NVIC_SetPriority+0x50>)
 8001268:	79fb      	ldrb	r3, [r7, #7]
 800126a:	f003 030f 	and.w	r3, r3, #15
 800126e:	3b04      	subs	r3, #4
 8001270:	0112      	lsls	r2, r2, #4
 8001272:	b2d2      	uxtb	r2, r2
 8001274:	440b      	add	r3, r1
 8001276:	761a      	strb	r2, [r3, #24]
}
 8001278:	bf00      	nop
 800127a:	370c      	adds	r7, #12
 800127c:	46bd      	mov	sp, r7
 800127e:	bc80      	pop	{r7}
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	e000e100 	.word	0xe000e100
 8001288:	e000ed00 	.word	0xe000ed00

0800128c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800128c:	b480      	push	{r7}
 800128e:	b089      	sub	sp, #36	@ 0x24
 8001290:	af00      	add	r7, sp, #0
 8001292:	60f8      	str	r0, [r7, #12]
 8001294:	60b9      	str	r1, [r7, #8]
 8001296:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	f003 0307 	and.w	r3, r3, #7
 800129e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012a0:	69fb      	ldr	r3, [r7, #28]
 80012a2:	f1c3 0307 	rsb	r3, r3, #7
 80012a6:	2b04      	cmp	r3, #4
 80012a8:	bf28      	it	cs
 80012aa:	2304      	movcs	r3, #4
 80012ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012ae:	69fb      	ldr	r3, [r7, #28]
 80012b0:	3304      	adds	r3, #4
 80012b2:	2b06      	cmp	r3, #6
 80012b4:	d902      	bls.n	80012bc <NVIC_EncodePriority+0x30>
 80012b6:	69fb      	ldr	r3, [r7, #28]
 80012b8:	3b03      	subs	r3, #3
 80012ba:	e000      	b.n	80012be <NVIC_EncodePriority+0x32>
 80012bc:	2300      	movs	r3, #0
 80012be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012c0:	f04f 32ff 	mov.w	r2, #4294967295
 80012c4:	69bb      	ldr	r3, [r7, #24]
 80012c6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ca:	43da      	mvns	r2, r3
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	401a      	ands	r2, r3
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012d4:	f04f 31ff 	mov.w	r1, #4294967295
 80012d8:	697b      	ldr	r3, [r7, #20]
 80012da:	fa01 f303 	lsl.w	r3, r1, r3
 80012de:	43d9      	mvns	r1, r3
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012e4:	4313      	orrs	r3, r2
         );
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	3724      	adds	r7, #36	@ 0x24
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bc80      	pop	{r7}
 80012ee:	4770      	bx	lr

080012f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	3b01      	subs	r3, #1
 80012fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001300:	d301      	bcc.n	8001306 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001302:	2301      	movs	r3, #1
 8001304:	e00f      	b.n	8001326 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001306:	4a0a      	ldr	r2, [pc, #40]	@ (8001330 <SysTick_Config+0x40>)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	3b01      	subs	r3, #1
 800130c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800130e:	210f      	movs	r1, #15
 8001310:	f04f 30ff 	mov.w	r0, #4294967295
 8001314:	f7ff ff90 	bl	8001238 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001318:	4b05      	ldr	r3, [pc, #20]	@ (8001330 <SysTick_Config+0x40>)
 800131a:	2200      	movs	r2, #0
 800131c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800131e:	4b04      	ldr	r3, [pc, #16]	@ (8001330 <SysTick_Config+0x40>)
 8001320:	2207      	movs	r2, #7
 8001322:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001324:	2300      	movs	r3, #0
}
 8001326:	4618      	mov	r0, r3
 8001328:	3708      	adds	r7, #8
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	e000e010 	.word	0xe000e010

08001334 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f7ff ff2d 	bl	800119c <__NVIC_SetPriorityGrouping>
}
 8001342:	bf00      	nop
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}

0800134a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800134a:	b580      	push	{r7, lr}
 800134c:	b086      	sub	sp, #24
 800134e:	af00      	add	r7, sp, #0
 8001350:	4603      	mov	r3, r0
 8001352:	60b9      	str	r1, [r7, #8]
 8001354:	607a      	str	r2, [r7, #4]
 8001356:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001358:	2300      	movs	r3, #0
 800135a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800135c:	f7ff ff42 	bl	80011e4 <__NVIC_GetPriorityGrouping>
 8001360:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001362:	687a      	ldr	r2, [r7, #4]
 8001364:	68b9      	ldr	r1, [r7, #8]
 8001366:	6978      	ldr	r0, [r7, #20]
 8001368:	f7ff ff90 	bl	800128c <NVIC_EncodePriority>
 800136c:	4602      	mov	r2, r0
 800136e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001372:	4611      	mov	r1, r2
 8001374:	4618      	mov	r0, r3
 8001376:	f7ff ff5f 	bl	8001238 <__NVIC_SetPriority>
}
 800137a:	bf00      	nop
 800137c:	3718      	adds	r7, #24
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}

08001382 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001382:	b580      	push	{r7, lr}
 8001384:	b082      	sub	sp, #8
 8001386:	af00      	add	r7, sp, #0
 8001388:	4603      	mov	r3, r0
 800138a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800138c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001390:	4618      	mov	r0, r3
 8001392:	f7ff ff35 	bl	8001200 <__NVIC_EnableIRQ>
}
 8001396:	bf00      	nop
 8001398:	3708      	adds	r7, #8
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}

0800139e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800139e:	b580      	push	{r7, lr}
 80013a0:	b082      	sub	sp, #8
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f7ff ffa2 	bl	80012f0 <SysTick_Config>
 80013ac:	4603      	mov	r3, r0
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}

080013b6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80013b6:	b480      	push	{r7}
 80013b8:	b085      	sub	sp, #20
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013be:	2300      	movs	r3, #0
 80013c0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80013c8:	b2db      	uxtb	r3, r3
 80013ca:	2b02      	cmp	r3, #2
 80013cc:	d008      	beq.n	80013e0 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	2204      	movs	r2, #4
 80013d2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	2200      	movs	r2, #0
 80013d8:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80013dc:	2301      	movs	r3, #1
 80013de:	e020      	b.n	8001422 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f022 020e 	bic.w	r2, r2, #14
 80013ee:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f022 0201 	bic.w	r2, r2, #1
 80013fe:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001408:	2101      	movs	r1, #1
 800140a:	fa01 f202 	lsl.w	r2, r1, r2
 800140e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2201      	movs	r2, #1
 8001414:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	2200      	movs	r2, #0
 800141c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001420:	7bfb      	ldrb	r3, [r7, #15]
}
 8001422:	4618      	mov	r0, r3
 8001424:	3714      	adds	r7, #20
 8001426:	46bd      	mov	sp, r7
 8001428:	bc80      	pop	{r7}
 800142a:	4770      	bx	lr

0800142c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800142c:	b580      	push	{r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001434:	2300      	movs	r3, #0
 8001436:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800143e:	b2db      	uxtb	r3, r3
 8001440:	2b02      	cmp	r3, #2
 8001442:	d005      	beq.n	8001450 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2204      	movs	r2, #4
 8001448:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800144a:	2301      	movs	r3, #1
 800144c:	73fb      	strb	r3, [r7, #15]
 800144e:	e051      	b.n	80014f4 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f022 020e 	bic.w	r2, r2, #14
 800145e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	681a      	ldr	r2, [r3, #0]
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f022 0201 	bic.w	r2, r2, #1
 800146e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a22      	ldr	r2, [pc, #136]	@ (8001500 <HAL_DMA_Abort_IT+0xd4>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d029      	beq.n	80014ce <HAL_DMA_Abort_IT+0xa2>
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4a21      	ldr	r2, [pc, #132]	@ (8001504 <HAL_DMA_Abort_IT+0xd8>)
 8001480:	4293      	cmp	r3, r2
 8001482:	d022      	beq.n	80014ca <HAL_DMA_Abort_IT+0x9e>
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4a1f      	ldr	r2, [pc, #124]	@ (8001508 <HAL_DMA_Abort_IT+0xdc>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d01a      	beq.n	80014c4 <HAL_DMA_Abort_IT+0x98>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	4a1e      	ldr	r2, [pc, #120]	@ (800150c <HAL_DMA_Abort_IT+0xe0>)
 8001494:	4293      	cmp	r3, r2
 8001496:	d012      	beq.n	80014be <HAL_DMA_Abort_IT+0x92>
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a1c      	ldr	r2, [pc, #112]	@ (8001510 <HAL_DMA_Abort_IT+0xe4>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	d00a      	beq.n	80014b8 <HAL_DMA_Abort_IT+0x8c>
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	4a1b      	ldr	r2, [pc, #108]	@ (8001514 <HAL_DMA_Abort_IT+0xe8>)
 80014a8:	4293      	cmp	r3, r2
 80014aa:	d102      	bne.n	80014b2 <HAL_DMA_Abort_IT+0x86>
 80014ac:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80014b0:	e00e      	b.n	80014d0 <HAL_DMA_Abort_IT+0xa4>
 80014b2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80014b6:	e00b      	b.n	80014d0 <HAL_DMA_Abort_IT+0xa4>
 80014b8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80014bc:	e008      	b.n	80014d0 <HAL_DMA_Abort_IT+0xa4>
 80014be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014c2:	e005      	b.n	80014d0 <HAL_DMA_Abort_IT+0xa4>
 80014c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014c8:	e002      	b.n	80014d0 <HAL_DMA_Abort_IT+0xa4>
 80014ca:	2310      	movs	r3, #16
 80014cc:	e000      	b.n	80014d0 <HAL_DMA_Abort_IT+0xa4>
 80014ce:	2301      	movs	r3, #1
 80014d0:	4a11      	ldr	r2, [pc, #68]	@ (8001518 <HAL_DMA_Abort_IT+0xec>)
 80014d2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2201      	movs	r2, #1
 80014d8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2200      	movs	r2, #0
 80014e0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d003      	beq.n	80014f4 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014f0:	6878      	ldr	r0, [r7, #4]
 80014f2:	4798      	blx	r3
    } 
  }
  return status;
 80014f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3710      	adds	r7, #16
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	40020008 	.word	0x40020008
 8001504:	4002001c 	.word	0x4002001c
 8001508:	40020030 	.word	0x40020030
 800150c:	40020044 	.word	0x40020044
 8001510:	40020058 	.word	0x40020058
 8001514:	4002006c 	.word	0x4002006c
 8001518:	40020000 	.word	0x40020000

0800151c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800151c:	b480      	push	{r7}
 800151e:	b08b      	sub	sp, #44	@ 0x2c
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
 8001524:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001526:	2300      	movs	r3, #0
 8001528:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800152a:	2300      	movs	r3, #0
 800152c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800152e:	e169      	b.n	8001804 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001530:	2201      	movs	r2, #1
 8001532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001534:	fa02 f303 	lsl.w	r3, r2, r3
 8001538:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	69fa      	ldr	r2, [r7, #28]
 8001540:	4013      	ands	r3, r2
 8001542:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001544:	69ba      	ldr	r2, [r7, #24]
 8001546:	69fb      	ldr	r3, [r7, #28]
 8001548:	429a      	cmp	r2, r3
 800154a:	f040 8158 	bne.w	80017fe <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	4a9a      	ldr	r2, [pc, #616]	@ (80017bc <HAL_GPIO_Init+0x2a0>)
 8001554:	4293      	cmp	r3, r2
 8001556:	d05e      	beq.n	8001616 <HAL_GPIO_Init+0xfa>
 8001558:	4a98      	ldr	r2, [pc, #608]	@ (80017bc <HAL_GPIO_Init+0x2a0>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d875      	bhi.n	800164a <HAL_GPIO_Init+0x12e>
 800155e:	4a98      	ldr	r2, [pc, #608]	@ (80017c0 <HAL_GPIO_Init+0x2a4>)
 8001560:	4293      	cmp	r3, r2
 8001562:	d058      	beq.n	8001616 <HAL_GPIO_Init+0xfa>
 8001564:	4a96      	ldr	r2, [pc, #600]	@ (80017c0 <HAL_GPIO_Init+0x2a4>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d86f      	bhi.n	800164a <HAL_GPIO_Init+0x12e>
 800156a:	4a96      	ldr	r2, [pc, #600]	@ (80017c4 <HAL_GPIO_Init+0x2a8>)
 800156c:	4293      	cmp	r3, r2
 800156e:	d052      	beq.n	8001616 <HAL_GPIO_Init+0xfa>
 8001570:	4a94      	ldr	r2, [pc, #592]	@ (80017c4 <HAL_GPIO_Init+0x2a8>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d869      	bhi.n	800164a <HAL_GPIO_Init+0x12e>
 8001576:	4a94      	ldr	r2, [pc, #592]	@ (80017c8 <HAL_GPIO_Init+0x2ac>)
 8001578:	4293      	cmp	r3, r2
 800157a:	d04c      	beq.n	8001616 <HAL_GPIO_Init+0xfa>
 800157c:	4a92      	ldr	r2, [pc, #584]	@ (80017c8 <HAL_GPIO_Init+0x2ac>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d863      	bhi.n	800164a <HAL_GPIO_Init+0x12e>
 8001582:	4a92      	ldr	r2, [pc, #584]	@ (80017cc <HAL_GPIO_Init+0x2b0>)
 8001584:	4293      	cmp	r3, r2
 8001586:	d046      	beq.n	8001616 <HAL_GPIO_Init+0xfa>
 8001588:	4a90      	ldr	r2, [pc, #576]	@ (80017cc <HAL_GPIO_Init+0x2b0>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d85d      	bhi.n	800164a <HAL_GPIO_Init+0x12e>
 800158e:	2b12      	cmp	r3, #18
 8001590:	d82a      	bhi.n	80015e8 <HAL_GPIO_Init+0xcc>
 8001592:	2b12      	cmp	r3, #18
 8001594:	d859      	bhi.n	800164a <HAL_GPIO_Init+0x12e>
 8001596:	a201      	add	r2, pc, #4	@ (adr r2, 800159c <HAL_GPIO_Init+0x80>)
 8001598:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800159c:	08001617 	.word	0x08001617
 80015a0:	080015f1 	.word	0x080015f1
 80015a4:	08001603 	.word	0x08001603
 80015a8:	08001645 	.word	0x08001645
 80015ac:	0800164b 	.word	0x0800164b
 80015b0:	0800164b 	.word	0x0800164b
 80015b4:	0800164b 	.word	0x0800164b
 80015b8:	0800164b 	.word	0x0800164b
 80015bc:	0800164b 	.word	0x0800164b
 80015c0:	0800164b 	.word	0x0800164b
 80015c4:	0800164b 	.word	0x0800164b
 80015c8:	0800164b 	.word	0x0800164b
 80015cc:	0800164b 	.word	0x0800164b
 80015d0:	0800164b 	.word	0x0800164b
 80015d4:	0800164b 	.word	0x0800164b
 80015d8:	0800164b 	.word	0x0800164b
 80015dc:	0800164b 	.word	0x0800164b
 80015e0:	080015f9 	.word	0x080015f9
 80015e4:	0800160d 	.word	0x0800160d
 80015e8:	4a79      	ldr	r2, [pc, #484]	@ (80017d0 <HAL_GPIO_Init+0x2b4>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d013      	beq.n	8001616 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80015ee:	e02c      	b.n	800164a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	68db      	ldr	r3, [r3, #12]
 80015f4:	623b      	str	r3, [r7, #32]
          break;
 80015f6:	e029      	b.n	800164c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	68db      	ldr	r3, [r3, #12]
 80015fc:	3304      	adds	r3, #4
 80015fe:	623b      	str	r3, [r7, #32]
          break;
 8001600:	e024      	b.n	800164c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	68db      	ldr	r3, [r3, #12]
 8001606:	3308      	adds	r3, #8
 8001608:	623b      	str	r3, [r7, #32]
          break;
 800160a:	e01f      	b.n	800164c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	68db      	ldr	r3, [r3, #12]
 8001610:	330c      	adds	r3, #12
 8001612:	623b      	str	r3, [r7, #32]
          break;
 8001614:	e01a      	b.n	800164c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	689b      	ldr	r3, [r3, #8]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d102      	bne.n	8001624 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800161e:	2304      	movs	r3, #4
 8001620:	623b      	str	r3, [r7, #32]
          break;
 8001622:	e013      	b.n	800164c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	689b      	ldr	r3, [r3, #8]
 8001628:	2b01      	cmp	r3, #1
 800162a:	d105      	bne.n	8001638 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800162c:	2308      	movs	r3, #8
 800162e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	69fa      	ldr	r2, [r7, #28]
 8001634:	611a      	str	r2, [r3, #16]
          break;
 8001636:	e009      	b.n	800164c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001638:	2308      	movs	r3, #8
 800163a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	69fa      	ldr	r2, [r7, #28]
 8001640:	615a      	str	r2, [r3, #20]
          break;
 8001642:	e003      	b.n	800164c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001644:	2300      	movs	r3, #0
 8001646:	623b      	str	r3, [r7, #32]
          break;
 8001648:	e000      	b.n	800164c <HAL_GPIO_Init+0x130>
          break;
 800164a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800164c:	69bb      	ldr	r3, [r7, #24]
 800164e:	2bff      	cmp	r3, #255	@ 0xff
 8001650:	d801      	bhi.n	8001656 <HAL_GPIO_Init+0x13a>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	e001      	b.n	800165a <HAL_GPIO_Init+0x13e>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	3304      	adds	r3, #4
 800165a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800165c:	69bb      	ldr	r3, [r7, #24]
 800165e:	2bff      	cmp	r3, #255	@ 0xff
 8001660:	d802      	bhi.n	8001668 <HAL_GPIO_Init+0x14c>
 8001662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	e002      	b.n	800166e <HAL_GPIO_Init+0x152>
 8001668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800166a:	3b08      	subs	r3, #8
 800166c:	009b      	lsls	r3, r3, #2
 800166e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	210f      	movs	r1, #15
 8001676:	693b      	ldr	r3, [r7, #16]
 8001678:	fa01 f303 	lsl.w	r3, r1, r3
 800167c:	43db      	mvns	r3, r3
 800167e:	401a      	ands	r2, r3
 8001680:	6a39      	ldr	r1, [r7, #32]
 8001682:	693b      	ldr	r3, [r7, #16]
 8001684:	fa01 f303 	lsl.w	r3, r1, r3
 8001688:	431a      	orrs	r2, r3
 800168a:	697b      	ldr	r3, [r7, #20]
 800168c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001696:	2b00      	cmp	r3, #0
 8001698:	f000 80b1 	beq.w	80017fe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800169c:	4b4d      	ldr	r3, [pc, #308]	@ (80017d4 <HAL_GPIO_Init+0x2b8>)
 800169e:	699b      	ldr	r3, [r3, #24]
 80016a0:	4a4c      	ldr	r2, [pc, #304]	@ (80017d4 <HAL_GPIO_Init+0x2b8>)
 80016a2:	f043 0301 	orr.w	r3, r3, #1
 80016a6:	6193      	str	r3, [r2, #24]
 80016a8:	4b4a      	ldr	r3, [pc, #296]	@ (80017d4 <HAL_GPIO_Init+0x2b8>)
 80016aa:	699b      	ldr	r3, [r3, #24]
 80016ac:	f003 0301 	and.w	r3, r3, #1
 80016b0:	60bb      	str	r3, [r7, #8]
 80016b2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80016b4:	4a48      	ldr	r2, [pc, #288]	@ (80017d8 <HAL_GPIO_Init+0x2bc>)
 80016b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b8:	089b      	lsrs	r3, r3, #2
 80016ba:	3302      	adds	r3, #2
 80016bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016c0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80016c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c4:	f003 0303 	and.w	r3, r3, #3
 80016c8:	009b      	lsls	r3, r3, #2
 80016ca:	220f      	movs	r2, #15
 80016cc:	fa02 f303 	lsl.w	r3, r2, r3
 80016d0:	43db      	mvns	r3, r3
 80016d2:	68fa      	ldr	r2, [r7, #12]
 80016d4:	4013      	ands	r3, r2
 80016d6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	4a40      	ldr	r2, [pc, #256]	@ (80017dc <HAL_GPIO_Init+0x2c0>)
 80016dc:	4293      	cmp	r3, r2
 80016de:	d013      	beq.n	8001708 <HAL_GPIO_Init+0x1ec>
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	4a3f      	ldr	r2, [pc, #252]	@ (80017e0 <HAL_GPIO_Init+0x2c4>)
 80016e4:	4293      	cmp	r3, r2
 80016e6:	d00d      	beq.n	8001704 <HAL_GPIO_Init+0x1e8>
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	4a3e      	ldr	r2, [pc, #248]	@ (80017e4 <HAL_GPIO_Init+0x2c8>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d007      	beq.n	8001700 <HAL_GPIO_Init+0x1e4>
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	4a3d      	ldr	r2, [pc, #244]	@ (80017e8 <HAL_GPIO_Init+0x2cc>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d101      	bne.n	80016fc <HAL_GPIO_Init+0x1e0>
 80016f8:	2303      	movs	r3, #3
 80016fa:	e006      	b.n	800170a <HAL_GPIO_Init+0x1ee>
 80016fc:	2304      	movs	r3, #4
 80016fe:	e004      	b.n	800170a <HAL_GPIO_Init+0x1ee>
 8001700:	2302      	movs	r3, #2
 8001702:	e002      	b.n	800170a <HAL_GPIO_Init+0x1ee>
 8001704:	2301      	movs	r3, #1
 8001706:	e000      	b.n	800170a <HAL_GPIO_Init+0x1ee>
 8001708:	2300      	movs	r3, #0
 800170a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800170c:	f002 0203 	and.w	r2, r2, #3
 8001710:	0092      	lsls	r2, r2, #2
 8001712:	4093      	lsls	r3, r2
 8001714:	68fa      	ldr	r2, [r7, #12]
 8001716:	4313      	orrs	r3, r2
 8001718:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800171a:	492f      	ldr	r1, [pc, #188]	@ (80017d8 <HAL_GPIO_Init+0x2bc>)
 800171c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800171e:	089b      	lsrs	r3, r3, #2
 8001720:	3302      	adds	r3, #2
 8001722:	68fa      	ldr	r2, [r7, #12]
 8001724:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001730:	2b00      	cmp	r3, #0
 8001732:	d006      	beq.n	8001742 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001734:	4b2d      	ldr	r3, [pc, #180]	@ (80017ec <HAL_GPIO_Init+0x2d0>)
 8001736:	689a      	ldr	r2, [r3, #8]
 8001738:	492c      	ldr	r1, [pc, #176]	@ (80017ec <HAL_GPIO_Init+0x2d0>)
 800173a:	69bb      	ldr	r3, [r7, #24]
 800173c:	4313      	orrs	r3, r2
 800173e:	608b      	str	r3, [r1, #8]
 8001740:	e006      	b.n	8001750 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001742:	4b2a      	ldr	r3, [pc, #168]	@ (80017ec <HAL_GPIO_Init+0x2d0>)
 8001744:	689a      	ldr	r2, [r3, #8]
 8001746:	69bb      	ldr	r3, [r7, #24]
 8001748:	43db      	mvns	r3, r3
 800174a:	4928      	ldr	r1, [pc, #160]	@ (80017ec <HAL_GPIO_Init+0x2d0>)
 800174c:	4013      	ands	r3, r2
 800174e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001758:	2b00      	cmp	r3, #0
 800175a:	d006      	beq.n	800176a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800175c:	4b23      	ldr	r3, [pc, #140]	@ (80017ec <HAL_GPIO_Init+0x2d0>)
 800175e:	68da      	ldr	r2, [r3, #12]
 8001760:	4922      	ldr	r1, [pc, #136]	@ (80017ec <HAL_GPIO_Init+0x2d0>)
 8001762:	69bb      	ldr	r3, [r7, #24]
 8001764:	4313      	orrs	r3, r2
 8001766:	60cb      	str	r3, [r1, #12]
 8001768:	e006      	b.n	8001778 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800176a:	4b20      	ldr	r3, [pc, #128]	@ (80017ec <HAL_GPIO_Init+0x2d0>)
 800176c:	68da      	ldr	r2, [r3, #12]
 800176e:	69bb      	ldr	r3, [r7, #24]
 8001770:	43db      	mvns	r3, r3
 8001772:	491e      	ldr	r1, [pc, #120]	@ (80017ec <HAL_GPIO_Init+0x2d0>)
 8001774:	4013      	ands	r3, r2
 8001776:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001780:	2b00      	cmp	r3, #0
 8001782:	d006      	beq.n	8001792 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001784:	4b19      	ldr	r3, [pc, #100]	@ (80017ec <HAL_GPIO_Init+0x2d0>)
 8001786:	685a      	ldr	r2, [r3, #4]
 8001788:	4918      	ldr	r1, [pc, #96]	@ (80017ec <HAL_GPIO_Init+0x2d0>)
 800178a:	69bb      	ldr	r3, [r7, #24]
 800178c:	4313      	orrs	r3, r2
 800178e:	604b      	str	r3, [r1, #4]
 8001790:	e006      	b.n	80017a0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001792:	4b16      	ldr	r3, [pc, #88]	@ (80017ec <HAL_GPIO_Init+0x2d0>)
 8001794:	685a      	ldr	r2, [r3, #4]
 8001796:	69bb      	ldr	r3, [r7, #24]
 8001798:	43db      	mvns	r3, r3
 800179a:	4914      	ldr	r1, [pc, #80]	@ (80017ec <HAL_GPIO_Init+0x2d0>)
 800179c:	4013      	ands	r3, r2
 800179e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d021      	beq.n	80017f0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80017ac:	4b0f      	ldr	r3, [pc, #60]	@ (80017ec <HAL_GPIO_Init+0x2d0>)
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	490e      	ldr	r1, [pc, #56]	@ (80017ec <HAL_GPIO_Init+0x2d0>)
 80017b2:	69bb      	ldr	r3, [r7, #24]
 80017b4:	4313      	orrs	r3, r2
 80017b6:	600b      	str	r3, [r1, #0]
 80017b8:	e021      	b.n	80017fe <HAL_GPIO_Init+0x2e2>
 80017ba:	bf00      	nop
 80017bc:	10320000 	.word	0x10320000
 80017c0:	10310000 	.word	0x10310000
 80017c4:	10220000 	.word	0x10220000
 80017c8:	10210000 	.word	0x10210000
 80017cc:	10120000 	.word	0x10120000
 80017d0:	10110000 	.word	0x10110000
 80017d4:	40021000 	.word	0x40021000
 80017d8:	40010000 	.word	0x40010000
 80017dc:	40010800 	.word	0x40010800
 80017e0:	40010c00 	.word	0x40010c00
 80017e4:	40011000 	.word	0x40011000
 80017e8:	40011400 	.word	0x40011400
 80017ec:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80017f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001820 <HAL_GPIO_Init+0x304>)
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	69bb      	ldr	r3, [r7, #24]
 80017f6:	43db      	mvns	r3, r3
 80017f8:	4909      	ldr	r1, [pc, #36]	@ (8001820 <HAL_GPIO_Init+0x304>)
 80017fa:	4013      	ands	r3, r2
 80017fc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80017fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001800:	3301      	adds	r3, #1
 8001802:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	681a      	ldr	r2, [r3, #0]
 8001808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800180a:	fa22 f303 	lsr.w	r3, r2, r3
 800180e:	2b00      	cmp	r3, #0
 8001810:	f47f ae8e 	bne.w	8001530 <HAL_GPIO_Init+0x14>
  }
}
 8001814:	bf00      	nop
 8001816:	bf00      	nop
 8001818:	372c      	adds	r7, #44	@ 0x2c
 800181a:	46bd      	mov	sp, r7
 800181c:	bc80      	pop	{r7}
 800181e:	4770      	bx	lr
 8001820:	40010400 	.word	0x40010400

08001824 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001824:	b480      	push	{r7}
 8001826:	b085      	sub	sp, #20
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
 800182c:	460b      	mov	r3, r1
 800182e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	689a      	ldr	r2, [r3, #8]
 8001834:	887b      	ldrh	r3, [r7, #2]
 8001836:	4013      	ands	r3, r2
 8001838:	2b00      	cmp	r3, #0
 800183a:	d002      	beq.n	8001842 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800183c:	2301      	movs	r3, #1
 800183e:	73fb      	strb	r3, [r7, #15]
 8001840:	e001      	b.n	8001846 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001842:	2300      	movs	r3, #0
 8001844:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001846:	7bfb      	ldrb	r3, [r7, #15]
}
 8001848:	4618      	mov	r0, r3
 800184a:	3714      	adds	r7, #20
 800184c:	46bd      	mov	sp, r7
 800184e:	bc80      	pop	{r7}
 8001850:	4770      	bx	lr

08001852 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001852:	b480      	push	{r7}
 8001854:	b083      	sub	sp, #12
 8001856:	af00      	add	r7, sp, #0
 8001858:	6078      	str	r0, [r7, #4]
 800185a:	460b      	mov	r3, r1
 800185c:	807b      	strh	r3, [r7, #2]
 800185e:	4613      	mov	r3, r2
 8001860:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001862:	787b      	ldrb	r3, [r7, #1]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d003      	beq.n	8001870 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001868:	887a      	ldrh	r2, [r7, #2]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800186e:	e003      	b.n	8001878 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001870:	887b      	ldrh	r3, [r7, #2]
 8001872:	041a      	lsls	r2, r3, #16
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	611a      	str	r2, [r3, #16]
}
 8001878:	bf00      	nop
 800187a:	370c      	adds	r7, #12
 800187c:	46bd      	mov	sp, r7
 800187e:	bc80      	pop	{r7}
 8001880:	4770      	bx	lr
	...

08001884 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b086      	sub	sp, #24
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d101      	bne.n	8001896 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e272      	b.n	8001d7c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f003 0301 	and.w	r3, r3, #1
 800189e:	2b00      	cmp	r3, #0
 80018a0:	f000 8087 	beq.w	80019b2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80018a4:	4b92      	ldr	r3, [pc, #584]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f003 030c 	and.w	r3, r3, #12
 80018ac:	2b04      	cmp	r3, #4
 80018ae:	d00c      	beq.n	80018ca <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80018b0:	4b8f      	ldr	r3, [pc, #572]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	f003 030c 	and.w	r3, r3, #12
 80018b8:	2b08      	cmp	r3, #8
 80018ba:	d112      	bne.n	80018e2 <HAL_RCC_OscConfig+0x5e>
 80018bc:	4b8c      	ldr	r3, [pc, #560]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80018c8:	d10b      	bne.n	80018e2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018ca:	4b89      	ldr	r3, [pc, #548]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d06c      	beq.n	80019b0 <HAL_RCC_OscConfig+0x12c>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d168      	bne.n	80019b0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e24c      	b.n	8001d7c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80018ea:	d106      	bne.n	80018fa <HAL_RCC_OscConfig+0x76>
 80018ec:	4b80      	ldr	r3, [pc, #512]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a7f      	ldr	r2, [pc, #508]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80018f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018f6:	6013      	str	r3, [r2, #0]
 80018f8:	e02e      	b.n	8001958 <HAL_RCC_OscConfig+0xd4>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d10c      	bne.n	800191c <HAL_RCC_OscConfig+0x98>
 8001902:	4b7b      	ldr	r3, [pc, #492]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a7a      	ldr	r2, [pc, #488]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001908:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800190c:	6013      	str	r3, [r2, #0]
 800190e:	4b78      	ldr	r3, [pc, #480]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4a77      	ldr	r2, [pc, #476]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001914:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001918:	6013      	str	r3, [r2, #0]
 800191a:	e01d      	b.n	8001958 <HAL_RCC_OscConfig+0xd4>
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001924:	d10c      	bne.n	8001940 <HAL_RCC_OscConfig+0xbc>
 8001926:	4b72      	ldr	r3, [pc, #456]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a71      	ldr	r2, [pc, #452]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 800192c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001930:	6013      	str	r3, [r2, #0]
 8001932:	4b6f      	ldr	r3, [pc, #444]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a6e      	ldr	r2, [pc, #440]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001938:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800193c:	6013      	str	r3, [r2, #0]
 800193e:	e00b      	b.n	8001958 <HAL_RCC_OscConfig+0xd4>
 8001940:	4b6b      	ldr	r3, [pc, #428]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a6a      	ldr	r2, [pc, #424]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001946:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800194a:	6013      	str	r3, [r2, #0]
 800194c:	4b68      	ldr	r3, [pc, #416]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a67      	ldr	r2, [pc, #412]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001952:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001956:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d013      	beq.n	8001988 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001960:	f7ff fbee 	bl	8001140 <HAL_GetTick>
 8001964:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001966:	e008      	b.n	800197a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001968:	f7ff fbea 	bl	8001140 <HAL_GetTick>
 800196c:	4602      	mov	r2, r0
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	1ad3      	subs	r3, r2, r3
 8001972:	2b64      	cmp	r3, #100	@ 0x64
 8001974:	d901      	bls.n	800197a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001976:	2303      	movs	r3, #3
 8001978:	e200      	b.n	8001d7c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800197a:	4b5d      	ldr	r3, [pc, #372]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001982:	2b00      	cmp	r3, #0
 8001984:	d0f0      	beq.n	8001968 <HAL_RCC_OscConfig+0xe4>
 8001986:	e014      	b.n	80019b2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001988:	f7ff fbda 	bl	8001140 <HAL_GetTick>
 800198c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800198e:	e008      	b.n	80019a2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001990:	f7ff fbd6 	bl	8001140 <HAL_GetTick>
 8001994:	4602      	mov	r2, r0
 8001996:	693b      	ldr	r3, [r7, #16]
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	2b64      	cmp	r3, #100	@ 0x64
 800199c:	d901      	bls.n	80019a2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800199e:	2303      	movs	r3, #3
 80019a0:	e1ec      	b.n	8001d7c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019a2:	4b53      	ldr	r3, [pc, #332]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d1f0      	bne.n	8001990 <HAL_RCC_OscConfig+0x10c>
 80019ae:	e000      	b.n	80019b2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f003 0302 	and.w	r3, r3, #2
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d063      	beq.n	8001a86 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80019be:	4b4c      	ldr	r3, [pc, #304]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	f003 030c 	and.w	r3, r3, #12
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d00b      	beq.n	80019e2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80019ca:	4b49      	ldr	r3, [pc, #292]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	f003 030c 	and.w	r3, r3, #12
 80019d2:	2b08      	cmp	r3, #8
 80019d4:	d11c      	bne.n	8001a10 <HAL_RCC_OscConfig+0x18c>
 80019d6:	4b46      	ldr	r3, [pc, #280]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d116      	bne.n	8001a10 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019e2:	4b43      	ldr	r3, [pc, #268]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f003 0302 	and.w	r3, r3, #2
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d005      	beq.n	80019fa <HAL_RCC_OscConfig+0x176>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	691b      	ldr	r3, [r3, #16]
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	d001      	beq.n	80019fa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
 80019f8:	e1c0      	b.n	8001d7c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019fa:	4b3d      	ldr	r3, [pc, #244]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	695b      	ldr	r3, [r3, #20]
 8001a06:	00db      	lsls	r3, r3, #3
 8001a08:	4939      	ldr	r1, [pc, #228]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a0e:	e03a      	b.n	8001a86 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	691b      	ldr	r3, [r3, #16]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d020      	beq.n	8001a5a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a18:	4b36      	ldr	r3, [pc, #216]	@ (8001af4 <HAL_RCC_OscConfig+0x270>)
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a1e:	f7ff fb8f 	bl	8001140 <HAL_GetTick>
 8001a22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a24:	e008      	b.n	8001a38 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a26:	f7ff fb8b 	bl	8001140 <HAL_GetTick>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	1ad3      	subs	r3, r2, r3
 8001a30:	2b02      	cmp	r3, #2
 8001a32:	d901      	bls.n	8001a38 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001a34:	2303      	movs	r3, #3
 8001a36:	e1a1      	b.n	8001d7c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a38:	4b2d      	ldr	r3, [pc, #180]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f003 0302 	and.w	r3, r3, #2
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d0f0      	beq.n	8001a26 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a44:	4b2a      	ldr	r3, [pc, #168]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	695b      	ldr	r3, [r3, #20]
 8001a50:	00db      	lsls	r3, r3, #3
 8001a52:	4927      	ldr	r1, [pc, #156]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001a54:	4313      	orrs	r3, r2
 8001a56:	600b      	str	r3, [r1, #0]
 8001a58:	e015      	b.n	8001a86 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a5a:	4b26      	ldr	r3, [pc, #152]	@ (8001af4 <HAL_RCC_OscConfig+0x270>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a60:	f7ff fb6e 	bl	8001140 <HAL_GetTick>
 8001a64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a66:	e008      	b.n	8001a7a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a68:	f7ff fb6a 	bl	8001140 <HAL_GetTick>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	2b02      	cmp	r3, #2
 8001a74:	d901      	bls.n	8001a7a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001a76:	2303      	movs	r3, #3
 8001a78:	e180      	b.n	8001d7c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a7a:	4b1d      	ldr	r3, [pc, #116]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f003 0302 	and.w	r3, r3, #2
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d1f0      	bne.n	8001a68 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f003 0308 	and.w	r3, r3, #8
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d03a      	beq.n	8001b08 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	699b      	ldr	r3, [r3, #24]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d019      	beq.n	8001ace <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a9a:	4b17      	ldr	r3, [pc, #92]	@ (8001af8 <HAL_RCC_OscConfig+0x274>)
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aa0:	f7ff fb4e 	bl	8001140 <HAL_GetTick>
 8001aa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001aa6:	e008      	b.n	8001aba <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001aa8:	f7ff fb4a 	bl	8001140 <HAL_GetTick>
 8001aac:	4602      	mov	r2, r0
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	2b02      	cmp	r3, #2
 8001ab4:	d901      	bls.n	8001aba <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	e160      	b.n	8001d7c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001aba:	4b0d      	ldr	r3, [pc, #52]	@ (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001abe:	f003 0302 	and.w	r3, r3, #2
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d0f0      	beq.n	8001aa8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001ac6:	2001      	movs	r0, #1
 8001ac8:	f000 face 	bl	8002068 <RCC_Delay>
 8001acc:	e01c      	b.n	8001b08 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ace:	4b0a      	ldr	r3, [pc, #40]	@ (8001af8 <HAL_RCC_OscConfig+0x274>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ad4:	f7ff fb34 	bl	8001140 <HAL_GetTick>
 8001ad8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ada:	e00f      	b.n	8001afc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001adc:	f7ff fb30 	bl	8001140 <HAL_GetTick>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	d908      	bls.n	8001afc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001aea:	2303      	movs	r3, #3
 8001aec:	e146      	b.n	8001d7c <HAL_RCC_OscConfig+0x4f8>
 8001aee:	bf00      	nop
 8001af0:	40021000 	.word	0x40021000
 8001af4:	42420000 	.word	0x42420000
 8001af8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001afc:	4b92      	ldr	r3, [pc, #584]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b00:	f003 0302 	and.w	r3, r3, #2
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d1e9      	bne.n	8001adc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 0304 	and.w	r3, r3, #4
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	f000 80a6 	beq.w	8001c62 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b16:	2300      	movs	r3, #0
 8001b18:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b1a:	4b8b      	ldr	r3, [pc, #556]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001b1c:	69db      	ldr	r3, [r3, #28]
 8001b1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d10d      	bne.n	8001b42 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b26:	4b88      	ldr	r3, [pc, #544]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001b28:	69db      	ldr	r3, [r3, #28]
 8001b2a:	4a87      	ldr	r2, [pc, #540]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001b2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b30:	61d3      	str	r3, [r2, #28]
 8001b32:	4b85      	ldr	r3, [pc, #532]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001b34:	69db      	ldr	r3, [r3, #28]
 8001b36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b3a:	60bb      	str	r3, [r7, #8]
 8001b3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b42:	4b82      	ldr	r3, [pc, #520]	@ (8001d4c <HAL_RCC_OscConfig+0x4c8>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d118      	bne.n	8001b80 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b4e:	4b7f      	ldr	r3, [pc, #508]	@ (8001d4c <HAL_RCC_OscConfig+0x4c8>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a7e      	ldr	r2, [pc, #504]	@ (8001d4c <HAL_RCC_OscConfig+0x4c8>)
 8001b54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b5a:	f7ff faf1 	bl	8001140 <HAL_GetTick>
 8001b5e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b60:	e008      	b.n	8001b74 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b62:	f7ff faed 	bl	8001140 <HAL_GetTick>
 8001b66:	4602      	mov	r2, r0
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	1ad3      	subs	r3, r2, r3
 8001b6c:	2b64      	cmp	r3, #100	@ 0x64
 8001b6e:	d901      	bls.n	8001b74 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001b70:	2303      	movs	r3, #3
 8001b72:	e103      	b.n	8001d7c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b74:	4b75      	ldr	r3, [pc, #468]	@ (8001d4c <HAL_RCC_OscConfig+0x4c8>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d0f0      	beq.n	8001b62 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	68db      	ldr	r3, [r3, #12]
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	d106      	bne.n	8001b96 <HAL_RCC_OscConfig+0x312>
 8001b88:	4b6f      	ldr	r3, [pc, #444]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001b8a:	6a1b      	ldr	r3, [r3, #32]
 8001b8c:	4a6e      	ldr	r2, [pc, #440]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001b8e:	f043 0301 	orr.w	r3, r3, #1
 8001b92:	6213      	str	r3, [r2, #32]
 8001b94:	e02d      	b.n	8001bf2 <HAL_RCC_OscConfig+0x36e>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	68db      	ldr	r3, [r3, #12]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d10c      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x334>
 8001b9e:	4b6a      	ldr	r3, [pc, #424]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001ba0:	6a1b      	ldr	r3, [r3, #32]
 8001ba2:	4a69      	ldr	r2, [pc, #420]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001ba4:	f023 0301 	bic.w	r3, r3, #1
 8001ba8:	6213      	str	r3, [r2, #32]
 8001baa:	4b67      	ldr	r3, [pc, #412]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001bac:	6a1b      	ldr	r3, [r3, #32]
 8001bae:	4a66      	ldr	r2, [pc, #408]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001bb0:	f023 0304 	bic.w	r3, r3, #4
 8001bb4:	6213      	str	r3, [r2, #32]
 8001bb6:	e01c      	b.n	8001bf2 <HAL_RCC_OscConfig+0x36e>
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	68db      	ldr	r3, [r3, #12]
 8001bbc:	2b05      	cmp	r3, #5
 8001bbe:	d10c      	bne.n	8001bda <HAL_RCC_OscConfig+0x356>
 8001bc0:	4b61      	ldr	r3, [pc, #388]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001bc2:	6a1b      	ldr	r3, [r3, #32]
 8001bc4:	4a60      	ldr	r2, [pc, #384]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001bc6:	f043 0304 	orr.w	r3, r3, #4
 8001bca:	6213      	str	r3, [r2, #32]
 8001bcc:	4b5e      	ldr	r3, [pc, #376]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001bce:	6a1b      	ldr	r3, [r3, #32]
 8001bd0:	4a5d      	ldr	r2, [pc, #372]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001bd2:	f043 0301 	orr.w	r3, r3, #1
 8001bd6:	6213      	str	r3, [r2, #32]
 8001bd8:	e00b      	b.n	8001bf2 <HAL_RCC_OscConfig+0x36e>
 8001bda:	4b5b      	ldr	r3, [pc, #364]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001bdc:	6a1b      	ldr	r3, [r3, #32]
 8001bde:	4a5a      	ldr	r2, [pc, #360]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001be0:	f023 0301 	bic.w	r3, r3, #1
 8001be4:	6213      	str	r3, [r2, #32]
 8001be6:	4b58      	ldr	r3, [pc, #352]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001be8:	6a1b      	ldr	r3, [r3, #32]
 8001bea:	4a57      	ldr	r2, [pc, #348]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001bec:	f023 0304 	bic.w	r3, r3, #4
 8001bf0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	68db      	ldr	r3, [r3, #12]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d015      	beq.n	8001c26 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bfa:	f7ff faa1 	bl	8001140 <HAL_GetTick>
 8001bfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c00:	e00a      	b.n	8001c18 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c02:	f7ff fa9d 	bl	8001140 <HAL_GetTick>
 8001c06:	4602      	mov	r2, r0
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d901      	bls.n	8001c18 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001c14:	2303      	movs	r3, #3
 8001c16:	e0b1      	b.n	8001d7c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c18:	4b4b      	ldr	r3, [pc, #300]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001c1a:	6a1b      	ldr	r3, [r3, #32]
 8001c1c:	f003 0302 	and.w	r3, r3, #2
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d0ee      	beq.n	8001c02 <HAL_RCC_OscConfig+0x37e>
 8001c24:	e014      	b.n	8001c50 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c26:	f7ff fa8b 	bl	8001140 <HAL_GetTick>
 8001c2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c2c:	e00a      	b.n	8001c44 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c2e:	f7ff fa87 	bl	8001140 <HAL_GetTick>
 8001c32:	4602      	mov	r2, r0
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d901      	bls.n	8001c44 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001c40:	2303      	movs	r3, #3
 8001c42:	e09b      	b.n	8001d7c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c44:	4b40      	ldr	r3, [pc, #256]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001c46:	6a1b      	ldr	r3, [r3, #32]
 8001c48:	f003 0302 	and.w	r3, r3, #2
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d1ee      	bne.n	8001c2e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001c50:	7dfb      	ldrb	r3, [r7, #23]
 8001c52:	2b01      	cmp	r3, #1
 8001c54:	d105      	bne.n	8001c62 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c56:	4b3c      	ldr	r3, [pc, #240]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001c58:	69db      	ldr	r3, [r3, #28]
 8001c5a:	4a3b      	ldr	r2, [pc, #236]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001c5c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c60:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	69db      	ldr	r3, [r3, #28]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	f000 8087 	beq.w	8001d7a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c6c:	4b36      	ldr	r3, [pc, #216]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	f003 030c 	and.w	r3, r3, #12
 8001c74:	2b08      	cmp	r3, #8
 8001c76:	d061      	beq.n	8001d3c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	69db      	ldr	r3, [r3, #28]
 8001c7c:	2b02      	cmp	r3, #2
 8001c7e:	d146      	bne.n	8001d0e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c80:	4b33      	ldr	r3, [pc, #204]	@ (8001d50 <HAL_RCC_OscConfig+0x4cc>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c86:	f7ff fa5b 	bl	8001140 <HAL_GetTick>
 8001c8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c8c:	e008      	b.n	8001ca0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c8e:	f7ff fa57 	bl	8001140 <HAL_GetTick>
 8001c92:	4602      	mov	r2, r0
 8001c94:	693b      	ldr	r3, [r7, #16]
 8001c96:	1ad3      	subs	r3, r2, r3
 8001c98:	2b02      	cmp	r3, #2
 8001c9a:	d901      	bls.n	8001ca0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001c9c:	2303      	movs	r3, #3
 8001c9e:	e06d      	b.n	8001d7c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ca0:	4b29      	ldr	r3, [pc, #164]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d1f0      	bne.n	8001c8e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6a1b      	ldr	r3, [r3, #32]
 8001cb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001cb4:	d108      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001cb6:	4b24      	ldr	r3, [pc, #144]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	4921      	ldr	r1, [pc, #132]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cc8:	4b1f      	ldr	r3, [pc, #124]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6a19      	ldr	r1, [r3, #32]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cd8:	430b      	orrs	r3, r1
 8001cda:	491b      	ldr	r1, [pc, #108]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ce0:	4b1b      	ldr	r3, [pc, #108]	@ (8001d50 <HAL_RCC_OscConfig+0x4cc>)
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ce6:	f7ff fa2b 	bl	8001140 <HAL_GetTick>
 8001cea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cec:	e008      	b.n	8001d00 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cee:	f7ff fa27 	bl	8001140 <HAL_GetTick>
 8001cf2:	4602      	mov	r2, r0
 8001cf4:	693b      	ldr	r3, [r7, #16]
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	2b02      	cmp	r3, #2
 8001cfa:	d901      	bls.n	8001d00 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	e03d      	b.n	8001d7c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d00:	4b11      	ldr	r3, [pc, #68]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d0f0      	beq.n	8001cee <HAL_RCC_OscConfig+0x46a>
 8001d0c:	e035      	b.n	8001d7a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d0e:	4b10      	ldr	r3, [pc, #64]	@ (8001d50 <HAL_RCC_OscConfig+0x4cc>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d14:	f7ff fa14 	bl	8001140 <HAL_GetTick>
 8001d18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d1a:	e008      	b.n	8001d2e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d1c:	f7ff fa10 	bl	8001140 <HAL_GetTick>
 8001d20:	4602      	mov	r2, r0
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d901      	bls.n	8001d2e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	e026      	b.n	8001d7c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d2e:	4b06      	ldr	r3, [pc, #24]	@ (8001d48 <HAL_RCC_OscConfig+0x4c4>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d1f0      	bne.n	8001d1c <HAL_RCC_OscConfig+0x498>
 8001d3a:	e01e      	b.n	8001d7a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	69db      	ldr	r3, [r3, #28]
 8001d40:	2b01      	cmp	r3, #1
 8001d42:	d107      	bne.n	8001d54 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e019      	b.n	8001d7c <HAL_RCC_OscConfig+0x4f8>
 8001d48:	40021000 	.word	0x40021000
 8001d4c:	40007000 	.word	0x40007000
 8001d50:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d54:	4b0b      	ldr	r3, [pc, #44]	@ (8001d84 <HAL_RCC_OscConfig+0x500>)
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6a1b      	ldr	r3, [r3, #32]
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d106      	bne.n	8001d76 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d72:	429a      	cmp	r2, r3
 8001d74:	d001      	beq.n	8001d7a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001d76:	2301      	movs	r3, #1
 8001d78:	e000      	b.n	8001d7c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001d7a:	2300      	movs	r3, #0
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3718      	adds	r7, #24
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	40021000 	.word	0x40021000

08001d88 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
 8001d90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d101      	bne.n	8001d9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	e0d0      	b.n	8001f3e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d9c:	4b6a      	ldr	r3, [pc, #424]	@ (8001f48 <HAL_RCC_ClockConfig+0x1c0>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f003 0307 	and.w	r3, r3, #7
 8001da4:	683a      	ldr	r2, [r7, #0]
 8001da6:	429a      	cmp	r2, r3
 8001da8:	d910      	bls.n	8001dcc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001daa:	4b67      	ldr	r3, [pc, #412]	@ (8001f48 <HAL_RCC_ClockConfig+0x1c0>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f023 0207 	bic.w	r2, r3, #7
 8001db2:	4965      	ldr	r1, [pc, #404]	@ (8001f48 <HAL_RCC_ClockConfig+0x1c0>)
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	4313      	orrs	r3, r2
 8001db8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dba:	4b63      	ldr	r3, [pc, #396]	@ (8001f48 <HAL_RCC_ClockConfig+0x1c0>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f003 0307 	and.w	r3, r3, #7
 8001dc2:	683a      	ldr	r2, [r7, #0]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d001      	beq.n	8001dcc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e0b8      	b.n	8001f3e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 0302 	and.w	r3, r3, #2
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d020      	beq.n	8001e1a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f003 0304 	and.w	r3, r3, #4
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d005      	beq.n	8001df0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001de4:	4b59      	ldr	r3, [pc, #356]	@ (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	4a58      	ldr	r2, [pc, #352]	@ (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001dea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001dee:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f003 0308 	and.w	r3, r3, #8
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d005      	beq.n	8001e08 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001dfc:	4b53      	ldr	r3, [pc, #332]	@ (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	4a52      	ldr	r2, [pc, #328]	@ (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001e02:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001e06:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e08:	4b50      	ldr	r3, [pc, #320]	@ (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	494d      	ldr	r1, [pc, #308]	@ (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001e16:	4313      	orrs	r3, r2
 8001e18:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 0301 	and.w	r3, r3, #1
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d040      	beq.n	8001ea8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	2b01      	cmp	r3, #1
 8001e2c:	d107      	bne.n	8001e3e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e2e:	4b47      	ldr	r3, [pc, #284]	@ (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d115      	bne.n	8001e66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e07f      	b.n	8001f3e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	2b02      	cmp	r3, #2
 8001e44:	d107      	bne.n	8001e56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e46:	4b41      	ldr	r3, [pc, #260]	@ (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d109      	bne.n	8001e66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e073      	b.n	8001f3e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e56:	4b3d      	ldr	r3, [pc, #244]	@ (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f003 0302 	and.w	r3, r3, #2
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d101      	bne.n	8001e66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e62:	2301      	movs	r3, #1
 8001e64:	e06b      	b.n	8001f3e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e66:	4b39      	ldr	r3, [pc, #228]	@ (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	f023 0203 	bic.w	r2, r3, #3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	4936      	ldr	r1, [pc, #216]	@ (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001e74:	4313      	orrs	r3, r2
 8001e76:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e78:	f7ff f962 	bl	8001140 <HAL_GetTick>
 8001e7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e7e:	e00a      	b.n	8001e96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e80:	f7ff f95e 	bl	8001140 <HAL_GetTick>
 8001e84:	4602      	mov	r2, r0
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d901      	bls.n	8001e96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e053      	b.n	8001f3e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e96:	4b2d      	ldr	r3, [pc, #180]	@ (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	f003 020c 	and.w	r2, r3, #12
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	009b      	lsls	r3, r3, #2
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d1eb      	bne.n	8001e80 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ea8:	4b27      	ldr	r3, [pc, #156]	@ (8001f48 <HAL_RCC_ClockConfig+0x1c0>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f003 0307 	and.w	r3, r3, #7
 8001eb0:	683a      	ldr	r2, [r7, #0]
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	d210      	bcs.n	8001ed8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eb6:	4b24      	ldr	r3, [pc, #144]	@ (8001f48 <HAL_RCC_ClockConfig+0x1c0>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f023 0207 	bic.w	r2, r3, #7
 8001ebe:	4922      	ldr	r1, [pc, #136]	@ (8001f48 <HAL_RCC_ClockConfig+0x1c0>)
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ec6:	4b20      	ldr	r3, [pc, #128]	@ (8001f48 <HAL_RCC_ClockConfig+0x1c0>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f003 0307 	and.w	r3, r3, #7
 8001ece:	683a      	ldr	r2, [r7, #0]
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d001      	beq.n	8001ed8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e032      	b.n	8001f3e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 0304 	and.w	r3, r3, #4
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d008      	beq.n	8001ef6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ee4:	4b19      	ldr	r3, [pc, #100]	@ (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	4916      	ldr	r1, [pc, #88]	@ (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 0308 	and.w	r3, r3, #8
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d009      	beq.n	8001f16 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001f02:	4b12      	ldr	r3, [pc, #72]	@ (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	691b      	ldr	r3, [r3, #16]
 8001f0e:	00db      	lsls	r3, r3, #3
 8001f10:	490e      	ldr	r1, [pc, #56]	@ (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001f12:	4313      	orrs	r3, r2
 8001f14:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f16:	f000 f821 	bl	8001f5c <HAL_RCC_GetSysClockFreq>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	4b0b      	ldr	r3, [pc, #44]	@ (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	091b      	lsrs	r3, r3, #4
 8001f22:	f003 030f 	and.w	r3, r3, #15
 8001f26:	490a      	ldr	r1, [pc, #40]	@ (8001f50 <HAL_RCC_ClockConfig+0x1c8>)
 8001f28:	5ccb      	ldrb	r3, [r1, r3]
 8001f2a:	fa22 f303 	lsr.w	r3, r2, r3
 8001f2e:	4a09      	ldr	r2, [pc, #36]	@ (8001f54 <HAL_RCC_ClockConfig+0x1cc>)
 8001f30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001f32:	4b09      	ldr	r3, [pc, #36]	@ (8001f58 <HAL_RCC_ClockConfig+0x1d0>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4618      	mov	r0, r3
 8001f38:	f7ff f8c0 	bl	80010bc <HAL_InitTick>

  return HAL_OK;
 8001f3c:	2300      	movs	r3, #0
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3710      	adds	r7, #16
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	40022000 	.word	0x40022000
 8001f4c:	40021000 	.word	0x40021000
 8001f50:	08007d28 	.word	0x08007d28
 8001f54:	20000008 	.word	0x20000008
 8001f58:	20000000 	.word	0x20000000

08001f5c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b087      	sub	sp, #28
 8001f60:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f62:	2300      	movs	r3, #0
 8001f64:	60fb      	str	r3, [r7, #12]
 8001f66:	2300      	movs	r3, #0
 8001f68:	60bb      	str	r3, [r7, #8]
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	617b      	str	r3, [r7, #20]
 8001f6e:	2300      	movs	r3, #0
 8001f70:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001f72:	2300      	movs	r3, #0
 8001f74:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001f76:	4b1e      	ldr	r3, [pc, #120]	@ (8001ff0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	f003 030c 	and.w	r3, r3, #12
 8001f82:	2b04      	cmp	r3, #4
 8001f84:	d002      	beq.n	8001f8c <HAL_RCC_GetSysClockFreq+0x30>
 8001f86:	2b08      	cmp	r3, #8
 8001f88:	d003      	beq.n	8001f92 <HAL_RCC_GetSysClockFreq+0x36>
 8001f8a:	e027      	b.n	8001fdc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f8c:	4b19      	ldr	r3, [pc, #100]	@ (8001ff4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f8e:	613b      	str	r3, [r7, #16]
      break;
 8001f90:	e027      	b.n	8001fe2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	0c9b      	lsrs	r3, r3, #18
 8001f96:	f003 030f 	and.w	r3, r3, #15
 8001f9a:	4a17      	ldr	r2, [pc, #92]	@ (8001ff8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001f9c:	5cd3      	ldrb	r3, [r2, r3]
 8001f9e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d010      	beq.n	8001fcc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001faa:	4b11      	ldr	r3, [pc, #68]	@ (8001ff0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	0c5b      	lsrs	r3, r3, #17
 8001fb0:	f003 0301 	and.w	r3, r3, #1
 8001fb4:	4a11      	ldr	r2, [pc, #68]	@ (8001ffc <HAL_RCC_GetSysClockFreq+0xa0>)
 8001fb6:	5cd3      	ldrb	r3, [r2, r3]
 8001fb8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4a0d      	ldr	r2, [pc, #52]	@ (8001ff4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001fbe:	fb03 f202 	mul.w	r2, r3, r2
 8001fc2:	68bb      	ldr	r3, [r7, #8]
 8001fc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fc8:	617b      	str	r3, [r7, #20]
 8001fca:	e004      	b.n	8001fd6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	4a0c      	ldr	r2, [pc, #48]	@ (8002000 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001fd0:	fb02 f303 	mul.w	r3, r2, r3
 8001fd4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	613b      	str	r3, [r7, #16]
      break;
 8001fda:	e002      	b.n	8001fe2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001fdc:	4b05      	ldr	r3, [pc, #20]	@ (8001ff4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001fde:	613b      	str	r3, [r7, #16]
      break;
 8001fe0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001fe2:	693b      	ldr	r3, [r7, #16]
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	371c      	adds	r7, #28
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bc80      	pop	{r7}
 8001fec:	4770      	bx	lr
 8001fee:	bf00      	nop
 8001ff0:	40021000 	.word	0x40021000
 8001ff4:	007a1200 	.word	0x007a1200
 8001ff8:	08007d14 	.word	0x08007d14
 8001ffc:	08007d24 	.word	0x08007d24
 8002000:	003d0900 	.word	0x003d0900

08002004 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002008:	4b02      	ldr	r3, [pc, #8]	@ (8002014 <HAL_RCC_GetHCLKFreq+0x10>)
 800200a:	681b      	ldr	r3, [r3, #0]
}
 800200c:	4618      	mov	r0, r3
 800200e:	46bd      	mov	sp, r7
 8002010:	bc80      	pop	{r7}
 8002012:	4770      	bx	lr
 8002014:	20000008 	.word	0x20000008

08002018 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800201c:	f7ff fff2 	bl	8002004 <HAL_RCC_GetHCLKFreq>
 8002020:	4602      	mov	r2, r0
 8002022:	4b05      	ldr	r3, [pc, #20]	@ (8002038 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	0a1b      	lsrs	r3, r3, #8
 8002028:	f003 0307 	and.w	r3, r3, #7
 800202c:	4903      	ldr	r1, [pc, #12]	@ (800203c <HAL_RCC_GetPCLK1Freq+0x24>)
 800202e:	5ccb      	ldrb	r3, [r1, r3]
 8002030:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002034:	4618      	mov	r0, r3
 8002036:	bd80      	pop	{r7, pc}
 8002038:	40021000 	.word	0x40021000
 800203c:	08007d38 	.word	0x08007d38

08002040 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002044:	f7ff ffde 	bl	8002004 <HAL_RCC_GetHCLKFreq>
 8002048:	4602      	mov	r2, r0
 800204a:	4b05      	ldr	r3, [pc, #20]	@ (8002060 <HAL_RCC_GetPCLK2Freq+0x20>)
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	0adb      	lsrs	r3, r3, #11
 8002050:	f003 0307 	and.w	r3, r3, #7
 8002054:	4903      	ldr	r1, [pc, #12]	@ (8002064 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002056:	5ccb      	ldrb	r3, [r1, r3]
 8002058:	fa22 f303 	lsr.w	r3, r2, r3
}
 800205c:	4618      	mov	r0, r3
 800205e:	bd80      	pop	{r7, pc}
 8002060:	40021000 	.word	0x40021000
 8002064:	08007d38 	.word	0x08007d38

08002068 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002068:	b480      	push	{r7}
 800206a:	b085      	sub	sp, #20
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002070:	4b0a      	ldr	r3, [pc, #40]	@ (800209c <RCC_Delay+0x34>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a0a      	ldr	r2, [pc, #40]	@ (80020a0 <RCC_Delay+0x38>)
 8002076:	fba2 2303 	umull	r2, r3, r2, r3
 800207a:	0a5b      	lsrs	r3, r3, #9
 800207c:	687a      	ldr	r2, [r7, #4]
 800207e:	fb02 f303 	mul.w	r3, r2, r3
 8002082:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002084:	bf00      	nop
  }
  while (Delay --);
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	1e5a      	subs	r2, r3, #1
 800208a:	60fa      	str	r2, [r7, #12]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d1f9      	bne.n	8002084 <RCC_Delay+0x1c>
}
 8002090:	bf00      	nop
 8002092:	bf00      	nop
 8002094:	3714      	adds	r7, #20
 8002096:	46bd      	mov	sp, r7
 8002098:	bc80      	pop	{r7}
 800209a:	4770      	bx	lr
 800209c:	20000008 	.word	0x20000008
 80020a0:	10624dd3 	.word	0x10624dd3

080020a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d101      	bne.n	80020b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e042      	b.n	800213c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d106      	bne.n	80020d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2200      	movs	r2, #0
 80020c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80020ca:	6878      	ldr	r0, [r7, #4]
 80020cc:	f001 fa1e 	bl	800350c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2224      	movs	r2, #36	@ 0x24
 80020d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	68da      	ldr	r2, [r3, #12]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80020e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f000 fd71 	bl	8002bd0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	691a      	ldr	r2, [r3, #16]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80020fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	695a      	ldr	r2, [r3, #20]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800210c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	68da      	ldr	r2, [r3, #12]
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800211c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2200      	movs	r2, #0
 8002122:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2220      	movs	r2, #32
 8002128:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2220      	movs	r2, #32
 8002130:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2200      	movs	r2, #0
 8002138:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800213a:	2300      	movs	r3, #0
}
 800213c:	4618      	mov	r0, r3
 800213e:	3708      	adds	r7, #8
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}

08002144 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b08a      	sub	sp, #40	@ 0x28
 8002148:	af02      	add	r7, sp, #8
 800214a:	60f8      	str	r0, [r7, #12]
 800214c:	60b9      	str	r1, [r7, #8]
 800214e:	603b      	str	r3, [r7, #0]
 8002150:	4613      	mov	r3, r2
 8002152:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002154:	2300      	movs	r3, #0
 8002156:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800215e:	b2db      	uxtb	r3, r3
 8002160:	2b20      	cmp	r3, #32
 8002162:	d16d      	bne.n	8002240 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d002      	beq.n	8002170 <HAL_UART_Transmit+0x2c>
 800216a:	88fb      	ldrh	r3, [r7, #6]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d101      	bne.n	8002174 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002170:	2301      	movs	r3, #1
 8002172:	e066      	b.n	8002242 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	2200      	movs	r2, #0
 8002178:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	2221      	movs	r2, #33	@ 0x21
 800217e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002182:	f7fe ffdd 	bl	8001140 <HAL_GetTick>
 8002186:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	88fa      	ldrh	r2, [r7, #6]
 800218c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	88fa      	ldrh	r2, [r7, #6]
 8002192:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	689b      	ldr	r3, [r3, #8]
 8002198:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800219c:	d108      	bne.n	80021b0 <HAL_UART_Transmit+0x6c>
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	691b      	ldr	r3, [r3, #16]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d104      	bne.n	80021b0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80021a6:	2300      	movs	r3, #0
 80021a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80021aa:	68bb      	ldr	r3, [r7, #8]
 80021ac:	61bb      	str	r3, [r7, #24]
 80021ae:	e003      	b.n	80021b8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80021b4:	2300      	movs	r3, #0
 80021b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80021b8:	e02a      	b.n	8002210 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	9300      	str	r3, [sp, #0]
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	2200      	movs	r2, #0
 80021c2:	2180      	movs	r1, #128	@ 0x80
 80021c4:	68f8      	ldr	r0, [r7, #12]
 80021c6:	f000 faf9 	bl	80027bc <UART_WaitOnFlagUntilTimeout>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d001      	beq.n	80021d4 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80021d0:	2303      	movs	r3, #3
 80021d2:	e036      	b.n	8002242 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80021d4:	69fb      	ldr	r3, [r7, #28]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d10b      	bne.n	80021f2 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80021da:	69bb      	ldr	r3, [r7, #24]
 80021dc:	881b      	ldrh	r3, [r3, #0]
 80021de:	461a      	mov	r2, r3
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80021e8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80021ea:	69bb      	ldr	r3, [r7, #24]
 80021ec:	3302      	adds	r3, #2
 80021ee:	61bb      	str	r3, [r7, #24]
 80021f0:	e007      	b.n	8002202 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80021f2:	69fb      	ldr	r3, [r7, #28]
 80021f4:	781a      	ldrb	r2, [r3, #0]
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80021fc:	69fb      	ldr	r3, [r7, #28]
 80021fe:	3301      	adds	r3, #1
 8002200:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002206:	b29b      	uxth	r3, r3
 8002208:	3b01      	subs	r3, #1
 800220a:	b29a      	uxth	r2, r3
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002214:	b29b      	uxth	r3, r3
 8002216:	2b00      	cmp	r3, #0
 8002218:	d1cf      	bne.n	80021ba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	9300      	str	r3, [sp, #0]
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	2200      	movs	r2, #0
 8002222:	2140      	movs	r1, #64	@ 0x40
 8002224:	68f8      	ldr	r0, [r7, #12]
 8002226:	f000 fac9 	bl	80027bc <UART_WaitOnFlagUntilTimeout>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d001      	beq.n	8002234 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002230:	2303      	movs	r3, #3
 8002232:	e006      	b.n	8002242 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	2220      	movs	r2, #32
 8002238:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800223c:	2300      	movs	r3, #0
 800223e:	e000      	b.n	8002242 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002240:	2302      	movs	r3, #2
  }
}
 8002242:	4618      	mov	r0, r3
 8002244:	3720      	adds	r7, #32
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
	...

0800224c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b0ba      	sub	sp, #232	@ 0xe8
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	695b      	ldr	r3, [r3, #20]
 800226e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002272:	2300      	movs	r3, #0
 8002274:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002278:	2300      	movs	r3, #0
 800227a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800227e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002282:	f003 030f 	and.w	r3, r3, #15
 8002286:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800228a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800228e:	2b00      	cmp	r3, #0
 8002290:	d10f      	bne.n	80022b2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002292:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002296:	f003 0320 	and.w	r3, r3, #32
 800229a:	2b00      	cmp	r3, #0
 800229c:	d009      	beq.n	80022b2 <HAL_UART_IRQHandler+0x66>
 800229e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80022a2:	f003 0320 	and.w	r3, r3, #32
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d003      	beq.n	80022b2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f000 fbd1 	bl	8002a52 <UART_Receive_IT>
      return;
 80022b0:	e25b      	b.n	800276a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80022b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	f000 80de 	beq.w	8002478 <HAL_UART_IRQHandler+0x22c>
 80022bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80022c0:	f003 0301 	and.w	r3, r3, #1
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d106      	bne.n	80022d6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80022c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80022cc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	f000 80d1 	beq.w	8002478 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80022d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80022da:	f003 0301 	and.w	r3, r3, #1
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d00b      	beq.n	80022fa <HAL_UART_IRQHandler+0xae>
 80022e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80022e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d005      	beq.n	80022fa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022f2:	f043 0201 	orr.w	r2, r3, #1
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80022fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80022fe:	f003 0304 	and.w	r3, r3, #4
 8002302:	2b00      	cmp	r3, #0
 8002304:	d00b      	beq.n	800231e <HAL_UART_IRQHandler+0xd2>
 8002306:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800230a:	f003 0301 	and.w	r3, r3, #1
 800230e:	2b00      	cmp	r3, #0
 8002310:	d005      	beq.n	800231e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002316:	f043 0202 	orr.w	r2, r3, #2
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800231e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002322:	f003 0302 	and.w	r3, r3, #2
 8002326:	2b00      	cmp	r3, #0
 8002328:	d00b      	beq.n	8002342 <HAL_UART_IRQHandler+0xf6>
 800232a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800232e:	f003 0301 	and.w	r3, r3, #1
 8002332:	2b00      	cmp	r3, #0
 8002334:	d005      	beq.n	8002342 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800233a:	f043 0204 	orr.w	r2, r3, #4
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002342:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002346:	f003 0308 	and.w	r3, r3, #8
 800234a:	2b00      	cmp	r3, #0
 800234c:	d011      	beq.n	8002372 <HAL_UART_IRQHandler+0x126>
 800234e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002352:	f003 0320 	and.w	r3, r3, #32
 8002356:	2b00      	cmp	r3, #0
 8002358:	d105      	bne.n	8002366 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800235a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800235e:	f003 0301 	and.w	r3, r3, #1
 8002362:	2b00      	cmp	r3, #0
 8002364:	d005      	beq.n	8002372 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800236a:	f043 0208 	orr.w	r2, r3, #8
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002376:	2b00      	cmp	r3, #0
 8002378:	f000 81f2 	beq.w	8002760 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800237c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002380:	f003 0320 	and.w	r3, r3, #32
 8002384:	2b00      	cmp	r3, #0
 8002386:	d008      	beq.n	800239a <HAL_UART_IRQHandler+0x14e>
 8002388:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800238c:	f003 0320 	and.w	r3, r3, #32
 8002390:	2b00      	cmp	r3, #0
 8002392:	d002      	beq.n	800239a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002394:	6878      	ldr	r0, [r7, #4]
 8002396:	f000 fb5c 	bl	8002a52 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	695b      	ldr	r3, [r3, #20]
 80023a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	bf14      	ite	ne
 80023a8:	2301      	movne	r3, #1
 80023aa:	2300      	moveq	r3, #0
 80023ac:	b2db      	uxtb	r3, r3
 80023ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023b6:	f003 0308 	and.w	r3, r3, #8
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d103      	bne.n	80023c6 <HAL_UART_IRQHandler+0x17a>
 80023be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d04f      	beq.n	8002466 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	f000 fa66 	bl	8002898 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	695b      	ldr	r3, [r3, #20]
 80023d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d041      	beq.n	800245e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	3314      	adds	r3, #20
 80023e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80023e8:	e853 3f00 	ldrex	r3, [r3]
 80023ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80023f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80023f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80023f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	3314      	adds	r3, #20
 8002402:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002406:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800240a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800240e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002412:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002416:	e841 2300 	strex	r3, r2, [r1]
 800241a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800241e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d1d9      	bne.n	80023da <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800242a:	2b00      	cmp	r3, #0
 800242c:	d013      	beq.n	8002456 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002432:	4a7e      	ldr	r2, [pc, #504]	@ (800262c <HAL_UART_IRQHandler+0x3e0>)
 8002434:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800243a:	4618      	mov	r0, r3
 800243c:	f7fe fff6 	bl	800142c <HAL_DMA_Abort_IT>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d016      	beq.n	8002474 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800244a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800244c:	687a      	ldr	r2, [r7, #4]
 800244e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002450:	4610      	mov	r0, r2
 8002452:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002454:	e00e      	b.n	8002474 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002456:	6878      	ldr	r0, [r7, #4]
 8002458:	f000 f99c 	bl	8002794 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800245c:	e00a      	b.n	8002474 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f000 f998 	bl	8002794 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002464:	e006      	b.n	8002474 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f000 f994 	bl	8002794 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2200      	movs	r2, #0
 8002470:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002472:	e175      	b.n	8002760 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002474:	bf00      	nop
    return;
 8002476:	e173      	b.n	8002760 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800247c:	2b01      	cmp	r3, #1
 800247e:	f040 814f 	bne.w	8002720 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002482:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002486:	f003 0310 	and.w	r3, r3, #16
 800248a:	2b00      	cmp	r3, #0
 800248c:	f000 8148 	beq.w	8002720 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002490:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002494:	f003 0310 	and.w	r3, r3, #16
 8002498:	2b00      	cmp	r3, #0
 800249a:	f000 8141 	beq.w	8002720 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800249e:	2300      	movs	r3, #0
 80024a0:	60bb      	str	r3, [r7, #8]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	60bb      	str	r3, [r7, #8]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	60bb      	str	r3, [r7, #8]
 80024b2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	695b      	ldr	r3, [r3, #20]
 80024ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024be:	2b00      	cmp	r3, #0
 80024c0:	f000 80b6 	beq.w	8002630 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80024d0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	f000 8145 	beq.w	8002764 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80024de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80024e2:	429a      	cmp	r2, r3
 80024e4:	f080 813e 	bcs.w	8002764 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80024ee:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024f4:	699b      	ldr	r3, [r3, #24]
 80024f6:	2b20      	cmp	r3, #32
 80024f8:	f000 8088 	beq.w	800260c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	330c      	adds	r3, #12
 8002502:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002506:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800250a:	e853 3f00 	ldrex	r3, [r3]
 800250e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002512:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002516:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800251a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	330c      	adds	r3, #12
 8002524:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002528:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800252c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002530:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002534:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002538:	e841 2300 	strex	r3, r2, [r1]
 800253c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002540:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002544:	2b00      	cmp	r3, #0
 8002546:	d1d9      	bne.n	80024fc <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	3314      	adds	r3, #20
 800254e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002550:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002552:	e853 3f00 	ldrex	r3, [r3]
 8002556:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002558:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800255a:	f023 0301 	bic.w	r3, r3, #1
 800255e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	3314      	adds	r3, #20
 8002568:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800256c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002570:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002572:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002574:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002578:	e841 2300 	strex	r3, r2, [r1]
 800257c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800257e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002580:	2b00      	cmp	r3, #0
 8002582:	d1e1      	bne.n	8002548 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	3314      	adds	r3, #20
 800258a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800258c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800258e:	e853 3f00 	ldrex	r3, [r3]
 8002592:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002594:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002596:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800259a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	3314      	adds	r3, #20
 80025a4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80025a8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80025aa:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025ac:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80025ae:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80025b0:	e841 2300 	strex	r3, r2, [r1]
 80025b4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80025b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d1e3      	bne.n	8002584 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2220      	movs	r2, #32
 80025c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2200      	movs	r2, #0
 80025c8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	330c      	adds	r3, #12
 80025d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80025d4:	e853 3f00 	ldrex	r3, [r3]
 80025d8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80025da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025dc:	f023 0310 	bic.w	r3, r3, #16
 80025e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	330c      	adds	r3, #12
 80025ea:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80025ee:	65ba      	str	r2, [r7, #88]	@ 0x58
 80025f0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025f2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80025f4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80025f6:	e841 2300 	strex	r3, r2, [r1]
 80025fa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80025fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d1e3      	bne.n	80025ca <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002606:	4618      	mov	r0, r3
 8002608:	f7fe fed5 	bl	80013b6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2202      	movs	r2, #2
 8002610:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800261a:	b29b      	uxth	r3, r3
 800261c:	1ad3      	subs	r3, r2, r3
 800261e:	b29b      	uxth	r3, r3
 8002620:	4619      	mov	r1, r3
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f000 f8bf 	bl	80027a6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002628:	e09c      	b.n	8002764 <HAL_UART_IRQHandler+0x518>
 800262a:	bf00      	nop
 800262c:	0800295d 	.word	0x0800295d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002638:	b29b      	uxth	r3, r3
 800263a:	1ad3      	subs	r3, r2, r3
 800263c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002644:	b29b      	uxth	r3, r3
 8002646:	2b00      	cmp	r3, #0
 8002648:	f000 808e 	beq.w	8002768 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800264c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002650:	2b00      	cmp	r3, #0
 8002652:	f000 8089 	beq.w	8002768 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	330c      	adds	r3, #12
 800265c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800265e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002660:	e853 3f00 	ldrex	r3, [r3]
 8002664:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002666:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002668:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800266c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	330c      	adds	r3, #12
 8002676:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800267a:	647a      	str	r2, [r7, #68]	@ 0x44
 800267c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800267e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002680:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002682:	e841 2300 	strex	r3, r2, [r1]
 8002686:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002688:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800268a:	2b00      	cmp	r3, #0
 800268c:	d1e3      	bne.n	8002656 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	3314      	adds	r3, #20
 8002694:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002698:	e853 3f00 	ldrex	r3, [r3]
 800269c:	623b      	str	r3, [r7, #32]
   return(result);
 800269e:	6a3b      	ldr	r3, [r7, #32]
 80026a0:	f023 0301 	bic.w	r3, r3, #1
 80026a4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	3314      	adds	r3, #20
 80026ae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80026b2:	633a      	str	r2, [r7, #48]	@ 0x30
 80026b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80026b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80026ba:	e841 2300 	strex	r3, r2, [r1]
 80026be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80026c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d1e3      	bne.n	800268e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2220      	movs	r2, #32
 80026ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2200      	movs	r2, #0
 80026d2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	330c      	adds	r3, #12
 80026da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	e853 3f00 	ldrex	r3, [r3]
 80026e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	f023 0310 	bic.w	r3, r3, #16
 80026ea:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	330c      	adds	r3, #12
 80026f4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80026f8:	61fa      	str	r2, [r7, #28]
 80026fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026fc:	69b9      	ldr	r1, [r7, #24]
 80026fe:	69fa      	ldr	r2, [r7, #28]
 8002700:	e841 2300 	strex	r3, r2, [r1]
 8002704:	617b      	str	r3, [r7, #20]
   return(result);
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d1e3      	bne.n	80026d4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2202      	movs	r2, #2
 8002710:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002712:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002716:	4619      	mov	r1, r3
 8002718:	6878      	ldr	r0, [r7, #4]
 800271a:	f000 f844 	bl	80027a6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800271e:	e023      	b.n	8002768 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002720:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002724:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002728:	2b00      	cmp	r3, #0
 800272a:	d009      	beq.n	8002740 <HAL_UART_IRQHandler+0x4f4>
 800272c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002730:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002734:	2b00      	cmp	r3, #0
 8002736:	d003      	beq.n	8002740 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002738:	6878      	ldr	r0, [r7, #4]
 800273a:	f000 f923 	bl	8002984 <UART_Transmit_IT>
    return;
 800273e:	e014      	b.n	800276a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002740:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002744:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002748:	2b00      	cmp	r3, #0
 800274a:	d00e      	beq.n	800276a <HAL_UART_IRQHandler+0x51e>
 800274c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002750:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002754:	2b00      	cmp	r3, #0
 8002756:	d008      	beq.n	800276a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002758:	6878      	ldr	r0, [r7, #4]
 800275a:	f000 f962 	bl	8002a22 <UART_EndTransmit_IT>
    return;
 800275e:	e004      	b.n	800276a <HAL_UART_IRQHandler+0x51e>
    return;
 8002760:	bf00      	nop
 8002762:	e002      	b.n	800276a <HAL_UART_IRQHandler+0x51e>
      return;
 8002764:	bf00      	nop
 8002766:	e000      	b.n	800276a <HAL_UART_IRQHandler+0x51e>
      return;
 8002768:	bf00      	nop
  }
}
 800276a:	37e8      	adds	r7, #232	@ 0xe8
 800276c:	46bd      	mov	sp, r7
 800276e:	bd80      	pop	{r7, pc}

08002770 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002770:	b480      	push	{r7}
 8002772:	b083      	sub	sp, #12
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002778:	bf00      	nop
 800277a:	370c      	adds	r7, #12
 800277c:	46bd      	mov	sp, r7
 800277e:	bc80      	pop	{r7}
 8002780:	4770      	bx	lr

08002782 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002782:	b480      	push	{r7}
 8002784:	b083      	sub	sp, #12
 8002786:	af00      	add	r7, sp, #0
 8002788:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800278a:	bf00      	nop
 800278c:	370c      	adds	r7, #12
 800278e:	46bd      	mov	sp, r7
 8002790:	bc80      	pop	{r7}
 8002792:	4770      	bx	lr

08002794 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800279c:	bf00      	nop
 800279e:	370c      	adds	r7, #12
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bc80      	pop	{r7}
 80027a4:	4770      	bx	lr

080027a6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80027a6:	b480      	push	{r7}
 80027a8:	b083      	sub	sp, #12
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	6078      	str	r0, [r7, #4]
 80027ae:	460b      	mov	r3, r1
 80027b0:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80027b2:	bf00      	nop
 80027b4:	370c      	adds	r7, #12
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bc80      	pop	{r7}
 80027ba:	4770      	bx	lr

080027bc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b090      	sub	sp, #64	@ 0x40
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	60f8      	str	r0, [r7, #12]
 80027c4:	60b9      	str	r1, [r7, #8]
 80027c6:	603b      	str	r3, [r7, #0]
 80027c8:	4613      	mov	r3, r2
 80027ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027cc:	e050      	b.n	8002870 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80027d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027d4:	d04c      	beq.n	8002870 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80027d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d007      	beq.n	80027ec <UART_WaitOnFlagUntilTimeout+0x30>
 80027dc:	f7fe fcb0 	bl	8001140 <HAL_GetTick>
 80027e0:	4602      	mov	r2, r0
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	1ad3      	subs	r3, r2, r3
 80027e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80027e8:	429a      	cmp	r2, r3
 80027ea:	d241      	bcs.n	8002870 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	330c      	adds	r3, #12
 80027f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027f6:	e853 3f00 	ldrex	r3, [r3]
 80027fa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80027fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027fe:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8002802:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	330c      	adds	r3, #12
 800280a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800280c:	637a      	str	r2, [r7, #52]	@ 0x34
 800280e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002810:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002812:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002814:	e841 2300 	strex	r3, r2, [r1]
 8002818:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800281a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800281c:	2b00      	cmp	r3, #0
 800281e:	d1e5      	bne.n	80027ec <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	3314      	adds	r3, #20
 8002826:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	e853 3f00 	ldrex	r3, [r3]
 800282e:	613b      	str	r3, [r7, #16]
   return(result);
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	f023 0301 	bic.w	r3, r3, #1
 8002836:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	3314      	adds	r3, #20
 800283e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002840:	623a      	str	r2, [r7, #32]
 8002842:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002844:	69f9      	ldr	r1, [r7, #28]
 8002846:	6a3a      	ldr	r2, [r7, #32]
 8002848:	e841 2300 	strex	r3, r2, [r1]
 800284c:	61bb      	str	r3, [r7, #24]
   return(result);
 800284e:	69bb      	ldr	r3, [r7, #24]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d1e5      	bne.n	8002820 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2220      	movs	r2, #32
 8002858:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2220      	movs	r2, #32
 8002860:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2200      	movs	r2, #0
 8002868:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 800286c:	2303      	movs	r3, #3
 800286e:	e00f      	b.n	8002890 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	681a      	ldr	r2, [r3, #0]
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	4013      	ands	r3, r2
 800287a:	68ba      	ldr	r2, [r7, #8]
 800287c:	429a      	cmp	r2, r3
 800287e:	bf0c      	ite	eq
 8002880:	2301      	moveq	r3, #1
 8002882:	2300      	movne	r3, #0
 8002884:	b2db      	uxtb	r3, r3
 8002886:	461a      	mov	r2, r3
 8002888:	79fb      	ldrb	r3, [r7, #7]
 800288a:	429a      	cmp	r2, r3
 800288c:	d09f      	beq.n	80027ce <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800288e:	2300      	movs	r3, #0
}
 8002890:	4618      	mov	r0, r3
 8002892:	3740      	adds	r7, #64	@ 0x40
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}

08002898 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002898:	b480      	push	{r7}
 800289a:	b095      	sub	sp, #84	@ 0x54
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	330c      	adds	r3, #12
 80028a6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028aa:	e853 3f00 	ldrex	r3, [r3]
 80028ae:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80028b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028b2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80028b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	330c      	adds	r3, #12
 80028be:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80028c0:	643a      	str	r2, [r7, #64]	@ 0x40
 80028c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028c4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80028c6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80028c8:	e841 2300 	strex	r3, r2, [r1]
 80028cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80028ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d1e5      	bne.n	80028a0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	3314      	adds	r3, #20
 80028da:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028dc:	6a3b      	ldr	r3, [r7, #32]
 80028de:	e853 3f00 	ldrex	r3, [r3]
 80028e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	f023 0301 	bic.w	r3, r3, #1
 80028ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	3314      	adds	r3, #20
 80028f2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80028f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80028f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80028fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80028fc:	e841 2300 	strex	r3, r2, [r1]
 8002900:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002904:	2b00      	cmp	r3, #0
 8002906:	d1e5      	bne.n	80028d4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800290c:	2b01      	cmp	r3, #1
 800290e:	d119      	bne.n	8002944 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	330c      	adds	r3, #12
 8002916:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	e853 3f00 	ldrex	r3, [r3]
 800291e:	60bb      	str	r3, [r7, #8]
   return(result);
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	f023 0310 	bic.w	r3, r3, #16
 8002926:	647b      	str	r3, [r7, #68]	@ 0x44
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	330c      	adds	r3, #12
 800292e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002930:	61ba      	str	r2, [r7, #24]
 8002932:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002934:	6979      	ldr	r1, [r7, #20]
 8002936:	69ba      	ldr	r2, [r7, #24]
 8002938:	e841 2300 	strex	r3, r2, [r1]
 800293c:	613b      	str	r3, [r7, #16]
   return(result);
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d1e5      	bne.n	8002910 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2220      	movs	r2, #32
 8002948:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2200      	movs	r2, #0
 8002950:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002952:	bf00      	nop
 8002954:	3754      	adds	r7, #84	@ 0x54
 8002956:	46bd      	mov	sp, r7
 8002958:	bc80      	pop	{r7}
 800295a:	4770      	bx	lr

0800295c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b084      	sub	sp, #16
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002968:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2200      	movs	r2, #0
 800296e:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2200      	movs	r2, #0
 8002974:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002976:	68f8      	ldr	r0, [r7, #12]
 8002978:	f7ff ff0c 	bl	8002794 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800297c:	bf00      	nop
 800297e:	3710      	adds	r7, #16
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}

08002984 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002984:	b480      	push	{r7}
 8002986:	b085      	sub	sp, #20
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002992:	b2db      	uxtb	r3, r3
 8002994:	2b21      	cmp	r3, #33	@ 0x21
 8002996:	d13e      	bne.n	8002a16 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80029a0:	d114      	bne.n	80029cc <UART_Transmit_IT+0x48>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	691b      	ldr	r3, [r3, #16]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d110      	bne.n	80029cc <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6a1b      	ldr	r3, [r3, #32]
 80029ae:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	881b      	ldrh	r3, [r3, #0]
 80029b4:	461a      	mov	r2, r3
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80029be:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6a1b      	ldr	r3, [r3, #32]
 80029c4:	1c9a      	adds	r2, r3, #2
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	621a      	str	r2, [r3, #32]
 80029ca:	e008      	b.n	80029de <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6a1b      	ldr	r3, [r3, #32]
 80029d0:	1c59      	adds	r1, r3, #1
 80029d2:	687a      	ldr	r2, [r7, #4]
 80029d4:	6211      	str	r1, [r2, #32]
 80029d6:	781a      	ldrb	r2, [r3, #0]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80029e2:	b29b      	uxth	r3, r3
 80029e4:	3b01      	subs	r3, #1
 80029e6:	b29b      	uxth	r3, r3
 80029e8:	687a      	ldr	r2, [r7, #4]
 80029ea:	4619      	mov	r1, r3
 80029ec:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d10f      	bne.n	8002a12 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	68da      	ldr	r2, [r3, #12]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002a00:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	68da      	ldr	r2, [r3, #12]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002a10:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002a12:	2300      	movs	r3, #0
 8002a14:	e000      	b.n	8002a18 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002a16:	2302      	movs	r3, #2
  }
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	3714      	adds	r7, #20
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bc80      	pop	{r7}
 8002a20:	4770      	bx	lr

08002a22 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002a22:	b580      	push	{r7, lr}
 8002a24:	b082      	sub	sp, #8
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	68da      	ldr	r2, [r3, #12]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002a38:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2220      	movs	r2, #32
 8002a3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002a42:	6878      	ldr	r0, [r7, #4]
 8002a44:	f7ff fe94 	bl	8002770 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002a48:	2300      	movs	r3, #0
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3708      	adds	r7, #8
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}

08002a52 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002a52:	b580      	push	{r7, lr}
 8002a54:	b08c      	sub	sp, #48	@ 0x30
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	2b22      	cmp	r3, #34	@ 0x22
 8002a64:	f040 80ae 	bne.w	8002bc4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a70:	d117      	bne.n	8002aa2 <UART_Receive_IT+0x50>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	691b      	ldr	r3, [r3, #16]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d113      	bne.n	8002aa2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a82:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a90:	b29a      	uxth	r2, r3
 8002a92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a94:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a9a:	1c9a      	adds	r2, r3, #2
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002aa0:	e026      	b.n	8002af0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ab4:	d007      	beq.n	8002ac6 <UART_Receive_IT+0x74>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d10a      	bne.n	8002ad4 <UART_Receive_IT+0x82>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	691b      	ldr	r3, [r3, #16]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d106      	bne.n	8002ad4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	b2da      	uxtb	r2, r3
 8002ace:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ad0:	701a      	strb	r2, [r3, #0]
 8002ad2:	e008      	b.n	8002ae6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ae0:	b2da      	uxtb	r2, r3
 8002ae2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ae4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aea:	1c5a      	adds	r2, r3, #1
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002af4:	b29b      	uxth	r3, r3
 8002af6:	3b01      	subs	r3, #1
 8002af8:	b29b      	uxth	r3, r3
 8002afa:	687a      	ldr	r2, [r7, #4]
 8002afc:	4619      	mov	r1, r3
 8002afe:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d15d      	bne.n	8002bc0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	68da      	ldr	r2, [r3, #12]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f022 0220 	bic.w	r2, r2, #32
 8002b12:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	68da      	ldr	r2, [r3, #12]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002b22:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	695a      	ldr	r2, [r3, #20]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f022 0201 	bic.w	r2, r2, #1
 8002b32:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2220      	movs	r2, #32
 8002b38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d135      	bne.n	8002bb6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	330c      	adds	r3, #12
 8002b56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	e853 3f00 	ldrex	r3, [r3]
 8002b5e:	613b      	str	r3, [r7, #16]
   return(result);
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	f023 0310 	bic.w	r3, r3, #16
 8002b66:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	330c      	adds	r3, #12
 8002b6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b70:	623a      	str	r2, [r7, #32]
 8002b72:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b74:	69f9      	ldr	r1, [r7, #28]
 8002b76:	6a3a      	ldr	r2, [r7, #32]
 8002b78:	e841 2300 	strex	r3, r2, [r1]
 8002b7c:	61bb      	str	r3, [r7, #24]
   return(result);
 8002b7e:	69bb      	ldr	r3, [r7, #24]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d1e5      	bne.n	8002b50 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f003 0310 	and.w	r3, r3, #16
 8002b8e:	2b10      	cmp	r3, #16
 8002b90:	d10a      	bne.n	8002ba8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002b92:	2300      	movs	r3, #0
 8002b94:	60fb      	str	r3, [r7, #12]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	60fb      	str	r3, [r7, #12]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	60fb      	str	r3, [r7, #12]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002bac:	4619      	mov	r1, r3
 8002bae:	6878      	ldr	r0, [r7, #4]
 8002bb0:	f7ff fdf9 	bl	80027a6 <HAL_UARTEx_RxEventCallback>
 8002bb4:	e002      	b.n	8002bbc <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002bb6:	6878      	ldr	r0, [r7, #4]
 8002bb8:	f7ff fde3 	bl	8002782 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	e002      	b.n	8002bc6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	e000      	b.n	8002bc6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002bc4:	2302      	movs	r3, #2
  }
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3730      	adds	r7, #48	@ 0x30
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
	...

08002bd0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b084      	sub	sp, #16
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	691b      	ldr	r3, [r3, #16]
 8002bde:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	68da      	ldr	r2, [r3, #12]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	430a      	orrs	r2, r1
 8002bec:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	689a      	ldr	r2, [r3, #8]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	691b      	ldr	r3, [r3, #16]
 8002bf6:	431a      	orrs	r2, r3
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	695b      	ldr	r3, [r3, #20]
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	68db      	ldr	r3, [r3, #12]
 8002c06:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002c0a:	f023 030c 	bic.w	r3, r3, #12
 8002c0e:	687a      	ldr	r2, [r7, #4]
 8002c10:	6812      	ldr	r2, [r2, #0]
 8002c12:	68b9      	ldr	r1, [r7, #8]
 8002c14:	430b      	orrs	r3, r1
 8002c16:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	695b      	ldr	r3, [r3, #20]
 8002c1e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	699a      	ldr	r2, [r3, #24]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	430a      	orrs	r2, r1
 8002c2c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a2c      	ldr	r2, [pc, #176]	@ (8002ce4 <UART_SetConfig+0x114>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d103      	bne.n	8002c40 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002c38:	f7ff fa02 	bl	8002040 <HAL_RCC_GetPCLK2Freq>
 8002c3c:	60f8      	str	r0, [r7, #12]
 8002c3e:	e002      	b.n	8002c46 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002c40:	f7ff f9ea 	bl	8002018 <HAL_RCC_GetPCLK1Freq>
 8002c44:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002c46:	68fa      	ldr	r2, [r7, #12]
 8002c48:	4613      	mov	r3, r2
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	4413      	add	r3, r2
 8002c4e:	009a      	lsls	r2, r3, #2
 8002c50:	441a      	add	r2, r3
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c5c:	4a22      	ldr	r2, [pc, #136]	@ (8002ce8 <UART_SetConfig+0x118>)
 8002c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c62:	095b      	lsrs	r3, r3, #5
 8002c64:	0119      	lsls	r1, r3, #4
 8002c66:	68fa      	ldr	r2, [r7, #12]
 8002c68:	4613      	mov	r3, r2
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	4413      	add	r3, r2
 8002c6e:	009a      	lsls	r2, r3, #2
 8002c70:	441a      	add	r2, r3
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c7c:	4b1a      	ldr	r3, [pc, #104]	@ (8002ce8 <UART_SetConfig+0x118>)
 8002c7e:	fba3 0302 	umull	r0, r3, r3, r2
 8002c82:	095b      	lsrs	r3, r3, #5
 8002c84:	2064      	movs	r0, #100	@ 0x64
 8002c86:	fb00 f303 	mul.w	r3, r0, r3
 8002c8a:	1ad3      	subs	r3, r2, r3
 8002c8c:	011b      	lsls	r3, r3, #4
 8002c8e:	3332      	adds	r3, #50	@ 0x32
 8002c90:	4a15      	ldr	r2, [pc, #84]	@ (8002ce8 <UART_SetConfig+0x118>)
 8002c92:	fba2 2303 	umull	r2, r3, r2, r3
 8002c96:	095b      	lsrs	r3, r3, #5
 8002c98:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c9c:	4419      	add	r1, r3
 8002c9e:	68fa      	ldr	r2, [r7, #12]
 8002ca0:	4613      	mov	r3, r2
 8002ca2:	009b      	lsls	r3, r3, #2
 8002ca4:	4413      	add	r3, r2
 8002ca6:	009a      	lsls	r2, r3, #2
 8002ca8:	441a      	add	r2, r3
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	fbb2 f2f3 	udiv	r2, r2, r3
 8002cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8002ce8 <UART_SetConfig+0x118>)
 8002cb6:	fba3 0302 	umull	r0, r3, r3, r2
 8002cba:	095b      	lsrs	r3, r3, #5
 8002cbc:	2064      	movs	r0, #100	@ 0x64
 8002cbe:	fb00 f303 	mul.w	r3, r0, r3
 8002cc2:	1ad3      	subs	r3, r2, r3
 8002cc4:	011b      	lsls	r3, r3, #4
 8002cc6:	3332      	adds	r3, #50	@ 0x32
 8002cc8:	4a07      	ldr	r2, [pc, #28]	@ (8002ce8 <UART_SetConfig+0x118>)
 8002cca:	fba2 2303 	umull	r2, r3, r2, r3
 8002cce:	095b      	lsrs	r3, r3, #5
 8002cd0:	f003 020f 	and.w	r2, r3, #15
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	440a      	add	r2, r1
 8002cda:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002cdc:	bf00      	nop
 8002cde:	3710      	adds	r7, #16
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	40013800 	.word	0x40013800
 8002ce8:	51eb851f 	.word	0x51eb851f

08002cec <DHT11_Init>:
static GPIO_TypeDef* DHT11_Port;
static uint32_t DHT11_Pin;


void DHT11_Init(GPIO_TypeDef* DataPort, uint16_t DataPin)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b083      	sub	sp, #12
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
 8002cf4:	460b      	mov	r3, r1
 8002cf6:	807b      	strh	r3, [r7, #2]
  DHT11_Port = DataPort;
 8002cf8:	4a05      	ldr	r2, [pc, #20]	@ (8002d10 <DHT11_Init+0x24>)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6013      	str	r3, [r2, #0]
  DHT11_Pin = DataPin;
 8002cfe:	887b      	ldrh	r3, [r7, #2]
 8002d00:	4a04      	ldr	r2, [pc, #16]	@ (8002d14 <DHT11_Init+0x28>)
 8002d02:	6013      	str	r3, [r2, #0]
}
 8002d04:	bf00      	nop
 8002d06:	370c      	adds	r7, #12
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bc80      	pop	{r7}
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop
 8002d10:	200001f4 	.word	0x200001f4
 8002d14:	200001f8 	.word	0x200001f8

08002d18 <SingleBusMode>:

//change pin mode
void SingleBusMode(uint8_t mode)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b086      	sub	sp, #24
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	4603      	mov	r3, r0
 8002d20:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef GPIO_InitStruct;
  GPIO_InitStruct.Pin = (uint32_t)DHT11_Port;
 8002d22:	4b0f      	ldr	r3, [pc, #60]	@ (8002d60 <SingleBusMode+0x48>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = DHT11_Pin;
 8002d28:	4b0e      	ldr	r3, [pc, #56]	@ (8002d64 <SingleBusMode+0x4c>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	613b      	str	r3, [r7, #16]

  if(mode == OUTPUT_MODE)
 8002d32:	79fb      	ldrb	r3, [r7, #7]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d102      	bne.n	8002d3e <SingleBusMode+0x26>
  {
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	60fb      	str	r3, [r7, #12]
 8002d3c:	e004      	b.n	8002d48 <SingleBusMode+0x30>
  }
  else if(mode == INPUT_MODE)
 8002d3e:	79fb      	ldrb	r3, [r7, #7]
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d101      	bne.n	8002d48 <SingleBusMode+0x30>
  {
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d44:	2300      	movs	r3, #0
 8002d46:	60fb      	str	r3, [r7, #12]
  }

  HAL_GPIO_Init(DHT11_Port, &GPIO_InitStruct);
 8002d48:	4b05      	ldr	r3, [pc, #20]	@ (8002d60 <SingleBusMode+0x48>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f107 0208 	add.w	r2, r7, #8
 8002d50:	4611      	mov	r1, r2
 8002d52:	4618      	mov	r0, r3
 8002d54:	f7fe fbe2 	bl	800151c <HAL_GPIO_Init>
}
 8002d58:	bf00      	nop
 8002d5a:	3718      	adds	r7, #24
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	200001f4 	.word	0x200001f4
 8002d64:	200001f8 	.word	0x200001f8

08002d68 <uDelay>:

//microsecond delay
void uDelay(__IO uint32_t nCount)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b085      	sub	sp, #20
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
    if (nCount > 1) {
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2b01      	cmp	r3, #1
 8002d74:	d90a      	bls.n	8002d8c <uDelay+0x24>
        uint32_t count = nCount * 8 - 6; //   
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	00db      	lsls	r3, r3, #3
 8002d7a:	3b06      	subs	r3, #6
 8002d7c:	60fb      	str	r3, [r7, #12]
        while (count--); //    
 8002d7e:	bf00      	nop
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	1e5a      	subs	r2, r3, #1
 8002d84:	60fa      	str	r2, [r7, #12]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d1fa      	bne.n	8002d80 <uDelay+0x18>
    } else {
        uint32_t count = 2; //    
        while (count--); //    
    }
}
 8002d8a:	e007      	b.n	8002d9c <uDelay+0x34>
        uint32_t count = 2; //    
 8002d8c:	2302      	movs	r3, #2
 8002d8e:	60bb      	str	r3, [r7, #8]
        while (count--); //    
 8002d90:	bf00      	nop
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	1e5a      	subs	r2, r3, #1
 8002d96:	60ba      	str	r2, [r7, #8]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d1fa      	bne.n	8002d92 <uDelay+0x2a>
}
 8002d9c:	bf00      	nop
 8002d9e:	3714      	adds	r7, #20
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bc80      	pop	{r7}
 8002da4:	4770      	bx	lr
	...

08002da8 <DHT11_StartCommunication>:

//Begin Communication
void DHT11_StartCommunication()
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	af00      	add	r7, sp, #0
  SingleBusMode(OUTPUT_MODE);
 8002dac:	2000      	movs	r0, #0
 8002dae:	f7ff ffb3 	bl	8002d18 <SingleBusMode>
  HAL_GPIO_WritePin(DHT11_Port, DHT11_Pin, GPIO_PIN_RESET);
 8002db2:	4b0d      	ldr	r3, [pc, #52]	@ (8002de8 <DHT11_StartCommunication+0x40>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a0d      	ldr	r2, [pc, #52]	@ (8002dec <DHT11_StartCommunication+0x44>)
 8002db8:	6812      	ldr	r2, [r2, #0]
 8002dba:	b291      	uxth	r1, r2
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7fe fd47 	bl	8001852 <HAL_GPIO_WritePin>
  HAL_Delay(20);
 8002dc4:	2014      	movs	r0, #20
 8002dc6:	f7fe f9c5 	bl	8001154 <HAL_Delay>
  HAL_GPIO_WritePin(DHT11_Port, DHT11_Pin, GPIO_PIN_SET);
 8002dca:	4b07      	ldr	r3, [pc, #28]	@ (8002de8 <DHT11_StartCommunication+0x40>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a07      	ldr	r2, [pc, #28]	@ (8002dec <DHT11_StartCommunication+0x44>)
 8002dd0:	6812      	ldr	r2, [r2, #0]
 8002dd2:	b291      	uxth	r1, r2
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	f7fe fd3b 	bl	8001852 <HAL_GPIO_WritePin>
  SingleBusMode(INPUT_MODE);
 8002ddc:	2001      	movs	r0, #1
 8002dde:	f7ff ff9b 	bl	8002d18 <SingleBusMode>
}
 8002de2:	bf00      	nop
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	200001f4 	.word	0x200001f4
 8002dec:	200001f8 	.word	0x200001f8

08002df0 <DHT11_Response>:

// Check DHT11 Response
void DHT11_Response()
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	af00      	add	r7, sp, #0
  uDelay(40);
 8002df4:	2028      	movs	r0, #40	@ 0x28
 8002df6:	f7ff ffb7 	bl	8002d68 <uDelay>
  // DHT sends out response signal. (pin low)
  while(1 == HAL_GPIO_ReadPin(DHT11_Port, DHT11_Pin));
 8002dfa:	bf00      	nop
 8002dfc:	4b15      	ldr	r3, [pc, #84]	@ (8002e54 <DHT11_Response+0x64>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a15      	ldr	r2, [pc, #84]	@ (8002e58 <DHT11_Response+0x68>)
 8002e02:	6812      	ldr	r2, [r2, #0]
 8002e04:	b292      	uxth	r2, r2
 8002e06:	4611      	mov	r1, r2
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f7fe fd0b 	bl	8001824 <HAL_GPIO_ReadPin>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d0f3      	beq.n	8002dfc <DHT11_Response+0xc>

  uDelay(40);
 8002e14:	2028      	movs	r0, #40	@ 0x28
 8002e16:	f7ff ffa7 	bl	8002d68 <uDelay>
  // DHT pulls up. (pin high)
  while(0 == HAL_GPIO_ReadPin(DHT11_Port, DHT11_Pin));
 8002e1a:	bf00      	nop
 8002e1c:	4b0d      	ldr	r3, [pc, #52]	@ (8002e54 <DHT11_Response+0x64>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a0d      	ldr	r2, [pc, #52]	@ (8002e58 <DHT11_Response+0x68>)
 8002e22:	6812      	ldr	r2, [r2, #0]
 8002e24:	b292      	uxth	r2, r2
 8002e26:	4611      	mov	r1, r2
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f7fe fcfb 	bl	8001824 <HAL_GPIO_ReadPin>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d0f3      	beq.n	8002e1c <DHT11_Response+0x2c>

  // Start data transmission. (pin low)
  while(1 == HAL_GPIO_ReadPin(DHT11_Port, DHT11_Pin));
 8002e34:	bf00      	nop
 8002e36:	4b07      	ldr	r3, [pc, #28]	@ (8002e54 <DHT11_Response+0x64>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a07      	ldr	r2, [pc, #28]	@ (8002e58 <DHT11_Response+0x68>)
 8002e3c:	6812      	ldr	r2, [r2, #0]
 8002e3e:	b292      	uxth	r2, r2
 8002e40:	4611      	mov	r1, r2
 8002e42:	4618      	mov	r0, r3
 8002e44:	f7fe fcee 	bl	8001824 <HAL_GPIO_ReadPin>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b01      	cmp	r3, #1
 8002e4c:	d0f3      	beq.n	8002e36 <DHT11_Response+0x46>
}
 8002e4e:	bf00      	nop
 8002e50:	bf00      	nop
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	200001f4 	.word	0x200001f4
 8002e58:	200001f8 	.word	0x200001f8

08002e5c <DHT11_ReadRawData>:

// Read 5 bytes Raw Data
void DHT11_ReadRawData(uint8_t *data)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b084      	sub	sp, #16
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  uint32_t rawBits = 0;
 8002e64:	2300      	movs	r3, #0
 8002e66:	60fb      	str	r3, [r7, #12]
  uint8_t checksumBits = 0;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	72fb      	strb	r3, [r7, #11]

  uDelay(50);
 8002e6c:	2032      	movs	r0, #50	@ 0x32
 8002e6e:	f7ff ff7b 	bl	8002d68 <uDelay>

  // Get raw temp, humid data.
  for(int8_t i=31; i>=0; i--)
 8002e72:	231f      	movs	r3, #31
 8002e74:	72bb      	strb	r3, [r7, #10]
 8002e76:	e032      	b.n	8002ede <DHT11_ReadRawData+0x82>
  {
    while(0 == HAL_GPIO_ReadPin(DHT11_Port, DHT11_Pin)); // pin high
 8002e78:	bf00      	nop
 8002e7a:	4b48      	ldr	r3, [pc, #288]	@ (8002f9c <DHT11_ReadRawData+0x140>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a48      	ldr	r2, [pc, #288]	@ (8002fa0 <DHT11_ReadRawData+0x144>)
 8002e80:	6812      	ldr	r2, [r2, #0]
 8002e82:	b292      	uxth	r2, r2
 8002e84:	4611      	mov	r1, r2
 8002e86:	4618      	mov	r0, r3
 8002e88:	f7fe fccc 	bl	8001824 <HAL_GPIO_ReadPin>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d0f3      	beq.n	8002e7a <DHT11_ReadRawData+0x1e>
    uDelay(40);
 8002e92:	2028      	movs	r0, #40	@ 0x28
 8002e94:	f7ff ff68 	bl	8002d68 <uDelay>

    if(0 == HAL_GPIO_ReadPin(DHT11_Port, DHT11_Pin)) // if pin is low
 8002e98:	4b40      	ldr	r3, [pc, #256]	@ (8002f9c <DHT11_ReadRawData+0x140>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a40      	ldr	r2, [pc, #256]	@ (8002fa0 <DHT11_ReadRawData+0x144>)
 8002e9e:	6812      	ldr	r2, [r2, #0]
 8002ea0:	b292      	uxth	r2, r2
 8002ea2:	4611      	mov	r1, r2
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f7fe fcbd 	bl	8001824 <HAL_GPIO_ReadPin>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d108      	bne.n	8002ec2 <DHT11_ReadRawData+0x66>
    {
      rawBits &= (1UL << i); // write 0
 8002eb0:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eba:	68fa      	ldr	r2, [r7, #12]
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	60fb      	str	r3, [r7, #12]
 8002ec0:	e007      	b.n	8002ed2 <DHT11_ReadRawData+0x76>
    }
    else
    {
      rawBits |= (1UL << i); // write 1
 8002ec2:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ecc:	68fa      	ldr	r2, [r7, #12]
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	60fb      	str	r3, [r7, #12]
  for(int8_t i=31; i>=0; i--)
 8002ed2:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8002ed6:	b2db      	uxtb	r3, r3
 8002ed8:	3b01      	subs	r3, #1
 8002eda:	b2db      	uxtb	r3, r3
 8002edc:	72bb      	strb	r3, [r7, #10]
 8002ede:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	dac8      	bge.n	8002e78 <DHT11_ReadRawData+0x1c>
    }
  }

  // Get raw checksum data.
  for(int8_t i=7; i>=0; i--)
 8002ee6:	2307      	movs	r3, #7
 8002ee8:	727b      	strb	r3, [r7, #9]
 8002eea:	e034      	b.n	8002f56 <DHT11_ReadRawData+0xfa>
  {
    while(0 == HAL_GPIO_ReadPin(DHT11_Port, DHT11_Pin)); // pin high
 8002eec:	bf00      	nop
 8002eee:	4b2b      	ldr	r3, [pc, #172]	@ (8002f9c <DHT11_ReadRawData+0x140>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a2b      	ldr	r2, [pc, #172]	@ (8002fa0 <DHT11_ReadRawData+0x144>)
 8002ef4:	6812      	ldr	r2, [r2, #0]
 8002ef6:	b292      	uxth	r2, r2
 8002ef8:	4611      	mov	r1, r2
 8002efa:	4618      	mov	r0, r3
 8002efc:	f7fe fc92 	bl	8001824 <HAL_GPIO_ReadPin>
 8002f00:	4603      	mov	r3, r0
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d0f3      	beq.n	8002eee <DHT11_ReadRawData+0x92>
    uDelay(40);
 8002f06:	2028      	movs	r0, #40	@ 0x28
 8002f08:	f7ff ff2e 	bl	8002d68 <uDelay>

    if(0 == HAL_GPIO_ReadPin(DHT11_Port, DHT11_Pin))
 8002f0c:	4b23      	ldr	r3, [pc, #140]	@ (8002f9c <DHT11_ReadRawData+0x140>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a23      	ldr	r2, [pc, #140]	@ (8002fa0 <DHT11_ReadRawData+0x144>)
 8002f12:	6812      	ldr	r2, [r2, #0]
 8002f14:	b292      	uxth	r2, r2
 8002f16:	4611      	mov	r1, r2
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f7fe fc83 	bl	8001824 <HAL_GPIO_ReadPin>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d109      	bne.n	8002f38 <DHT11_ReadRawData+0xdc>
    {
      checksumBits &= (1UL << i); // write 0
 8002f24:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8002f28:	2201      	movs	r2, #1
 8002f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2e:	b2da      	uxtb	r2, r3
 8002f30:	7afb      	ldrb	r3, [r7, #11]
 8002f32:	4013      	ands	r3, r2
 8002f34:	72fb      	strb	r3, [r7, #11]
 8002f36:	e008      	b.n	8002f4a <DHT11_ReadRawData+0xee>
    }
    else
    {
      checksumBits |= (1UL << i); // write 1
 8002f38:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f42:	b2da      	uxtb	r2, r3
 8002f44:	7afb      	ldrb	r3, [r7, #11]
 8002f46:	4313      	orrs	r3, r2
 8002f48:	72fb      	strb	r3, [r7, #11]
  for(int8_t i=7; i>=0; i--)
 8002f4a:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8002f4e:	b2db      	uxtb	r3, r3
 8002f50:	3b01      	subs	r3, #1
 8002f52:	b2db      	uxtb	r3, r3
 8002f54:	727b      	strb	r3, [r7, #9]
 8002f56:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	dac6      	bge.n	8002eec <DHT11_ReadRawData+0x90>
    }
  }

  // Copy raw data to array of bytes
  data[0] = (rawBits>>24) & 0xFF;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	0e1b      	lsrs	r3, r3, #24
 8002f62:	b2da      	uxtb	r2, r3
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	701a      	strb	r2, [r3, #0]
  data[1] = (rawBits>>16) & 0xFF;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	0c1a      	lsrs	r2, r3, #16
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	3301      	adds	r3, #1
 8002f70:	b2d2      	uxtb	r2, r2
 8002f72:	701a      	strb	r2, [r3, #0]
  data[2] = (rawBits>>8) & 0xFF;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	0a1a      	lsrs	r2, r3, #8
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	3302      	adds	r3, #2
 8002f7c:	b2d2      	uxtb	r2, r2
 8002f7e:	701a      	strb	r2, [r3, #0]
  data[3] = (rawBits>>0) & 0xFF;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	3303      	adds	r3, #3
 8002f84:	68fa      	ldr	r2, [r7, #12]
 8002f86:	b2d2      	uxtb	r2, r2
 8002f88:	701a      	strb	r2, [r3, #0]
  data[4] = (checksumBits) & 0xFF;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	3304      	adds	r3, #4
 8002f8e:	7afa      	ldrb	r2, [r7, #11]
 8002f90:	701a      	strb	r2, [r3, #0]
}
 8002f92:	bf00      	nop
 8002f94:	3710      	adds	r7, #16
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	200001f4 	.word	0x200001f4
 8002fa0:	200001f8 	.word	0x200001f8

08002fa4 <DHT11_GetData>:

//Get Temp & Humid Data
bool DHT11_GetData(float* temp, float* humid)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b086      	sub	sp, #24
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
 8002fac:	6039      	str	r1, [r7, #0]
  uint8_t dataArray[6], myChecksum;
  uint16_t temp16, humid16;

  DHT11_StartCommunication();
 8002fae:	f7ff fefb 	bl	8002da8 <DHT11_StartCommunication>
  DHT11_Response();
 8002fb2:	f7ff ff1d 	bl	8002df0 <DHT11_Response>
  DHT11_ReadRawData(dataArray);
 8002fb6:	f107 030c 	add.w	r3, r7, #12
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f7ff ff4e 	bl	8002e5c <DHT11_ReadRawData>
  myChecksum = 0;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	75fb      	strb	r3, [r7, #23]

  for(uint8_t i=0; i<4; i++)
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	75bb      	strb	r3, [r7, #22]
 8002fc8:	e00a      	b.n	8002fe0 <DHT11_GetData+0x3c>
  {
    myChecksum += dataArray[i];
 8002fca:	7dbb      	ldrb	r3, [r7, #22]
 8002fcc:	3318      	adds	r3, #24
 8002fce:	443b      	add	r3, r7
 8002fd0:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8002fd4:	7dfb      	ldrb	r3, [r7, #23]
 8002fd6:	4413      	add	r3, r2
 8002fd8:	75fb      	strb	r3, [r7, #23]
  for(uint8_t i=0; i<4; i++)
 8002fda:	7dbb      	ldrb	r3, [r7, #22]
 8002fdc:	3301      	adds	r3, #1
 8002fde:	75bb      	strb	r3, [r7, #22]
 8002fe0:	7dbb      	ldrb	r3, [r7, #22]
 8002fe2:	2b03      	cmp	r3, #3
 8002fe4:	d9f1      	bls.n	8002fca <DHT11_GetData+0x26>
  }

  if(myChecksum == dataArray[4])
 8002fe6:	7c3b      	ldrb	r3, [r7, #16]
 8002fe8:	7dfa      	ldrb	r2, [r7, #23]
 8002fea:	429a      	cmp	r2, r3
 8002fec:	d12b      	bne.n	8003046 <DHT11_GetData+0xa2>
  {
    temp16 = (dataArray[2] << 8) | dataArray[3];
 8002fee:	7bbb      	ldrb	r3, [r7, #14]
 8002ff0:	021b      	lsls	r3, r3, #8
 8002ff2:	b21a      	sxth	r2, r3
 8002ff4:	7bfb      	ldrb	r3, [r7, #15]
 8002ff6:	b21b      	sxth	r3, r3
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	b21b      	sxth	r3, r3
 8002ffc:	82bb      	strh	r3, [r7, #20]
    humid16 = (dataArray[0] << 8) | dataArray[1];
 8002ffe:	7b3b      	ldrb	r3, [r7, #12]
 8003000:	021b      	lsls	r3, r3, #8
 8003002:	b21a      	sxth	r2, r3
 8003004:	7b7b      	ldrb	r3, [r7, #13]
 8003006:	b21b      	sxth	r3, r3
 8003008:	4313      	orrs	r3, r2
 800300a:	b21b      	sxth	r3, r3
 800300c:	827b      	strh	r3, [r7, #18]

    *temp = temp16 / 10.0f;
 800300e:	8abb      	ldrh	r3, [r7, #20]
 8003010:	4618      	mov	r0, r3
 8003012:	f7fd fe63 	bl	8000cdc <__aeabi_i2f>
 8003016:	4603      	mov	r3, r0
 8003018:	490d      	ldr	r1, [pc, #52]	@ (8003050 <DHT11_GetData+0xac>)
 800301a:	4618      	mov	r0, r3
 800301c:	f7fd ff66 	bl	8000eec <__aeabi_fdiv>
 8003020:	4603      	mov	r3, r0
 8003022:	461a      	mov	r2, r3
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	601a      	str	r2, [r3, #0]
    *humid = humid16 / 10.0f;
 8003028:	8a7b      	ldrh	r3, [r7, #18]
 800302a:	4618      	mov	r0, r3
 800302c:	f7fd fe56 	bl	8000cdc <__aeabi_i2f>
 8003030:	4603      	mov	r3, r0
 8003032:	4907      	ldr	r1, [pc, #28]	@ (8003050 <DHT11_GetData+0xac>)
 8003034:	4618      	mov	r0, r3
 8003036:	f7fd ff59 	bl	8000eec <__aeabi_fdiv>
 800303a:	4603      	mov	r3, r0
 800303c:	461a      	mov	r2, r3
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	601a      	str	r2, [r3, #0]
    return 1;
 8003042:	2301      	movs	r3, #1
 8003044:	e000      	b.n	8003048 <DHT11_GetData+0xa4>
  }

  return 0;
 8003046:	2300      	movs	r3, #0
}
 8003048:	4618      	mov	r0, r3
 800304a:	3718      	adds	r7, #24
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}
 8003050:	41200000 	.word	0x41200000

08003054 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b088      	sub	sp, #32
 8003058:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800305a:	f107 0310 	add.w	r3, r7, #16
 800305e:	2200      	movs	r2, #0
 8003060:	601a      	str	r2, [r3, #0]
 8003062:	605a      	str	r2, [r3, #4]
 8003064:	609a      	str	r2, [r3, #8]
 8003066:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003068:	4b1d      	ldr	r3, [pc, #116]	@ (80030e0 <MX_GPIO_Init+0x8c>)
 800306a:	699b      	ldr	r3, [r3, #24]
 800306c:	4a1c      	ldr	r2, [pc, #112]	@ (80030e0 <MX_GPIO_Init+0x8c>)
 800306e:	f043 0320 	orr.w	r3, r3, #32
 8003072:	6193      	str	r3, [r2, #24]
 8003074:	4b1a      	ldr	r3, [pc, #104]	@ (80030e0 <MX_GPIO_Init+0x8c>)
 8003076:	699b      	ldr	r3, [r3, #24]
 8003078:	f003 0320 	and.w	r3, r3, #32
 800307c:	60fb      	str	r3, [r7, #12]
 800307e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003080:	4b17      	ldr	r3, [pc, #92]	@ (80030e0 <MX_GPIO_Init+0x8c>)
 8003082:	699b      	ldr	r3, [r3, #24]
 8003084:	4a16      	ldr	r2, [pc, #88]	@ (80030e0 <MX_GPIO_Init+0x8c>)
 8003086:	f043 0308 	orr.w	r3, r3, #8
 800308a:	6193      	str	r3, [r2, #24]
 800308c:	4b14      	ldr	r3, [pc, #80]	@ (80030e0 <MX_GPIO_Init+0x8c>)
 800308e:	699b      	ldr	r3, [r3, #24]
 8003090:	f003 0308 	and.w	r3, r3, #8
 8003094:	60bb      	str	r3, [r7, #8]
 8003096:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003098:	4b11      	ldr	r3, [pc, #68]	@ (80030e0 <MX_GPIO_Init+0x8c>)
 800309a:	699b      	ldr	r3, [r3, #24]
 800309c:	4a10      	ldr	r2, [pc, #64]	@ (80030e0 <MX_GPIO_Init+0x8c>)
 800309e:	f043 0304 	orr.w	r3, r3, #4
 80030a2:	6193      	str	r3, [r2, #24]
 80030a4:	4b0e      	ldr	r3, [pc, #56]	@ (80030e0 <MX_GPIO_Init+0x8c>)
 80030a6:	699b      	ldr	r3, [r3, #24]
 80030a8:	f003 0304 	and.w	r3, r3, #4
 80030ac:	607b      	str	r3, [r7, #4]
 80030ae:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80030b0:	2200      	movs	r2, #0
 80030b2:	2101      	movs	r1, #1
 80030b4:	480b      	ldr	r0, [pc, #44]	@ (80030e4 <MX_GPIO_Init+0x90>)
 80030b6:	f7fe fbcc 	bl	8001852 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80030ba:	2301      	movs	r3, #1
 80030bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030be:	2301      	movs	r3, #1
 80030c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030c2:	2300      	movs	r3, #0
 80030c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030c6:	2302      	movs	r3, #2
 80030c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030ca:	f107 0310 	add.w	r3, r7, #16
 80030ce:	4619      	mov	r1, r3
 80030d0:	4804      	ldr	r0, [pc, #16]	@ (80030e4 <MX_GPIO_Init+0x90>)
 80030d2:	f7fe fa23 	bl	800151c <HAL_GPIO_Init>

}
 80030d6:	bf00      	nop
 80030d8:	3720      	adds	r7, #32
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	40021000 	.word	0x40021000
 80030e4:	40010c00 	.word	0x40010c00

080030e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80030e8:	b5b0      	push	{r4, r5, r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80030ee:	f7fd ffcf 	bl	8001090 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80030f2:	f000 f865 	bl	80031c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80030f6:	f7ff ffad 	bl	8003054 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80030fa:	f000 f9dd 	bl	80034b8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  DHT11_Init(GPIOB, GPIO_PIN_0);
 80030fe:	2101      	movs	r1, #1
 8003100:	4827      	ldr	r0, [pc, #156]	@ (80031a0 <main+0xb8>)
 8003102:	f7ff fdf3 	bl	8002cec <DHT11_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    sprintf(str, "start\n");
 8003106:	4927      	ldr	r1, [pc, #156]	@ (80031a4 <main+0xbc>)
 8003108:	4827      	ldr	r0, [pc, #156]	@ (80031a8 <main+0xc0>)
 800310a:	f001 f9a7 	bl	800445c <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t *)str, strlen(str), 10);
 800310e:	4826      	ldr	r0, [pc, #152]	@ (80031a8 <main+0xc0>)
 8003110:	f7fd f81e 	bl	8000150 <strlen>
 8003114:	4603      	mov	r3, r0
 8003116:	b29a      	uxth	r2, r3
 8003118:	230a      	movs	r3, #10
 800311a:	4923      	ldr	r1, [pc, #140]	@ (80031a8 <main+0xc0>)
 800311c:	4823      	ldr	r0, [pc, #140]	@ (80031ac <main+0xc4>)
 800311e:	f7ff f811 	bl	8002144 <HAL_UART_Transmit>

    if(DHT11_GetData(&Temp, &Humid) == 1)
 8003122:	4923      	ldr	r1, [pc, #140]	@ (80031b0 <main+0xc8>)
 8003124:	4823      	ldr	r0, [pc, #140]	@ (80031b4 <main+0xcc>)
 8003126:	f7ff ff3d 	bl	8002fa4 <DHT11_GetData>
 800312a:	4603      	mov	r3, r0
 800312c:	2b00      	cmp	r3, #0
 800312e:	d024      	beq.n	800317a <main+0x92>
    {
      sprintf(str, "\r\nTemp (C) =\t %.1f\r\nHumid (%%) =\t %.1f%%\r\n", Temp, Humid);
 8003130:	4b20      	ldr	r3, [pc, #128]	@ (80031b4 <main+0xcc>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4618      	mov	r0, r3
 8003136:	f7fd f977 	bl	8000428 <__aeabi_f2d>
 800313a:	4604      	mov	r4, r0
 800313c:	460d      	mov	r5, r1
 800313e:	4b1c      	ldr	r3, [pc, #112]	@ (80031b0 <main+0xc8>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4618      	mov	r0, r3
 8003144:	f7fd f970 	bl	8000428 <__aeabi_f2d>
 8003148:	4602      	mov	r2, r0
 800314a:	460b      	mov	r3, r1
 800314c:	e9cd 2300 	strd	r2, r3, [sp]
 8003150:	4622      	mov	r2, r4
 8003152:	462b      	mov	r3, r5
 8003154:	4918      	ldr	r1, [pc, #96]	@ (80031b8 <main+0xd0>)
 8003156:	4814      	ldr	r0, [pc, #80]	@ (80031a8 <main+0xc0>)
 8003158:	f001 f980 	bl	800445c <siprintf>
      HAL_UART_Transmit(&huart1, (uint8_t *)str, strlen(str), 10);
 800315c:	4812      	ldr	r0, [pc, #72]	@ (80031a8 <main+0xc0>)
 800315e:	f7fc fff7 	bl	8000150 <strlen>
 8003162:	4603      	mov	r3, r0
 8003164:	b29a      	uxth	r2, r3
 8003166:	230a      	movs	r3, #10
 8003168:	490f      	ldr	r1, [pc, #60]	@ (80031a8 <main+0xc0>)
 800316a:	4810      	ldr	r0, [pc, #64]	@ (80031ac <main+0xc4>)
 800316c:	f7fe ffea 	bl	8002144 <HAL_UART_Transmit>
      HAL_Delay(1000);
 8003170:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003174:	f7fd ffee 	bl	8001154 <HAL_Delay>
 8003178:	e7c5      	b.n	8003106 <main+0x1e>
    }
    else
    {
      sprintf(str, "\r\nCRC Error!\r\n");
 800317a:	4910      	ldr	r1, [pc, #64]	@ (80031bc <main+0xd4>)
 800317c:	480a      	ldr	r0, [pc, #40]	@ (80031a8 <main+0xc0>)
 800317e:	f001 f96d 	bl	800445c <siprintf>
      HAL_UART_Transmit(&huart1, (uint8_t *)str, strlen(str), 10);
 8003182:	4809      	ldr	r0, [pc, #36]	@ (80031a8 <main+0xc0>)
 8003184:	f7fc ffe4 	bl	8000150 <strlen>
 8003188:	4603      	mov	r3, r0
 800318a:	b29a      	uxth	r2, r3
 800318c:	230a      	movs	r3, #10
 800318e:	4906      	ldr	r1, [pc, #24]	@ (80031a8 <main+0xc0>)
 8003190:	4806      	ldr	r0, [pc, #24]	@ (80031ac <main+0xc4>)
 8003192:	f7fe ffd7 	bl	8002144 <HAL_UART_Transmit>
      HAL_Delay(1000);
 8003196:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800319a:	f7fd ffdb 	bl	8001154 <HAL_Delay>
    sprintf(str, "start\n");
 800319e:	e7b2      	b.n	8003106 <main+0x1e>
 80031a0:	40010c00 	.word	0x40010c00
 80031a4:	08007cd0 	.word	0x08007cd0
 80031a8:	20000204 	.word	0x20000204
 80031ac:	2000023c 	.word	0x2000023c
 80031b0:	20000200 	.word	0x20000200
 80031b4:	200001fc 	.word	0x200001fc
 80031b8:	08007cd8 	.word	0x08007cd8
 80031bc:	08007d04 	.word	0x08007d04

080031c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b090      	sub	sp, #64	@ 0x40
 80031c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80031c6:	f107 0318 	add.w	r3, r7, #24
 80031ca:	2228      	movs	r2, #40	@ 0x28
 80031cc:	2100      	movs	r1, #0
 80031ce:	4618      	mov	r0, r3
 80031d0:	f001 f9a7 	bl	8004522 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80031d4:	1d3b      	adds	r3, r7, #4
 80031d6:	2200      	movs	r2, #0
 80031d8:	601a      	str	r2, [r3, #0]
 80031da:	605a      	str	r2, [r3, #4]
 80031dc:	609a      	str	r2, [r3, #8]
 80031de:	60da      	str	r2, [r3, #12]
 80031e0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80031e2:	2301      	movs	r3, #1
 80031e4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80031e6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80031ea:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80031ec:	2300      	movs	r3, #0
 80031ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80031f0:	2301      	movs	r3, #1
 80031f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80031f4:	2302      	movs	r3, #2
 80031f6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80031f8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80031fc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80031fe:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8003202:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003204:	f107 0318 	add.w	r3, r7, #24
 8003208:	4618      	mov	r0, r3
 800320a:	f7fe fb3b 	bl	8001884 <HAL_RCC_OscConfig>
 800320e:	4603      	mov	r3, r0
 8003210:	2b00      	cmp	r3, #0
 8003212:	d001      	beq.n	8003218 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8003214:	f000 f819 	bl	800324a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003218:	230f      	movs	r3, #15
 800321a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800321c:	2302      	movs	r3, #2
 800321e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003220:	2300      	movs	r3, #0
 8003222:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003224:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003228:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800322a:	2300      	movs	r3, #0
 800322c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800322e:	1d3b      	adds	r3, r7, #4
 8003230:	2102      	movs	r1, #2
 8003232:	4618      	mov	r0, r3
 8003234:	f7fe fda8 	bl	8001d88 <HAL_RCC_ClockConfig>
 8003238:	4603      	mov	r3, r0
 800323a:	2b00      	cmp	r3, #0
 800323c:	d001      	beq.n	8003242 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800323e:	f000 f804 	bl	800324a <Error_Handler>
  }
}
 8003242:	bf00      	nop
 8003244:	3740      	adds	r7, #64	@ 0x40
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}

0800324a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800324a:	b480      	push	{r7}
 800324c:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800324e:	b672      	cpsid	i
}
 8003250:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003252:	bf00      	nop
 8003254:	e7fd      	b.n	8003252 <Error_Handler+0x8>
	...

08003258 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003258:	b480      	push	{r7}
 800325a:	b085      	sub	sp, #20
 800325c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800325e:	4b15      	ldr	r3, [pc, #84]	@ (80032b4 <HAL_MspInit+0x5c>)
 8003260:	699b      	ldr	r3, [r3, #24]
 8003262:	4a14      	ldr	r2, [pc, #80]	@ (80032b4 <HAL_MspInit+0x5c>)
 8003264:	f043 0301 	orr.w	r3, r3, #1
 8003268:	6193      	str	r3, [r2, #24]
 800326a:	4b12      	ldr	r3, [pc, #72]	@ (80032b4 <HAL_MspInit+0x5c>)
 800326c:	699b      	ldr	r3, [r3, #24]
 800326e:	f003 0301 	and.w	r3, r3, #1
 8003272:	60bb      	str	r3, [r7, #8]
 8003274:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003276:	4b0f      	ldr	r3, [pc, #60]	@ (80032b4 <HAL_MspInit+0x5c>)
 8003278:	69db      	ldr	r3, [r3, #28]
 800327a:	4a0e      	ldr	r2, [pc, #56]	@ (80032b4 <HAL_MspInit+0x5c>)
 800327c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003280:	61d3      	str	r3, [r2, #28]
 8003282:	4b0c      	ldr	r3, [pc, #48]	@ (80032b4 <HAL_MspInit+0x5c>)
 8003284:	69db      	ldr	r3, [r3, #28]
 8003286:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800328a:	607b      	str	r3, [r7, #4]
 800328c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800328e:	4b0a      	ldr	r3, [pc, #40]	@ (80032b8 <HAL_MspInit+0x60>)
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	60fb      	str	r3, [r7, #12]
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800329a:	60fb      	str	r3, [r7, #12]
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80032a2:	60fb      	str	r3, [r7, #12]
 80032a4:	4a04      	ldr	r2, [pc, #16]	@ (80032b8 <HAL_MspInit+0x60>)
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80032aa:	bf00      	nop
 80032ac:	3714      	adds	r7, #20
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bc80      	pop	{r7}
 80032b2:	4770      	bx	lr
 80032b4:	40021000 	.word	0x40021000
 80032b8:	40010000 	.word	0x40010000

080032bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80032bc:	b480      	push	{r7}
 80032be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80032c0:	bf00      	nop
 80032c2:	e7fd      	b.n	80032c0 <NMI_Handler+0x4>

080032c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80032c4:	b480      	push	{r7}
 80032c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80032c8:	bf00      	nop
 80032ca:	e7fd      	b.n	80032c8 <HardFault_Handler+0x4>

080032cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80032cc:	b480      	push	{r7}
 80032ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80032d0:	bf00      	nop
 80032d2:	e7fd      	b.n	80032d0 <MemManage_Handler+0x4>

080032d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80032d4:	b480      	push	{r7}
 80032d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80032d8:	bf00      	nop
 80032da:	e7fd      	b.n	80032d8 <BusFault_Handler+0x4>

080032dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80032dc:	b480      	push	{r7}
 80032de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80032e0:	bf00      	nop
 80032e2:	e7fd      	b.n	80032e0 <UsageFault_Handler+0x4>

080032e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80032e4:	b480      	push	{r7}
 80032e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80032e8:	bf00      	nop
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bc80      	pop	{r7}
 80032ee:	4770      	bx	lr

080032f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80032f0:	b480      	push	{r7}
 80032f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80032f4:	bf00      	nop
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bc80      	pop	{r7}
 80032fa:	4770      	bx	lr

080032fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80032fc:	b480      	push	{r7}
 80032fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003300:	bf00      	nop
 8003302:	46bd      	mov	sp, r7
 8003304:	bc80      	pop	{r7}
 8003306:	4770      	bx	lr

08003308 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800330c:	f7fd ff06 	bl	800111c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003310:	bf00      	nop
 8003312:	bd80      	pop	{r7, pc}

08003314 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003318:	4802      	ldr	r0, [pc, #8]	@ (8003324 <USART1_IRQHandler+0x10>)
 800331a:	f7fe ff97 	bl	800224c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800331e:	bf00      	nop
 8003320:	bd80      	pop	{r7, pc}
 8003322:	bf00      	nop
 8003324:	2000023c 	.word	0x2000023c

08003328 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003328:	b480      	push	{r7}
 800332a:	af00      	add	r7, sp, #0
  return 1;
 800332c:	2301      	movs	r3, #1
}
 800332e:	4618      	mov	r0, r3
 8003330:	46bd      	mov	sp, r7
 8003332:	bc80      	pop	{r7}
 8003334:	4770      	bx	lr

08003336 <_kill>:

int _kill(int pid, int sig)
{
 8003336:	b580      	push	{r7, lr}
 8003338:	b082      	sub	sp, #8
 800333a:	af00      	add	r7, sp, #0
 800333c:	6078      	str	r0, [r7, #4]
 800333e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003340:	f001 f942 	bl	80045c8 <__errno>
 8003344:	4603      	mov	r3, r0
 8003346:	2216      	movs	r2, #22
 8003348:	601a      	str	r2, [r3, #0]
  return -1;
 800334a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800334e:	4618      	mov	r0, r3
 8003350:	3708      	adds	r7, #8
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}

08003356 <_exit>:

void _exit (int status)
{
 8003356:	b580      	push	{r7, lr}
 8003358:	b082      	sub	sp, #8
 800335a:	af00      	add	r7, sp, #0
 800335c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800335e:	f04f 31ff 	mov.w	r1, #4294967295
 8003362:	6878      	ldr	r0, [r7, #4]
 8003364:	f7ff ffe7 	bl	8003336 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003368:	bf00      	nop
 800336a:	e7fd      	b.n	8003368 <_exit+0x12>

0800336c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b086      	sub	sp, #24
 8003370:	af00      	add	r7, sp, #0
 8003372:	60f8      	str	r0, [r7, #12]
 8003374:	60b9      	str	r1, [r7, #8]
 8003376:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003378:	2300      	movs	r3, #0
 800337a:	617b      	str	r3, [r7, #20]
 800337c:	e00a      	b.n	8003394 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800337e:	f3af 8000 	nop.w
 8003382:	4601      	mov	r1, r0
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	1c5a      	adds	r2, r3, #1
 8003388:	60ba      	str	r2, [r7, #8]
 800338a:	b2ca      	uxtb	r2, r1
 800338c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	3301      	adds	r3, #1
 8003392:	617b      	str	r3, [r7, #20]
 8003394:	697a      	ldr	r2, [r7, #20]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	429a      	cmp	r2, r3
 800339a:	dbf0      	blt.n	800337e <_read+0x12>
  }

  return len;
 800339c:	687b      	ldr	r3, [r7, #4]
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3718      	adds	r7, #24
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}

080033a6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80033a6:	b580      	push	{r7, lr}
 80033a8:	b086      	sub	sp, #24
 80033aa:	af00      	add	r7, sp, #0
 80033ac:	60f8      	str	r0, [r7, #12]
 80033ae:	60b9      	str	r1, [r7, #8]
 80033b0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033b2:	2300      	movs	r3, #0
 80033b4:	617b      	str	r3, [r7, #20]
 80033b6:	e009      	b.n	80033cc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80033b8:	68bb      	ldr	r3, [r7, #8]
 80033ba:	1c5a      	adds	r2, r3, #1
 80033bc:	60ba      	str	r2, [r7, #8]
 80033be:	781b      	ldrb	r3, [r3, #0]
 80033c0:	4618      	mov	r0, r3
 80033c2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	3301      	adds	r3, #1
 80033ca:	617b      	str	r3, [r7, #20]
 80033cc:	697a      	ldr	r2, [r7, #20]
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	429a      	cmp	r2, r3
 80033d2:	dbf1      	blt.n	80033b8 <_write+0x12>
  }
  return len;
 80033d4:	687b      	ldr	r3, [r7, #4]
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3718      	adds	r7, #24
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}

080033de <_close>:

int _close(int file)
{
 80033de:	b480      	push	{r7}
 80033e0:	b083      	sub	sp, #12
 80033e2:	af00      	add	r7, sp, #0
 80033e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80033e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80033ea:	4618      	mov	r0, r3
 80033ec:	370c      	adds	r7, #12
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bc80      	pop	{r7}
 80033f2:	4770      	bx	lr

080033f4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b083      	sub	sp, #12
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
 80033fc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003404:	605a      	str	r2, [r3, #4]
  return 0;
 8003406:	2300      	movs	r3, #0
}
 8003408:	4618      	mov	r0, r3
 800340a:	370c      	adds	r7, #12
 800340c:	46bd      	mov	sp, r7
 800340e:	bc80      	pop	{r7}
 8003410:	4770      	bx	lr

08003412 <_isatty>:

int _isatty(int file)
{
 8003412:	b480      	push	{r7}
 8003414:	b083      	sub	sp, #12
 8003416:	af00      	add	r7, sp, #0
 8003418:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800341a:	2301      	movs	r3, #1
}
 800341c:	4618      	mov	r0, r3
 800341e:	370c      	adds	r7, #12
 8003420:	46bd      	mov	sp, r7
 8003422:	bc80      	pop	{r7}
 8003424:	4770      	bx	lr

08003426 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003426:	b480      	push	{r7}
 8003428:	b085      	sub	sp, #20
 800342a:	af00      	add	r7, sp, #0
 800342c:	60f8      	str	r0, [r7, #12]
 800342e:	60b9      	str	r1, [r7, #8]
 8003430:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003432:	2300      	movs	r3, #0
}
 8003434:	4618      	mov	r0, r3
 8003436:	3714      	adds	r7, #20
 8003438:	46bd      	mov	sp, r7
 800343a:	bc80      	pop	{r7}
 800343c:	4770      	bx	lr
	...

08003440 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b086      	sub	sp, #24
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003448:	4a14      	ldr	r2, [pc, #80]	@ (800349c <_sbrk+0x5c>)
 800344a:	4b15      	ldr	r3, [pc, #84]	@ (80034a0 <_sbrk+0x60>)
 800344c:	1ad3      	subs	r3, r2, r3
 800344e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003454:	4b13      	ldr	r3, [pc, #76]	@ (80034a4 <_sbrk+0x64>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d102      	bne.n	8003462 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800345c:	4b11      	ldr	r3, [pc, #68]	@ (80034a4 <_sbrk+0x64>)
 800345e:	4a12      	ldr	r2, [pc, #72]	@ (80034a8 <_sbrk+0x68>)
 8003460:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003462:	4b10      	ldr	r3, [pc, #64]	@ (80034a4 <_sbrk+0x64>)
 8003464:	681a      	ldr	r2, [r3, #0]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4413      	add	r3, r2
 800346a:	693a      	ldr	r2, [r7, #16]
 800346c:	429a      	cmp	r2, r3
 800346e:	d207      	bcs.n	8003480 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003470:	f001 f8aa 	bl	80045c8 <__errno>
 8003474:	4603      	mov	r3, r0
 8003476:	220c      	movs	r2, #12
 8003478:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800347a:	f04f 33ff 	mov.w	r3, #4294967295
 800347e:	e009      	b.n	8003494 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003480:	4b08      	ldr	r3, [pc, #32]	@ (80034a4 <_sbrk+0x64>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003486:	4b07      	ldr	r3, [pc, #28]	@ (80034a4 <_sbrk+0x64>)
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	4413      	add	r3, r2
 800348e:	4a05      	ldr	r2, [pc, #20]	@ (80034a4 <_sbrk+0x64>)
 8003490:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003492:	68fb      	ldr	r3, [r7, #12]
}
 8003494:	4618      	mov	r0, r3
 8003496:	3718      	adds	r7, #24
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}
 800349c:	20005000 	.word	0x20005000
 80034a0:	00000400 	.word	0x00000400
 80034a4:	20000238 	.word	0x20000238
 80034a8:	200003d0 	.word	0x200003d0

080034ac <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80034ac:	b480      	push	{r7}
 80034ae:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80034b0:	bf00      	nop
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bc80      	pop	{r7}
 80034b6:	4770      	bx	lr

080034b8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80034bc:	4b11      	ldr	r3, [pc, #68]	@ (8003504 <MX_USART1_UART_Init+0x4c>)
 80034be:	4a12      	ldr	r2, [pc, #72]	@ (8003508 <MX_USART1_UART_Init+0x50>)
 80034c0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80034c2:	4b10      	ldr	r3, [pc, #64]	@ (8003504 <MX_USART1_UART_Init+0x4c>)
 80034c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80034c8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80034ca:	4b0e      	ldr	r3, [pc, #56]	@ (8003504 <MX_USART1_UART_Init+0x4c>)
 80034cc:	2200      	movs	r2, #0
 80034ce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80034d0:	4b0c      	ldr	r3, [pc, #48]	@ (8003504 <MX_USART1_UART_Init+0x4c>)
 80034d2:	2200      	movs	r2, #0
 80034d4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80034d6:	4b0b      	ldr	r3, [pc, #44]	@ (8003504 <MX_USART1_UART_Init+0x4c>)
 80034d8:	2200      	movs	r2, #0
 80034da:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80034dc:	4b09      	ldr	r3, [pc, #36]	@ (8003504 <MX_USART1_UART_Init+0x4c>)
 80034de:	220c      	movs	r2, #12
 80034e0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80034e2:	4b08      	ldr	r3, [pc, #32]	@ (8003504 <MX_USART1_UART_Init+0x4c>)
 80034e4:	2200      	movs	r2, #0
 80034e6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80034e8:	4b06      	ldr	r3, [pc, #24]	@ (8003504 <MX_USART1_UART_Init+0x4c>)
 80034ea:	2200      	movs	r2, #0
 80034ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80034ee:	4805      	ldr	r0, [pc, #20]	@ (8003504 <MX_USART1_UART_Init+0x4c>)
 80034f0:	f7fe fdd8 	bl	80020a4 <HAL_UART_Init>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d001      	beq.n	80034fe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80034fa:	f7ff fea6 	bl	800324a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80034fe:	bf00      	nop
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	2000023c 	.word	0x2000023c
 8003508:	40013800 	.word	0x40013800

0800350c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b088      	sub	sp, #32
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003514:	f107 0310 	add.w	r3, r7, #16
 8003518:	2200      	movs	r2, #0
 800351a:	601a      	str	r2, [r3, #0]
 800351c:	605a      	str	r2, [r3, #4]
 800351e:	609a      	str	r2, [r3, #8]
 8003520:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a20      	ldr	r2, [pc, #128]	@ (80035a8 <HAL_UART_MspInit+0x9c>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d139      	bne.n	80035a0 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800352c:	4b1f      	ldr	r3, [pc, #124]	@ (80035ac <HAL_UART_MspInit+0xa0>)
 800352e:	699b      	ldr	r3, [r3, #24]
 8003530:	4a1e      	ldr	r2, [pc, #120]	@ (80035ac <HAL_UART_MspInit+0xa0>)
 8003532:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003536:	6193      	str	r3, [r2, #24]
 8003538:	4b1c      	ldr	r3, [pc, #112]	@ (80035ac <HAL_UART_MspInit+0xa0>)
 800353a:	699b      	ldr	r3, [r3, #24]
 800353c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003540:	60fb      	str	r3, [r7, #12]
 8003542:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003544:	4b19      	ldr	r3, [pc, #100]	@ (80035ac <HAL_UART_MspInit+0xa0>)
 8003546:	699b      	ldr	r3, [r3, #24]
 8003548:	4a18      	ldr	r2, [pc, #96]	@ (80035ac <HAL_UART_MspInit+0xa0>)
 800354a:	f043 0304 	orr.w	r3, r3, #4
 800354e:	6193      	str	r3, [r2, #24]
 8003550:	4b16      	ldr	r3, [pc, #88]	@ (80035ac <HAL_UART_MspInit+0xa0>)
 8003552:	699b      	ldr	r3, [r3, #24]
 8003554:	f003 0304 	and.w	r3, r3, #4
 8003558:	60bb      	str	r3, [r7, #8]
 800355a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800355c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003560:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003562:	2302      	movs	r3, #2
 8003564:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003566:	2303      	movs	r3, #3
 8003568:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800356a:	f107 0310 	add.w	r3, r7, #16
 800356e:	4619      	mov	r1, r3
 8003570:	480f      	ldr	r0, [pc, #60]	@ (80035b0 <HAL_UART_MspInit+0xa4>)
 8003572:	f7fd ffd3 	bl	800151c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003576:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800357a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800357c:	2300      	movs	r3, #0
 800357e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003580:	2300      	movs	r3, #0
 8003582:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003584:	f107 0310 	add.w	r3, r7, #16
 8003588:	4619      	mov	r1, r3
 800358a:	4809      	ldr	r0, [pc, #36]	@ (80035b0 <HAL_UART_MspInit+0xa4>)
 800358c:	f7fd ffc6 	bl	800151c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003590:	2200      	movs	r2, #0
 8003592:	2100      	movs	r1, #0
 8003594:	2025      	movs	r0, #37	@ 0x25
 8003596:	f7fd fed8 	bl	800134a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800359a:	2025      	movs	r0, #37	@ 0x25
 800359c:	f7fd fef1 	bl	8001382 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80035a0:	bf00      	nop
 80035a2:	3720      	adds	r7, #32
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	40013800 	.word	0x40013800
 80035ac:	40021000 	.word	0x40021000
 80035b0:	40010800 	.word	0x40010800

080035b4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80035b4:	f7ff ff7a 	bl	80034ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80035b8:	480b      	ldr	r0, [pc, #44]	@ (80035e8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80035ba:	490c      	ldr	r1, [pc, #48]	@ (80035ec <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80035bc:	4a0c      	ldr	r2, [pc, #48]	@ (80035f0 <LoopFillZerobss+0x16>)
  movs r3, #0
 80035be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80035c0:	e002      	b.n	80035c8 <LoopCopyDataInit>

080035c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80035c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80035c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80035c6:	3304      	adds	r3, #4

080035c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80035c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80035ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80035cc:	d3f9      	bcc.n	80035c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80035ce:	4a09      	ldr	r2, [pc, #36]	@ (80035f4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80035d0:	4c09      	ldr	r4, [pc, #36]	@ (80035f8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80035d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80035d4:	e001      	b.n	80035da <LoopFillZerobss>

080035d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80035d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80035d8:	3204      	adds	r2, #4

080035da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80035da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80035dc:	d3fb      	bcc.n	80035d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80035de:	f000 fff9 	bl	80045d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80035e2:	f7ff fd81 	bl	80030e8 <main>
  bx lr
 80035e6:	4770      	bx	lr
  ldr r0, =_sdata
 80035e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80035ec:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80035f0:	08008180 	.word	0x08008180
  ldr r2, =_sbss
 80035f4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80035f8:	200003d0 	.word	0x200003d0

080035fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80035fc:	e7fe      	b.n	80035fc <ADC1_2_IRQHandler>

080035fe <__cvt>:
 80035fe:	2b00      	cmp	r3, #0
 8003600:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003604:	461d      	mov	r5, r3
 8003606:	bfbb      	ittet	lt
 8003608:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800360c:	461d      	movlt	r5, r3
 800360e:	2300      	movge	r3, #0
 8003610:	232d      	movlt	r3, #45	@ 0x2d
 8003612:	b088      	sub	sp, #32
 8003614:	4614      	mov	r4, r2
 8003616:	bfb8      	it	lt
 8003618:	4614      	movlt	r4, r2
 800361a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800361c:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800361e:	7013      	strb	r3, [r2, #0]
 8003620:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003622:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8003626:	f023 0820 	bic.w	r8, r3, #32
 800362a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800362e:	d005      	beq.n	800363c <__cvt+0x3e>
 8003630:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003634:	d100      	bne.n	8003638 <__cvt+0x3a>
 8003636:	3601      	adds	r6, #1
 8003638:	2302      	movs	r3, #2
 800363a:	e000      	b.n	800363e <__cvt+0x40>
 800363c:	2303      	movs	r3, #3
 800363e:	aa07      	add	r2, sp, #28
 8003640:	9204      	str	r2, [sp, #16]
 8003642:	aa06      	add	r2, sp, #24
 8003644:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003648:	e9cd 3600 	strd	r3, r6, [sp]
 800364c:	4622      	mov	r2, r4
 800364e:	462b      	mov	r3, r5
 8003650:	f001 f882 	bl	8004758 <_dtoa_r>
 8003654:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003658:	4607      	mov	r7, r0
 800365a:	d119      	bne.n	8003690 <__cvt+0x92>
 800365c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800365e:	07db      	lsls	r3, r3, #31
 8003660:	d50e      	bpl.n	8003680 <__cvt+0x82>
 8003662:	eb00 0906 	add.w	r9, r0, r6
 8003666:	2200      	movs	r2, #0
 8003668:	2300      	movs	r3, #0
 800366a:	4620      	mov	r0, r4
 800366c:	4629      	mov	r1, r5
 800366e:	f7fd f99b 	bl	80009a8 <__aeabi_dcmpeq>
 8003672:	b108      	cbz	r0, 8003678 <__cvt+0x7a>
 8003674:	f8cd 901c 	str.w	r9, [sp, #28]
 8003678:	2230      	movs	r2, #48	@ 0x30
 800367a:	9b07      	ldr	r3, [sp, #28]
 800367c:	454b      	cmp	r3, r9
 800367e:	d31e      	bcc.n	80036be <__cvt+0xc0>
 8003680:	4638      	mov	r0, r7
 8003682:	9b07      	ldr	r3, [sp, #28]
 8003684:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8003686:	1bdb      	subs	r3, r3, r7
 8003688:	6013      	str	r3, [r2, #0]
 800368a:	b008      	add	sp, #32
 800368c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003690:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003694:	eb00 0906 	add.w	r9, r0, r6
 8003698:	d1e5      	bne.n	8003666 <__cvt+0x68>
 800369a:	7803      	ldrb	r3, [r0, #0]
 800369c:	2b30      	cmp	r3, #48	@ 0x30
 800369e:	d10a      	bne.n	80036b6 <__cvt+0xb8>
 80036a0:	2200      	movs	r2, #0
 80036a2:	2300      	movs	r3, #0
 80036a4:	4620      	mov	r0, r4
 80036a6:	4629      	mov	r1, r5
 80036a8:	f7fd f97e 	bl	80009a8 <__aeabi_dcmpeq>
 80036ac:	b918      	cbnz	r0, 80036b6 <__cvt+0xb8>
 80036ae:	f1c6 0601 	rsb	r6, r6, #1
 80036b2:	f8ca 6000 	str.w	r6, [sl]
 80036b6:	f8da 3000 	ldr.w	r3, [sl]
 80036ba:	4499      	add	r9, r3
 80036bc:	e7d3      	b.n	8003666 <__cvt+0x68>
 80036be:	1c59      	adds	r1, r3, #1
 80036c0:	9107      	str	r1, [sp, #28]
 80036c2:	701a      	strb	r2, [r3, #0]
 80036c4:	e7d9      	b.n	800367a <__cvt+0x7c>

080036c6 <__exponent>:
 80036c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80036c8:	2900      	cmp	r1, #0
 80036ca:	bfb6      	itet	lt
 80036cc:	232d      	movlt	r3, #45	@ 0x2d
 80036ce:	232b      	movge	r3, #43	@ 0x2b
 80036d0:	4249      	neglt	r1, r1
 80036d2:	2909      	cmp	r1, #9
 80036d4:	7002      	strb	r2, [r0, #0]
 80036d6:	7043      	strb	r3, [r0, #1]
 80036d8:	dd29      	ble.n	800372e <__exponent+0x68>
 80036da:	f10d 0307 	add.w	r3, sp, #7
 80036de:	461d      	mov	r5, r3
 80036e0:	270a      	movs	r7, #10
 80036e2:	fbb1 f6f7 	udiv	r6, r1, r7
 80036e6:	461a      	mov	r2, r3
 80036e8:	fb07 1416 	mls	r4, r7, r6, r1
 80036ec:	3430      	adds	r4, #48	@ 0x30
 80036ee:	f802 4c01 	strb.w	r4, [r2, #-1]
 80036f2:	460c      	mov	r4, r1
 80036f4:	2c63      	cmp	r4, #99	@ 0x63
 80036f6:	4631      	mov	r1, r6
 80036f8:	f103 33ff 	add.w	r3, r3, #4294967295
 80036fc:	dcf1      	bgt.n	80036e2 <__exponent+0x1c>
 80036fe:	3130      	adds	r1, #48	@ 0x30
 8003700:	1e94      	subs	r4, r2, #2
 8003702:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003706:	4623      	mov	r3, r4
 8003708:	1c41      	adds	r1, r0, #1
 800370a:	42ab      	cmp	r3, r5
 800370c:	d30a      	bcc.n	8003724 <__exponent+0x5e>
 800370e:	f10d 0309 	add.w	r3, sp, #9
 8003712:	1a9b      	subs	r3, r3, r2
 8003714:	42ac      	cmp	r4, r5
 8003716:	bf88      	it	hi
 8003718:	2300      	movhi	r3, #0
 800371a:	3302      	adds	r3, #2
 800371c:	4403      	add	r3, r0
 800371e:	1a18      	subs	r0, r3, r0
 8003720:	b003      	add	sp, #12
 8003722:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003724:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003728:	f801 6f01 	strb.w	r6, [r1, #1]!
 800372c:	e7ed      	b.n	800370a <__exponent+0x44>
 800372e:	2330      	movs	r3, #48	@ 0x30
 8003730:	3130      	adds	r1, #48	@ 0x30
 8003732:	7083      	strb	r3, [r0, #2]
 8003734:	70c1      	strb	r1, [r0, #3]
 8003736:	1d03      	adds	r3, r0, #4
 8003738:	e7f1      	b.n	800371e <__exponent+0x58>
	...

0800373c <_printf_float>:
 800373c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003740:	b091      	sub	sp, #68	@ 0x44
 8003742:	460c      	mov	r4, r1
 8003744:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8003748:	4616      	mov	r6, r2
 800374a:	461f      	mov	r7, r3
 800374c:	4605      	mov	r5, r0
 800374e:	f000 fef1 	bl	8004534 <_localeconv_r>
 8003752:	6803      	ldr	r3, [r0, #0]
 8003754:	4618      	mov	r0, r3
 8003756:	9308      	str	r3, [sp, #32]
 8003758:	f7fc fcfa 	bl	8000150 <strlen>
 800375c:	2300      	movs	r3, #0
 800375e:	930e      	str	r3, [sp, #56]	@ 0x38
 8003760:	f8d8 3000 	ldr.w	r3, [r8]
 8003764:	9009      	str	r0, [sp, #36]	@ 0x24
 8003766:	3307      	adds	r3, #7
 8003768:	f023 0307 	bic.w	r3, r3, #7
 800376c:	f103 0208 	add.w	r2, r3, #8
 8003770:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003774:	f8d4 b000 	ldr.w	fp, [r4]
 8003778:	f8c8 2000 	str.w	r2, [r8]
 800377c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003780:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003784:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003786:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800378a:	f04f 32ff 	mov.w	r2, #4294967295
 800378e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003792:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003796:	4b9c      	ldr	r3, [pc, #624]	@ (8003a08 <_printf_float+0x2cc>)
 8003798:	f7fd f938 	bl	8000a0c <__aeabi_dcmpun>
 800379c:	bb70      	cbnz	r0, 80037fc <_printf_float+0xc0>
 800379e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80037a2:	f04f 32ff 	mov.w	r2, #4294967295
 80037a6:	4b98      	ldr	r3, [pc, #608]	@ (8003a08 <_printf_float+0x2cc>)
 80037a8:	f7fd f912 	bl	80009d0 <__aeabi_dcmple>
 80037ac:	bb30      	cbnz	r0, 80037fc <_printf_float+0xc0>
 80037ae:	2200      	movs	r2, #0
 80037b0:	2300      	movs	r3, #0
 80037b2:	4640      	mov	r0, r8
 80037b4:	4649      	mov	r1, r9
 80037b6:	f7fd f901 	bl	80009bc <__aeabi_dcmplt>
 80037ba:	b110      	cbz	r0, 80037c2 <_printf_float+0x86>
 80037bc:	232d      	movs	r3, #45	@ 0x2d
 80037be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80037c2:	4a92      	ldr	r2, [pc, #584]	@ (8003a0c <_printf_float+0x2d0>)
 80037c4:	4b92      	ldr	r3, [pc, #584]	@ (8003a10 <_printf_float+0x2d4>)
 80037c6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80037ca:	bf94      	ite	ls
 80037cc:	4690      	movls	r8, r2
 80037ce:	4698      	movhi	r8, r3
 80037d0:	2303      	movs	r3, #3
 80037d2:	f04f 0900 	mov.w	r9, #0
 80037d6:	6123      	str	r3, [r4, #16]
 80037d8:	f02b 0304 	bic.w	r3, fp, #4
 80037dc:	6023      	str	r3, [r4, #0]
 80037de:	4633      	mov	r3, r6
 80037e0:	4621      	mov	r1, r4
 80037e2:	4628      	mov	r0, r5
 80037e4:	9700      	str	r7, [sp, #0]
 80037e6:	aa0f      	add	r2, sp, #60	@ 0x3c
 80037e8:	f000 f9d4 	bl	8003b94 <_printf_common>
 80037ec:	3001      	adds	r0, #1
 80037ee:	f040 8090 	bne.w	8003912 <_printf_float+0x1d6>
 80037f2:	f04f 30ff 	mov.w	r0, #4294967295
 80037f6:	b011      	add	sp, #68	@ 0x44
 80037f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037fc:	4642      	mov	r2, r8
 80037fe:	464b      	mov	r3, r9
 8003800:	4640      	mov	r0, r8
 8003802:	4649      	mov	r1, r9
 8003804:	f7fd f902 	bl	8000a0c <__aeabi_dcmpun>
 8003808:	b148      	cbz	r0, 800381e <_printf_float+0xe2>
 800380a:	464b      	mov	r3, r9
 800380c:	2b00      	cmp	r3, #0
 800380e:	bfb8      	it	lt
 8003810:	232d      	movlt	r3, #45	@ 0x2d
 8003812:	4a80      	ldr	r2, [pc, #512]	@ (8003a14 <_printf_float+0x2d8>)
 8003814:	bfb8      	it	lt
 8003816:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800381a:	4b7f      	ldr	r3, [pc, #508]	@ (8003a18 <_printf_float+0x2dc>)
 800381c:	e7d3      	b.n	80037c6 <_printf_float+0x8a>
 800381e:	6863      	ldr	r3, [r4, #4]
 8003820:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8003824:	1c5a      	adds	r2, r3, #1
 8003826:	d13f      	bne.n	80038a8 <_printf_float+0x16c>
 8003828:	2306      	movs	r3, #6
 800382a:	6063      	str	r3, [r4, #4]
 800382c:	2200      	movs	r2, #0
 800382e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8003832:	6023      	str	r3, [r4, #0]
 8003834:	9206      	str	r2, [sp, #24]
 8003836:	aa0e      	add	r2, sp, #56	@ 0x38
 8003838:	e9cd a204 	strd	sl, r2, [sp, #16]
 800383c:	aa0d      	add	r2, sp, #52	@ 0x34
 800383e:	9203      	str	r2, [sp, #12]
 8003840:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8003844:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003848:	6863      	ldr	r3, [r4, #4]
 800384a:	4642      	mov	r2, r8
 800384c:	9300      	str	r3, [sp, #0]
 800384e:	4628      	mov	r0, r5
 8003850:	464b      	mov	r3, r9
 8003852:	910a      	str	r1, [sp, #40]	@ 0x28
 8003854:	f7ff fed3 	bl	80035fe <__cvt>
 8003858:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800385a:	4680      	mov	r8, r0
 800385c:	2947      	cmp	r1, #71	@ 0x47
 800385e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8003860:	d128      	bne.n	80038b4 <_printf_float+0x178>
 8003862:	1cc8      	adds	r0, r1, #3
 8003864:	db02      	blt.n	800386c <_printf_float+0x130>
 8003866:	6863      	ldr	r3, [r4, #4]
 8003868:	4299      	cmp	r1, r3
 800386a:	dd40      	ble.n	80038ee <_printf_float+0x1b2>
 800386c:	f1aa 0a02 	sub.w	sl, sl, #2
 8003870:	fa5f fa8a 	uxtb.w	sl, sl
 8003874:	4652      	mov	r2, sl
 8003876:	3901      	subs	r1, #1
 8003878:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800387c:	910d      	str	r1, [sp, #52]	@ 0x34
 800387e:	f7ff ff22 	bl	80036c6 <__exponent>
 8003882:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003884:	4681      	mov	r9, r0
 8003886:	1813      	adds	r3, r2, r0
 8003888:	2a01      	cmp	r2, #1
 800388a:	6123      	str	r3, [r4, #16]
 800388c:	dc02      	bgt.n	8003894 <_printf_float+0x158>
 800388e:	6822      	ldr	r2, [r4, #0]
 8003890:	07d2      	lsls	r2, r2, #31
 8003892:	d501      	bpl.n	8003898 <_printf_float+0x15c>
 8003894:	3301      	adds	r3, #1
 8003896:	6123      	str	r3, [r4, #16]
 8003898:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800389c:	2b00      	cmp	r3, #0
 800389e:	d09e      	beq.n	80037de <_printf_float+0xa2>
 80038a0:	232d      	movs	r3, #45	@ 0x2d
 80038a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80038a6:	e79a      	b.n	80037de <_printf_float+0xa2>
 80038a8:	2947      	cmp	r1, #71	@ 0x47
 80038aa:	d1bf      	bne.n	800382c <_printf_float+0xf0>
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d1bd      	bne.n	800382c <_printf_float+0xf0>
 80038b0:	2301      	movs	r3, #1
 80038b2:	e7ba      	b.n	800382a <_printf_float+0xee>
 80038b4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80038b8:	d9dc      	bls.n	8003874 <_printf_float+0x138>
 80038ba:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80038be:	d118      	bne.n	80038f2 <_printf_float+0x1b6>
 80038c0:	2900      	cmp	r1, #0
 80038c2:	6863      	ldr	r3, [r4, #4]
 80038c4:	dd0b      	ble.n	80038de <_printf_float+0x1a2>
 80038c6:	6121      	str	r1, [r4, #16]
 80038c8:	b913      	cbnz	r3, 80038d0 <_printf_float+0x194>
 80038ca:	6822      	ldr	r2, [r4, #0]
 80038cc:	07d0      	lsls	r0, r2, #31
 80038ce:	d502      	bpl.n	80038d6 <_printf_float+0x19a>
 80038d0:	3301      	adds	r3, #1
 80038d2:	440b      	add	r3, r1
 80038d4:	6123      	str	r3, [r4, #16]
 80038d6:	f04f 0900 	mov.w	r9, #0
 80038da:	65a1      	str	r1, [r4, #88]	@ 0x58
 80038dc:	e7dc      	b.n	8003898 <_printf_float+0x15c>
 80038de:	b913      	cbnz	r3, 80038e6 <_printf_float+0x1aa>
 80038e0:	6822      	ldr	r2, [r4, #0]
 80038e2:	07d2      	lsls	r2, r2, #31
 80038e4:	d501      	bpl.n	80038ea <_printf_float+0x1ae>
 80038e6:	3302      	adds	r3, #2
 80038e8:	e7f4      	b.n	80038d4 <_printf_float+0x198>
 80038ea:	2301      	movs	r3, #1
 80038ec:	e7f2      	b.n	80038d4 <_printf_float+0x198>
 80038ee:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80038f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80038f4:	4299      	cmp	r1, r3
 80038f6:	db05      	blt.n	8003904 <_printf_float+0x1c8>
 80038f8:	6823      	ldr	r3, [r4, #0]
 80038fa:	6121      	str	r1, [r4, #16]
 80038fc:	07d8      	lsls	r0, r3, #31
 80038fe:	d5ea      	bpl.n	80038d6 <_printf_float+0x19a>
 8003900:	1c4b      	adds	r3, r1, #1
 8003902:	e7e7      	b.n	80038d4 <_printf_float+0x198>
 8003904:	2900      	cmp	r1, #0
 8003906:	bfcc      	ite	gt
 8003908:	2201      	movgt	r2, #1
 800390a:	f1c1 0202 	rsble	r2, r1, #2
 800390e:	4413      	add	r3, r2
 8003910:	e7e0      	b.n	80038d4 <_printf_float+0x198>
 8003912:	6823      	ldr	r3, [r4, #0]
 8003914:	055a      	lsls	r2, r3, #21
 8003916:	d407      	bmi.n	8003928 <_printf_float+0x1ec>
 8003918:	6923      	ldr	r3, [r4, #16]
 800391a:	4642      	mov	r2, r8
 800391c:	4631      	mov	r1, r6
 800391e:	4628      	mov	r0, r5
 8003920:	47b8      	blx	r7
 8003922:	3001      	adds	r0, #1
 8003924:	d12b      	bne.n	800397e <_printf_float+0x242>
 8003926:	e764      	b.n	80037f2 <_printf_float+0xb6>
 8003928:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800392c:	f240 80dc 	bls.w	8003ae8 <_printf_float+0x3ac>
 8003930:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003934:	2200      	movs	r2, #0
 8003936:	2300      	movs	r3, #0
 8003938:	f7fd f836 	bl	80009a8 <__aeabi_dcmpeq>
 800393c:	2800      	cmp	r0, #0
 800393e:	d033      	beq.n	80039a8 <_printf_float+0x26c>
 8003940:	2301      	movs	r3, #1
 8003942:	4631      	mov	r1, r6
 8003944:	4628      	mov	r0, r5
 8003946:	4a35      	ldr	r2, [pc, #212]	@ (8003a1c <_printf_float+0x2e0>)
 8003948:	47b8      	blx	r7
 800394a:	3001      	adds	r0, #1
 800394c:	f43f af51 	beq.w	80037f2 <_printf_float+0xb6>
 8003950:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8003954:	4543      	cmp	r3, r8
 8003956:	db02      	blt.n	800395e <_printf_float+0x222>
 8003958:	6823      	ldr	r3, [r4, #0]
 800395a:	07d8      	lsls	r0, r3, #31
 800395c:	d50f      	bpl.n	800397e <_printf_float+0x242>
 800395e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003962:	4631      	mov	r1, r6
 8003964:	4628      	mov	r0, r5
 8003966:	47b8      	blx	r7
 8003968:	3001      	adds	r0, #1
 800396a:	f43f af42 	beq.w	80037f2 <_printf_float+0xb6>
 800396e:	f04f 0900 	mov.w	r9, #0
 8003972:	f108 38ff 	add.w	r8, r8, #4294967295
 8003976:	f104 0a1a 	add.w	sl, r4, #26
 800397a:	45c8      	cmp	r8, r9
 800397c:	dc09      	bgt.n	8003992 <_printf_float+0x256>
 800397e:	6823      	ldr	r3, [r4, #0]
 8003980:	079b      	lsls	r3, r3, #30
 8003982:	f100 8102 	bmi.w	8003b8a <_printf_float+0x44e>
 8003986:	68e0      	ldr	r0, [r4, #12]
 8003988:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800398a:	4298      	cmp	r0, r3
 800398c:	bfb8      	it	lt
 800398e:	4618      	movlt	r0, r3
 8003990:	e731      	b.n	80037f6 <_printf_float+0xba>
 8003992:	2301      	movs	r3, #1
 8003994:	4652      	mov	r2, sl
 8003996:	4631      	mov	r1, r6
 8003998:	4628      	mov	r0, r5
 800399a:	47b8      	blx	r7
 800399c:	3001      	adds	r0, #1
 800399e:	f43f af28 	beq.w	80037f2 <_printf_float+0xb6>
 80039a2:	f109 0901 	add.w	r9, r9, #1
 80039a6:	e7e8      	b.n	800397a <_printf_float+0x23e>
 80039a8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	dc38      	bgt.n	8003a20 <_printf_float+0x2e4>
 80039ae:	2301      	movs	r3, #1
 80039b0:	4631      	mov	r1, r6
 80039b2:	4628      	mov	r0, r5
 80039b4:	4a19      	ldr	r2, [pc, #100]	@ (8003a1c <_printf_float+0x2e0>)
 80039b6:	47b8      	blx	r7
 80039b8:	3001      	adds	r0, #1
 80039ba:	f43f af1a 	beq.w	80037f2 <_printf_float+0xb6>
 80039be:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80039c2:	ea59 0303 	orrs.w	r3, r9, r3
 80039c6:	d102      	bne.n	80039ce <_printf_float+0x292>
 80039c8:	6823      	ldr	r3, [r4, #0]
 80039ca:	07d9      	lsls	r1, r3, #31
 80039cc:	d5d7      	bpl.n	800397e <_printf_float+0x242>
 80039ce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80039d2:	4631      	mov	r1, r6
 80039d4:	4628      	mov	r0, r5
 80039d6:	47b8      	blx	r7
 80039d8:	3001      	adds	r0, #1
 80039da:	f43f af0a 	beq.w	80037f2 <_printf_float+0xb6>
 80039de:	f04f 0a00 	mov.w	sl, #0
 80039e2:	f104 0b1a 	add.w	fp, r4, #26
 80039e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80039e8:	425b      	negs	r3, r3
 80039ea:	4553      	cmp	r3, sl
 80039ec:	dc01      	bgt.n	80039f2 <_printf_float+0x2b6>
 80039ee:	464b      	mov	r3, r9
 80039f0:	e793      	b.n	800391a <_printf_float+0x1de>
 80039f2:	2301      	movs	r3, #1
 80039f4:	465a      	mov	r2, fp
 80039f6:	4631      	mov	r1, r6
 80039f8:	4628      	mov	r0, r5
 80039fa:	47b8      	blx	r7
 80039fc:	3001      	adds	r0, #1
 80039fe:	f43f aef8 	beq.w	80037f2 <_printf_float+0xb6>
 8003a02:	f10a 0a01 	add.w	sl, sl, #1
 8003a06:	e7ee      	b.n	80039e6 <_printf_float+0x2aa>
 8003a08:	7fefffff 	.word	0x7fefffff
 8003a0c:	08007d40 	.word	0x08007d40
 8003a10:	08007d44 	.word	0x08007d44
 8003a14:	08007d48 	.word	0x08007d48
 8003a18:	08007d4c 	.word	0x08007d4c
 8003a1c:	08007d50 	.word	0x08007d50
 8003a20:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003a22:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003a26:	4553      	cmp	r3, sl
 8003a28:	bfa8      	it	ge
 8003a2a:	4653      	movge	r3, sl
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	4699      	mov	r9, r3
 8003a30:	dc36      	bgt.n	8003aa0 <_printf_float+0x364>
 8003a32:	f04f 0b00 	mov.w	fp, #0
 8003a36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003a3a:	f104 021a 	add.w	r2, r4, #26
 8003a3e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003a40:	930a      	str	r3, [sp, #40]	@ 0x28
 8003a42:	eba3 0309 	sub.w	r3, r3, r9
 8003a46:	455b      	cmp	r3, fp
 8003a48:	dc31      	bgt.n	8003aae <_printf_float+0x372>
 8003a4a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003a4c:	459a      	cmp	sl, r3
 8003a4e:	dc3a      	bgt.n	8003ac6 <_printf_float+0x38a>
 8003a50:	6823      	ldr	r3, [r4, #0]
 8003a52:	07da      	lsls	r2, r3, #31
 8003a54:	d437      	bmi.n	8003ac6 <_printf_float+0x38a>
 8003a56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003a58:	ebaa 0903 	sub.w	r9, sl, r3
 8003a5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003a5e:	ebaa 0303 	sub.w	r3, sl, r3
 8003a62:	4599      	cmp	r9, r3
 8003a64:	bfa8      	it	ge
 8003a66:	4699      	movge	r9, r3
 8003a68:	f1b9 0f00 	cmp.w	r9, #0
 8003a6c:	dc33      	bgt.n	8003ad6 <_printf_float+0x39a>
 8003a6e:	f04f 0800 	mov.w	r8, #0
 8003a72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003a76:	f104 0b1a 	add.w	fp, r4, #26
 8003a7a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003a7c:	ebaa 0303 	sub.w	r3, sl, r3
 8003a80:	eba3 0309 	sub.w	r3, r3, r9
 8003a84:	4543      	cmp	r3, r8
 8003a86:	f77f af7a 	ble.w	800397e <_printf_float+0x242>
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	465a      	mov	r2, fp
 8003a8e:	4631      	mov	r1, r6
 8003a90:	4628      	mov	r0, r5
 8003a92:	47b8      	blx	r7
 8003a94:	3001      	adds	r0, #1
 8003a96:	f43f aeac 	beq.w	80037f2 <_printf_float+0xb6>
 8003a9a:	f108 0801 	add.w	r8, r8, #1
 8003a9e:	e7ec      	b.n	8003a7a <_printf_float+0x33e>
 8003aa0:	4642      	mov	r2, r8
 8003aa2:	4631      	mov	r1, r6
 8003aa4:	4628      	mov	r0, r5
 8003aa6:	47b8      	blx	r7
 8003aa8:	3001      	adds	r0, #1
 8003aaa:	d1c2      	bne.n	8003a32 <_printf_float+0x2f6>
 8003aac:	e6a1      	b.n	80037f2 <_printf_float+0xb6>
 8003aae:	2301      	movs	r3, #1
 8003ab0:	4631      	mov	r1, r6
 8003ab2:	4628      	mov	r0, r5
 8003ab4:	920a      	str	r2, [sp, #40]	@ 0x28
 8003ab6:	47b8      	blx	r7
 8003ab8:	3001      	adds	r0, #1
 8003aba:	f43f ae9a 	beq.w	80037f2 <_printf_float+0xb6>
 8003abe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003ac0:	f10b 0b01 	add.w	fp, fp, #1
 8003ac4:	e7bb      	b.n	8003a3e <_printf_float+0x302>
 8003ac6:	4631      	mov	r1, r6
 8003ac8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003acc:	4628      	mov	r0, r5
 8003ace:	47b8      	blx	r7
 8003ad0:	3001      	adds	r0, #1
 8003ad2:	d1c0      	bne.n	8003a56 <_printf_float+0x31a>
 8003ad4:	e68d      	b.n	80037f2 <_printf_float+0xb6>
 8003ad6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003ad8:	464b      	mov	r3, r9
 8003ada:	4631      	mov	r1, r6
 8003adc:	4628      	mov	r0, r5
 8003ade:	4442      	add	r2, r8
 8003ae0:	47b8      	blx	r7
 8003ae2:	3001      	adds	r0, #1
 8003ae4:	d1c3      	bne.n	8003a6e <_printf_float+0x332>
 8003ae6:	e684      	b.n	80037f2 <_printf_float+0xb6>
 8003ae8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003aec:	f1ba 0f01 	cmp.w	sl, #1
 8003af0:	dc01      	bgt.n	8003af6 <_printf_float+0x3ba>
 8003af2:	07db      	lsls	r3, r3, #31
 8003af4:	d536      	bpl.n	8003b64 <_printf_float+0x428>
 8003af6:	2301      	movs	r3, #1
 8003af8:	4642      	mov	r2, r8
 8003afa:	4631      	mov	r1, r6
 8003afc:	4628      	mov	r0, r5
 8003afe:	47b8      	blx	r7
 8003b00:	3001      	adds	r0, #1
 8003b02:	f43f ae76 	beq.w	80037f2 <_printf_float+0xb6>
 8003b06:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003b0a:	4631      	mov	r1, r6
 8003b0c:	4628      	mov	r0, r5
 8003b0e:	47b8      	blx	r7
 8003b10:	3001      	adds	r0, #1
 8003b12:	f43f ae6e 	beq.w	80037f2 <_printf_float+0xb6>
 8003b16:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003b22:	f7fc ff41 	bl	80009a8 <__aeabi_dcmpeq>
 8003b26:	b9c0      	cbnz	r0, 8003b5a <_printf_float+0x41e>
 8003b28:	4653      	mov	r3, sl
 8003b2a:	f108 0201 	add.w	r2, r8, #1
 8003b2e:	4631      	mov	r1, r6
 8003b30:	4628      	mov	r0, r5
 8003b32:	47b8      	blx	r7
 8003b34:	3001      	adds	r0, #1
 8003b36:	d10c      	bne.n	8003b52 <_printf_float+0x416>
 8003b38:	e65b      	b.n	80037f2 <_printf_float+0xb6>
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	465a      	mov	r2, fp
 8003b3e:	4631      	mov	r1, r6
 8003b40:	4628      	mov	r0, r5
 8003b42:	47b8      	blx	r7
 8003b44:	3001      	adds	r0, #1
 8003b46:	f43f ae54 	beq.w	80037f2 <_printf_float+0xb6>
 8003b4a:	f108 0801 	add.w	r8, r8, #1
 8003b4e:	45d0      	cmp	r8, sl
 8003b50:	dbf3      	blt.n	8003b3a <_printf_float+0x3fe>
 8003b52:	464b      	mov	r3, r9
 8003b54:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003b58:	e6e0      	b.n	800391c <_printf_float+0x1e0>
 8003b5a:	f04f 0800 	mov.w	r8, #0
 8003b5e:	f104 0b1a 	add.w	fp, r4, #26
 8003b62:	e7f4      	b.n	8003b4e <_printf_float+0x412>
 8003b64:	2301      	movs	r3, #1
 8003b66:	4642      	mov	r2, r8
 8003b68:	e7e1      	b.n	8003b2e <_printf_float+0x3f2>
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	464a      	mov	r2, r9
 8003b6e:	4631      	mov	r1, r6
 8003b70:	4628      	mov	r0, r5
 8003b72:	47b8      	blx	r7
 8003b74:	3001      	adds	r0, #1
 8003b76:	f43f ae3c 	beq.w	80037f2 <_printf_float+0xb6>
 8003b7a:	f108 0801 	add.w	r8, r8, #1
 8003b7e:	68e3      	ldr	r3, [r4, #12]
 8003b80:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8003b82:	1a5b      	subs	r3, r3, r1
 8003b84:	4543      	cmp	r3, r8
 8003b86:	dcf0      	bgt.n	8003b6a <_printf_float+0x42e>
 8003b88:	e6fd      	b.n	8003986 <_printf_float+0x24a>
 8003b8a:	f04f 0800 	mov.w	r8, #0
 8003b8e:	f104 0919 	add.w	r9, r4, #25
 8003b92:	e7f4      	b.n	8003b7e <_printf_float+0x442>

08003b94 <_printf_common>:
 8003b94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b98:	4616      	mov	r6, r2
 8003b9a:	4698      	mov	r8, r3
 8003b9c:	688a      	ldr	r2, [r1, #8]
 8003b9e:	690b      	ldr	r3, [r1, #16]
 8003ba0:	4607      	mov	r7, r0
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	bfb8      	it	lt
 8003ba6:	4613      	movlt	r3, r2
 8003ba8:	6033      	str	r3, [r6, #0]
 8003baa:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003bae:	460c      	mov	r4, r1
 8003bb0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003bb4:	b10a      	cbz	r2, 8003bba <_printf_common+0x26>
 8003bb6:	3301      	adds	r3, #1
 8003bb8:	6033      	str	r3, [r6, #0]
 8003bba:	6823      	ldr	r3, [r4, #0]
 8003bbc:	0699      	lsls	r1, r3, #26
 8003bbe:	bf42      	ittt	mi
 8003bc0:	6833      	ldrmi	r3, [r6, #0]
 8003bc2:	3302      	addmi	r3, #2
 8003bc4:	6033      	strmi	r3, [r6, #0]
 8003bc6:	6825      	ldr	r5, [r4, #0]
 8003bc8:	f015 0506 	ands.w	r5, r5, #6
 8003bcc:	d106      	bne.n	8003bdc <_printf_common+0x48>
 8003bce:	f104 0a19 	add.w	sl, r4, #25
 8003bd2:	68e3      	ldr	r3, [r4, #12]
 8003bd4:	6832      	ldr	r2, [r6, #0]
 8003bd6:	1a9b      	subs	r3, r3, r2
 8003bd8:	42ab      	cmp	r3, r5
 8003bda:	dc2b      	bgt.n	8003c34 <_printf_common+0xa0>
 8003bdc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003be0:	6822      	ldr	r2, [r4, #0]
 8003be2:	3b00      	subs	r3, #0
 8003be4:	bf18      	it	ne
 8003be6:	2301      	movne	r3, #1
 8003be8:	0692      	lsls	r2, r2, #26
 8003bea:	d430      	bmi.n	8003c4e <_printf_common+0xba>
 8003bec:	4641      	mov	r1, r8
 8003bee:	4638      	mov	r0, r7
 8003bf0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003bf4:	47c8      	blx	r9
 8003bf6:	3001      	adds	r0, #1
 8003bf8:	d023      	beq.n	8003c42 <_printf_common+0xae>
 8003bfa:	6823      	ldr	r3, [r4, #0]
 8003bfc:	6922      	ldr	r2, [r4, #16]
 8003bfe:	f003 0306 	and.w	r3, r3, #6
 8003c02:	2b04      	cmp	r3, #4
 8003c04:	bf14      	ite	ne
 8003c06:	2500      	movne	r5, #0
 8003c08:	6833      	ldreq	r3, [r6, #0]
 8003c0a:	f04f 0600 	mov.w	r6, #0
 8003c0e:	bf08      	it	eq
 8003c10:	68e5      	ldreq	r5, [r4, #12]
 8003c12:	f104 041a 	add.w	r4, r4, #26
 8003c16:	bf08      	it	eq
 8003c18:	1aed      	subeq	r5, r5, r3
 8003c1a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003c1e:	bf08      	it	eq
 8003c20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003c24:	4293      	cmp	r3, r2
 8003c26:	bfc4      	itt	gt
 8003c28:	1a9b      	subgt	r3, r3, r2
 8003c2a:	18ed      	addgt	r5, r5, r3
 8003c2c:	42b5      	cmp	r5, r6
 8003c2e:	d11a      	bne.n	8003c66 <_printf_common+0xd2>
 8003c30:	2000      	movs	r0, #0
 8003c32:	e008      	b.n	8003c46 <_printf_common+0xb2>
 8003c34:	2301      	movs	r3, #1
 8003c36:	4652      	mov	r2, sl
 8003c38:	4641      	mov	r1, r8
 8003c3a:	4638      	mov	r0, r7
 8003c3c:	47c8      	blx	r9
 8003c3e:	3001      	adds	r0, #1
 8003c40:	d103      	bne.n	8003c4a <_printf_common+0xb6>
 8003c42:	f04f 30ff 	mov.w	r0, #4294967295
 8003c46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c4a:	3501      	adds	r5, #1
 8003c4c:	e7c1      	b.n	8003bd2 <_printf_common+0x3e>
 8003c4e:	2030      	movs	r0, #48	@ 0x30
 8003c50:	18e1      	adds	r1, r4, r3
 8003c52:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003c56:	1c5a      	adds	r2, r3, #1
 8003c58:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003c5c:	4422      	add	r2, r4
 8003c5e:	3302      	adds	r3, #2
 8003c60:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003c64:	e7c2      	b.n	8003bec <_printf_common+0x58>
 8003c66:	2301      	movs	r3, #1
 8003c68:	4622      	mov	r2, r4
 8003c6a:	4641      	mov	r1, r8
 8003c6c:	4638      	mov	r0, r7
 8003c6e:	47c8      	blx	r9
 8003c70:	3001      	adds	r0, #1
 8003c72:	d0e6      	beq.n	8003c42 <_printf_common+0xae>
 8003c74:	3601      	adds	r6, #1
 8003c76:	e7d9      	b.n	8003c2c <_printf_common+0x98>

08003c78 <_printf_i>:
 8003c78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003c7c:	7e0f      	ldrb	r7, [r1, #24]
 8003c7e:	4691      	mov	r9, r2
 8003c80:	2f78      	cmp	r7, #120	@ 0x78
 8003c82:	4680      	mov	r8, r0
 8003c84:	460c      	mov	r4, r1
 8003c86:	469a      	mov	sl, r3
 8003c88:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003c8a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003c8e:	d807      	bhi.n	8003ca0 <_printf_i+0x28>
 8003c90:	2f62      	cmp	r7, #98	@ 0x62
 8003c92:	d80a      	bhi.n	8003caa <_printf_i+0x32>
 8003c94:	2f00      	cmp	r7, #0
 8003c96:	f000 80d3 	beq.w	8003e40 <_printf_i+0x1c8>
 8003c9a:	2f58      	cmp	r7, #88	@ 0x58
 8003c9c:	f000 80ba 	beq.w	8003e14 <_printf_i+0x19c>
 8003ca0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003ca4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003ca8:	e03a      	b.n	8003d20 <_printf_i+0xa8>
 8003caa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003cae:	2b15      	cmp	r3, #21
 8003cb0:	d8f6      	bhi.n	8003ca0 <_printf_i+0x28>
 8003cb2:	a101      	add	r1, pc, #4	@ (adr r1, 8003cb8 <_printf_i+0x40>)
 8003cb4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003cb8:	08003d11 	.word	0x08003d11
 8003cbc:	08003d25 	.word	0x08003d25
 8003cc0:	08003ca1 	.word	0x08003ca1
 8003cc4:	08003ca1 	.word	0x08003ca1
 8003cc8:	08003ca1 	.word	0x08003ca1
 8003ccc:	08003ca1 	.word	0x08003ca1
 8003cd0:	08003d25 	.word	0x08003d25
 8003cd4:	08003ca1 	.word	0x08003ca1
 8003cd8:	08003ca1 	.word	0x08003ca1
 8003cdc:	08003ca1 	.word	0x08003ca1
 8003ce0:	08003ca1 	.word	0x08003ca1
 8003ce4:	08003e27 	.word	0x08003e27
 8003ce8:	08003d4f 	.word	0x08003d4f
 8003cec:	08003de1 	.word	0x08003de1
 8003cf0:	08003ca1 	.word	0x08003ca1
 8003cf4:	08003ca1 	.word	0x08003ca1
 8003cf8:	08003e49 	.word	0x08003e49
 8003cfc:	08003ca1 	.word	0x08003ca1
 8003d00:	08003d4f 	.word	0x08003d4f
 8003d04:	08003ca1 	.word	0x08003ca1
 8003d08:	08003ca1 	.word	0x08003ca1
 8003d0c:	08003de9 	.word	0x08003de9
 8003d10:	6833      	ldr	r3, [r6, #0]
 8003d12:	1d1a      	adds	r2, r3, #4
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	6032      	str	r2, [r6, #0]
 8003d18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003d1c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003d20:	2301      	movs	r3, #1
 8003d22:	e09e      	b.n	8003e62 <_printf_i+0x1ea>
 8003d24:	6833      	ldr	r3, [r6, #0]
 8003d26:	6820      	ldr	r0, [r4, #0]
 8003d28:	1d19      	adds	r1, r3, #4
 8003d2a:	6031      	str	r1, [r6, #0]
 8003d2c:	0606      	lsls	r6, r0, #24
 8003d2e:	d501      	bpl.n	8003d34 <_printf_i+0xbc>
 8003d30:	681d      	ldr	r5, [r3, #0]
 8003d32:	e003      	b.n	8003d3c <_printf_i+0xc4>
 8003d34:	0645      	lsls	r5, r0, #25
 8003d36:	d5fb      	bpl.n	8003d30 <_printf_i+0xb8>
 8003d38:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003d3c:	2d00      	cmp	r5, #0
 8003d3e:	da03      	bge.n	8003d48 <_printf_i+0xd0>
 8003d40:	232d      	movs	r3, #45	@ 0x2d
 8003d42:	426d      	negs	r5, r5
 8003d44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003d48:	230a      	movs	r3, #10
 8003d4a:	4859      	ldr	r0, [pc, #356]	@ (8003eb0 <_printf_i+0x238>)
 8003d4c:	e011      	b.n	8003d72 <_printf_i+0xfa>
 8003d4e:	6821      	ldr	r1, [r4, #0]
 8003d50:	6833      	ldr	r3, [r6, #0]
 8003d52:	0608      	lsls	r0, r1, #24
 8003d54:	f853 5b04 	ldr.w	r5, [r3], #4
 8003d58:	d402      	bmi.n	8003d60 <_printf_i+0xe8>
 8003d5a:	0649      	lsls	r1, r1, #25
 8003d5c:	bf48      	it	mi
 8003d5e:	b2ad      	uxthmi	r5, r5
 8003d60:	2f6f      	cmp	r7, #111	@ 0x6f
 8003d62:	6033      	str	r3, [r6, #0]
 8003d64:	bf14      	ite	ne
 8003d66:	230a      	movne	r3, #10
 8003d68:	2308      	moveq	r3, #8
 8003d6a:	4851      	ldr	r0, [pc, #324]	@ (8003eb0 <_printf_i+0x238>)
 8003d6c:	2100      	movs	r1, #0
 8003d6e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003d72:	6866      	ldr	r6, [r4, #4]
 8003d74:	2e00      	cmp	r6, #0
 8003d76:	bfa8      	it	ge
 8003d78:	6821      	ldrge	r1, [r4, #0]
 8003d7a:	60a6      	str	r6, [r4, #8]
 8003d7c:	bfa4      	itt	ge
 8003d7e:	f021 0104 	bicge.w	r1, r1, #4
 8003d82:	6021      	strge	r1, [r4, #0]
 8003d84:	b90d      	cbnz	r5, 8003d8a <_printf_i+0x112>
 8003d86:	2e00      	cmp	r6, #0
 8003d88:	d04b      	beq.n	8003e22 <_printf_i+0x1aa>
 8003d8a:	4616      	mov	r6, r2
 8003d8c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003d90:	fb03 5711 	mls	r7, r3, r1, r5
 8003d94:	5dc7      	ldrb	r7, [r0, r7]
 8003d96:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003d9a:	462f      	mov	r7, r5
 8003d9c:	42bb      	cmp	r3, r7
 8003d9e:	460d      	mov	r5, r1
 8003da0:	d9f4      	bls.n	8003d8c <_printf_i+0x114>
 8003da2:	2b08      	cmp	r3, #8
 8003da4:	d10b      	bne.n	8003dbe <_printf_i+0x146>
 8003da6:	6823      	ldr	r3, [r4, #0]
 8003da8:	07df      	lsls	r7, r3, #31
 8003daa:	d508      	bpl.n	8003dbe <_printf_i+0x146>
 8003dac:	6923      	ldr	r3, [r4, #16]
 8003dae:	6861      	ldr	r1, [r4, #4]
 8003db0:	4299      	cmp	r1, r3
 8003db2:	bfde      	ittt	le
 8003db4:	2330      	movle	r3, #48	@ 0x30
 8003db6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003dba:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003dbe:	1b92      	subs	r2, r2, r6
 8003dc0:	6122      	str	r2, [r4, #16]
 8003dc2:	464b      	mov	r3, r9
 8003dc4:	4621      	mov	r1, r4
 8003dc6:	4640      	mov	r0, r8
 8003dc8:	f8cd a000 	str.w	sl, [sp]
 8003dcc:	aa03      	add	r2, sp, #12
 8003dce:	f7ff fee1 	bl	8003b94 <_printf_common>
 8003dd2:	3001      	adds	r0, #1
 8003dd4:	d14a      	bne.n	8003e6c <_printf_i+0x1f4>
 8003dd6:	f04f 30ff 	mov.w	r0, #4294967295
 8003dda:	b004      	add	sp, #16
 8003ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003de0:	6823      	ldr	r3, [r4, #0]
 8003de2:	f043 0320 	orr.w	r3, r3, #32
 8003de6:	6023      	str	r3, [r4, #0]
 8003de8:	2778      	movs	r7, #120	@ 0x78
 8003dea:	4832      	ldr	r0, [pc, #200]	@ (8003eb4 <_printf_i+0x23c>)
 8003dec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003df0:	6823      	ldr	r3, [r4, #0]
 8003df2:	6831      	ldr	r1, [r6, #0]
 8003df4:	061f      	lsls	r7, r3, #24
 8003df6:	f851 5b04 	ldr.w	r5, [r1], #4
 8003dfa:	d402      	bmi.n	8003e02 <_printf_i+0x18a>
 8003dfc:	065f      	lsls	r7, r3, #25
 8003dfe:	bf48      	it	mi
 8003e00:	b2ad      	uxthmi	r5, r5
 8003e02:	6031      	str	r1, [r6, #0]
 8003e04:	07d9      	lsls	r1, r3, #31
 8003e06:	bf44      	itt	mi
 8003e08:	f043 0320 	orrmi.w	r3, r3, #32
 8003e0c:	6023      	strmi	r3, [r4, #0]
 8003e0e:	b11d      	cbz	r5, 8003e18 <_printf_i+0x1a0>
 8003e10:	2310      	movs	r3, #16
 8003e12:	e7ab      	b.n	8003d6c <_printf_i+0xf4>
 8003e14:	4826      	ldr	r0, [pc, #152]	@ (8003eb0 <_printf_i+0x238>)
 8003e16:	e7e9      	b.n	8003dec <_printf_i+0x174>
 8003e18:	6823      	ldr	r3, [r4, #0]
 8003e1a:	f023 0320 	bic.w	r3, r3, #32
 8003e1e:	6023      	str	r3, [r4, #0]
 8003e20:	e7f6      	b.n	8003e10 <_printf_i+0x198>
 8003e22:	4616      	mov	r6, r2
 8003e24:	e7bd      	b.n	8003da2 <_printf_i+0x12a>
 8003e26:	6833      	ldr	r3, [r6, #0]
 8003e28:	6825      	ldr	r5, [r4, #0]
 8003e2a:	1d18      	adds	r0, r3, #4
 8003e2c:	6961      	ldr	r1, [r4, #20]
 8003e2e:	6030      	str	r0, [r6, #0]
 8003e30:	062e      	lsls	r6, r5, #24
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	d501      	bpl.n	8003e3a <_printf_i+0x1c2>
 8003e36:	6019      	str	r1, [r3, #0]
 8003e38:	e002      	b.n	8003e40 <_printf_i+0x1c8>
 8003e3a:	0668      	lsls	r0, r5, #25
 8003e3c:	d5fb      	bpl.n	8003e36 <_printf_i+0x1be>
 8003e3e:	8019      	strh	r1, [r3, #0]
 8003e40:	2300      	movs	r3, #0
 8003e42:	4616      	mov	r6, r2
 8003e44:	6123      	str	r3, [r4, #16]
 8003e46:	e7bc      	b.n	8003dc2 <_printf_i+0x14a>
 8003e48:	6833      	ldr	r3, [r6, #0]
 8003e4a:	2100      	movs	r1, #0
 8003e4c:	1d1a      	adds	r2, r3, #4
 8003e4e:	6032      	str	r2, [r6, #0]
 8003e50:	681e      	ldr	r6, [r3, #0]
 8003e52:	6862      	ldr	r2, [r4, #4]
 8003e54:	4630      	mov	r0, r6
 8003e56:	f000 fbe4 	bl	8004622 <memchr>
 8003e5a:	b108      	cbz	r0, 8003e60 <_printf_i+0x1e8>
 8003e5c:	1b80      	subs	r0, r0, r6
 8003e5e:	6060      	str	r0, [r4, #4]
 8003e60:	6863      	ldr	r3, [r4, #4]
 8003e62:	6123      	str	r3, [r4, #16]
 8003e64:	2300      	movs	r3, #0
 8003e66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e6a:	e7aa      	b.n	8003dc2 <_printf_i+0x14a>
 8003e6c:	4632      	mov	r2, r6
 8003e6e:	4649      	mov	r1, r9
 8003e70:	4640      	mov	r0, r8
 8003e72:	6923      	ldr	r3, [r4, #16]
 8003e74:	47d0      	blx	sl
 8003e76:	3001      	adds	r0, #1
 8003e78:	d0ad      	beq.n	8003dd6 <_printf_i+0x15e>
 8003e7a:	6823      	ldr	r3, [r4, #0]
 8003e7c:	079b      	lsls	r3, r3, #30
 8003e7e:	d413      	bmi.n	8003ea8 <_printf_i+0x230>
 8003e80:	68e0      	ldr	r0, [r4, #12]
 8003e82:	9b03      	ldr	r3, [sp, #12]
 8003e84:	4298      	cmp	r0, r3
 8003e86:	bfb8      	it	lt
 8003e88:	4618      	movlt	r0, r3
 8003e8a:	e7a6      	b.n	8003dda <_printf_i+0x162>
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	4632      	mov	r2, r6
 8003e90:	4649      	mov	r1, r9
 8003e92:	4640      	mov	r0, r8
 8003e94:	47d0      	blx	sl
 8003e96:	3001      	adds	r0, #1
 8003e98:	d09d      	beq.n	8003dd6 <_printf_i+0x15e>
 8003e9a:	3501      	adds	r5, #1
 8003e9c:	68e3      	ldr	r3, [r4, #12]
 8003e9e:	9903      	ldr	r1, [sp, #12]
 8003ea0:	1a5b      	subs	r3, r3, r1
 8003ea2:	42ab      	cmp	r3, r5
 8003ea4:	dcf2      	bgt.n	8003e8c <_printf_i+0x214>
 8003ea6:	e7eb      	b.n	8003e80 <_printf_i+0x208>
 8003ea8:	2500      	movs	r5, #0
 8003eaa:	f104 0619 	add.w	r6, r4, #25
 8003eae:	e7f5      	b.n	8003e9c <_printf_i+0x224>
 8003eb0:	08007d52 	.word	0x08007d52
 8003eb4:	08007d63 	.word	0x08007d63

08003eb8 <_scanf_float>:
 8003eb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ebc:	b087      	sub	sp, #28
 8003ebe:	9303      	str	r3, [sp, #12]
 8003ec0:	688b      	ldr	r3, [r1, #8]
 8003ec2:	4617      	mov	r7, r2
 8003ec4:	1e5a      	subs	r2, r3, #1
 8003ec6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8003eca:	bf82      	ittt	hi
 8003ecc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8003ed0:	eb03 0b05 	addhi.w	fp, r3, r5
 8003ed4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8003ed8:	460a      	mov	r2, r1
 8003eda:	f04f 0500 	mov.w	r5, #0
 8003ede:	bf88      	it	hi
 8003ee0:	608b      	strhi	r3, [r1, #8]
 8003ee2:	680b      	ldr	r3, [r1, #0]
 8003ee4:	4680      	mov	r8, r0
 8003ee6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8003eea:	f842 3b1c 	str.w	r3, [r2], #28
 8003eee:	460c      	mov	r4, r1
 8003ef0:	bf98      	it	ls
 8003ef2:	f04f 0b00 	movls.w	fp, #0
 8003ef6:	4616      	mov	r6, r2
 8003ef8:	46aa      	mov	sl, r5
 8003efa:	46a9      	mov	r9, r5
 8003efc:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8003f00:	9201      	str	r2, [sp, #4]
 8003f02:	9502      	str	r5, [sp, #8]
 8003f04:	68a2      	ldr	r2, [r4, #8]
 8003f06:	b152      	cbz	r2, 8003f1e <_scanf_float+0x66>
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	781b      	ldrb	r3, [r3, #0]
 8003f0c:	2b4e      	cmp	r3, #78	@ 0x4e
 8003f0e:	d865      	bhi.n	8003fdc <_scanf_float+0x124>
 8003f10:	2b40      	cmp	r3, #64	@ 0x40
 8003f12:	d83d      	bhi.n	8003f90 <_scanf_float+0xd8>
 8003f14:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8003f18:	b2c8      	uxtb	r0, r1
 8003f1a:	280e      	cmp	r0, #14
 8003f1c:	d93b      	bls.n	8003f96 <_scanf_float+0xde>
 8003f1e:	f1b9 0f00 	cmp.w	r9, #0
 8003f22:	d003      	beq.n	8003f2c <_scanf_float+0x74>
 8003f24:	6823      	ldr	r3, [r4, #0]
 8003f26:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f2a:	6023      	str	r3, [r4, #0]
 8003f2c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003f30:	f1ba 0f01 	cmp.w	sl, #1
 8003f34:	f200 8118 	bhi.w	8004168 <_scanf_float+0x2b0>
 8003f38:	9b01      	ldr	r3, [sp, #4]
 8003f3a:	429e      	cmp	r6, r3
 8003f3c:	f200 8109 	bhi.w	8004152 <_scanf_float+0x29a>
 8003f40:	2001      	movs	r0, #1
 8003f42:	b007      	add	sp, #28
 8003f44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f48:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8003f4c:	2a0d      	cmp	r2, #13
 8003f4e:	d8e6      	bhi.n	8003f1e <_scanf_float+0x66>
 8003f50:	a101      	add	r1, pc, #4	@ (adr r1, 8003f58 <_scanf_float+0xa0>)
 8003f52:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8003f56:	bf00      	nop
 8003f58:	0800409f 	.word	0x0800409f
 8003f5c:	08003f1f 	.word	0x08003f1f
 8003f60:	08003f1f 	.word	0x08003f1f
 8003f64:	08003f1f 	.word	0x08003f1f
 8003f68:	080040ff 	.word	0x080040ff
 8003f6c:	080040d7 	.word	0x080040d7
 8003f70:	08003f1f 	.word	0x08003f1f
 8003f74:	08003f1f 	.word	0x08003f1f
 8003f78:	080040ad 	.word	0x080040ad
 8003f7c:	08003f1f 	.word	0x08003f1f
 8003f80:	08003f1f 	.word	0x08003f1f
 8003f84:	08003f1f 	.word	0x08003f1f
 8003f88:	08003f1f 	.word	0x08003f1f
 8003f8c:	08004065 	.word	0x08004065
 8003f90:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8003f94:	e7da      	b.n	8003f4c <_scanf_float+0x94>
 8003f96:	290e      	cmp	r1, #14
 8003f98:	d8c1      	bhi.n	8003f1e <_scanf_float+0x66>
 8003f9a:	a001      	add	r0, pc, #4	@ (adr r0, 8003fa0 <_scanf_float+0xe8>)
 8003f9c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8003fa0:	08004055 	.word	0x08004055
 8003fa4:	08003f1f 	.word	0x08003f1f
 8003fa8:	08004055 	.word	0x08004055
 8003fac:	080040eb 	.word	0x080040eb
 8003fb0:	08003f1f 	.word	0x08003f1f
 8003fb4:	08003ffd 	.word	0x08003ffd
 8003fb8:	0800403b 	.word	0x0800403b
 8003fbc:	0800403b 	.word	0x0800403b
 8003fc0:	0800403b 	.word	0x0800403b
 8003fc4:	0800403b 	.word	0x0800403b
 8003fc8:	0800403b 	.word	0x0800403b
 8003fcc:	0800403b 	.word	0x0800403b
 8003fd0:	0800403b 	.word	0x0800403b
 8003fd4:	0800403b 	.word	0x0800403b
 8003fd8:	0800403b 	.word	0x0800403b
 8003fdc:	2b6e      	cmp	r3, #110	@ 0x6e
 8003fde:	d809      	bhi.n	8003ff4 <_scanf_float+0x13c>
 8003fe0:	2b60      	cmp	r3, #96	@ 0x60
 8003fe2:	d8b1      	bhi.n	8003f48 <_scanf_float+0x90>
 8003fe4:	2b54      	cmp	r3, #84	@ 0x54
 8003fe6:	d07b      	beq.n	80040e0 <_scanf_float+0x228>
 8003fe8:	2b59      	cmp	r3, #89	@ 0x59
 8003fea:	d198      	bne.n	8003f1e <_scanf_float+0x66>
 8003fec:	2d07      	cmp	r5, #7
 8003fee:	d196      	bne.n	8003f1e <_scanf_float+0x66>
 8003ff0:	2508      	movs	r5, #8
 8003ff2:	e02c      	b.n	800404e <_scanf_float+0x196>
 8003ff4:	2b74      	cmp	r3, #116	@ 0x74
 8003ff6:	d073      	beq.n	80040e0 <_scanf_float+0x228>
 8003ff8:	2b79      	cmp	r3, #121	@ 0x79
 8003ffa:	e7f6      	b.n	8003fea <_scanf_float+0x132>
 8003ffc:	6821      	ldr	r1, [r4, #0]
 8003ffe:	05c8      	lsls	r0, r1, #23
 8004000:	d51b      	bpl.n	800403a <_scanf_float+0x182>
 8004002:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8004006:	6021      	str	r1, [r4, #0]
 8004008:	f109 0901 	add.w	r9, r9, #1
 800400c:	f1bb 0f00 	cmp.w	fp, #0
 8004010:	d003      	beq.n	800401a <_scanf_float+0x162>
 8004012:	3201      	adds	r2, #1
 8004014:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004018:	60a2      	str	r2, [r4, #8]
 800401a:	68a3      	ldr	r3, [r4, #8]
 800401c:	3b01      	subs	r3, #1
 800401e:	60a3      	str	r3, [r4, #8]
 8004020:	6923      	ldr	r3, [r4, #16]
 8004022:	3301      	adds	r3, #1
 8004024:	6123      	str	r3, [r4, #16]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	3b01      	subs	r3, #1
 800402a:	2b00      	cmp	r3, #0
 800402c:	607b      	str	r3, [r7, #4]
 800402e:	f340 8087 	ble.w	8004140 <_scanf_float+0x288>
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	3301      	adds	r3, #1
 8004036:	603b      	str	r3, [r7, #0]
 8004038:	e764      	b.n	8003f04 <_scanf_float+0x4c>
 800403a:	eb1a 0105 	adds.w	r1, sl, r5
 800403e:	f47f af6e 	bne.w	8003f1e <_scanf_float+0x66>
 8004042:	460d      	mov	r5, r1
 8004044:	468a      	mov	sl, r1
 8004046:	6822      	ldr	r2, [r4, #0]
 8004048:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800404c:	6022      	str	r2, [r4, #0]
 800404e:	f806 3b01 	strb.w	r3, [r6], #1
 8004052:	e7e2      	b.n	800401a <_scanf_float+0x162>
 8004054:	6822      	ldr	r2, [r4, #0]
 8004056:	0610      	lsls	r0, r2, #24
 8004058:	f57f af61 	bpl.w	8003f1e <_scanf_float+0x66>
 800405c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004060:	6022      	str	r2, [r4, #0]
 8004062:	e7f4      	b.n	800404e <_scanf_float+0x196>
 8004064:	f1ba 0f00 	cmp.w	sl, #0
 8004068:	d10e      	bne.n	8004088 <_scanf_float+0x1d0>
 800406a:	f1b9 0f00 	cmp.w	r9, #0
 800406e:	d10e      	bne.n	800408e <_scanf_float+0x1d6>
 8004070:	6822      	ldr	r2, [r4, #0]
 8004072:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004076:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800407a:	d108      	bne.n	800408e <_scanf_float+0x1d6>
 800407c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004080:	f04f 0a01 	mov.w	sl, #1
 8004084:	6022      	str	r2, [r4, #0]
 8004086:	e7e2      	b.n	800404e <_scanf_float+0x196>
 8004088:	f1ba 0f02 	cmp.w	sl, #2
 800408c:	d055      	beq.n	800413a <_scanf_float+0x282>
 800408e:	2d01      	cmp	r5, #1
 8004090:	d002      	beq.n	8004098 <_scanf_float+0x1e0>
 8004092:	2d04      	cmp	r5, #4
 8004094:	f47f af43 	bne.w	8003f1e <_scanf_float+0x66>
 8004098:	3501      	adds	r5, #1
 800409a:	b2ed      	uxtb	r5, r5
 800409c:	e7d7      	b.n	800404e <_scanf_float+0x196>
 800409e:	f1ba 0f01 	cmp.w	sl, #1
 80040a2:	f47f af3c 	bne.w	8003f1e <_scanf_float+0x66>
 80040a6:	f04f 0a02 	mov.w	sl, #2
 80040aa:	e7d0      	b.n	800404e <_scanf_float+0x196>
 80040ac:	b97d      	cbnz	r5, 80040ce <_scanf_float+0x216>
 80040ae:	f1b9 0f00 	cmp.w	r9, #0
 80040b2:	f47f af37 	bne.w	8003f24 <_scanf_float+0x6c>
 80040b6:	6822      	ldr	r2, [r4, #0]
 80040b8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80040bc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80040c0:	f040 8103 	bne.w	80042ca <_scanf_float+0x412>
 80040c4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80040c8:	2501      	movs	r5, #1
 80040ca:	6022      	str	r2, [r4, #0]
 80040cc:	e7bf      	b.n	800404e <_scanf_float+0x196>
 80040ce:	2d03      	cmp	r5, #3
 80040d0:	d0e2      	beq.n	8004098 <_scanf_float+0x1e0>
 80040d2:	2d05      	cmp	r5, #5
 80040d4:	e7de      	b.n	8004094 <_scanf_float+0x1dc>
 80040d6:	2d02      	cmp	r5, #2
 80040d8:	f47f af21 	bne.w	8003f1e <_scanf_float+0x66>
 80040dc:	2503      	movs	r5, #3
 80040de:	e7b6      	b.n	800404e <_scanf_float+0x196>
 80040e0:	2d06      	cmp	r5, #6
 80040e2:	f47f af1c 	bne.w	8003f1e <_scanf_float+0x66>
 80040e6:	2507      	movs	r5, #7
 80040e8:	e7b1      	b.n	800404e <_scanf_float+0x196>
 80040ea:	6822      	ldr	r2, [r4, #0]
 80040ec:	0591      	lsls	r1, r2, #22
 80040ee:	f57f af16 	bpl.w	8003f1e <_scanf_float+0x66>
 80040f2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80040f6:	6022      	str	r2, [r4, #0]
 80040f8:	f8cd 9008 	str.w	r9, [sp, #8]
 80040fc:	e7a7      	b.n	800404e <_scanf_float+0x196>
 80040fe:	6822      	ldr	r2, [r4, #0]
 8004100:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8004104:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004108:	d006      	beq.n	8004118 <_scanf_float+0x260>
 800410a:	0550      	lsls	r0, r2, #21
 800410c:	f57f af07 	bpl.w	8003f1e <_scanf_float+0x66>
 8004110:	f1b9 0f00 	cmp.w	r9, #0
 8004114:	f000 80d9 	beq.w	80042ca <_scanf_float+0x412>
 8004118:	0591      	lsls	r1, r2, #22
 800411a:	bf58      	it	pl
 800411c:	9902      	ldrpl	r1, [sp, #8]
 800411e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004122:	bf58      	it	pl
 8004124:	eba9 0101 	subpl.w	r1, r9, r1
 8004128:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800412c:	f04f 0900 	mov.w	r9, #0
 8004130:	bf58      	it	pl
 8004132:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004136:	6022      	str	r2, [r4, #0]
 8004138:	e789      	b.n	800404e <_scanf_float+0x196>
 800413a:	f04f 0a03 	mov.w	sl, #3
 800413e:	e786      	b.n	800404e <_scanf_float+0x196>
 8004140:	4639      	mov	r1, r7
 8004142:	4640      	mov	r0, r8
 8004144:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004148:	4798      	blx	r3
 800414a:	2800      	cmp	r0, #0
 800414c:	f43f aeda 	beq.w	8003f04 <_scanf_float+0x4c>
 8004150:	e6e5      	b.n	8003f1e <_scanf_float+0x66>
 8004152:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004156:	463a      	mov	r2, r7
 8004158:	4640      	mov	r0, r8
 800415a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800415e:	4798      	blx	r3
 8004160:	6923      	ldr	r3, [r4, #16]
 8004162:	3b01      	subs	r3, #1
 8004164:	6123      	str	r3, [r4, #16]
 8004166:	e6e7      	b.n	8003f38 <_scanf_float+0x80>
 8004168:	1e6b      	subs	r3, r5, #1
 800416a:	2b06      	cmp	r3, #6
 800416c:	d824      	bhi.n	80041b8 <_scanf_float+0x300>
 800416e:	2d02      	cmp	r5, #2
 8004170:	d836      	bhi.n	80041e0 <_scanf_float+0x328>
 8004172:	9b01      	ldr	r3, [sp, #4]
 8004174:	429e      	cmp	r6, r3
 8004176:	f67f aee3 	bls.w	8003f40 <_scanf_float+0x88>
 800417a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800417e:	463a      	mov	r2, r7
 8004180:	4640      	mov	r0, r8
 8004182:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004186:	4798      	blx	r3
 8004188:	6923      	ldr	r3, [r4, #16]
 800418a:	3b01      	subs	r3, #1
 800418c:	6123      	str	r3, [r4, #16]
 800418e:	e7f0      	b.n	8004172 <_scanf_float+0x2ba>
 8004190:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004194:	463a      	mov	r2, r7
 8004196:	4640      	mov	r0, r8
 8004198:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800419c:	4798      	blx	r3
 800419e:	6923      	ldr	r3, [r4, #16]
 80041a0:	3b01      	subs	r3, #1
 80041a2:	6123      	str	r3, [r4, #16]
 80041a4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80041a8:	fa5f fa8a 	uxtb.w	sl, sl
 80041ac:	f1ba 0f02 	cmp.w	sl, #2
 80041b0:	d1ee      	bne.n	8004190 <_scanf_float+0x2d8>
 80041b2:	3d03      	subs	r5, #3
 80041b4:	b2ed      	uxtb	r5, r5
 80041b6:	1b76      	subs	r6, r6, r5
 80041b8:	6823      	ldr	r3, [r4, #0]
 80041ba:	05da      	lsls	r2, r3, #23
 80041bc:	d530      	bpl.n	8004220 <_scanf_float+0x368>
 80041be:	055b      	lsls	r3, r3, #21
 80041c0:	d511      	bpl.n	80041e6 <_scanf_float+0x32e>
 80041c2:	9b01      	ldr	r3, [sp, #4]
 80041c4:	429e      	cmp	r6, r3
 80041c6:	f67f aebb 	bls.w	8003f40 <_scanf_float+0x88>
 80041ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80041ce:	463a      	mov	r2, r7
 80041d0:	4640      	mov	r0, r8
 80041d2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80041d6:	4798      	blx	r3
 80041d8:	6923      	ldr	r3, [r4, #16]
 80041da:	3b01      	subs	r3, #1
 80041dc:	6123      	str	r3, [r4, #16]
 80041de:	e7f0      	b.n	80041c2 <_scanf_float+0x30a>
 80041e0:	46aa      	mov	sl, r5
 80041e2:	46b3      	mov	fp, r6
 80041e4:	e7de      	b.n	80041a4 <_scanf_float+0x2ec>
 80041e6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80041ea:	6923      	ldr	r3, [r4, #16]
 80041ec:	2965      	cmp	r1, #101	@ 0x65
 80041ee:	f103 33ff 	add.w	r3, r3, #4294967295
 80041f2:	f106 35ff 	add.w	r5, r6, #4294967295
 80041f6:	6123      	str	r3, [r4, #16]
 80041f8:	d00c      	beq.n	8004214 <_scanf_float+0x35c>
 80041fa:	2945      	cmp	r1, #69	@ 0x45
 80041fc:	d00a      	beq.n	8004214 <_scanf_float+0x35c>
 80041fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004202:	463a      	mov	r2, r7
 8004204:	4640      	mov	r0, r8
 8004206:	4798      	blx	r3
 8004208:	6923      	ldr	r3, [r4, #16]
 800420a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800420e:	3b01      	subs	r3, #1
 8004210:	1eb5      	subs	r5, r6, #2
 8004212:	6123      	str	r3, [r4, #16]
 8004214:	463a      	mov	r2, r7
 8004216:	4640      	mov	r0, r8
 8004218:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800421c:	4798      	blx	r3
 800421e:	462e      	mov	r6, r5
 8004220:	6822      	ldr	r2, [r4, #0]
 8004222:	f012 0210 	ands.w	r2, r2, #16
 8004226:	d001      	beq.n	800422c <_scanf_float+0x374>
 8004228:	2000      	movs	r0, #0
 800422a:	e68a      	b.n	8003f42 <_scanf_float+0x8a>
 800422c:	7032      	strb	r2, [r6, #0]
 800422e:	6823      	ldr	r3, [r4, #0]
 8004230:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004234:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004238:	d11c      	bne.n	8004274 <_scanf_float+0x3bc>
 800423a:	9b02      	ldr	r3, [sp, #8]
 800423c:	454b      	cmp	r3, r9
 800423e:	eba3 0209 	sub.w	r2, r3, r9
 8004242:	d123      	bne.n	800428c <_scanf_float+0x3d4>
 8004244:	2200      	movs	r2, #0
 8004246:	4640      	mov	r0, r8
 8004248:	9901      	ldr	r1, [sp, #4]
 800424a:	f002 fbed 	bl	8006a28 <_strtod_r>
 800424e:	9b03      	ldr	r3, [sp, #12]
 8004250:	6825      	ldr	r5, [r4, #0]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f015 0f02 	tst.w	r5, #2
 8004258:	4606      	mov	r6, r0
 800425a:	460f      	mov	r7, r1
 800425c:	f103 0204 	add.w	r2, r3, #4
 8004260:	d01f      	beq.n	80042a2 <_scanf_float+0x3ea>
 8004262:	9903      	ldr	r1, [sp, #12]
 8004264:	600a      	str	r2, [r1, #0]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	e9c3 6700 	strd	r6, r7, [r3]
 800426c:	68e3      	ldr	r3, [r4, #12]
 800426e:	3301      	adds	r3, #1
 8004270:	60e3      	str	r3, [r4, #12]
 8004272:	e7d9      	b.n	8004228 <_scanf_float+0x370>
 8004274:	9b04      	ldr	r3, [sp, #16]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d0e4      	beq.n	8004244 <_scanf_float+0x38c>
 800427a:	9905      	ldr	r1, [sp, #20]
 800427c:	230a      	movs	r3, #10
 800427e:	4640      	mov	r0, r8
 8004280:	3101      	adds	r1, #1
 8004282:	f002 fc51 	bl	8006b28 <_strtol_r>
 8004286:	9b04      	ldr	r3, [sp, #16]
 8004288:	9e05      	ldr	r6, [sp, #20]
 800428a:	1ac2      	subs	r2, r0, r3
 800428c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8004290:	429e      	cmp	r6, r3
 8004292:	bf28      	it	cs
 8004294:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004298:	4630      	mov	r0, r6
 800429a:	490d      	ldr	r1, [pc, #52]	@ (80042d0 <_scanf_float+0x418>)
 800429c:	f000 f8de 	bl	800445c <siprintf>
 80042a0:	e7d0      	b.n	8004244 <_scanf_float+0x38c>
 80042a2:	076d      	lsls	r5, r5, #29
 80042a4:	d4dd      	bmi.n	8004262 <_scanf_float+0x3aa>
 80042a6:	9d03      	ldr	r5, [sp, #12]
 80042a8:	602a      	str	r2, [r5, #0]
 80042aa:	681d      	ldr	r5, [r3, #0]
 80042ac:	4602      	mov	r2, r0
 80042ae:	460b      	mov	r3, r1
 80042b0:	f7fc fbac 	bl	8000a0c <__aeabi_dcmpun>
 80042b4:	b120      	cbz	r0, 80042c0 <_scanf_float+0x408>
 80042b6:	4807      	ldr	r0, [pc, #28]	@ (80042d4 <_scanf_float+0x41c>)
 80042b8:	f000 f9c2 	bl	8004640 <nanf>
 80042bc:	6028      	str	r0, [r5, #0]
 80042be:	e7d5      	b.n	800426c <_scanf_float+0x3b4>
 80042c0:	4630      	mov	r0, r6
 80042c2:	4639      	mov	r1, r7
 80042c4:	f7fc fc00 	bl	8000ac8 <__aeabi_d2f>
 80042c8:	e7f8      	b.n	80042bc <_scanf_float+0x404>
 80042ca:	f04f 0900 	mov.w	r9, #0
 80042ce:	e62d      	b.n	8003f2c <_scanf_float+0x74>
 80042d0:	08007d74 	.word	0x08007d74
 80042d4:	0800810d 	.word	0x0800810d

080042d8 <std>:
 80042d8:	2300      	movs	r3, #0
 80042da:	b510      	push	{r4, lr}
 80042dc:	4604      	mov	r4, r0
 80042de:	e9c0 3300 	strd	r3, r3, [r0]
 80042e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80042e6:	6083      	str	r3, [r0, #8]
 80042e8:	8181      	strh	r1, [r0, #12]
 80042ea:	6643      	str	r3, [r0, #100]	@ 0x64
 80042ec:	81c2      	strh	r2, [r0, #14]
 80042ee:	6183      	str	r3, [r0, #24]
 80042f0:	4619      	mov	r1, r3
 80042f2:	2208      	movs	r2, #8
 80042f4:	305c      	adds	r0, #92	@ 0x5c
 80042f6:	f000 f914 	bl	8004522 <memset>
 80042fa:	4b0d      	ldr	r3, [pc, #52]	@ (8004330 <std+0x58>)
 80042fc:	6224      	str	r4, [r4, #32]
 80042fe:	6263      	str	r3, [r4, #36]	@ 0x24
 8004300:	4b0c      	ldr	r3, [pc, #48]	@ (8004334 <std+0x5c>)
 8004302:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004304:	4b0c      	ldr	r3, [pc, #48]	@ (8004338 <std+0x60>)
 8004306:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004308:	4b0c      	ldr	r3, [pc, #48]	@ (800433c <std+0x64>)
 800430a:	6323      	str	r3, [r4, #48]	@ 0x30
 800430c:	4b0c      	ldr	r3, [pc, #48]	@ (8004340 <std+0x68>)
 800430e:	429c      	cmp	r4, r3
 8004310:	d006      	beq.n	8004320 <std+0x48>
 8004312:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004316:	4294      	cmp	r4, r2
 8004318:	d002      	beq.n	8004320 <std+0x48>
 800431a:	33d0      	adds	r3, #208	@ 0xd0
 800431c:	429c      	cmp	r4, r3
 800431e:	d105      	bne.n	800432c <std+0x54>
 8004320:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004324:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004328:	f000 b978 	b.w	800461c <__retarget_lock_init_recursive>
 800432c:	bd10      	pop	{r4, pc}
 800432e:	bf00      	nop
 8004330:	0800449d 	.word	0x0800449d
 8004334:	080044bf 	.word	0x080044bf
 8004338:	080044f7 	.word	0x080044f7
 800433c:	0800451b 	.word	0x0800451b
 8004340:	20000284 	.word	0x20000284

08004344 <stdio_exit_handler>:
 8004344:	4a02      	ldr	r2, [pc, #8]	@ (8004350 <stdio_exit_handler+0xc>)
 8004346:	4903      	ldr	r1, [pc, #12]	@ (8004354 <stdio_exit_handler+0x10>)
 8004348:	4803      	ldr	r0, [pc, #12]	@ (8004358 <stdio_exit_handler+0x14>)
 800434a:	f000 b869 	b.w	8004420 <_fwalk_sglue>
 800434e:	bf00      	nop
 8004350:	2000000c 	.word	0x2000000c
 8004354:	08006edd 	.word	0x08006edd
 8004358:	2000001c 	.word	0x2000001c

0800435c <cleanup_stdio>:
 800435c:	6841      	ldr	r1, [r0, #4]
 800435e:	4b0c      	ldr	r3, [pc, #48]	@ (8004390 <cleanup_stdio+0x34>)
 8004360:	b510      	push	{r4, lr}
 8004362:	4299      	cmp	r1, r3
 8004364:	4604      	mov	r4, r0
 8004366:	d001      	beq.n	800436c <cleanup_stdio+0x10>
 8004368:	f002 fdb8 	bl	8006edc <_fflush_r>
 800436c:	68a1      	ldr	r1, [r4, #8]
 800436e:	4b09      	ldr	r3, [pc, #36]	@ (8004394 <cleanup_stdio+0x38>)
 8004370:	4299      	cmp	r1, r3
 8004372:	d002      	beq.n	800437a <cleanup_stdio+0x1e>
 8004374:	4620      	mov	r0, r4
 8004376:	f002 fdb1 	bl	8006edc <_fflush_r>
 800437a:	68e1      	ldr	r1, [r4, #12]
 800437c:	4b06      	ldr	r3, [pc, #24]	@ (8004398 <cleanup_stdio+0x3c>)
 800437e:	4299      	cmp	r1, r3
 8004380:	d004      	beq.n	800438c <cleanup_stdio+0x30>
 8004382:	4620      	mov	r0, r4
 8004384:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004388:	f002 bda8 	b.w	8006edc <_fflush_r>
 800438c:	bd10      	pop	{r4, pc}
 800438e:	bf00      	nop
 8004390:	20000284 	.word	0x20000284
 8004394:	200002ec 	.word	0x200002ec
 8004398:	20000354 	.word	0x20000354

0800439c <global_stdio_init.part.0>:
 800439c:	b510      	push	{r4, lr}
 800439e:	4b0b      	ldr	r3, [pc, #44]	@ (80043cc <global_stdio_init.part.0+0x30>)
 80043a0:	4c0b      	ldr	r4, [pc, #44]	@ (80043d0 <global_stdio_init.part.0+0x34>)
 80043a2:	4a0c      	ldr	r2, [pc, #48]	@ (80043d4 <global_stdio_init.part.0+0x38>)
 80043a4:	4620      	mov	r0, r4
 80043a6:	601a      	str	r2, [r3, #0]
 80043a8:	2104      	movs	r1, #4
 80043aa:	2200      	movs	r2, #0
 80043ac:	f7ff ff94 	bl	80042d8 <std>
 80043b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80043b4:	2201      	movs	r2, #1
 80043b6:	2109      	movs	r1, #9
 80043b8:	f7ff ff8e 	bl	80042d8 <std>
 80043bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80043c0:	2202      	movs	r2, #2
 80043c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80043c6:	2112      	movs	r1, #18
 80043c8:	f7ff bf86 	b.w	80042d8 <std>
 80043cc:	200003bc 	.word	0x200003bc
 80043d0:	20000284 	.word	0x20000284
 80043d4:	08004345 	.word	0x08004345

080043d8 <__sfp_lock_acquire>:
 80043d8:	4801      	ldr	r0, [pc, #4]	@ (80043e0 <__sfp_lock_acquire+0x8>)
 80043da:	f000 b920 	b.w	800461e <__retarget_lock_acquire_recursive>
 80043de:	bf00      	nop
 80043e0:	200003c5 	.word	0x200003c5

080043e4 <__sfp_lock_release>:
 80043e4:	4801      	ldr	r0, [pc, #4]	@ (80043ec <__sfp_lock_release+0x8>)
 80043e6:	f000 b91b 	b.w	8004620 <__retarget_lock_release_recursive>
 80043ea:	bf00      	nop
 80043ec:	200003c5 	.word	0x200003c5

080043f0 <__sinit>:
 80043f0:	b510      	push	{r4, lr}
 80043f2:	4604      	mov	r4, r0
 80043f4:	f7ff fff0 	bl	80043d8 <__sfp_lock_acquire>
 80043f8:	6a23      	ldr	r3, [r4, #32]
 80043fa:	b11b      	cbz	r3, 8004404 <__sinit+0x14>
 80043fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004400:	f7ff bff0 	b.w	80043e4 <__sfp_lock_release>
 8004404:	4b04      	ldr	r3, [pc, #16]	@ (8004418 <__sinit+0x28>)
 8004406:	6223      	str	r3, [r4, #32]
 8004408:	4b04      	ldr	r3, [pc, #16]	@ (800441c <__sinit+0x2c>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d1f5      	bne.n	80043fc <__sinit+0xc>
 8004410:	f7ff ffc4 	bl	800439c <global_stdio_init.part.0>
 8004414:	e7f2      	b.n	80043fc <__sinit+0xc>
 8004416:	bf00      	nop
 8004418:	0800435d 	.word	0x0800435d
 800441c:	200003bc 	.word	0x200003bc

08004420 <_fwalk_sglue>:
 8004420:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004424:	4607      	mov	r7, r0
 8004426:	4688      	mov	r8, r1
 8004428:	4614      	mov	r4, r2
 800442a:	2600      	movs	r6, #0
 800442c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004430:	f1b9 0901 	subs.w	r9, r9, #1
 8004434:	d505      	bpl.n	8004442 <_fwalk_sglue+0x22>
 8004436:	6824      	ldr	r4, [r4, #0]
 8004438:	2c00      	cmp	r4, #0
 800443a:	d1f7      	bne.n	800442c <_fwalk_sglue+0xc>
 800443c:	4630      	mov	r0, r6
 800443e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004442:	89ab      	ldrh	r3, [r5, #12]
 8004444:	2b01      	cmp	r3, #1
 8004446:	d907      	bls.n	8004458 <_fwalk_sglue+0x38>
 8004448:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800444c:	3301      	adds	r3, #1
 800444e:	d003      	beq.n	8004458 <_fwalk_sglue+0x38>
 8004450:	4629      	mov	r1, r5
 8004452:	4638      	mov	r0, r7
 8004454:	47c0      	blx	r8
 8004456:	4306      	orrs	r6, r0
 8004458:	3568      	adds	r5, #104	@ 0x68
 800445a:	e7e9      	b.n	8004430 <_fwalk_sglue+0x10>

0800445c <siprintf>:
 800445c:	b40e      	push	{r1, r2, r3}
 800445e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004462:	b500      	push	{lr}
 8004464:	b09c      	sub	sp, #112	@ 0x70
 8004466:	ab1d      	add	r3, sp, #116	@ 0x74
 8004468:	9002      	str	r0, [sp, #8]
 800446a:	9006      	str	r0, [sp, #24]
 800446c:	9107      	str	r1, [sp, #28]
 800446e:	9104      	str	r1, [sp, #16]
 8004470:	4808      	ldr	r0, [pc, #32]	@ (8004494 <siprintf+0x38>)
 8004472:	4909      	ldr	r1, [pc, #36]	@ (8004498 <siprintf+0x3c>)
 8004474:	f853 2b04 	ldr.w	r2, [r3], #4
 8004478:	9105      	str	r1, [sp, #20]
 800447a:	6800      	ldr	r0, [r0, #0]
 800447c:	a902      	add	r1, sp, #8
 800447e:	9301      	str	r3, [sp, #4]
 8004480:	f002 fbb0 	bl	8006be4 <_svfiprintf_r>
 8004484:	2200      	movs	r2, #0
 8004486:	9b02      	ldr	r3, [sp, #8]
 8004488:	701a      	strb	r2, [r3, #0]
 800448a:	b01c      	add	sp, #112	@ 0x70
 800448c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004490:	b003      	add	sp, #12
 8004492:	4770      	bx	lr
 8004494:	20000018 	.word	0x20000018
 8004498:	ffff0208 	.word	0xffff0208

0800449c <__sread>:
 800449c:	b510      	push	{r4, lr}
 800449e:	460c      	mov	r4, r1
 80044a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044a4:	f000 f86c 	bl	8004580 <_read_r>
 80044a8:	2800      	cmp	r0, #0
 80044aa:	bfab      	itete	ge
 80044ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80044ae:	89a3      	ldrhlt	r3, [r4, #12]
 80044b0:	181b      	addge	r3, r3, r0
 80044b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80044b6:	bfac      	ite	ge
 80044b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80044ba:	81a3      	strhlt	r3, [r4, #12]
 80044bc:	bd10      	pop	{r4, pc}

080044be <__swrite>:
 80044be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044c2:	461f      	mov	r7, r3
 80044c4:	898b      	ldrh	r3, [r1, #12]
 80044c6:	4605      	mov	r5, r0
 80044c8:	05db      	lsls	r3, r3, #23
 80044ca:	460c      	mov	r4, r1
 80044cc:	4616      	mov	r6, r2
 80044ce:	d505      	bpl.n	80044dc <__swrite+0x1e>
 80044d0:	2302      	movs	r3, #2
 80044d2:	2200      	movs	r2, #0
 80044d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044d8:	f000 f840 	bl	800455c <_lseek_r>
 80044dc:	89a3      	ldrh	r3, [r4, #12]
 80044de:	4632      	mov	r2, r6
 80044e0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80044e4:	81a3      	strh	r3, [r4, #12]
 80044e6:	4628      	mov	r0, r5
 80044e8:	463b      	mov	r3, r7
 80044ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80044ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80044f2:	f000 b857 	b.w	80045a4 <_write_r>

080044f6 <__sseek>:
 80044f6:	b510      	push	{r4, lr}
 80044f8:	460c      	mov	r4, r1
 80044fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044fe:	f000 f82d 	bl	800455c <_lseek_r>
 8004502:	1c43      	adds	r3, r0, #1
 8004504:	89a3      	ldrh	r3, [r4, #12]
 8004506:	bf15      	itete	ne
 8004508:	6560      	strne	r0, [r4, #84]	@ 0x54
 800450a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800450e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004512:	81a3      	strheq	r3, [r4, #12]
 8004514:	bf18      	it	ne
 8004516:	81a3      	strhne	r3, [r4, #12]
 8004518:	bd10      	pop	{r4, pc}

0800451a <__sclose>:
 800451a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800451e:	f000 b80d 	b.w	800453c <_close_r>

08004522 <memset>:
 8004522:	4603      	mov	r3, r0
 8004524:	4402      	add	r2, r0
 8004526:	4293      	cmp	r3, r2
 8004528:	d100      	bne.n	800452c <memset+0xa>
 800452a:	4770      	bx	lr
 800452c:	f803 1b01 	strb.w	r1, [r3], #1
 8004530:	e7f9      	b.n	8004526 <memset+0x4>
	...

08004534 <_localeconv_r>:
 8004534:	4800      	ldr	r0, [pc, #0]	@ (8004538 <_localeconv_r+0x4>)
 8004536:	4770      	bx	lr
 8004538:	20000158 	.word	0x20000158

0800453c <_close_r>:
 800453c:	b538      	push	{r3, r4, r5, lr}
 800453e:	2300      	movs	r3, #0
 8004540:	4d05      	ldr	r5, [pc, #20]	@ (8004558 <_close_r+0x1c>)
 8004542:	4604      	mov	r4, r0
 8004544:	4608      	mov	r0, r1
 8004546:	602b      	str	r3, [r5, #0]
 8004548:	f7fe ff49 	bl	80033de <_close>
 800454c:	1c43      	adds	r3, r0, #1
 800454e:	d102      	bne.n	8004556 <_close_r+0x1a>
 8004550:	682b      	ldr	r3, [r5, #0]
 8004552:	b103      	cbz	r3, 8004556 <_close_r+0x1a>
 8004554:	6023      	str	r3, [r4, #0]
 8004556:	bd38      	pop	{r3, r4, r5, pc}
 8004558:	200003c0 	.word	0x200003c0

0800455c <_lseek_r>:
 800455c:	b538      	push	{r3, r4, r5, lr}
 800455e:	4604      	mov	r4, r0
 8004560:	4608      	mov	r0, r1
 8004562:	4611      	mov	r1, r2
 8004564:	2200      	movs	r2, #0
 8004566:	4d05      	ldr	r5, [pc, #20]	@ (800457c <_lseek_r+0x20>)
 8004568:	602a      	str	r2, [r5, #0]
 800456a:	461a      	mov	r2, r3
 800456c:	f7fe ff5b 	bl	8003426 <_lseek>
 8004570:	1c43      	adds	r3, r0, #1
 8004572:	d102      	bne.n	800457a <_lseek_r+0x1e>
 8004574:	682b      	ldr	r3, [r5, #0]
 8004576:	b103      	cbz	r3, 800457a <_lseek_r+0x1e>
 8004578:	6023      	str	r3, [r4, #0]
 800457a:	bd38      	pop	{r3, r4, r5, pc}
 800457c:	200003c0 	.word	0x200003c0

08004580 <_read_r>:
 8004580:	b538      	push	{r3, r4, r5, lr}
 8004582:	4604      	mov	r4, r0
 8004584:	4608      	mov	r0, r1
 8004586:	4611      	mov	r1, r2
 8004588:	2200      	movs	r2, #0
 800458a:	4d05      	ldr	r5, [pc, #20]	@ (80045a0 <_read_r+0x20>)
 800458c:	602a      	str	r2, [r5, #0]
 800458e:	461a      	mov	r2, r3
 8004590:	f7fe feec 	bl	800336c <_read>
 8004594:	1c43      	adds	r3, r0, #1
 8004596:	d102      	bne.n	800459e <_read_r+0x1e>
 8004598:	682b      	ldr	r3, [r5, #0]
 800459a:	b103      	cbz	r3, 800459e <_read_r+0x1e>
 800459c:	6023      	str	r3, [r4, #0]
 800459e:	bd38      	pop	{r3, r4, r5, pc}
 80045a0:	200003c0 	.word	0x200003c0

080045a4 <_write_r>:
 80045a4:	b538      	push	{r3, r4, r5, lr}
 80045a6:	4604      	mov	r4, r0
 80045a8:	4608      	mov	r0, r1
 80045aa:	4611      	mov	r1, r2
 80045ac:	2200      	movs	r2, #0
 80045ae:	4d05      	ldr	r5, [pc, #20]	@ (80045c4 <_write_r+0x20>)
 80045b0:	602a      	str	r2, [r5, #0]
 80045b2:	461a      	mov	r2, r3
 80045b4:	f7fe fef7 	bl	80033a6 <_write>
 80045b8:	1c43      	adds	r3, r0, #1
 80045ba:	d102      	bne.n	80045c2 <_write_r+0x1e>
 80045bc:	682b      	ldr	r3, [r5, #0]
 80045be:	b103      	cbz	r3, 80045c2 <_write_r+0x1e>
 80045c0:	6023      	str	r3, [r4, #0]
 80045c2:	bd38      	pop	{r3, r4, r5, pc}
 80045c4:	200003c0 	.word	0x200003c0

080045c8 <__errno>:
 80045c8:	4b01      	ldr	r3, [pc, #4]	@ (80045d0 <__errno+0x8>)
 80045ca:	6818      	ldr	r0, [r3, #0]
 80045cc:	4770      	bx	lr
 80045ce:	bf00      	nop
 80045d0:	20000018 	.word	0x20000018

080045d4 <__libc_init_array>:
 80045d4:	b570      	push	{r4, r5, r6, lr}
 80045d6:	2600      	movs	r6, #0
 80045d8:	4d0c      	ldr	r5, [pc, #48]	@ (800460c <__libc_init_array+0x38>)
 80045da:	4c0d      	ldr	r4, [pc, #52]	@ (8004610 <__libc_init_array+0x3c>)
 80045dc:	1b64      	subs	r4, r4, r5
 80045de:	10a4      	asrs	r4, r4, #2
 80045e0:	42a6      	cmp	r6, r4
 80045e2:	d109      	bne.n	80045f8 <__libc_init_array+0x24>
 80045e4:	f003 fb66 	bl	8007cb4 <_init>
 80045e8:	2600      	movs	r6, #0
 80045ea:	4d0a      	ldr	r5, [pc, #40]	@ (8004614 <__libc_init_array+0x40>)
 80045ec:	4c0a      	ldr	r4, [pc, #40]	@ (8004618 <__libc_init_array+0x44>)
 80045ee:	1b64      	subs	r4, r4, r5
 80045f0:	10a4      	asrs	r4, r4, #2
 80045f2:	42a6      	cmp	r6, r4
 80045f4:	d105      	bne.n	8004602 <__libc_init_array+0x2e>
 80045f6:	bd70      	pop	{r4, r5, r6, pc}
 80045f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80045fc:	4798      	blx	r3
 80045fe:	3601      	adds	r6, #1
 8004600:	e7ee      	b.n	80045e0 <__libc_init_array+0xc>
 8004602:	f855 3b04 	ldr.w	r3, [r5], #4
 8004606:	4798      	blx	r3
 8004608:	3601      	adds	r6, #1
 800460a:	e7f2      	b.n	80045f2 <__libc_init_array+0x1e>
 800460c:	08008178 	.word	0x08008178
 8004610:	08008178 	.word	0x08008178
 8004614:	08008178 	.word	0x08008178
 8004618:	0800817c 	.word	0x0800817c

0800461c <__retarget_lock_init_recursive>:
 800461c:	4770      	bx	lr

0800461e <__retarget_lock_acquire_recursive>:
 800461e:	4770      	bx	lr

08004620 <__retarget_lock_release_recursive>:
 8004620:	4770      	bx	lr

08004622 <memchr>:
 8004622:	4603      	mov	r3, r0
 8004624:	b510      	push	{r4, lr}
 8004626:	b2c9      	uxtb	r1, r1
 8004628:	4402      	add	r2, r0
 800462a:	4293      	cmp	r3, r2
 800462c:	4618      	mov	r0, r3
 800462e:	d101      	bne.n	8004634 <memchr+0x12>
 8004630:	2000      	movs	r0, #0
 8004632:	e003      	b.n	800463c <memchr+0x1a>
 8004634:	7804      	ldrb	r4, [r0, #0]
 8004636:	3301      	adds	r3, #1
 8004638:	428c      	cmp	r4, r1
 800463a:	d1f6      	bne.n	800462a <memchr+0x8>
 800463c:	bd10      	pop	{r4, pc}
	...

08004640 <nanf>:
 8004640:	4800      	ldr	r0, [pc, #0]	@ (8004644 <nanf+0x4>)
 8004642:	4770      	bx	lr
 8004644:	7fc00000 	.word	0x7fc00000

08004648 <quorem>:
 8004648:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800464c:	6903      	ldr	r3, [r0, #16]
 800464e:	690c      	ldr	r4, [r1, #16]
 8004650:	4607      	mov	r7, r0
 8004652:	42a3      	cmp	r3, r4
 8004654:	db7e      	blt.n	8004754 <quorem+0x10c>
 8004656:	3c01      	subs	r4, #1
 8004658:	00a3      	lsls	r3, r4, #2
 800465a:	f100 0514 	add.w	r5, r0, #20
 800465e:	f101 0814 	add.w	r8, r1, #20
 8004662:	9300      	str	r3, [sp, #0]
 8004664:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004668:	9301      	str	r3, [sp, #4]
 800466a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800466e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004672:	3301      	adds	r3, #1
 8004674:	429a      	cmp	r2, r3
 8004676:	fbb2 f6f3 	udiv	r6, r2, r3
 800467a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800467e:	d32e      	bcc.n	80046de <quorem+0x96>
 8004680:	f04f 0a00 	mov.w	sl, #0
 8004684:	46c4      	mov	ip, r8
 8004686:	46ae      	mov	lr, r5
 8004688:	46d3      	mov	fp, sl
 800468a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800468e:	b298      	uxth	r0, r3
 8004690:	fb06 a000 	mla	r0, r6, r0, sl
 8004694:	0c1b      	lsrs	r3, r3, #16
 8004696:	0c02      	lsrs	r2, r0, #16
 8004698:	fb06 2303 	mla	r3, r6, r3, r2
 800469c:	f8de 2000 	ldr.w	r2, [lr]
 80046a0:	b280      	uxth	r0, r0
 80046a2:	b292      	uxth	r2, r2
 80046a4:	1a12      	subs	r2, r2, r0
 80046a6:	445a      	add	r2, fp
 80046a8:	f8de 0000 	ldr.w	r0, [lr]
 80046ac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80046b0:	b29b      	uxth	r3, r3
 80046b2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80046b6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80046ba:	b292      	uxth	r2, r2
 80046bc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80046c0:	45e1      	cmp	r9, ip
 80046c2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80046c6:	f84e 2b04 	str.w	r2, [lr], #4
 80046ca:	d2de      	bcs.n	800468a <quorem+0x42>
 80046cc:	9b00      	ldr	r3, [sp, #0]
 80046ce:	58eb      	ldr	r3, [r5, r3]
 80046d0:	b92b      	cbnz	r3, 80046de <quorem+0x96>
 80046d2:	9b01      	ldr	r3, [sp, #4]
 80046d4:	3b04      	subs	r3, #4
 80046d6:	429d      	cmp	r5, r3
 80046d8:	461a      	mov	r2, r3
 80046da:	d32f      	bcc.n	800473c <quorem+0xf4>
 80046dc:	613c      	str	r4, [r7, #16]
 80046de:	4638      	mov	r0, r7
 80046e0:	f001 f9c2 	bl	8005a68 <__mcmp>
 80046e4:	2800      	cmp	r0, #0
 80046e6:	db25      	blt.n	8004734 <quorem+0xec>
 80046e8:	4629      	mov	r1, r5
 80046ea:	2000      	movs	r0, #0
 80046ec:	f858 2b04 	ldr.w	r2, [r8], #4
 80046f0:	f8d1 c000 	ldr.w	ip, [r1]
 80046f4:	fa1f fe82 	uxth.w	lr, r2
 80046f8:	fa1f f38c 	uxth.w	r3, ip
 80046fc:	eba3 030e 	sub.w	r3, r3, lr
 8004700:	4403      	add	r3, r0
 8004702:	0c12      	lsrs	r2, r2, #16
 8004704:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004708:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800470c:	b29b      	uxth	r3, r3
 800470e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004712:	45c1      	cmp	r9, r8
 8004714:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004718:	f841 3b04 	str.w	r3, [r1], #4
 800471c:	d2e6      	bcs.n	80046ec <quorem+0xa4>
 800471e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004722:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004726:	b922      	cbnz	r2, 8004732 <quorem+0xea>
 8004728:	3b04      	subs	r3, #4
 800472a:	429d      	cmp	r5, r3
 800472c:	461a      	mov	r2, r3
 800472e:	d30b      	bcc.n	8004748 <quorem+0x100>
 8004730:	613c      	str	r4, [r7, #16]
 8004732:	3601      	adds	r6, #1
 8004734:	4630      	mov	r0, r6
 8004736:	b003      	add	sp, #12
 8004738:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800473c:	6812      	ldr	r2, [r2, #0]
 800473e:	3b04      	subs	r3, #4
 8004740:	2a00      	cmp	r2, #0
 8004742:	d1cb      	bne.n	80046dc <quorem+0x94>
 8004744:	3c01      	subs	r4, #1
 8004746:	e7c6      	b.n	80046d6 <quorem+0x8e>
 8004748:	6812      	ldr	r2, [r2, #0]
 800474a:	3b04      	subs	r3, #4
 800474c:	2a00      	cmp	r2, #0
 800474e:	d1ef      	bne.n	8004730 <quorem+0xe8>
 8004750:	3c01      	subs	r4, #1
 8004752:	e7ea      	b.n	800472a <quorem+0xe2>
 8004754:	2000      	movs	r0, #0
 8004756:	e7ee      	b.n	8004736 <quorem+0xee>

08004758 <_dtoa_r>:
 8004758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800475c:	4614      	mov	r4, r2
 800475e:	461d      	mov	r5, r3
 8004760:	69c7      	ldr	r7, [r0, #28]
 8004762:	b097      	sub	sp, #92	@ 0x5c
 8004764:	4683      	mov	fp, r0
 8004766:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800476a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800476c:	b97f      	cbnz	r7, 800478e <_dtoa_r+0x36>
 800476e:	2010      	movs	r0, #16
 8004770:	f000 fe02 	bl	8005378 <malloc>
 8004774:	4602      	mov	r2, r0
 8004776:	f8cb 001c 	str.w	r0, [fp, #28]
 800477a:	b920      	cbnz	r0, 8004786 <_dtoa_r+0x2e>
 800477c:	21ef      	movs	r1, #239	@ 0xef
 800477e:	4ba8      	ldr	r3, [pc, #672]	@ (8004a20 <_dtoa_r+0x2c8>)
 8004780:	48a8      	ldr	r0, [pc, #672]	@ (8004a24 <_dtoa_r+0x2cc>)
 8004782:	f002 fc23 	bl	8006fcc <__assert_func>
 8004786:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800478a:	6007      	str	r7, [r0, #0]
 800478c:	60c7      	str	r7, [r0, #12]
 800478e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004792:	6819      	ldr	r1, [r3, #0]
 8004794:	b159      	cbz	r1, 80047ae <_dtoa_r+0x56>
 8004796:	685a      	ldr	r2, [r3, #4]
 8004798:	2301      	movs	r3, #1
 800479a:	4093      	lsls	r3, r2
 800479c:	604a      	str	r2, [r1, #4]
 800479e:	608b      	str	r3, [r1, #8]
 80047a0:	4658      	mov	r0, fp
 80047a2:	f000 fedf 	bl	8005564 <_Bfree>
 80047a6:	2200      	movs	r2, #0
 80047a8:	f8db 301c 	ldr.w	r3, [fp, #28]
 80047ac:	601a      	str	r2, [r3, #0]
 80047ae:	1e2b      	subs	r3, r5, #0
 80047b0:	bfaf      	iteee	ge
 80047b2:	2300      	movge	r3, #0
 80047b4:	2201      	movlt	r2, #1
 80047b6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80047ba:	9303      	strlt	r3, [sp, #12]
 80047bc:	bfa8      	it	ge
 80047be:	6033      	strge	r3, [r6, #0]
 80047c0:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80047c4:	4b98      	ldr	r3, [pc, #608]	@ (8004a28 <_dtoa_r+0x2d0>)
 80047c6:	bfb8      	it	lt
 80047c8:	6032      	strlt	r2, [r6, #0]
 80047ca:	ea33 0308 	bics.w	r3, r3, r8
 80047ce:	d112      	bne.n	80047f6 <_dtoa_r+0x9e>
 80047d0:	f242 730f 	movw	r3, #9999	@ 0x270f
 80047d4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80047d6:	6013      	str	r3, [r2, #0]
 80047d8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80047dc:	4323      	orrs	r3, r4
 80047de:	f000 8550 	beq.w	8005282 <_dtoa_r+0xb2a>
 80047e2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80047e4:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8004a2c <_dtoa_r+0x2d4>
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	f000 8552 	beq.w	8005292 <_dtoa_r+0xb3a>
 80047ee:	f10a 0303 	add.w	r3, sl, #3
 80047f2:	f000 bd4c 	b.w	800528e <_dtoa_r+0xb36>
 80047f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80047fa:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80047fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004802:	2200      	movs	r2, #0
 8004804:	2300      	movs	r3, #0
 8004806:	f7fc f8cf 	bl	80009a8 <__aeabi_dcmpeq>
 800480a:	4607      	mov	r7, r0
 800480c:	b158      	cbz	r0, 8004826 <_dtoa_r+0xce>
 800480e:	2301      	movs	r3, #1
 8004810:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004812:	6013      	str	r3, [r2, #0]
 8004814:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004816:	b113      	cbz	r3, 800481e <_dtoa_r+0xc6>
 8004818:	4b85      	ldr	r3, [pc, #532]	@ (8004a30 <_dtoa_r+0x2d8>)
 800481a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800481c:	6013      	str	r3, [r2, #0]
 800481e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8004a34 <_dtoa_r+0x2dc>
 8004822:	f000 bd36 	b.w	8005292 <_dtoa_r+0xb3a>
 8004826:	ab14      	add	r3, sp, #80	@ 0x50
 8004828:	9301      	str	r3, [sp, #4]
 800482a:	ab15      	add	r3, sp, #84	@ 0x54
 800482c:	9300      	str	r3, [sp, #0]
 800482e:	4658      	mov	r0, fp
 8004830:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8004834:	f001 fa30 	bl	8005c98 <__d2b>
 8004838:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800483c:	4681      	mov	r9, r0
 800483e:	2e00      	cmp	r6, #0
 8004840:	d077      	beq.n	8004932 <_dtoa_r+0x1da>
 8004842:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004846:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004848:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800484c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004850:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004854:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004858:	9712      	str	r7, [sp, #72]	@ 0x48
 800485a:	4619      	mov	r1, r3
 800485c:	2200      	movs	r2, #0
 800485e:	4b76      	ldr	r3, [pc, #472]	@ (8004a38 <_dtoa_r+0x2e0>)
 8004860:	f7fb fc82 	bl	8000168 <__aeabi_dsub>
 8004864:	a368      	add	r3, pc, #416	@ (adr r3, 8004a08 <_dtoa_r+0x2b0>)
 8004866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800486a:	f7fb fe35 	bl	80004d8 <__aeabi_dmul>
 800486e:	a368      	add	r3, pc, #416	@ (adr r3, 8004a10 <_dtoa_r+0x2b8>)
 8004870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004874:	f7fb fc7a 	bl	800016c <__adddf3>
 8004878:	4604      	mov	r4, r0
 800487a:	4630      	mov	r0, r6
 800487c:	460d      	mov	r5, r1
 800487e:	f7fb fdc1 	bl	8000404 <__aeabi_i2d>
 8004882:	a365      	add	r3, pc, #404	@ (adr r3, 8004a18 <_dtoa_r+0x2c0>)
 8004884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004888:	f7fb fe26 	bl	80004d8 <__aeabi_dmul>
 800488c:	4602      	mov	r2, r0
 800488e:	460b      	mov	r3, r1
 8004890:	4620      	mov	r0, r4
 8004892:	4629      	mov	r1, r5
 8004894:	f7fb fc6a 	bl	800016c <__adddf3>
 8004898:	4604      	mov	r4, r0
 800489a:	460d      	mov	r5, r1
 800489c:	f7fc f8cc 	bl	8000a38 <__aeabi_d2iz>
 80048a0:	2200      	movs	r2, #0
 80048a2:	4607      	mov	r7, r0
 80048a4:	2300      	movs	r3, #0
 80048a6:	4620      	mov	r0, r4
 80048a8:	4629      	mov	r1, r5
 80048aa:	f7fc f887 	bl	80009bc <__aeabi_dcmplt>
 80048ae:	b140      	cbz	r0, 80048c2 <_dtoa_r+0x16a>
 80048b0:	4638      	mov	r0, r7
 80048b2:	f7fb fda7 	bl	8000404 <__aeabi_i2d>
 80048b6:	4622      	mov	r2, r4
 80048b8:	462b      	mov	r3, r5
 80048ba:	f7fc f875 	bl	80009a8 <__aeabi_dcmpeq>
 80048be:	b900      	cbnz	r0, 80048c2 <_dtoa_r+0x16a>
 80048c0:	3f01      	subs	r7, #1
 80048c2:	2f16      	cmp	r7, #22
 80048c4:	d853      	bhi.n	800496e <_dtoa_r+0x216>
 80048c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80048ca:	4b5c      	ldr	r3, [pc, #368]	@ (8004a3c <_dtoa_r+0x2e4>)
 80048cc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80048d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048d4:	f7fc f872 	bl	80009bc <__aeabi_dcmplt>
 80048d8:	2800      	cmp	r0, #0
 80048da:	d04a      	beq.n	8004972 <_dtoa_r+0x21a>
 80048dc:	2300      	movs	r3, #0
 80048de:	3f01      	subs	r7, #1
 80048e0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80048e2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80048e4:	1b9b      	subs	r3, r3, r6
 80048e6:	1e5a      	subs	r2, r3, #1
 80048e8:	bf46      	itte	mi
 80048ea:	f1c3 0801 	rsbmi	r8, r3, #1
 80048ee:	2300      	movmi	r3, #0
 80048f0:	f04f 0800 	movpl.w	r8, #0
 80048f4:	9209      	str	r2, [sp, #36]	@ 0x24
 80048f6:	bf48      	it	mi
 80048f8:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80048fa:	2f00      	cmp	r7, #0
 80048fc:	db3b      	blt.n	8004976 <_dtoa_r+0x21e>
 80048fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004900:	970e      	str	r7, [sp, #56]	@ 0x38
 8004902:	443b      	add	r3, r7
 8004904:	9309      	str	r3, [sp, #36]	@ 0x24
 8004906:	2300      	movs	r3, #0
 8004908:	930a      	str	r3, [sp, #40]	@ 0x28
 800490a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800490c:	2b09      	cmp	r3, #9
 800490e:	d866      	bhi.n	80049de <_dtoa_r+0x286>
 8004910:	2b05      	cmp	r3, #5
 8004912:	bfc4      	itt	gt
 8004914:	3b04      	subgt	r3, #4
 8004916:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8004918:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800491a:	bfc8      	it	gt
 800491c:	2400      	movgt	r4, #0
 800491e:	f1a3 0302 	sub.w	r3, r3, #2
 8004922:	bfd8      	it	le
 8004924:	2401      	movle	r4, #1
 8004926:	2b03      	cmp	r3, #3
 8004928:	d864      	bhi.n	80049f4 <_dtoa_r+0x29c>
 800492a:	e8df f003 	tbb	[pc, r3]
 800492e:	382b      	.short	0x382b
 8004930:	5636      	.short	0x5636
 8004932:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004936:	441e      	add	r6, r3
 8004938:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800493c:	2b20      	cmp	r3, #32
 800493e:	bfc1      	itttt	gt
 8004940:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004944:	fa08 f803 	lslgt.w	r8, r8, r3
 8004948:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800494c:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004950:	bfd6      	itet	le
 8004952:	f1c3 0320 	rsble	r3, r3, #32
 8004956:	ea48 0003 	orrgt.w	r0, r8, r3
 800495a:	fa04 f003 	lslle.w	r0, r4, r3
 800495e:	f7fb fd41 	bl	80003e4 <__aeabi_ui2d>
 8004962:	2201      	movs	r2, #1
 8004964:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004968:	3e01      	subs	r6, #1
 800496a:	9212      	str	r2, [sp, #72]	@ 0x48
 800496c:	e775      	b.n	800485a <_dtoa_r+0x102>
 800496e:	2301      	movs	r3, #1
 8004970:	e7b6      	b.n	80048e0 <_dtoa_r+0x188>
 8004972:	900f      	str	r0, [sp, #60]	@ 0x3c
 8004974:	e7b5      	b.n	80048e2 <_dtoa_r+0x18a>
 8004976:	427b      	negs	r3, r7
 8004978:	930a      	str	r3, [sp, #40]	@ 0x28
 800497a:	2300      	movs	r3, #0
 800497c:	eba8 0807 	sub.w	r8, r8, r7
 8004980:	930e      	str	r3, [sp, #56]	@ 0x38
 8004982:	e7c2      	b.n	800490a <_dtoa_r+0x1b2>
 8004984:	2300      	movs	r3, #0
 8004986:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004988:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800498a:	2b00      	cmp	r3, #0
 800498c:	dc35      	bgt.n	80049fa <_dtoa_r+0x2a2>
 800498e:	2301      	movs	r3, #1
 8004990:	461a      	mov	r2, r3
 8004992:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004996:	9221      	str	r2, [sp, #132]	@ 0x84
 8004998:	e00b      	b.n	80049b2 <_dtoa_r+0x25a>
 800499a:	2301      	movs	r3, #1
 800499c:	e7f3      	b.n	8004986 <_dtoa_r+0x22e>
 800499e:	2300      	movs	r3, #0
 80049a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80049a2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80049a4:	18fb      	adds	r3, r7, r3
 80049a6:	9308      	str	r3, [sp, #32]
 80049a8:	3301      	adds	r3, #1
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	9307      	str	r3, [sp, #28]
 80049ae:	bfb8      	it	lt
 80049b0:	2301      	movlt	r3, #1
 80049b2:	2100      	movs	r1, #0
 80049b4:	2204      	movs	r2, #4
 80049b6:	f8db 001c 	ldr.w	r0, [fp, #28]
 80049ba:	f102 0514 	add.w	r5, r2, #20
 80049be:	429d      	cmp	r5, r3
 80049c0:	d91f      	bls.n	8004a02 <_dtoa_r+0x2aa>
 80049c2:	6041      	str	r1, [r0, #4]
 80049c4:	4658      	mov	r0, fp
 80049c6:	f000 fd8d 	bl	80054e4 <_Balloc>
 80049ca:	4682      	mov	sl, r0
 80049cc:	2800      	cmp	r0, #0
 80049ce:	d139      	bne.n	8004a44 <_dtoa_r+0x2ec>
 80049d0:	4602      	mov	r2, r0
 80049d2:	f240 11af 	movw	r1, #431	@ 0x1af
 80049d6:	4b1a      	ldr	r3, [pc, #104]	@ (8004a40 <_dtoa_r+0x2e8>)
 80049d8:	e6d2      	b.n	8004780 <_dtoa_r+0x28>
 80049da:	2301      	movs	r3, #1
 80049dc:	e7e0      	b.n	80049a0 <_dtoa_r+0x248>
 80049de:	2401      	movs	r4, #1
 80049e0:	2300      	movs	r3, #0
 80049e2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80049e4:	9320      	str	r3, [sp, #128]	@ 0x80
 80049e6:	f04f 33ff 	mov.w	r3, #4294967295
 80049ea:	2200      	movs	r2, #0
 80049ec:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80049f0:	2312      	movs	r3, #18
 80049f2:	e7d0      	b.n	8004996 <_dtoa_r+0x23e>
 80049f4:	2301      	movs	r3, #1
 80049f6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80049f8:	e7f5      	b.n	80049e6 <_dtoa_r+0x28e>
 80049fa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80049fc:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004a00:	e7d7      	b.n	80049b2 <_dtoa_r+0x25a>
 8004a02:	3101      	adds	r1, #1
 8004a04:	0052      	lsls	r2, r2, #1
 8004a06:	e7d8      	b.n	80049ba <_dtoa_r+0x262>
 8004a08:	636f4361 	.word	0x636f4361
 8004a0c:	3fd287a7 	.word	0x3fd287a7
 8004a10:	8b60c8b3 	.word	0x8b60c8b3
 8004a14:	3fc68a28 	.word	0x3fc68a28
 8004a18:	509f79fb 	.word	0x509f79fb
 8004a1c:	3fd34413 	.word	0x3fd34413
 8004a20:	08007d86 	.word	0x08007d86
 8004a24:	08007d9d 	.word	0x08007d9d
 8004a28:	7ff00000 	.word	0x7ff00000
 8004a2c:	08007d82 	.word	0x08007d82
 8004a30:	08007d51 	.word	0x08007d51
 8004a34:	08007d50 	.word	0x08007d50
 8004a38:	3ff80000 	.word	0x3ff80000
 8004a3c:	08007e98 	.word	0x08007e98
 8004a40:	08007df5 	.word	0x08007df5
 8004a44:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004a48:	6018      	str	r0, [r3, #0]
 8004a4a:	9b07      	ldr	r3, [sp, #28]
 8004a4c:	2b0e      	cmp	r3, #14
 8004a4e:	f200 80a4 	bhi.w	8004b9a <_dtoa_r+0x442>
 8004a52:	2c00      	cmp	r4, #0
 8004a54:	f000 80a1 	beq.w	8004b9a <_dtoa_r+0x442>
 8004a58:	2f00      	cmp	r7, #0
 8004a5a:	dd33      	ble.n	8004ac4 <_dtoa_r+0x36c>
 8004a5c:	4b86      	ldr	r3, [pc, #536]	@ (8004c78 <_dtoa_r+0x520>)
 8004a5e:	f007 020f 	and.w	r2, r7, #15
 8004a62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004a66:	05f8      	lsls	r0, r7, #23
 8004a68:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004a6c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004a70:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004a74:	d516      	bpl.n	8004aa4 <_dtoa_r+0x34c>
 8004a76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004a7a:	4b80      	ldr	r3, [pc, #512]	@ (8004c7c <_dtoa_r+0x524>)
 8004a7c:	2603      	movs	r6, #3
 8004a7e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004a82:	f7fb fe53 	bl	800072c <__aeabi_ddiv>
 8004a86:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004a8a:	f004 040f 	and.w	r4, r4, #15
 8004a8e:	4d7b      	ldr	r5, [pc, #492]	@ (8004c7c <_dtoa_r+0x524>)
 8004a90:	b954      	cbnz	r4, 8004aa8 <_dtoa_r+0x350>
 8004a92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004a9a:	f7fb fe47 	bl	800072c <__aeabi_ddiv>
 8004a9e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004aa2:	e028      	b.n	8004af6 <_dtoa_r+0x39e>
 8004aa4:	2602      	movs	r6, #2
 8004aa6:	e7f2      	b.n	8004a8e <_dtoa_r+0x336>
 8004aa8:	07e1      	lsls	r1, r4, #31
 8004aaa:	d508      	bpl.n	8004abe <_dtoa_r+0x366>
 8004aac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ab0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004ab4:	f7fb fd10 	bl	80004d8 <__aeabi_dmul>
 8004ab8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004abc:	3601      	adds	r6, #1
 8004abe:	1064      	asrs	r4, r4, #1
 8004ac0:	3508      	adds	r5, #8
 8004ac2:	e7e5      	b.n	8004a90 <_dtoa_r+0x338>
 8004ac4:	f000 80d2 	beq.w	8004c6c <_dtoa_r+0x514>
 8004ac8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004acc:	427c      	negs	r4, r7
 8004ace:	4b6a      	ldr	r3, [pc, #424]	@ (8004c78 <_dtoa_r+0x520>)
 8004ad0:	f004 020f 	and.w	r2, r4, #15
 8004ad4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004adc:	f7fb fcfc 	bl	80004d8 <__aeabi_dmul>
 8004ae0:	2602      	movs	r6, #2
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004ae8:	4d64      	ldr	r5, [pc, #400]	@ (8004c7c <_dtoa_r+0x524>)
 8004aea:	1124      	asrs	r4, r4, #4
 8004aec:	2c00      	cmp	r4, #0
 8004aee:	f040 80b2 	bne.w	8004c56 <_dtoa_r+0x4fe>
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d1d3      	bne.n	8004a9e <_dtoa_r+0x346>
 8004af6:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004afa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	f000 80b7 	beq.w	8004c70 <_dtoa_r+0x518>
 8004b02:	2200      	movs	r2, #0
 8004b04:	4620      	mov	r0, r4
 8004b06:	4629      	mov	r1, r5
 8004b08:	4b5d      	ldr	r3, [pc, #372]	@ (8004c80 <_dtoa_r+0x528>)
 8004b0a:	f7fb ff57 	bl	80009bc <__aeabi_dcmplt>
 8004b0e:	2800      	cmp	r0, #0
 8004b10:	f000 80ae 	beq.w	8004c70 <_dtoa_r+0x518>
 8004b14:	9b07      	ldr	r3, [sp, #28]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	f000 80aa 	beq.w	8004c70 <_dtoa_r+0x518>
 8004b1c:	9b08      	ldr	r3, [sp, #32]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	dd37      	ble.n	8004b92 <_dtoa_r+0x43a>
 8004b22:	1e7b      	subs	r3, r7, #1
 8004b24:	4620      	mov	r0, r4
 8004b26:	9304      	str	r3, [sp, #16]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	4629      	mov	r1, r5
 8004b2c:	4b55      	ldr	r3, [pc, #340]	@ (8004c84 <_dtoa_r+0x52c>)
 8004b2e:	f7fb fcd3 	bl	80004d8 <__aeabi_dmul>
 8004b32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004b36:	9c08      	ldr	r4, [sp, #32]
 8004b38:	3601      	adds	r6, #1
 8004b3a:	4630      	mov	r0, r6
 8004b3c:	f7fb fc62 	bl	8000404 <__aeabi_i2d>
 8004b40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004b44:	f7fb fcc8 	bl	80004d8 <__aeabi_dmul>
 8004b48:	2200      	movs	r2, #0
 8004b4a:	4b4f      	ldr	r3, [pc, #316]	@ (8004c88 <_dtoa_r+0x530>)
 8004b4c:	f7fb fb0e 	bl	800016c <__adddf3>
 8004b50:	4605      	mov	r5, r0
 8004b52:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004b56:	2c00      	cmp	r4, #0
 8004b58:	f040 809a 	bne.w	8004c90 <_dtoa_r+0x538>
 8004b5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004b60:	2200      	movs	r2, #0
 8004b62:	4b4a      	ldr	r3, [pc, #296]	@ (8004c8c <_dtoa_r+0x534>)
 8004b64:	f7fb fb00 	bl	8000168 <__aeabi_dsub>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	460b      	mov	r3, r1
 8004b6c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004b70:	462a      	mov	r2, r5
 8004b72:	4633      	mov	r3, r6
 8004b74:	f7fb ff40 	bl	80009f8 <__aeabi_dcmpgt>
 8004b78:	2800      	cmp	r0, #0
 8004b7a:	f040 828e 	bne.w	800509a <_dtoa_r+0x942>
 8004b7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004b82:	462a      	mov	r2, r5
 8004b84:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004b88:	f7fb ff18 	bl	80009bc <__aeabi_dcmplt>
 8004b8c:	2800      	cmp	r0, #0
 8004b8e:	f040 8127 	bne.w	8004de0 <_dtoa_r+0x688>
 8004b92:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8004b96:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8004b9a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	f2c0 8163 	blt.w	8004e68 <_dtoa_r+0x710>
 8004ba2:	2f0e      	cmp	r7, #14
 8004ba4:	f300 8160 	bgt.w	8004e68 <_dtoa_r+0x710>
 8004ba8:	4b33      	ldr	r3, [pc, #204]	@ (8004c78 <_dtoa_r+0x520>)
 8004baa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004bae:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004bb2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004bb6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	da03      	bge.n	8004bc4 <_dtoa_r+0x46c>
 8004bbc:	9b07      	ldr	r3, [sp, #28]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	f340 8100 	ble.w	8004dc4 <_dtoa_r+0x66c>
 8004bc4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004bc8:	4656      	mov	r6, sl
 8004bca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004bce:	4620      	mov	r0, r4
 8004bd0:	4629      	mov	r1, r5
 8004bd2:	f7fb fdab 	bl	800072c <__aeabi_ddiv>
 8004bd6:	f7fb ff2f 	bl	8000a38 <__aeabi_d2iz>
 8004bda:	4680      	mov	r8, r0
 8004bdc:	f7fb fc12 	bl	8000404 <__aeabi_i2d>
 8004be0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004be4:	f7fb fc78 	bl	80004d8 <__aeabi_dmul>
 8004be8:	4602      	mov	r2, r0
 8004bea:	460b      	mov	r3, r1
 8004bec:	4620      	mov	r0, r4
 8004bee:	4629      	mov	r1, r5
 8004bf0:	f7fb faba 	bl	8000168 <__aeabi_dsub>
 8004bf4:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004bf8:	9d07      	ldr	r5, [sp, #28]
 8004bfa:	f806 4b01 	strb.w	r4, [r6], #1
 8004bfe:	eba6 040a 	sub.w	r4, r6, sl
 8004c02:	42a5      	cmp	r5, r4
 8004c04:	4602      	mov	r2, r0
 8004c06:	460b      	mov	r3, r1
 8004c08:	f040 8116 	bne.w	8004e38 <_dtoa_r+0x6e0>
 8004c0c:	f7fb faae 	bl	800016c <__adddf3>
 8004c10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c14:	4604      	mov	r4, r0
 8004c16:	460d      	mov	r5, r1
 8004c18:	f7fb feee 	bl	80009f8 <__aeabi_dcmpgt>
 8004c1c:	2800      	cmp	r0, #0
 8004c1e:	f040 80f8 	bne.w	8004e12 <_dtoa_r+0x6ba>
 8004c22:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c26:	4620      	mov	r0, r4
 8004c28:	4629      	mov	r1, r5
 8004c2a:	f7fb febd 	bl	80009a8 <__aeabi_dcmpeq>
 8004c2e:	b118      	cbz	r0, 8004c38 <_dtoa_r+0x4e0>
 8004c30:	f018 0f01 	tst.w	r8, #1
 8004c34:	f040 80ed 	bne.w	8004e12 <_dtoa_r+0x6ba>
 8004c38:	4649      	mov	r1, r9
 8004c3a:	4658      	mov	r0, fp
 8004c3c:	f000 fc92 	bl	8005564 <_Bfree>
 8004c40:	2300      	movs	r3, #0
 8004c42:	7033      	strb	r3, [r6, #0]
 8004c44:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8004c46:	3701      	adds	r7, #1
 8004c48:	601f      	str	r7, [r3, #0]
 8004c4a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	f000 8320 	beq.w	8005292 <_dtoa_r+0xb3a>
 8004c52:	601e      	str	r6, [r3, #0]
 8004c54:	e31d      	b.n	8005292 <_dtoa_r+0xb3a>
 8004c56:	07e2      	lsls	r2, r4, #31
 8004c58:	d505      	bpl.n	8004c66 <_dtoa_r+0x50e>
 8004c5a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004c5e:	f7fb fc3b 	bl	80004d8 <__aeabi_dmul>
 8004c62:	2301      	movs	r3, #1
 8004c64:	3601      	adds	r6, #1
 8004c66:	1064      	asrs	r4, r4, #1
 8004c68:	3508      	adds	r5, #8
 8004c6a:	e73f      	b.n	8004aec <_dtoa_r+0x394>
 8004c6c:	2602      	movs	r6, #2
 8004c6e:	e742      	b.n	8004af6 <_dtoa_r+0x39e>
 8004c70:	9c07      	ldr	r4, [sp, #28]
 8004c72:	9704      	str	r7, [sp, #16]
 8004c74:	e761      	b.n	8004b3a <_dtoa_r+0x3e2>
 8004c76:	bf00      	nop
 8004c78:	08007e98 	.word	0x08007e98
 8004c7c:	08007e70 	.word	0x08007e70
 8004c80:	3ff00000 	.word	0x3ff00000
 8004c84:	40240000 	.word	0x40240000
 8004c88:	401c0000 	.word	0x401c0000
 8004c8c:	40140000 	.word	0x40140000
 8004c90:	4b70      	ldr	r3, [pc, #448]	@ (8004e54 <_dtoa_r+0x6fc>)
 8004c92:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004c94:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004c98:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004c9c:	4454      	add	r4, sl
 8004c9e:	2900      	cmp	r1, #0
 8004ca0:	d045      	beq.n	8004d2e <_dtoa_r+0x5d6>
 8004ca2:	2000      	movs	r0, #0
 8004ca4:	496c      	ldr	r1, [pc, #432]	@ (8004e58 <_dtoa_r+0x700>)
 8004ca6:	f7fb fd41 	bl	800072c <__aeabi_ddiv>
 8004caa:	4633      	mov	r3, r6
 8004cac:	462a      	mov	r2, r5
 8004cae:	f7fb fa5b 	bl	8000168 <__aeabi_dsub>
 8004cb2:	4656      	mov	r6, sl
 8004cb4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004cb8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004cbc:	f7fb febc 	bl	8000a38 <__aeabi_d2iz>
 8004cc0:	4605      	mov	r5, r0
 8004cc2:	f7fb fb9f 	bl	8000404 <__aeabi_i2d>
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	460b      	mov	r3, r1
 8004cca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004cce:	f7fb fa4b 	bl	8000168 <__aeabi_dsub>
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	460b      	mov	r3, r1
 8004cd6:	3530      	adds	r5, #48	@ 0x30
 8004cd8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004cdc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004ce0:	f806 5b01 	strb.w	r5, [r6], #1
 8004ce4:	f7fb fe6a 	bl	80009bc <__aeabi_dcmplt>
 8004ce8:	2800      	cmp	r0, #0
 8004cea:	d163      	bne.n	8004db4 <_dtoa_r+0x65c>
 8004cec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004cf0:	2000      	movs	r0, #0
 8004cf2:	495a      	ldr	r1, [pc, #360]	@ (8004e5c <_dtoa_r+0x704>)
 8004cf4:	f7fb fa38 	bl	8000168 <__aeabi_dsub>
 8004cf8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004cfc:	f7fb fe5e 	bl	80009bc <__aeabi_dcmplt>
 8004d00:	2800      	cmp	r0, #0
 8004d02:	f040 8087 	bne.w	8004e14 <_dtoa_r+0x6bc>
 8004d06:	42a6      	cmp	r6, r4
 8004d08:	f43f af43 	beq.w	8004b92 <_dtoa_r+0x43a>
 8004d0c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004d10:	2200      	movs	r2, #0
 8004d12:	4b53      	ldr	r3, [pc, #332]	@ (8004e60 <_dtoa_r+0x708>)
 8004d14:	f7fb fbe0 	bl	80004d8 <__aeabi_dmul>
 8004d18:	2200      	movs	r2, #0
 8004d1a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004d1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d22:	4b4f      	ldr	r3, [pc, #316]	@ (8004e60 <_dtoa_r+0x708>)
 8004d24:	f7fb fbd8 	bl	80004d8 <__aeabi_dmul>
 8004d28:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004d2c:	e7c4      	b.n	8004cb8 <_dtoa_r+0x560>
 8004d2e:	4631      	mov	r1, r6
 8004d30:	4628      	mov	r0, r5
 8004d32:	f7fb fbd1 	bl	80004d8 <__aeabi_dmul>
 8004d36:	4656      	mov	r6, sl
 8004d38:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004d3c:	9413      	str	r4, [sp, #76]	@ 0x4c
 8004d3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d42:	f7fb fe79 	bl	8000a38 <__aeabi_d2iz>
 8004d46:	4605      	mov	r5, r0
 8004d48:	f7fb fb5c 	bl	8000404 <__aeabi_i2d>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	460b      	mov	r3, r1
 8004d50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d54:	f7fb fa08 	bl	8000168 <__aeabi_dsub>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	460b      	mov	r3, r1
 8004d5c:	3530      	adds	r5, #48	@ 0x30
 8004d5e:	f806 5b01 	strb.w	r5, [r6], #1
 8004d62:	42a6      	cmp	r6, r4
 8004d64:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004d68:	f04f 0200 	mov.w	r2, #0
 8004d6c:	d124      	bne.n	8004db8 <_dtoa_r+0x660>
 8004d6e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004d72:	4b39      	ldr	r3, [pc, #228]	@ (8004e58 <_dtoa_r+0x700>)
 8004d74:	f7fb f9fa 	bl	800016c <__adddf3>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	460b      	mov	r3, r1
 8004d7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d80:	f7fb fe3a 	bl	80009f8 <__aeabi_dcmpgt>
 8004d84:	2800      	cmp	r0, #0
 8004d86:	d145      	bne.n	8004e14 <_dtoa_r+0x6bc>
 8004d88:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004d8c:	2000      	movs	r0, #0
 8004d8e:	4932      	ldr	r1, [pc, #200]	@ (8004e58 <_dtoa_r+0x700>)
 8004d90:	f7fb f9ea 	bl	8000168 <__aeabi_dsub>
 8004d94:	4602      	mov	r2, r0
 8004d96:	460b      	mov	r3, r1
 8004d98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d9c:	f7fb fe0e 	bl	80009bc <__aeabi_dcmplt>
 8004da0:	2800      	cmp	r0, #0
 8004da2:	f43f aef6 	beq.w	8004b92 <_dtoa_r+0x43a>
 8004da6:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8004da8:	1e73      	subs	r3, r6, #1
 8004daa:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004dac:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004db0:	2b30      	cmp	r3, #48	@ 0x30
 8004db2:	d0f8      	beq.n	8004da6 <_dtoa_r+0x64e>
 8004db4:	9f04      	ldr	r7, [sp, #16]
 8004db6:	e73f      	b.n	8004c38 <_dtoa_r+0x4e0>
 8004db8:	4b29      	ldr	r3, [pc, #164]	@ (8004e60 <_dtoa_r+0x708>)
 8004dba:	f7fb fb8d 	bl	80004d8 <__aeabi_dmul>
 8004dbe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004dc2:	e7bc      	b.n	8004d3e <_dtoa_r+0x5e6>
 8004dc4:	d10c      	bne.n	8004de0 <_dtoa_r+0x688>
 8004dc6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	4b25      	ldr	r3, [pc, #148]	@ (8004e64 <_dtoa_r+0x70c>)
 8004dce:	f7fb fb83 	bl	80004d8 <__aeabi_dmul>
 8004dd2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004dd6:	f7fb fe05 	bl	80009e4 <__aeabi_dcmpge>
 8004dda:	2800      	cmp	r0, #0
 8004ddc:	f000 815b 	beq.w	8005096 <_dtoa_r+0x93e>
 8004de0:	2400      	movs	r4, #0
 8004de2:	4625      	mov	r5, r4
 8004de4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004de6:	4656      	mov	r6, sl
 8004de8:	43db      	mvns	r3, r3
 8004dea:	9304      	str	r3, [sp, #16]
 8004dec:	2700      	movs	r7, #0
 8004dee:	4621      	mov	r1, r4
 8004df0:	4658      	mov	r0, fp
 8004df2:	f000 fbb7 	bl	8005564 <_Bfree>
 8004df6:	2d00      	cmp	r5, #0
 8004df8:	d0dc      	beq.n	8004db4 <_dtoa_r+0x65c>
 8004dfa:	b12f      	cbz	r7, 8004e08 <_dtoa_r+0x6b0>
 8004dfc:	42af      	cmp	r7, r5
 8004dfe:	d003      	beq.n	8004e08 <_dtoa_r+0x6b0>
 8004e00:	4639      	mov	r1, r7
 8004e02:	4658      	mov	r0, fp
 8004e04:	f000 fbae 	bl	8005564 <_Bfree>
 8004e08:	4629      	mov	r1, r5
 8004e0a:	4658      	mov	r0, fp
 8004e0c:	f000 fbaa 	bl	8005564 <_Bfree>
 8004e10:	e7d0      	b.n	8004db4 <_dtoa_r+0x65c>
 8004e12:	9704      	str	r7, [sp, #16]
 8004e14:	4633      	mov	r3, r6
 8004e16:	461e      	mov	r6, r3
 8004e18:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004e1c:	2a39      	cmp	r2, #57	@ 0x39
 8004e1e:	d107      	bne.n	8004e30 <_dtoa_r+0x6d8>
 8004e20:	459a      	cmp	sl, r3
 8004e22:	d1f8      	bne.n	8004e16 <_dtoa_r+0x6be>
 8004e24:	9a04      	ldr	r2, [sp, #16]
 8004e26:	3201      	adds	r2, #1
 8004e28:	9204      	str	r2, [sp, #16]
 8004e2a:	2230      	movs	r2, #48	@ 0x30
 8004e2c:	f88a 2000 	strb.w	r2, [sl]
 8004e30:	781a      	ldrb	r2, [r3, #0]
 8004e32:	3201      	adds	r2, #1
 8004e34:	701a      	strb	r2, [r3, #0]
 8004e36:	e7bd      	b.n	8004db4 <_dtoa_r+0x65c>
 8004e38:	2200      	movs	r2, #0
 8004e3a:	4b09      	ldr	r3, [pc, #36]	@ (8004e60 <_dtoa_r+0x708>)
 8004e3c:	f7fb fb4c 	bl	80004d8 <__aeabi_dmul>
 8004e40:	2200      	movs	r2, #0
 8004e42:	2300      	movs	r3, #0
 8004e44:	4604      	mov	r4, r0
 8004e46:	460d      	mov	r5, r1
 8004e48:	f7fb fdae 	bl	80009a8 <__aeabi_dcmpeq>
 8004e4c:	2800      	cmp	r0, #0
 8004e4e:	f43f aebc 	beq.w	8004bca <_dtoa_r+0x472>
 8004e52:	e6f1      	b.n	8004c38 <_dtoa_r+0x4e0>
 8004e54:	08007e98 	.word	0x08007e98
 8004e58:	3fe00000 	.word	0x3fe00000
 8004e5c:	3ff00000 	.word	0x3ff00000
 8004e60:	40240000 	.word	0x40240000
 8004e64:	40140000 	.word	0x40140000
 8004e68:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004e6a:	2a00      	cmp	r2, #0
 8004e6c:	f000 80db 	beq.w	8005026 <_dtoa_r+0x8ce>
 8004e70:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004e72:	2a01      	cmp	r2, #1
 8004e74:	f300 80bf 	bgt.w	8004ff6 <_dtoa_r+0x89e>
 8004e78:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004e7a:	2a00      	cmp	r2, #0
 8004e7c:	f000 80b7 	beq.w	8004fee <_dtoa_r+0x896>
 8004e80:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004e84:	4646      	mov	r6, r8
 8004e86:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004e88:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004e8a:	2101      	movs	r1, #1
 8004e8c:	441a      	add	r2, r3
 8004e8e:	4658      	mov	r0, fp
 8004e90:	4498      	add	r8, r3
 8004e92:	9209      	str	r2, [sp, #36]	@ 0x24
 8004e94:	f000 fc64 	bl	8005760 <__i2b>
 8004e98:	4605      	mov	r5, r0
 8004e9a:	b15e      	cbz	r6, 8004eb4 <_dtoa_r+0x75c>
 8004e9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	dd08      	ble.n	8004eb4 <_dtoa_r+0x75c>
 8004ea2:	42b3      	cmp	r3, r6
 8004ea4:	bfa8      	it	ge
 8004ea6:	4633      	movge	r3, r6
 8004ea8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004eaa:	eba8 0803 	sub.w	r8, r8, r3
 8004eae:	1af6      	subs	r6, r6, r3
 8004eb0:	1ad3      	subs	r3, r2, r3
 8004eb2:	9309      	str	r3, [sp, #36]	@ 0x24
 8004eb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004eb6:	b1f3      	cbz	r3, 8004ef6 <_dtoa_r+0x79e>
 8004eb8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	f000 80b7 	beq.w	800502e <_dtoa_r+0x8d6>
 8004ec0:	b18c      	cbz	r4, 8004ee6 <_dtoa_r+0x78e>
 8004ec2:	4629      	mov	r1, r5
 8004ec4:	4622      	mov	r2, r4
 8004ec6:	4658      	mov	r0, fp
 8004ec8:	f000 fd08 	bl	80058dc <__pow5mult>
 8004ecc:	464a      	mov	r2, r9
 8004ece:	4601      	mov	r1, r0
 8004ed0:	4605      	mov	r5, r0
 8004ed2:	4658      	mov	r0, fp
 8004ed4:	f000 fc5a 	bl	800578c <__multiply>
 8004ed8:	4649      	mov	r1, r9
 8004eda:	9004      	str	r0, [sp, #16]
 8004edc:	4658      	mov	r0, fp
 8004ede:	f000 fb41 	bl	8005564 <_Bfree>
 8004ee2:	9b04      	ldr	r3, [sp, #16]
 8004ee4:	4699      	mov	r9, r3
 8004ee6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004ee8:	1b1a      	subs	r2, r3, r4
 8004eea:	d004      	beq.n	8004ef6 <_dtoa_r+0x79e>
 8004eec:	4649      	mov	r1, r9
 8004eee:	4658      	mov	r0, fp
 8004ef0:	f000 fcf4 	bl	80058dc <__pow5mult>
 8004ef4:	4681      	mov	r9, r0
 8004ef6:	2101      	movs	r1, #1
 8004ef8:	4658      	mov	r0, fp
 8004efa:	f000 fc31 	bl	8005760 <__i2b>
 8004efe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004f00:	4604      	mov	r4, r0
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	f000 81c9 	beq.w	800529a <_dtoa_r+0xb42>
 8004f08:	461a      	mov	r2, r3
 8004f0a:	4601      	mov	r1, r0
 8004f0c:	4658      	mov	r0, fp
 8004f0e:	f000 fce5 	bl	80058dc <__pow5mult>
 8004f12:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004f14:	4604      	mov	r4, r0
 8004f16:	2b01      	cmp	r3, #1
 8004f18:	f300 808f 	bgt.w	800503a <_dtoa_r+0x8e2>
 8004f1c:	9b02      	ldr	r3, [sp, #8]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	f040 8087 	bne.w	8005032 <_dtoa_r+0x8da>
 8004f24:	9b03      	ldr	r3, [sp, #12]
 8004f26:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	f040 8083 	bne.w	8005036 <_dtoa_r+0x8de>
 8004f30:	9b03      	ldr	r3, [sp, #12]
 8004f32:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004f36:	0d1b      	lsrs	r3, r3, #20
 8004f38:	051b      	lsls	r3, r3, #20
 8004f3a:	b12b      	cbz	r3, 8004f48 <_dtoa_r+0x7f0>
 8004f3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f3e:	f108 0801 	add.w	r8, r8, #1
 8004f42:	3301      	adds	r3, #1
 8004f44:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f46:	2301      	movs	r3, #1
 8004f48:	930a      	str	r3, [sp, #40]	@ 0x28
 8004f4a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	f000 81aa 	beq.w	80052a6 <_dtoa_r+0xb4e>
 8004f52:	6923      	ldr	r3, [r4, #16]
 8004f54:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004f58:	6918      	ldr	r0, [r3, #16]
 8004f5a:	f000 fbb5 	bl	80056c8 <__hi0bits>
 8004f5e:	f1c0 0020 	rsb	r0, r0, #32
 8004f62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f64:	4418      	add	r0, r3
 8004f66:	f010 001f 	ands.w	r0, r0, #31
 8004f6a:	d071      	beq.n	8005050 <_dtoa_r+0x8f8>
 8004f6c:	f1c0 0320 	rsb	r3, r0, #32
 8004f70:	2b04      	cmp	r3, #4
 8004f72:	dd65      	ble.n	8005040 <_dtoa_r+0x8e8>
 8004f74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f76:	f1c0 001c 	rsb	r0, r0, #28
 8004f7a:	4403      	add	r3, r0
 8004f7c:	4480      	add	r8, r0
 8004f7e:	4406      	add	r6, r0
 8004f80:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f82:	f1b8 0f00 	cmp.w	r8, #0
 8004f86:	dd05      	ble.n	8004f94 <_dtoa_r+0x83c>
 8004f88:	4649      	mov	r1, r9
 8004f8a:	4642      	mov	r2, r8
 8004f8c:	4658      	mov	r0, fp
 8004f8e:	f000 fcff 	bl	8005990 <__lshift>
 8004f92:	4681      	mov	r9, r0
 8004f94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	dd05      	ble.n	8004fa6 <_dtoa_r+0x84e>
 8004f9a:	4621      	mov	r1, r4
 8004f9c:	461a      	mov	r2, r3
 8004f9e:	4658      	mov	r0, fp
 8004fa0:	f000 fcf6 	bl	8005990 <__lshift>
 8004fa4:	4604      	mov	r4, r0
 8004fa6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d053      	beq.n	8005054 <_dtoa_r+0x8fc>
 8004fac:	4621      	mov	r1, r4
 8004fae:	4648      	mov	r0, r9
 8004fb0:	f000 fd5a 	bl	8005a68 <__mcmp>
 8004fb4:	2800      	cmp	r0, #0
 8004fb6:	da4d      	bge.n	8005054 <_dtoa_r+0x8fc>
 8004fb8:	1e7b      	subs	r3, r7, #1
 8004fba:	4649      	mov	r1, r9
 8004fbc:	9304      	str	r3, [sp, #16]
 8004fbe:	220a      	movs	r2, #10
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	4658      	mov	r0, fp
 8004fc4:	f000 faf0 	bl	80055a8 <__multadd>
 8004fc8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004fca:	4681      	mov	r9, r0
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	f000 816c 	beq.w	80052aa <_dtoa_r+0xb52>
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	4629      	mov	r1, r5
 8004fd6:	220a      	movs	r2, #10
 8004fd8:	4658      	mov	r0, fp
 8004fda:	f000 fae5 	bl	80055a8 <__multadd>
 8004fde:	9b08      	ldr	r3, [sp, #32]
 8004fe0:	4605      	mov	r5, r0
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	dc61      	bgt.n	80050aa <_dtoa_r+0x952>
 8004fe6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004fe8:	2b02      	cmp	r3, #2
 8004fea:	dc3b      	bgt.n	8005064 <_dtoa_r+0x90c>
 8004fec:	e05d      	b.n	80050aa <_dtoa_r+0x952>
 8004fee:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004ff0:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004ff4:	e746      	b.n	8004e84 <_dtoa_r+0x72c>
 8004ff6:	9b07      	ldr	r3, [sp, #28]
 8004ff8:	1e5c      	subs	r4, r3, #1
 8004ffa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004ffc:	42a3      	cmp	r3, r4
 8004ffe:	bfbf      	itttt	lt
 8005000:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005002:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8005004:	1ae3      	sublt	r3, r4, r3
 8005006:	18d2      	addlt	r2, r2, r3
 8005008:	bfa8      	it	ge
 800500a:	1b1c      	subge	r4, r3, r4
 800500c:	9b07      	ldr	r3, [sp, #28]
 800500e:	bfbe      	ittt	lt
 8005010:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005012:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8005014:	2400      	movlt	r4, #0
 8005016:	2b00      	cmp	r3, #0
 8005018:	bfb5      	itete	lt
 800501a:	eba8 0603 	sublt.w	r6, r8, r3
 800501e:	4646      	movge	r6, r8
 8005020:	2300      	movlt	r3, #0
 8005022:	9b07      	ldrge	r3, [sp, #28]
 8005024:	e730      	b.n	8004e88 <_dtoa_r+0x730>
 8005026:	4646      	mov	r6, r8
 8005028:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800502a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800502c:	e735      	b.n	8004e9a <_dtoa_r+0x742>
 800502e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005030:	e75c      	b.n	8004eec <_dtoa_r+0x794>
 8005032:	2300      	movs	r3, #0
 8005034:	e788      	b.n	8004f48 <_dtoa_r+0x7f0>
 8005036:	9b02      	ldr	r3, [sp, #8]
 8005038:	e786      	b.n	8004f48 <_dtoa_r+0x7f0>
 800503a:	2300      	movs	r3, #0
 800503c:	930a      	str	r3, [sp, #40]	@ 0x28
 800503e:	e788      	b.n	8004f52 <_dtoa_r+0x7fa>
 8005040:	d09f      	beq.n	8004f82 <_dtoa_r+0x82a>
 8005042:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005044:	331c      	adds	r3, #28
 8005046:	441a      	add	r2, r3
 8005048:	4498      	add	r8, r3
 800504a:	441e      	add	r6, r3
 800504c:	9209      	str	r2, [sp, #36]	@ 0x24
 800504e:	e798      	b.n	8004f82 <_dtoa_r+0x82a>
 8005050:	4603      	mov	r3, r0
 8005052:	e7f6      	b.n	8005042 <_dtoa_r+0x8ea>
 8005054:	9b07      	ldr	r3, [sp, #28]
 8005056:	9704      	str	r7, [sp, #16]
 8005058:	2b00      	cmp	r3, #0
 800505a:	dc20      	bgt.n	800509e <_dtoa_r+0x946>
 800505c:	9308      	str	r3, [sp, #32]
 800505e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005060:	2b02      	cmp	r3, #2
 8005062:	dd1e      	ble.n	80050a2 <_dtoa_r+0x94a>
 8005064:	9b08      	ldr	r3, [sp, #32]
 8005066:	2b00      	cmp	r3, #0
 8005068:	f47f aebc 	bne.w	8004de4 <_dtoa_r+0x68c>
 800506c:	4621      	mov	r1, r4
 800506e:	2205      	movs	r2, #5
 8005070:	4658      	mov	r0, fp
 8005072:	f000 fa99 	bl	80055a8 <__multadd>
 8005076:	4601      	mov	r1, r0
 8005078:	4604      	mov	r4, r0
 800507a:	4648      	mov	r0, r9
 800507c:	f000 fcf4 	bl	8005a68 <__mcmp>
 8005080:	2800      	cmp	r0, #0
 8005082:	f77f aeaf 	ble.w	8004de4 <_dtoa_r+0x68c>
 8005086:	2331      	movs	r3, #49	@ 0x31
 8005088:	4656      	mov	r6, sl
 800508a:	f806 3b01 	strb.w	r3, [r6], #1
 800508e:	9b04      	ldr	r3, [sp, #16]
 8005090:	3301      	adds	r3, #1
 8005092:	9304      	str	r3, [sp, #16]
 8005094:	e6aa      	b.n	8004dec <_dtoa_r+0x694>
 8005096:	9c07      	ldr	r4, [sp, #28]
 8005098:	9704      	str	r7, [sp, #16]
 800509a:	4625      	mov	r5, r4
 800509c:	e7f3      	b.n	8005086 <_dtoa_r+0x92e>
 800509e:	9b07      	ldr	r3, [sp, #28]
 80050a0:	9308      	str	r3, [sp, #32]
 80050a2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	f000 8104 	beq.w	80052b2 <_dtoa_r+0xb5a>
 80050aa:	2e00      	cmp	r6, #0
 80050ac:	dd05      	ble.n	80050ba <_dtoa_r+0x962>
 80050ae:	4629      	mov	r1, r5
 80050b0:	4632      	mov	r2, r6
 80050b2:	4658      	mov	r0, fp
 80050b4:	f000 fc6c 	bl	8005990 <__lshift>
 80050b8:	4605      	mov	r5, r0
 80050ba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d05a      	beq.n	8005176 <_dtoa_r+0xa1e>
 80050c0:	4658      	mov	r0, fp
 80050c2:	6869      	ldr	r1, [r5, #4]
 80050c4:	f000 fa0e 	bl	80054e4 <_Balloc>
 80050c8:	4606      	mov	r6, r0
 80050ca:	b928      	cbnz	r0, 80050d8 <_dtoa_r+0x980>
 80050cc:	4602      	mov	r2, r0
 80050ce:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80050d2:	4b83      	ldr	r3, [pc, #524]	@ (80052e0 <_dtoa_r+0xb88>)
 80050d4:	f7ff bb54 	b.w	8004780 <_dtoa_r+0x28>
 80050d8:	692a      	ldr	r2, [r5, #16]
 80050da:	f105 010c 	add.w	r1, r5, #12
 80050de:	3202      	adds	r2, #2
 80050e0:	0092      	lsls	r2, r2, #2
 80050e2:	300c      	adds	r0, #12
 80050e4:	f001 ff5e 	bl	8006fa4 <memcpy>
 80050e8:	2201      	movs	r2, #1
 80050ea:	4631      	mov	r1, r6
 80050ec:	4658      	mov	r0, fp
 80050ee:	f000 fc4f 	bl	8005990 <__lshift>
 80050f2:	462f      	mov	r7, r5
 80050f4:	4605      	mov	r5, r0
 80050f6:	f10a 0301 	add.w	r3, sl, #1
 80050fa:	9307      	str	r3, [sp, #28]
 80050fc:	9b08      	ldr	r3, [sp, #32]
 80050fe:	4453      	add	r3, sl
 8005100:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005102:	9b02      	ldr	r3, [sp, #8]
 8005104:	f003 0301 	and.w	r3, r3, #1
 8005108:	930a      	str	r3, [sp, #40]	@ 0x28
 800510a:	9b07      	ldr	r3, [sp, #28]
 800510c:	4621      	mov	r1, r4
 800510e:	3b01      	subs	r3, #1
 8005110:	4648      	mov	r0, r9
 8005112:	9302      	str	r3, [sp, #8]
 8005114:	f7ff fa98 	bl	8004648 <quorem>
 8005118:	4639      	mov	r1, r7
 800511a:	9008      	str	r0, [sp, #32]
 800511c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005120:	4648      	mov	r0, r9
 8005122:	f000 fca1 	bl	8005a68 <__mcmp>
 8005126:	462a      	mov	r2, r5
 8005128:	9009      	str	r0, [sp, #36]	@ 0x24
 800512a:	4621      	mov	r1, r4
 800512c:	4658      	mov	r0, fp
 800512e:	f000 fcb7 	bl	8005aa0 <__mdiff>
 8005132:	68c2      	ldr	r2, [r0, #12]
 8005134:	4606      	mov	r6, r0
 8005136:	bb02      	cbnz	r2, 800517a <_dtoa_r+0xa22>
 8005138:	4601      	mov	r1, r0
 800513a:	4648      	mov	r0, r9
 800513c:	f000 fc94 	bl	8005a68 <__mcmp>
 8005140:	4602      	mov	r2, r0
 8005142:	4631      	mov	r1, r6
 8005144:	4658      	mov	r0, fp
 8005146:	920c      	str	r2, [sp, #48]	@ 0x30
 8005148:	f000 fa0c 	bl	8005564 <_Bfree>
 800514c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800514e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005150:	9e07      	ldr	r6, [sp, #28]
 8005152:	ea43 0102 	orr.w	r1, r3, r2
 8005156:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005158:	4319      	orrs	r1, r3
 800515a:	d110      	bne.n	800517e <_dtoa_r+0xa26>
 800515c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005160:	d029      	beq.n	80051b6 <_dtoa_r+0xa5e>
 8005162:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005164:	2b00      	cmp	r3, #0
 8005166:	dd02      	ble.n	800516e <_dtoa_r+0xa16>
 8005168:	9b08      	ldr	r3, [sp, #32]
 800516a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800516e:	9b02      	ldr	r3, [sp, #8]
 8005170:	f883 8000 	strb.w	r8, [r3]
 8005174:	e63b      	b.n	8004dee <_dtoa_r+0x696>
 8005176:	4628      	mov	r0, r5
 8005178:	e7bb      	b.n	80050f2 <_dtoa_r+0x99a>
 800517a:	2201      	movs	r2, #1
 800517c:	e7e1      	b.n	8005142 <_dtoa_r+0x9ea>
 800517e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005180:	2b00      	cmp	r3, #0
 8005182:	db04      	blt.n	800518e <_dtoa_r+0xa36>
 8005184:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8005186:	430b      	orrs	r3, r1
 8005188:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800518a:	430b      	orrs	r3, r1
 800518c:	d120      	bne.n	80051d0 <_dtoa_r+0xa78>
 800518e:	2a00      	cmp	r2, #0
 8005190:	dded      	ble.n	800516e <_dtoa_r+0xa16>
 8005192:	4649      	mov	r1, r9
 8005194:	2201      	movs	r2, #1
 8005196:	4658      	mov	r0, fp
 8005198:	f000 fbfa 	bl	8005990 <__lshift>
 800519c:	4621      	mov	r1, r4
 800519e:	4681      	mov	r9, r0
 80051a0:	f000 fc62 	bl	8005a68 <__mcmp>
 80051a4:	2800      	cmp	r0, #0
 80051a6:	dc03      	bgt.n	80051b0 <_dtoa_r+0xa58>
 80051a8:	d1e1      	bne.n	800516e <_dtoa_r+0xa16>
 80051aa:	f018 0f01 	tst.w	r8, #1
 80051ae:	d0de      	beq.n	800516e <_dtoa_r+0xa16>
 80051b0:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80051b4:	d1d8      	bne.n	8005168 <_dtoa_r+0xa10>
 80051b6:	2339      	movs	r3, #57	@ 0x39
 80051b8:	9a02      	ldr	r2, [sp, #8]
 80051ba:	7013      	strb	r3, [r2, #0]
 80051bc:	4633      	mov	r3, r6
 80051be:	461e      	mov	r6, r3
 80051c0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80051c4:	3b01      	subs	r3, #1
 80051c6:	2a39      	cmp	r2, #57	@ 0x39
 80051c8:	d052      	beq.n	8005270 <_dtoa_r+0xb18>
 80051ca:	3201      	adds	r2, #1
 80051cc:	701a      	strb	r2, [r3, #0]
 80051ce:	e60e      	b.n	8004dee <_dtoa_r+0x696>
 80051d0:	2a00      	cmp	r2, #0
 80051d2:	dd07      	ble.n	80051e4 <_dtoa_r+0xa8c>
 80051d4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80051d8:	d0ed      	beq.n	80051b6 <_dtoa_r+0xa5e>
 80051da:	9a02      	ldr	r2, [sp, #8]
 80051dc:	f108 0301 	add.w	r3, r8, #1
 80051e0:	7013      	strb	r3, [r2, #0]
 80051e2:	e604      	b.n	8004dee <_dtoa_r+0x696>
 80051e4:	9b07      	ldr	r3, [sp, #28]
 80051e6:	9a07      	ldr	r2, [sp, #28]
 80051e8:	f803 8c01 	strb.w	r8, [r3, #-1]
 80051ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d028      	beq.n	8005244 <_dtoa_r+0xaec>
 80051f2:	4649      	mov	r1, r9
 80051f4:	2300      	movs	r3, #0
 80051f6:	220a      	movs	r2, #10
 80051f8:	4658      	mov	r0, fp
 80051fa:	f000 f9d5 	bl	80055a8 <__multadd>
 80051fe:	42af      	cmp	r7, r5
 8005200:	4681      	mov	r9, r0
 8005202:	f04f 0300 	mov.w	r3, #0
 8005206:	f04f 020a 	mov.w	r2, #10
 800520a:	4639      	mov	r1, r7
 800520c:	4658      	mov	r0, fp
 800520e:	d107      	bne.n	8005220 <_dtoa_r+0xac8>
 8005210:	f000 f9ca 	bl	80055a8 <__multadd>
 8005214:	4607      	mov	r7, r0
 8005216:	4605      	mov	r5, r0
 8005218:	9b07      	ldr	r3, [sp, #28]
 800521a:	3301      	adds	r3, #1
 800521c:	9307      	str	r3, [sp, #28]
 800521e:	e774      	b.n	800510a <_dtoa_r+0x9b2>
 8005220:	f000 f9c2 	bl	80055a8 <__multadd>
 8005224:	4629      	mov	r1, r5
 8005226:	4607      	mov	r7, r0
 8005228:	2300      	movs	r3, #0
 800522a:	220a      	movs	r2, #10
 800522c:	4658      	mov	r0, fp
 800522e:	f000 f9bb 	bl	80055a8 <__multadd>
 8005232:	4605      	mov	r5, r0
 8005234:	e7f0      	b.n	8005218 <_dtoa_r+0xac0>
 8005236:	9b08      	ldr	r3, [sp, #32]
 8005238:	2700      	movs	r7, #0
 800523a:	2b00      	cmp	r3, #0
 800523c:	bfcc      	ite	gt
 800523e:	461e      	movgt	r6, r3
 8005240:	2601      	movle	r6, #1
 8005242:	4456      	add	r6, sl
 8005244:	4649      	mov	r1, r9
 8005246:	2201      	movs	r2, #1
 8005248:	4658      	mov	r0, fp
 800524a:	f000 fba1 	bl	8005990 <__lshift>
 800524e:	4621      	mov	r1, r4
 8005250:	4681      	mov	r9, r0
 8005252:	f000 fc09 	bl	8005a68 <__mcmp>
 8005256:	2800      	cmp	r0, #0
 8005258:	dcb0      	bgt.n	80051bc <_dtoa_r+0xa64>
 800525a:	d102      	bne.n	8005262 <_dtoa_r+0xb0a>
 800525c:	f018 0f01 	tst.w	r8, #1
 8005260:	d1ac      	bne.n	80051bc <_dtoa_r+0xa64>
 8005262:	4633      	mov	r3, r6
 8005264:	461e      	mov	r6, r3
 8005266:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800526a:	2a30      	cmp	r2, #48	@ 0x30
 800526c:	d0fa      	beq.n	8005264 <_dtoa_r+0xb0c>
 800526e:	e5be      	b.n	8004dee <_dtoa_r+0x696>
 8005270:	459a      	cmp	sl, r3
 8005272:	d1a4      	bne.n	80051be <_dtoa_r+0xa66>
 8005274:	9b04      	ldr	r3, [sp, #16]
 8005276:	3301      	adds	r3, #1
 8005278:	9304      	str	r3, [sp, #16]
 800527a:	2331      	movs	r3, #49	@ 0x31
 800527c:	f88a 3000 	strb.w	r3, [sl]
 8005280:	e5b5      	b.n	8004dee <_dtoa_r+0x696>
 8005282:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005284:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80052e4 <_dtoa_r+0xb8c>
 8005288:	b11b      	cbz	r3, 8005292 <_dtoa_r+0xb3a>
 800528a:	f10a 0308 	add.w	r3, sl, #8
 800528e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005290:	6013      	str	r3, [r2, #0]
 8005292:	4650      	mov	r0, sl
 8005294:	b017      	add	sp, #92	@ 0x5c
 8005296:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800529a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800529c:	2b01      	cmp	r3, #1
 800529e:	f77f ae3d 	ble.w	8004f1c <_dtoa_r+0x7c4>
 80052a2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80052a4:	930a      	str	r3, [sp, #40]	@ 0x28
 80052a6:	2001      	movs	r0, #1
 80052a8:	e65b      	b.n	8004f62 <_dtoa_r+0x80a>
 80052aa:	9b08      	ldr	r3, [sp, #32]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	f77f aed6 	ble.w	800505e <_dtoa_r+0x906>
 80052b2:	4656      	mov	r6, sl
 80052b4:	4621      	mov	r1, r4
 80052b6:	4648      	mov	r0, r9
 80052b8:	f7ff f9c6 	bl	8004648 <quorem>
 80052bc:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80052c0:	9b08      	ldr	r3, [sp, #32]
 80052c2:	f806 8b01 	strb.w	r8, [r6], #1
 80052c6:	eba6 020a 	sub.w	r2, r6, sl
 80052ca:	4293      	cmp	r3, r2
 80052cc:	ddb3      	ble.n	8005236 <_dtoa_r+0xade>
 80052ce:	4649      	mov	r1, r9
 80052d0:	2300      	movs	r3, #0
 80052d2:	220a      	movs	r2, #10
 80052d4:	4658      	mov	r0, fp
 80052d6:	f000 f967 	bl	80055a8 <__multadd>
 80052da:	4681      	mov	r9, r0
 80052dc:	e7ea      	b.n	80052b4 <_dtoa_r+0xb5c>
 80052de:	bf00      	nop
 80052e0:	08007df5 	.word	0x08007df5
 80052e4:	08007d79 	.word	0x08007d79

080052e8 <_free_r>:
 80052e8:	b538      	push	{r3, r4, r5, lr}
 80052ea:	4605      	mov	r5, r0
 80052ec:	2900      	cmp	r1, #0
 80052ee:	d040      	beq.n	8005372 <_free_r+0x8a>
 80052f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80052f4:	1f0c      	subs	r4, r1, #4
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	bfb8      	it	lt
 80052fa:	18e4      	addlt	r4, r4, r3
 80052fc:	f000 f8e6 	bl	80054cc <__malloc_lock>
 8005300:	4a1c      	ldr	r2, [pc, #112]	@ (8005374 <_free_r+0x8c>)
 8005302:	6813      	ldr	r3, [r2, #0]
 8005304:	b933      	cbnz	r3, 8005314 <_free_r+0x2c>
 8005306:	6063      	str	r3, [r4, #4]
 8005308:	6014      	str	r4, [r2, #0]
 800530a:	4628      	mov	r0, r5
 800530c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005310:	f000 b8e2 	b.w	80054d8 <__malloc_unlock>
 8005314:	42a3      	cmp	r3, r4
 8005316:	d908      	bls.n	800532a <_free_r+0x42>
 8005318:	6820      	ldr	r0, [r4, #0]
 800531a:	1821      	adds	r1, r4, r0
 800531c:	428b      	cmp	r3, r1
 800531e:	bf01      	itttt	eq
 8005320:	6819      	ldreq	r1, [r3, #0]
 8005322:	685b      	ldreq	r3, [r3, #4]
 8005324:	1809      	addeq	r1, r1, r0
 8005326:	6021      	streq	r1, [r4, #0]
 8005328:	e7ed      	b.n	8005306 <_free_r+0x1e>
 800532a:	461a      	mov	r2, r3
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	b10b      	cbz	r3, 8005334 <_free_r+0x4c>
 8005330:	42a3      	cmp	r3, r4
 8005332:	d9fa      	bls.n	800532a <_free_r+0x42>
 8005334:	6811      	ldr	r1, [r2, #0]
 8005336:	1850      	adds	r0, r2, r1
 8005338:	42a0      	cmp	r0, r4
 800533a:	d10b      	bne.n	8005354 <_free_r+0x6c>
 800533c:	6820      	ldr	r0, [r4, #0]
 800533e:	4401      	add	r1, r0
 8005340:	1850      	adds	r0, r2, r1
 8005342:	4283      	cmp	r3, r0
 8005344:	6011      	str	r1, [r2, #0]
 8005346:	d1e0      	bne.n	800530a <_free_r+0x22>
 8005348:	6818      	ldr	r0, [r3, #0]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	4408      	add	r0, r1
 800534e:	6010      	str	r0, [r2, #0]
 8005350:	6053      	str	r3, [r2, #4]
 8005352:	e7da      	b.n	800530a <_free_r+0x22>
 8005354:	d902      	bls.n	800535c <_free_r+0x74>
 8005356:	230c      	movs	r3, #12
 8005358:	602b      	str	r3, [r5, #0]
 800535a:	e7d6      	b.n	800530a <_free_r+0x22>
 800535c:	6820      	ldr	r0, [r4, #0]
 800535e:	1821      	adds	r1, r4, r0
 8005360:	428b      	cmp	r3, r1
 8005362:	bf01      	itttt	eq
 8005364:	6819      	ldreq	r1, [r3, #0]
 8005366:	685b      	ldreq	r3, [r3, #4]
 8005368:	1809      	addeq	r1, r1, r0
 800536a:	6021      	streq	r1, [r4, #0]
 800536c:	6063      	str	r3, [r4, #4]
 800536e:	6054      	str	r4, [r2, #4]
 8005370:	e7cb      	b.n	800530a <_free_r+0x22>
 8005372:	bd38      	pop	{r3, r4, r5, pc}
 8005374:	200003cc 	.word	0x200003cc

08005378 <malloc>:
 8005378:	4b02      	ldr	r3, [pc, #8]	@ (8005384 <malloc+0xc>)
 800537a:	4601      	mov	r1, r0
 800537c:	6818      	ldr	r0, [r3, #0]
 800537e:	f000 b825 	b.w	80053cc <_malloc_r>
 8005382:	bf00      	nop
 8005384:	20000018 	.word	0x20000018

08005388 <sbrk_aligned>:
 8005388:	b570      	push	{r4, r5, r6, lr}
 800538a:	4e0f      	ldr	r6, [pc, #60]	@ (80053c8 <sbrk_aligned+0x40>)
 800538c:	460c      	mov	r4, r1
 800538e:	6831      	ldr	r1, [r6, #0]
 8005390:	4605      	mov	r5, r0
 8005392:	b911      	cbnz	r1, 800539a <sbrk_aligned+0x12>
 8005394:	f001 fdf6 	bl	8006f84 <_sbrk_r>
 8005398:	6030      	str	r0, [r6, #0]
 800539a:	4621      	mov	r1, r4
 800539c:	4628      	mov	r0, r5
 800539e:	f001 fdf1 	bl	8006f84 <_sbrk_r>
 80053a2:	1c43      	adds	r3, r0, #1
 80053a4:	d103      	bne.n	80053ae <sbrk_aligned+0x26>
 80053a6:	f04f 34ff 	mov.w	r4, #4294967295
 80053aa:	4620      	mov	r0, r4
 80053ac:	bd70      	pop	{r4, r5, r6, pc}
 80053ae:	1cc4      	adds	r4, r0, #3
 80053b0:	f024 0403 	bic.w	r4, r4, #3
 80053b4:	42a0      	cmp	r0, r4
 80053b6:	d0f8      	beq.n	80053aa <sbrk_aligned+0x22>
 80053b8:	1a21      	subs	r1, r4, r0
 80053ba:	4628      	mov	r0, r5
 80053bc:	f001 fde2 	bl	8006f84 <_sbrk_r>
 80053c0:	3001      	adds	r0, #1
 80053c2:	d1f2      	bne.n	80053aa <sbrk_aligned+0x22>
 80053c4:	e7ef      	b.n	80053a6 <sbrk_aligned+0x1e>
 80053c6:	bf00      	nop
 80053c8:	200003c8 	.word	0x200003c8

080053cc <_malloc_r>:
 80053cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053d0:	1ccd      	adds	r5, r1, #3
 80053d2:	f025 0503 	bic.w	r5, r5, #3
 80053d6:	3508      	adds	r5, #8
 80053d8:	2d0c      	cmp	r5, #12
 80053da:	bf38      	it	cc
 80053dc:	250c      	movcc	r5, #12
 80053de:	2d00      	cmp	r5, #0
 80053e0:	4606      	mov	r6, r0
 80053e2:	db01      	blt.n	80053e8 <_malloc_r+0x1c>
 80053e4:	42a9      	cmp	r1, r5
 80053e6:	d904      	bls.n	80053f2 <_malloc_r+0x26>
 80053e8:	230c      	movs	r3, #12
 80053ea:	6033      	str	r3, [r6, #0]
 80053ec:	2000      	movs	r0, #0
 80053ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053f2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80054c8 <_malloc_r+0xfc>
 80053f6:	f000 f869 	bl	80054cc <__malloc_lock>
 80053fa:	f8d8 3000 	ldr.w	r3, [r8]
 80053fe:	461c      	mov	r4, r3
 8005400:	bb44      	cbnz	r4, 8005454 <_malloc_r+0x88>
 8005402:	4629      	mov	r1, r5
 8005404:	4630      	mov	r0, r6
 8005406:	f7ff ffbf 	bl	8005388 <sbrk_aligned>
 800540a:	1c43      	adds	r3, r0, #1
 800540c:	4604      	mov	r4, r0
 800540e:	d158      	bne.n	80054c2 <_malloc_r+0xf6>
 8005410:	f8d8 4000 	ldr.w	r4, [r8]
 8005414:	4627      	mov	r7, r4
 8005416:	2f00      	cmp	r7, #0
 8005418:	d143      	bne.n	80054a2 <_malloc_r+0xd6>
 800541a:	2c00      	cmp	r4, #0
 800541c:	d04b      	beq.n	80054b6 <_malloc_r+0xea>
 800541e:	6823      	ldr	r3, [r4, #0]
 8005420:	4639      	mov	r1, r7
 8005422:	4630      	mov	r0, r6
 8005424:	eb04 0903 	add.w	r9, r4, r3
 8005428:	f001 fdac 	bl	8006f84 <_sbrk_r>
 800542c:	4581      	cmp	r9, r0
 800542e:	d142      	bne.n	80054b6 <_malloc_r+0xea>
 8005430:	6821      	ldr	r1, [r4, #0]
 8005432:	4630      	mov	r0, r6
 8005434:	1a6d      	subs	r5, r5, r1
 8005436:	4629      	mov	r1, r5
 8005438:	f7ff ffa6 	bl	8005388 <sbrk_aligned>
 800543c:	3001      	adds	r0, #1
 800543e:	d03a      	beq.n	80054b6 <_malloc_r+0xea>
 8005440:	6823      	ldr	r3, [r4, #0]
 8005442:	442b      	add	r3, r5
 8005444:	6023      	str	r3, [r4, #0]
 8005446:	f8d8 3000 	ldr.w	r3, [r8]
 800544a:	685a      	ldr	r2, [r3, #4]
 800544c:	bb62      	cbnz	r2, 80054a8 <_malloc_r+0xdc>
 800544e:	f8c8 7000 	str.w	r7, [r8]
 8005452:	e00f      	b.n	8005474 <_malloc_r+0xa8>
 8005454:	6822      	ldr	r2, [r4, #0]
 8005456:	1b52      	subs	r2, r2, r5
 8005458:	d420      	bmi.n	800549c <_malloc_r+0xd0>
 800545a:	2a0b      	cmp	r2, #11
 800545c:	d917      	bls.n	800548e <_malloc_r+0xc2>
 800545e:	1961      	adds	r1, r4, r5
 8005460:	42a3      	cmp	r3, r4
 8005462:	6025      	str	r5, [r4, #0]
 8005464:	bf18      	it	ne
 8005466:	6059      	strne	r1, [r3, #4]
 8005468:	6863      	ldr	r3, [r4, #4]
 800546a:	bf08      	it	eq
 800546c:	f8c8 1000 	streq.w	r1, [r8]
 8005470:	5162      	str	r2, [r4, r5]
 8005472:	604b      	str	r3, [r1, #4]
 8005474:	4630      	mov	r0, r6
 8005476:	f000 f82f 	bl	80054d8 <__malloc_unlock>
 800547a:	f104 000b 	add.w	r0, r4, #11
 800547e:	1d23      	adds	r3, r4, #4
 8005480:	f020 0007 	bic.w	r0, r0, #7
 8005484:	1ac2      	subs	r2, r0, r3
 8005486:	bf1c      	itt	ne
 8005488:	1a1b      	subne	r3, r3, r0
 800548a:	50a3      	strne	r3, [r4, r2]
 800548c:	e7af      	b.n	80053ee <_malloc_r+0x22>
 800548e:	6862      	ldr	r2, [r4, #4]
 8005490:	42a3      	cmp	r3, r4
 8005492:	bf0c      	ite	eq
 8005494:	f8c8 2000 	streq.w	r2, [r8]
 8005498:	605a      	strne	r2, [r3, #4]
 800549a:	e7eb      	b.n	8005474 <_malloc_r+0xa8>
 800549c:	4623      	mov	r3, r4
 800549e:	6864      	ldr	r4, [r4, #4]
 80054a0:	e7ae      	b.n	8005400 <_malloc_r+0x34>
 80054a2:	463c      	mov	r4, r7
 80054a4:	687f      	ldr	r7, [r7, #4]
 80054a6:	e7b6      	b.n	8005416 <_malloc_r+0x4a>
 80054a8:	461a      	mov	r2, r3
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	42a3      	cmp	r3, r4
 80054ae:	d1fb      	bne.n	80054a8 <_malloc_r+0xdc>
 80054b0:	2300      	movs	r3, #0
 80054b2:	6053      	str	r3, [r2, #4]
 80054b4:	e7de      	b.n	8005474 <_malloc_r+0xa8>
 80054b6:	230c      	movs	r3, #12
 80054b8:	4630      	mov	r0, r6
 80054ba:	6033      	str	r3, [r6, #0]
 80054bc:	f000 f80c 	bl	80054d8 <__malloc_unlock>
 80054c0:	e794      	b.n	80053ec <_malloc_r+0x20>
 80054c2:	6005      	str	r5, [r0, #0]
 80054c4:	e7d6      	b.n	8005474 <_malloc_r+0xa8>
 80054c6:	bf00      	nop
 80054c8:	200003cc 	.word	0x200003cc

080054cc <__malloc_lock>:
 80054cc:	4801      	ldr	r0, [pc, #4]	@ (80054d4 <__malloc_lock+0x8>)
 80054ce:	f7ff b8a6 	b.w	800461e <__retarget_lock_acquire_recursive>
 80054d2:	bf00      	nop
 80054d4:	200003c4 	.word	0x200003c4

080054d8 <__malloc_unlock>:
 80054d8:	4801      	ldr	r0, [pc, #4]	@ (80054e0 <__malloc_unlock+0x8>)
 80054da:	f7ff b8a1 	b.w	8004620 <__retarget_lock_release_recursive>
 80054de:	bf00      	nop
 80054e0:	200003c4 	.word	0x200003c4

080054e4 <_Balloc>:
 80054e4:	b570      	push	{r4, r5, r6, lr}
 80054e6:	69c6      	ldr	r6, [r0, #28]
 80054e8:	4604      	mov	r4, r0
 80054ea:	460d      	mov	r5, r1
 80054ec:	b976      	cbnz	r6, 800550c <_Balloc+0x28>
 80054ee:	2010      	movs	r0, #16
 80054f0:	f7ff ff42 	bl	8005378 <malloc>
 80054f4:	4602      	mov	r2, r0
 80054f6:	61e0      	str	r0, [r4, #28]
 80054f8:	b920      	cbnz	r0, 8005504 <_Balloc+0x20>
 80054fa:	216b      	movs	r1, #107	@ 0x6b
 80054fc:	4b17      	ldr	r3, [pc, #92]	@ (800555c <_Balloc+0x78>)
 80054fe:	4818      	ldr	r0, [pc, #96]	@ (8005560 <_Balloc+0x7c>)
 8005500:	f001 fd64 	bl	8006fcc <__assert_func>
 8005504:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005508:	6006      	str	r6, [r0, #0]
 800550a:	60c6      	str	r6, [r0, #12]
 800550c:	69e6      	ldr	r6, [r4, #28]
 800550e:	68f3      	ldr	r3, [r6, #12]
 8005510:	b183      	cbz	r3, 8005534 <_Balloc+0x50>
 8005512:	69e3      	ldr	r3, [r4, #28]
 8005514:	68db      	ldr	r3, [r3, #12]
 8005516:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800551a:	b9b8      	cbnz	r0, 800554c <_Balloc+0x68>
 800551c:	2101      	movs	r1, #1
 800551e:	fa01 f605 	lsl.w	r6, r1, r5
 8005522:	1d72      	adds	r2, r6, #5
 8005524:	4620      	mov	r0, r4
 8005526:	0092      	lsls	r2, r2, #2
 8005528:	f001 fd6e 	bl	8007008 <_calloc_r>
 800552c:	b160      	cbz	r0, 8005548 <_Balloc+0x64>
 800552e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005532:	e00e      	b.n	8005552 <_Balloc+0x6e>
 8005534:	2221      	movs	r2, #33	@ 0x21
 8005536:	2104      	movs	r1, #4
 8005538:	4620      	mov	r0, r4
 800553a:	f001 fd65 	bl	8007008 <_calloc_r>
 800553e:	69e3      	ldr	r3, [r4, #28]
 8005540:	60f0      	str	r0, [r6, #12]
 8005542:	68db      	ldr	r3, [r3, #12]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d1e4      	bne.n	8005512 <_Balloc+0x2e>
 8005548:	2000      	movs	r0, #0
 800554a:	bd70      	pop	{r4, r5, r6, pc}
 800554c:	6802      	ldr	r2, [r0, #0]
 800554e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005552:	2300      	movs	r3, #0
 8005554:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005558:	e7f7      	b.n	800554a <_Balloc+0x66>
 800555a:	bf00      	nop
 800555c:	08007d86 	.word	0x08007d86
 8005560:	08007e06 	.word	0x08007e06

08005564 <_Bfree>:
 8005564:	b570      	push	{r4, r5, r6, lr}
 8005566:	69c6      	ldr	r6, [r0, #28]
 8005568:	4605      	mov	r5, r0
 800556a:	460c      	mov	r4, r1
 800556c:	b976      	cbnz	r6, 800558c <_Bfree+0x28>
 800556e:	2010      	movs	r0, #16
 8005570:	f7ff ff02 	bl	8005378 <malloc>
 8005574:	4602      	mov	r2, r0
 8005576:	61e8      	str	r0, [r5, #28]
 8005578:	b920      	cbnz	r0, 8005584 <_Bfree+0x20>
 800557a:	218f      	movs	r1, #143	@ 0x8f
 800557c:	4b08      	ldr	r3, [pc, #32]	@ (80055a0 <_Bfree+0x3c>)
 800557e:	4809      	ldr	r0, [pc, #36]	@ (80055a4 <_Bfree+0x40>)
 8005580:	f001 fd24 	bl	8006fcc <__assert_func>
 8005584:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005588:	6006      	str	r6, [r0, #0]
 800558a:	60c6      	str	r6, [r0, #12]
 800558c:	b13c      	cbz	r4, 800559e <_Bfree+0x3a>
 800558e:	69eb      	ldr	r3, [r5, #28]
 8005590:	6862      	ldr	r2, [r4, #4]
 8005592:	68db      	ldr	r3, [r3, #12]
 8005594:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005598:	6021      	str	r1, [r4, #0]
 800559a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800559e:	bd70      	pop	{r4, r5, r6, pc}
 80055a0:	08007d86 	.word	0x08007d86
 80055a4:	08007e06 	.word	0x08007e06

080055a8 <__multadd>:
 80055a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055ac:	4607      	mov	r7, r0
 80055ae:	460c      	mov	r4, r1
 80055b0:	461e      	mov	r6, r3
 80055b2:	2000      	movs	r0, #0
 80055b4:	690d      	ldr	r5, [r1, #16]
 80055b6:	f101 0c14 	add.w	ip, r1, #20
 80055ba:	f8dc 3000 	ldr.w	r3, [ip]
 80055be:	3001      	adds	r0, #1
 80055c0:	b299      	uxth	r1, r3
 80055c2:	fb02 6101 	mla	r1, r2, r1, r6
 80055c6:	0c1e      	lsrs	r6, r3, #16
 80055c8:	0c0b      	lsrs	r3, r1, #16
 80055ca:	fb02 3306 	mla	r3, r2, r6, r3
 80055ce:	b289      	uxth	r1, r1
 80055d0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80055d4:	4285      	cmp	r5, r0
 80055d6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80055da:	f84c 1b04 	str.w	r1, [ip], #4
 80055de:	dcec      	bgt.n	80055ba <__multadd+0x12>
 80055e0:	b30e      	cbz	r6, 8005626 <__multadd+0x7e>
 80055e2:	68a3      	ldr	r3, [r4, #8]
 80055e4:	42ab      	cmp	r3, r5
 80055e6:	dc19      	bgt.n	800561c <__multadd+0x74>
 80055e8:	6861      	ldr	r1, [r4, #4]
 80055ea:	4638      	mov	r0, r7
 80055ec:	3101      	adds	r1, #1
 80055ee:	f7ff ff79 	bl	80054e4 <_Balloc>
 80055f2:	4680      	mov	r8, r0
 80055f4:	b928      	cbnz	r0, 8005602 <__multadd+0x5a>
 80055f6:	4602      	mov	r2, r0
 80055f8:	21ba      	movs	r1, #186	@ 0xba
 80055fa:	4b0c      	ldr	r3, [pc, #48]	@ (800562c <__multadd+0x84>)
 80055fc:	480c      	ldr	r0, [pc, #48]	@ (8005630 <__multadd+0x88>)
 80055fe:	f001 fce5 	bl	8006fcc <__assert_func>
 8005602:	6922      	ldr	r2, [r4, #16]
 8005604:	f104 010c 	add.w	r1, r4, #12
 8005608:	3202      	adds	r2, #2
 800560a:	0092      	lsls	r2, r2, #2
 800560c:	300c      	adds	r0, #12
 800560e:	f001 fcc9 	bl	8006fa4 <memcpy>
 8005612:	4621      	mov	r1, r4
 8005614:	4638      	mov	r0, r7
 8005616:	f7ff ffa5 	bl	8005564 <_Bfree>
 800561a:	4644      	mov	r4, r8
 800561c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005620:	3501      	adds	r5, #1
 8005622:	615e      	str	r6, [r3, #20]
 8005624:	6125      	str	r5, [r4, #16]
 8005626:	4620      	mov	r0, r4
 8005628:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800562c:	08007df5 	.word	0x08007df5
 8005630:	08007e06 	.word	0x08007e06

08005634 <__s2b>:
 8005634:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005638:	4615      	mov	r5, r2
 800563a:	2209      	movs	r2, #9
 800563c:	461f      	mov	r7, r3
 800563e:	3308      	adds	r3, #8
 8005640:	460c      	mov	r4, r1
 8005642:	fb93 f3f2 	sdiv	r3, r3, r2
 8005646:	4606      	mov	r6, r0
 8005648:	2201      	movs	r2, #1
 800564a:	2100      	movs	r1, #0
 800564c:	429a      	cmp	r2, r3
 800564e:	db09      	blt.n	8005664 <__s2b+0x30>
 8005650:	4630      	mov	r0, r6
 8005652:	f7ff ff47 	bl	80054e4 <_Balloc>
 8005656:	b940      	cbnz	r0, 800566a <__s2b+0x36>
 8005658:	4602      	mov	r2, r0
 800565a:	21d3      	movs	r1, #211	@ 0xd3
 800565c:	4b18      	ldr	r3, [pc, #96]	@ (80056c0 <__s2b+0x8c>)
 800565e:	4819      	ldr	r0, [pc, #100]	@ (80056c4 <__s2b+0x90>)
 8005660:	f001 fcb4 	bl	8006fcc <__assert_func>
 8005664:	0052      	lsls	r2, r2, #1
 8005666:	3101      	adds	r1, #1
 8005668:	e7f0      	b.n	800564c <__s2b+0x18>
 800566a:	9b08      	ldr	r3, [sp, #32]
 800566c:	2d09      	cmp	r5, #9
 800566e:	6143      	str	r3, [r0, #20]
 8005670:	f04f 0301 	mov.w	r3, #1
 8005674:	6103      	str	r3, [r0, #16]
 8005676:	dd16      	ble.n	80056a6 <__s2b+0x72>
 8005678:	f104 0909 	add.w	r9, r4, #9
 800567c:	46c8      	mov	r8, r9
 800567e:	442c      	add	r4, r5
 8005680:	f818 3b01 	ldrb.w	r3, [r8], #1
 8005684:	4601      	mov	r1, r0
 8005686:	220a      	movs	r2, #10
 8005688:	4630      	mov	r0, r6
 800568a:	3b30      	subs	r3, #48	@ 0x30
 800568c:	f7ff ff8c 	bl	80055a8 <__multadd>
 8005690:	45a0      	cmp	r8, r4
 8005692:	d1f5      	bne.n	8005680 <__s2b+0x4c>
 8005694:	f1a5 0408 	sub.w	r4, r5, #8
 8005698:	444c      	add	r4, r9
 800569a:	1b2d      	subs	r5, r5, r4
 800569c:	1963      	adds	r3, r4, r5
 800569e:	42bb      	cmp	r3, r7
 80056a0:	db04      	blt.n	80056ac <__s2b+0x78>
 80056a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056a6:	2509      	movs	r5, #9
 80056a8:	340a      	adds	r4, #10
 80056aa:	e7f6      	b.n	800569a <__s2b+0x66>
 80056ac:	f814 3b01 	ldrb.w	r3, [r4], #1
 80056b0:	4601      	mov	r1, r0
 80056b2:	220a      	movs	r2, #10
 80056b4:	4630      	mov	r0, r6
 80056b6:	3b30      	subs	r3, #48	@ 0x30
 80056b8:	f7ff ff76 	bl	80055a8 <__multadd>
 80056bc:	e7ee      	b.n	800569c <__s2b+0x68>
 80056be:	bf00      	nop
 80056c0:	08007df5 	.word	0x08007df5
 80056c4:	08007e06 	.word	0x08007e06

080056c8 <__hi0bits>:
 80056c8:	4603      	mov	r3, r0
 80056ca:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80056ce:	bf3a      	itte	cc
 80056d0:	0403      	lslcc	r3, r0, #16
 80056d2:	2010      	movcc	r0, #16
 80056d4:	2000      	movcs	r0, #0
 80056d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80056da:	bf3c      	itt	cc
 80056dc:	021b      	lslcc	r3, r3, #8
 80056de:	3008      	addcc	r0, #8
 80056e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80056e4:	bf3c      	itt	cc
 80056e6:	011b      	lslcc	r3, r3, #4
 80056e8:	3004      	addcc	r0, #4
 80056ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056ee:	bf3c      	itt	cc
 80056f0:	009b      	lslcc	r3, r3, #2
 80056f2:	3002      	addcc	r0, #2
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	db05      	blt.n	8005704 <__hi0bits+0x3c>
 80056f8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80056fc:	f100 0001 	add.w	r0, r0, #1
 8005700:	bf08      	it	eq
 8005702:	2020      	moveq	r0, #32
 8005704:	4770      	bx	lr

08005706 <__lo0bits>:
 8005706:	6803      	ldr	r3, [r0, #0]
 8005708:	4602      	mov	r2, r0
 800570a:	f013 0007 	ands.w	r0, r3, #7
 800570e:	d00b      	beq.n	8005728 <__lo0bits+0x22>
 8005710:	07d9      	lsls	r1, r3, #31
 8005712:	d421      	bmi.n	8005758 <__lo0bits+0x52>
 8005714:	0798      	lsls	r0, r3, #30
 8005716:	bf49      	itett	mi
 8005718:	085b      	lsrmi	r3, r3, #1
 800571a:	089b      	lsrpl	r3, r3, #2
 800571c:	2001      	movmi	r0, #1
 800571e:	6013      	strmi	r3, [r2, #0]
 8005720:	bf5c      	itt	pl
 8005722:	2002      	movpl	r0, #2
 8005724:	6013      	strpl	r3, [r2, #0]
 8005726:	4770      	bx	lr
 8005728:	b299      	uxth	r1, r3
 800572a:	b909      	cbnz	r1, 8005730 <__lo0bits+0x2a>
 800572c:	2010      	movs	r0, #16
 800572e:	0c1b      	lsrs	r3, r3, #16
 8005730:	b2d9      	uxtb	r1, r3
 8005732:	b909      	cbnz	r1, 8005738 <__lo0bits+0x32>
 8005734:	3008      	adds	r0, #8
 8005736:	0a1b      	lsrs	r3, r3, #8
 8005738:	0719      	lsls	r1, r3, #28
 800573a:	bf04      	itt	eq
 800573c:	091b      	lsreq	r3, r3, #4
 800573e:	3004      	addeq	r0, #4
 8005740:	0799      	lsls	r1, r3, #30
 8005742:	bf04      	itt	eq
 8005744:	089b      	lsreq	r3, r3, #2
 8005746:	3002      	addeq	r0, #2
 8005748:	07d9      	lsls	r1, r3, #31
 800574a:	d403      	bmi.n	8005754 <__lo0bits+0x4e>
 800574c:	085b      	lsrs	r3, r3, #1
 800574e:	f100 0001 	add.w	r0, r0, #1
 8005752:	d003      	beq.n	800575c <__lo0bits+0x56>
 8005754:	6013      	str	r3, [r2, #0]
 8005756:	4770      	bx	lr
 8005758:	2000      	movs	r0, #0
 800575a:	4770      	bx	lr
 800575c:	2020      	movs	r0, #32
 800575e:	4770      	bx	lr

08005760 <__i2b>:
 8005760:	b510      	push	{r4, lr}
 8005762:	460c      	mov	r4, r1
 8005764:	2101      	movs	r1, #1
 8005766:	f7ff febd 	bl	80054e4 <_Balloc>
 800576a:	4602      	mov	r2, r0
 800576c:	b928      	cbnz	r0, 800577a <__i2b+0x1a>
 800576e:	f240 1145 	movw	r1, #325	@ 0x145
 8005772:	4b04      	ldr	r3, [pc, #16]	@ (8005784 <__i2b+0x24>)
 8005774:	4804      	ldr	r0, [pc, #16]	@ (8005788 <__i2b+0x28>)
 8005776:	f001 fc29 	bl	8006fcc <__assert_func>
 800577a:	2301      	movs	r3, #1
 800577c:	6144      	str	r4, [r0, #20]
 800577e:	6103      	str	r3, [r0, #16]
 8005780:	bd10      	pop	{r4, pc}
 8005782:	bf00      	nop
 8005784:	08007df5 	.word	0x08007df5
 8005788:	08007e06 	.word	0x08007e06

0800578c <__multiply>:
 800578c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005790:	4614      	mov	r4, r2
 8005792:	690a      	ldr	r2, [r1, #16]
 8005794:	6923      	ldr	r3, [r4, #16]
 8005796:	460f      	mov	r7, r1
 8005798:	429a      	cmp	r2, r3
 800579a:	bfa2      	ittt	ge
 800579c:	4623      	movge	r3, r4
 800579e:	460c      	movge	r4, r1
 80057a0:	461f      	movge	r7, r3
 80057a2:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80057a6:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80057aa:	68a3      	ldr	r3, [r4, #8]
 80057ac:	6861      	ldr	r1, [r4, #4]
 80057ae:	eb0a 0609 	add.w	r6, sl, r9
 80057b2:	42b3      	cmp	r3, r6
 80057b4:	b085      	sub	sp, #20
 80057b6:	bfb8      	it	lt
 80057b8:	3101      	addlt	r1, #1
 80057ba:	f7ff fe93 	bl	80054e4 <_Balloc>
 80057be:	b930      	cbnz	r0, 80057ce <__multiply+0x42>
 80057c0:	4602      	mov	r2, r0
 80057c2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80057c6:	4b43      	ldr	r3, [pc, #268]	@ (80058d4 <__multiply+0x148>)
 80057c8:	4843      	ldr	r0, [pc, #268]	@ (80058d8 <__multiply+0x14c>)
 80057ca:	f001 fbff 	bl	8006fcc <__assert_func>
 80057ce:	f100 0514 	add.w	r5, r0, #20
 80057d2:	462b      	mov	r3, r5
 80057d4:	2200      	movs	r2, #0
 80057d6:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80057da:	4543      	cmp	r3, r8
 80057dc:	d321      	bcc.n	8005822 <__multiply+0x96>
 80057de:	f107 0114 	add.w	r1, r7, #20
 80057e2:	f104 0214 	add.w	r2, r4, #20
 80057e6:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80057ea:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80057ee:	9302      	str	r3, [sp, #8]
 80057f0:	1b13      	subs	r3, r2, r4
 80057f2:	3b15      	subs	r3, #21
 80057f4:	f023 0303 	bic.w	r3, r3, #3
 80057f8:	3304      	adds	r3, #4
 80057fa:	f104 0715 	add.w	r7, r4, #21
 80057fe:	42ba      	cmp	r2, r7
 8005800:	bf38      	it	cc
 8005802:	2304      	movcc	r3, #4
 8005804:	9301      	str	r3, [sp, #4]
 8005806:	9b02      	ldr	r3, [sp, #8]
 8005808:	9103      	str	r1, [sp, #12]
 800580a:	428b      	cmp	r3, r1
 800580c:	d80c      	bhi.n	8005828 <__multiply+0x9c>
 800580e:	2e00      	cmp	r6, #0
 8005810:	dd03      	ble.n	800581a <__multiply+0x8e>
 8005812:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005816:	2b00      	cmp	r3, #0
 8005818:	d05a      	beq.n	80058d0 <__multiply+0x144>
 800581a:	6106      	str	r6, [r0, #16]
 800581c:	b005      	add	sp, #20
 800581e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005822:	f843 2b04 	str.w	r2, [r3], #4
 8005826:	e7d8      	b.n	80057da <__multiply+0x4e>
 8005828:	f8b1 a000 	ldrh.w	sl, [r1]
 800582c:	f1ba 0f00 	cmp.w	sl, #0
 8005830:	d023      	beq.n	800587a <__multiply+0xee>
 8005832:	46a9      	mov	r9, r5
 8005834:	f04f 0c00 	mov.w	ip, #0
 8005838:	f104 0e14 	add.w	lr, r4, #20
 800583c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005840:	f8d9 3000 	ldr.w	r3, [r9]
 8005844:	fa1f fb87 	uxth.w	fp, r7
 8005848:	b29b      	uxth	r3, r3
 800584a:	fb0a 330b 	mla	r3, sl, fp, r3
 800584e:	4463      	add	r3, ip
 8005850:	f8d9 c000 	ldr.w	ip, [r9]
 8005854:	0c3f      	lsrs	r7, r7, #16
 8005856:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800585a:	fb0a c707 	mla	r7, sl, r7, ip
 800585e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8005862:	b29b      	uxth	r3, r3
 8005864:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005868:	4572      	cmp	r2, lr
 800586a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800586e:	f849 3b04 	str.w	r3, [r9], #4
 8005872:	d8e3      	bhi.n	800583c <__multiply+0xb0>
 8005874:	9b01      	ldr	r3, [sp, #4]
 8005876:	f845 c003 	str.w	ip, [r5, r3]
 800587a:	9b03      	ldr	r3, [sp, #12]
 800587c:	3104      	adds	r1, #4
 800587e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005882:	f1b9 0f00 	cmp.w	r9, #0
 8005886:	d021      	beq.n	80058cc <__multiply+0x140>
 8005888:	46ae      	mov	lr, r5
 800588a:	f04f 0a00 	mov.w	sl, #0
 800588e:	682b      	ldr	r3, [r5, #0]
 8005890:	f104 0c14 	add.w	ip, r4, #20
 8005894:	f8bc b000 	ldrh.w	fp, [ip]
 8005898:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800589c:	b29b      	uxth	r3, r3
 800589e:	fb09 770b 	mla	r7, r9, fp, r7
 80058a2:	4457      	add	r7, sl
 80058a4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80058a8:	f84e 3b04 	str.w	r3, [lr], #4
 80058ac:	f85c 3b04 	ldr.w	r3, [ip], #4
 80058b0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80058b4:	f8be 3000 	ldrh.w	r3, [lr]
 80058b8:	4562      	cmp	r2, ip
 80058ba:	fb09 330a 	mla	r3, r9, sl, r3
 80058be:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80058c2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80058c6:	d8e5      	bhi.n	8005894 <__multiply+0x108>
 80058c8:	9f01      	ldr	r7, [sp, #4]
 80058ca:	51eb      	str	r3, [r5, r7]
 80058cc:	3504      	adds	r5, #4
 80058ce:	e79a      	b.n	8005806 <__multiply+0x7a>
 80058d0:	3e01      	subs	r6, #1
 80058d2:	e79c      	b.n	800580e <__multiply+0x82>
 80058d4:	08007df5 	.word	0x08007df5
 80058d8:	08007e06 	.word	0x08007e06

080058dc <__pow5mult>:
 80058dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058e0:	4615      	mov	r5, r2
 80058e2:	f012 0203 	ands.w	r2, r2, #3
 80058e6:	4607      	mov	r7, r0
 80058e8:	460e      	mov	r6, r1
 80058ea:	d007      	beq.n	80058fc <__pow5mult+0x20>
 80058ec:	4c25      	ldr	r4, [pc, #148]	@ (8005984 <__pow5mult+0xa8>)
 80058ee:	3a01      	subs	r2, #1
 80058f0:	2300      	movs	r3, #0
 80058f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80058f6:	f7ff fe57 	bl	80055a8 <__multadd>
 80058fa:	4606      	mov	r6, r0
 80058fc:	10ad      	asrs	r5, r5, #2
 80058fe:	d03d      	beq.n	800597c <__pow5mult+0xa0>
 8005900:	69fc      	ldr	r4, [r7, #28]
 8005902:	b97c      	cbnz	r4, 8005924 <__pow5mult+0x48>
 8005904:	2010      	movs	r0, #16
 8005906:	f7ff fd37 	bl	8005378 <malloc>
 800590a:	4602      	mov	r2, r0
 800590c:	61f8      	str	r0, [r7, #28]
 800590e:	b928      	cbnz	r0, 800591c <__pow5mult+0x40>
 8005910:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005914:	4b1c      	ldr	r3, [pc, #112]	@ (8005988 <__pow5mult+0xac>)
 8005916:	481d      	ldr	r0, [pc, #116]	@ (800598c <__pow5mult+0xb0>)
 8005918:	f001 fb58 	bl	8006fcc <__assert_func>
 800591c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005920:	6004      	str	r4, [r0, #0]
 8005922:	60c4      	str	r4, [r0, #12]
 8005924:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005928:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800592c:	b94c      	cbnz	r4, 8005942 <__pow5mult+0x66>
 800592e:	f240 2171 	movw	r1, #625	@ 0x271
 8005932:	4638      	mov	r0, r7
 8005934:	f7ff ff14 	bl	8005760 <__i2b>
 8005938:	2300      	movs	r3, #0
 800593a:	4604      	mov	r4, r0
 800593c:	f8c8 0008 	str.w	r0, [r8, #8]
 8005940:	6003      	str	r3, [r0, #0]
 8005942:	f04f 0900 	mov.w	r9, #0
 8005946:	07eb      	lsls	r3, r5, #31
 8005948:	d50a      	bpl.n	8005960 <__pow5mult+0x84>
 800594a:	4631      	mov	r1, r6
 800594c:	4622      	mov	r2, r4
 800594e:	4638      	mov	r0, r7
 8005950:	f7ff ff1c 	bl	800578c <__multiply>
 8005954:	4680      	mov	r8, r0
 8005956:	4631      	mov	r1, r6
 8005958:	4638      	mov	r0, r7
 800595a:	f7ff fe03 	bl	8005564 <_Bfree>
 800595e:	4646      	mov	r6, r8
 8005960:	106d      	asrs	r5, r5, #1
 8005962:	d00b      	beq.n	800597c <__pow5mult+0xa0>
 8005964:	6820      	ldr	r0, [r4, #0]
 8005966:	b938      	cbnz	r0, 8005978 <__pow5mult+0x9c>
 8005968:	4622      	mov	r2, r4
 800596a:	4621      	mov	r1, r4
 800596c:	4638      	mov	r0, r7
 800596e:	f7ff ff0d 	bl	800578c <__multiply>
 8005972:	6020      	str	r0, [r4, #0]
 8005974:	f8c0 9000 	str.w	r9, [r0]
 8005978:	4604      	mov	r4, r0
 800597a:	e7e4      	b.n	8005946 <__pow5mult+0x6a>
 800597c:	4630      	mov	r0, r6
 800597e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005982:	bf00      	nop
 8005984:	08007e60 	.word	0x08007e60
 8005988:	08007d86 	.word	0x08007d86
 800598c:	08007e06 	.word	0x08007e06

08005990 <__lshift>:
 8005990:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005994:	460c      	mov	r4, r1
 8005996:	4607      	mov	r7, r0
 8005998:	4691      	mov	r9, r2
 800599a:	6923      	ldr	r3, [r4, #16]
 800599c:	6849      	ldr	r1, [r1, #4]
 800599e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80059a2:	68a3      	ldr	r3, [r4, #8]
 80059a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80059a8:	f108 0601 	add.w	r6, r8, #1
 80059ac:	42b3      	cmp	r3, r6
 80059ae:	db0b      	blt.n	80059c8 <__lshift+0x38>
 80059b0:	4638      	mov	r0, r7
 80059b2:	f7ff fd97 	bl	80054e4 <_Balloc>
 80059b6:	4605      	mov	r5, r0
 80059b8:	b948      	cbnz	r0, 80059ce <__lshift+0x3e>
 80059ba:	4602      	mov	r2, r0
 80059bc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80059c0:	4b27      	ldr	r3, [pc, #156]	@ (8005a60 <__lshift+0xd0>)
 80059c2:	4828      	ldr	r0, [pc, #160]	@ (8005a64 <__lshift+0xd4>)
 80059c4:	f001 fb02 	bl	8006fcc <__assert_func>
 80059c8:	3101      	adds	r1, #1
 80059ca:	005b      	lsls	r3, r3, #1
 80059cc:	e7ee      	b.n	80059ac <__lshift+0x1c>
 80059ce:	2300      	movs	r3, #0
 80059d0:	f100 0114 	add.w	r1, r0, #20
 80059d4:	f100 0210 	add.w	r2, r0, #16
 80059d8:	4618      	mov	r0, r3
 80059da:	4553      	cmp	r3, sl
 80059dc:	db33      	blt.n	8005a46 <__lshift+0xb6>
 80059de:	6920      	ldr	r0, [r4, #16]
 80059e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80059e4:	f104 0314 	add.w	r3, r4, #20
 80059e8:	f019 091f 	ands.w	r9, r9, #31
 80059ec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80059f0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80059f4:	d02b      	beq.n	8005a4e <__lshift+0xbe>
 80059f6:	468a      	mov	sl, r1
 80059f8:	2200      	movs	r2, #0
 80059fa:	f1c9 0e20 	rsb	lr, r9, #32
 80059fe:	6818      	ldr	r0, [r3, #0]
 8005a00:	fa00 f009 	lsl.w	r0, r0, r9
 8005a04:	4310      	orrs	r0, r2
 8005a06:	f84a 0b04 	str.w	r0, [sl], #4
 8005a0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a0e:	459c      	cmp	ip, r3
 8005a10:	fa22 f20e 	lsr.w	r2, r2, lr
 8005a14:	d8f3      	bhi.n	80059fe <__lshift+0x6e>
 8005a16:	ebac 0304 	sub.w	r3, ip, r4
 8005a1a:	3b15      	subs	r3, #21
 8005a1c:	f023 0303 	bic.w	r3, r3, #3
 8005a20:	3304      	adds	r3, #4
 8005a22:	f104 0015 	add.w	r0, r4, #21
 8005a26:	4584      	cmp	ip, r0
 8005a28:	bf38      	it	cc
 8005a2a:	2304      	movcc	r3, #4
 8005a2c:	50ca      	str	r2, [r1, r3]
 8005a2e:	b10a      	cbz	r2, 8005a34 <__lshift+0xa4>
 8005a30:	f108 0602 	add.w	r6, r8, #2
 8005a34:	3e01      	subs	r6, #1
 8005a36:	4638      	mov	r0, r7
 8005a38:	4621      	mov	r1, r4
 8005a3a:	612e      	str	r6, [r5, #16]
 8005a3c:	f7ff fd92 	bl	8005564 <_Bfree>
 8005a40:	4628      	mov	r0, r5
 8005a42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a46:	f842 0f04 	str.w	r0, [r2, #4]!
 8005a4a:	3301      	adds	r3, #1
 8005a4c:	e7c5      	b.n	80059da <__lshift+0x4a>
 8005a4e:	3904      	subs	r1, #4
 8005a50:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a54:	459c      	cmp	ip, r3
 8005a56:	f841 2f04 	str.w	r2, [r1, #4]!
 8005a5a:	d8f9      	bhi.n	8005a50 <__lshift+0xc0>
 8005a5c:	e7ea      	b.n	8005a34 <__lshift+0xa4>
 8005a5e:	bf00      	nop
 8005a60:	08007df5 	.word	0x08007df5
 8005a64:	08007e06 	.word	0x08007e06

08005a68 <__mcmp>:
 8005a68:	4603      	mov	r3, r0
 8005a6a:	690a      	ldr	r2, [r1, #16]
 8005a6c:	6900      	ldr	r0, [r0, #16]
 8005a6e:	b530      	push	{r4, r5, lr}
 8005a70:	1a80      	subs	r0, r0, r2
 8005a72:	d10e      	bne.n	8005a92 <__mcmp+0x2a>
 8005a74:	3314      	adds	r3, #20
 8005a76:	3114      	adds	r1, #20
 8005a78:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005a7c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005a80:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005a84:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005a88:	4295      	cmp	r5, r2
 8005a8a:	d003      	beq.n	8005a94 <__mcmp+0x2c>
 8005a8c:	d205      	bcs.n	8005a9a <__mcmp+0x32>
 8005a8e:	f04f 30ff 	mov.w	r0, #4294967295
 8005a92:	bd30      	pop	{r4, r5, pc}
 8005a94:	42a3      	cmp	r3, r4
 8005a96:	d3f3      	bcc.n	8005a80 <__mcmp+0x18>
 8005a98:	e7fb      	b.n	8005a92 <__mcmp+0x2a>
 8005a9a:	2001      	movs	r0, #1
 8005a9c:	e7f9      	b.n	8005a92 <__mcmp+0x2a>
	...

08005aa0 <__mdiff>:
 8005aa0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005aa4:	4689      	mov	r9, r1
 8005aa6:	4606      	mov	r6, r0
 8005aa8:	4611      	mov	r1, r2
 8005aaa:	4648      	mov	r0, r9
 8005aac:	4614      	mov	r4, r2
 8005aae:	f7ff ffdb 	bl	8005a68 <__mcmp>
 8005ab2:	1e05      	subs	r5, r0, #0
 8005ab4:	d112      	bne.n	8005adc <__mdiff+0x3c>
 8005ab6:	4629      	mov	r1, r5
 8005ab8:	4630      	mov	r0, r6
 8005aba:	f7ff fd13 	bl	80054e4 <_Balloc>
 8005abe:	4602      	mov	r2, r0
 8005ac0:	b928      	cbnz	r0, 8005ace <__mdiff+0x2e>
 8005ac2:	f240 2137 	movw	r1, #567	@ 0x237
 8005ac6:	4b3e      	ldr	r3, [pc, #248]	@ (8005bc0 <__mdiff+0x120>)
 8005ac8:	483e      	ldr	r0, [pc, #248]	@ (8005bc4 <__mdiff+0x124>)
 8005aca:	f001 fa7f 	bl	8006fcc <__assert_func>
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005ad4:	4610      	mov	r0, r2
 8005ad6:	b003      	add	sp, #12
 8005ad8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005adc:	bfbc      	itt	lt
 8005ade:	464b      	movlt	r3, r9
 8005ae0:	46a1      	movlt	r9, r4
 8005ae2:	4630      	mov	r0, r6
 8005ae4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005ae8:	bfba      	itte	lt
 8005aea:	461c      	movlt	r4, r3
 8005aec:	2501      	movlt	r5, #1
 8005aee:	2500      	movge	r5, #0
 8005af0:	f7ff fcf8 	bl	80054e4 <_Balloc>
 8005af4:	4602      	mov	r2, r0
 8005af6:	b918      	cbnz	r0, 8005b00 <__mdiff+0x60>
 8005af8:	f240 2145 	movw	r1, #581	@ 0x245
 8005afc:	4b30      	ldr	r3, [pc, #192]	@ (8005bc0 <__mdiff+0x120>)
 8005afe:	e7e3      	b.n	8005ac8 <__mdiff+0x28>
 8005b00:	f100 0b14 	add.w	fp, r0, #20
 8005b04:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005b08:	f109 0310 	add.w	r3, r9, #16
 8005b0c:	60c5      	str	r5, [r0, #12]
 8005b0e:	f04f 0c00 	mov.w	ip, #0
 8005b12:	f109 0514 	add.w	r5, r9, #20
 8005b16:	46d9      	mov	r9, fp
 8005b18:	6926      	ldr	r6, [r4, #16]
 8005b1a:	f104 0e14 	add.w	lr, r4, #20
 8005b1e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005b22:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005b26:	9301      	str	r3, [sp, #4]
 8005b28:	9b01      	ldr	r3, [sp, #4]
 8005b2a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005b2e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005b32:	b281      	uxth	r1, r0
 8005b34:	9301      	str	r3, [sp, #4]
 8005b36:	fa1f f38a 	uxth.w	r3, sl
 8005b3a:	1a5b      	subs	r3, r3, r1
 8005b3c:	0c00      	lsrs	r0, r0, #16
 8005b3e:	4463      	add	r3, ip
 8005b40:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005b44:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005b48:	b29b      	uxth	r3, r3
 8005b4a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005b4e:	4576      	cmp	r6, lr
 8005b50:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005b54:	f849 3b04 	str.w	r3, [r9], #4
 8005b58:	d8e6      	bhi.n	8005b28 <__mdiff+0x88>
 8005b5a:	1b33      	subs	r3, r6, r4
 8005b5c:	3b15      	subs	r3, #21
 8005b5e:	f023 0303 	bic.w	r3, r3, #3
 8005b62:	3415      	adds	r4, #21
 8005b64:	3304      	adds	r3, #4
 8005b66:	42a6      	cmp	r6, r4
 8005b68:	bf38      	it	cc
 8005b6a:	2304      	movcc	r3, #4
 8005b6c:	441d      	add	r5, r3
 8005b6e:	445b      	add	r3, fp
 8005b70:	461e      	mov	r6, r3
 8005b72:	462c      	mov	r4, r5
 8005b74:	4544      	cmp	r4, r8
 8005b76:	d30e      	bcc.n	8005b96 <__mdiff+0xf6>
 8005b78:	f108 0103 	add.w	r1, r8, #3
 8005b7c:	1b49      	subs	r1, r1, r5
 8005b7e:	f021 0103 	bic.w	r1, r1, #3
 8005b82:	3d03      	subs	r5, #3
 8005b84:	45a8      	cmp	r8, r5
 8005b86:	bf38      	it	cc
 8005b88:	2100      	movcc	r1, #0
 8005b8a:	440b      	add	r3, r1
 8005b8c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005b90:	b199      	cbz	r1, 8005bba <__mdiff+0x11a>
 8005b92:	6117      	str	r7, [r2, #16]
 8005b94:	e79e      	b.n	8005ad4 <__mdiff+0x34>
 8005b96:	46e6      	mov	lr, ip
 8005b98:	f854 1b04 	ldr.w	r1, [r4], #4
 8005b9c:	fa1f fc81 	uxth.w	ip, r1
 8005ba0:	44f4      	add	ip, lr
 8005ba2:	0c08      	lsrs	r0, r1, #16
 8005ba4:	4471      	add	r1, lr
 8005ba6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005baa:	b289      	uxth	r1, r1
 8005bac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005bb0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005bb4:	f846 1b04 	str.w	r1, [r6], #4
 8005bb8:	e7dc      	b.n	8005b74 <__mdiff+0xd4>
 8005bba:	3f01      	subs	r7, #1
 8005bbc:	e7e6      	b.n	8005b8c <__mdiff+0xec>
 8005bbe:	bf00      	nop
 8005bc0:	08007df5 	.word	0x08007df5
 8005bc4:	08007e06 	.word	0x08007e06

08005bc8 <__ulp>:
 8005bc8:	4b0e      	ldr	r3, [pc, #56]	@ (8005c04 <__ulp+0x3c>)
 8005bca:	400b      	ands	r3, r1
 8005bcc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	dc08      	bgt.n	8005be6 <__ulp+0x1e>
 8005bd4:	425b      	negs	r3, r3
 8005bd6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8005bda:	ea4f 5223 	mov.w	r2, r3, asr #20
 8005bde:	da04      	bge.n	8005bea <__ulp+0x22>
 8005be0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8005be4:	4113      	asrs	r3, r2
 8005be6:	2200      	movs	r2, #0
 8005be8:	e008      	b.n	8005bfc <__ulp+0x34>
 8005bea:	f1a2 0314 	sub.w	r3, r2, #20
 8005bee:	2b1e      	cmp	r3, #30
 8005bf0:	bfd6      	itet	le
 8005bf2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8005bf6:	2201      	movgt	r2, #1
 8005bf8:	40da      	lsrle	r2, r3
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	4619      	mov	r1, r3
 8005bfe:	4610      	mov	r0, r2
 8005c00:	4770      	bx	lr
 8005c02:	bf00      	nop
 8005c04:	7ff00000 	.word	0x7ff00000

08005c08 <__b2d>:
 8005c08:	6902      	ldr	r2, [r0, #16]
 8005c0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c0c:	f100 0614 	add.w	r6, r0, #20
 8005c10:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8005c14:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8005c18:	4f1e      	ldr	r7, [pc, #120]	@ (8005c94 <__b2d+0x8c>)
 8005c1a:	4620      	mov	r0, r4
 8005c1c:	f7ff fd54 	bl	80056c8 <__hi0bits>
 8005c20:	4603      	mov	r3, r0
 8005c22:	f1c0 0020 	rsb	r0, r0, #32
 8005c26:	2b0a      	cmp	r3, #10
 8005c28:	f1a2 0504 	sub.w	r5, r2, #4
 8005c2c:	6008      	str	r0, [r1, #0]
 8005c2e:	dc12      	bgt.n	8005c56 <__b2d+0x4e>
 8005c30:	42ae      	cmp	r6, r5
 8005c32:	bf2c      	ite	cs
 8005c34:	2200      	movcs	r2, #0
 8005c36:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8005c3a:	f1c3 0c0b 	rsb	ip, r3, #11
 8005c3e:	3315      	adds	r3, #21
 8005c40:	fa24 fe0c 	lsr.w	lr, r4, ip
 8005c44:	fa04 f303 	lsl.w	r3, r4, r3
 8005c48:	fa22 f20c 	lsr.w	r2, r2, ip
 8005c4c:	ea4e 0107 	orr.w	r1, lr, r7
 8005c50:	431a      	orrs	r2, r3
 8005c52:	4610      	mov	r0, r2
 8005c54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c56:	42ae      	cmp	r6, r5
 8005c58:	bf36      	itet	cc
 8005c5a:	f1a2 0508 	subcc.w	r5, r2, #8
 8005c5e:	2200      	movcs	r2, #0
 8005c60:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8005c64:	3b0b      	subs	r3, #11
 8005c66:	d012      	beq.n	8005c8e <__b2d+0x86>
 8005c68:	f1c3 0720 	rsb	r7, r3, #32
 8005c6c:	fa22 f107 	lsr.w	r1, r2, r7
 8005c70:	409c      	lsls	r4, r3
 8005c72:	430c      	orrs	r4, r1
 8005c74:	42b5      	cmp	r5, r6
 8005c76:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8005c7a:	bf94      	ite	ls
 8005c7c:	2400      	movls	r4, #0
 8005c7e:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8005c82:	409a      	lsls	r2, r3
 8005c84:	40fc      	lsrs	r4, r7
 8005c86:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8005c8a:	4322      	orrs	r2, r4
 8005c8c:	e7e1      	b.n	8005c52 <__b2d+0x4a>
 8005c8e:	ea44 0107 	orr.w	r1, r4, r7
 8005c92:	e7de      	b.n	8005c52 <__b2d+0x4a>
 8005c94:	3ff00000 	.word	0x3ff00000

08005c98 <__d2b>:
 8005c98:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8005c9c:	2101      	movs	r1, #1
 8005c9e:	4690      	mov	r8, r2
 8005ca0:	4699      	mov	r9, r3
 8005ca2:	9e08      	ldr	r6, [sp, #32]
 8005ca4:	f7ff fc1e 	bl	80054e4 <_Balloc>
 8005ca8:	4604      	mov	r4, r0
 8005caa:	b930      	cbnz	r0, 8005cba <__d2b+0x22>
 8005cac:	4602      	mov	r2, r0
 8005cae:	f240 310f 	movw	r1, #783	@ 0x30f
 8005cb2:	4b23      	ldr	r3, [pc, #140]	@ (8005d40 <__d2b+0xa8>)
 8005cb4:	4823      	ldr	r0, [pc, #140]	@ (8005d44 <__d2b+0xac>)
 8005cb6:	f001 f989 	bl	8006fcc <__assert_func>
 8005cba:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005cbe:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005cc2:	b10d      	cbz	r5, 8005cc8 <__d2b+0x30>
 8005cc4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005cc8:	9301      	str	r3, [sp, #4]
 8005cca:	f1b8 0300 	subs.w	r3, r8, #0
 8005cce:	d024      	beq.n	8005d1a <__d2b+0x82>
 8005cd0:	4668      	mov	r0, sp
 8005cd2:	9300      	str	r3, [sp, #0]
 8005cd4:	f7ff fd17 	bl	8005706 <__lo0bits>
 8005cd8:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005cdc:	b1d8      	cbz	r0, 8005d16 <__d2b+0x7e>
 8005cde:	f1c0 0320 	rsb	r3, r0, #32
 8005ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ce6:	430b      	orrs	r3, r1
 8005ce8:	40c2      	lsrs	r2, r0
 8005cea:	6163      	str	r3, [r4, #20]
 8005cec:	9201      	str	r2, [sp, #4]
 8005cee:	9b01      	ldr	r3, [sp, #4]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	bf0c      	ite	eq
 8005cf4:	2201      	moveq	r2, #1
 8005cf6:	2202      	movne	r2, #2
 8005cf8:	61a3      	str	r3, [r4, #24]
 8005cfa:	6122      	str	r2, [r4, #16]
 8005cfc:	b1ad      	cbz	r5, 8005d2a <__d2b+0x92>
 8005cfe:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005d02:	4405      	add	r5, r0
 8005d04:	6035      	str	r5, [r6, #0]
 8005d06:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005d0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d0c:	6018      	str	r0, [r3, #0]
 8005d0e:	4620      	mov	r0, r4
 8005d10:	b002      	add	sp, #8
 8005d12:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8005d16:	6161      	str	r1, [r4, #20]
 8005d18:	e7e9      	b.n	8005cee <__d2b+0x56>
 8005d1a:	a801      	add	r0, sp, #4
 8005d1c:	f7ff fcf3 	bl	8005706 <__lo0bits>
 8005d20:	9b01      	ldr	r3, [sp, #4]
 8005d22:	2201      	movs	r2, #1
 8005d24:	6163      	str	r3, [r4, #20]
 8005d26:	3020      	adds	r0, #32
 8005d28:	e7e7      	b.n	8005cfa <__d2b+0x62>
 8005d2a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005d2e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005d32:	6030      	str	r0, [r6, #0]
 8005d34:	6918      	ldr	r0, [r3, #16]
 8005d36:	f7ff fcc7 	bl	80056c8 <__hi0bits>
 8005d3a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005d3e:	e7e4      	b.n	8005d0a <__d2b+0x72>
 8005d40:	08007df5 	.word	0x08007df5
 8005d44:	08007e06 	.word	0x08007e06

08005d48 <__ratio>:
 8005d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d4c:	b085      	sub	sp, #20
 8005d4e:	e9cd 1000 	strd	r1, r0, [sp]
 8005d52:	a902      	add	r1, sp, #8
 8005d54:	f7ff ff58 	bl	8005c08 <__b2d>
 8005d58:	468b      	mov	fp, r1
 8005d5a:	4606      	mov	r6, r0
 8005d5c:	460f      	mov	r7, r1
 8005d5e:	9800      	ldr	r0, [sp, #0]
 8005d60:	a903      	add	r1, sp, #12
 8005d62:	f7ff ff51 	bl	8005c08 <__b2d>
 8005d66:	460d      	mov	r5, r1
 8005d68:	9b01      	ldr	r3, [sp, #4]
 8005d6a:	4689      	mov	r9, r1
 8005d6c:	6919      	ldr	r1, [r3, #16]
 8005d6e:	9b00      	ldr	r3, [sp, #0]
 8005d70:	4604      	mov	r4, r0
 8005d72:	691b      	ldr	r3, [r3, #16]
 8005d74:	4630      	mov	r0, r6
 8005d76:	1ac9      	subs	r1, r1, r3
 8005d78:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8005d7c:	1a9b      	subs	r3, r3, r2
 8005d7e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	bfcd      	iteet	gt
 8005d86:	463a      	movgt	r2, r7
 8005d88:	462a      	movle	r2, r5
 8005d8a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8005d8e:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8005d92:	bfd8      	it	le
 8005d94:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8005d98:	464b      	mov	r3, r9
 8005d9a:	4622      	mov	r2, r4
 8005d9c:	4659      	mov	r1, fp
 8005d9e:	f7fa fcc5 	bl	800072c <__aeabi_ddiv>
 8005da2:	b005      	add	sp, #20
 8005da4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005da8 <__copybits>:
 8005da8:	3901      	subs	r1, #1
 8005daa:	b570      	push	{r4, r5, r6, lr}
 8005dac:	1149      	asrs	r1, r1, #5
 8005dae:	6914      	ldr	r4, [r2, #16]
 8005db0:	3101      	adds	r1, #1
 8005db2:	f102 0314 	add.w	r3, r2, #20
 8005db6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8005dba:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8005dbe:	1f05      	subs	r5, r0, #4
 8005dc0:	42a3      	cmp	r3, r4
 8005dc2:	d30c      	bcc.n	8005dde <__copybits+0x36>
 8005dc4:	1aa3      	subs	r3, r4, r2
 8005dc6:	3b11      	subs	r3, #17
 8005dc8:	f023 0303 	bic.w	r3, r3, #3
 8005dcc:	3211      	adds	r2, #17
 8005dce:	42a2      	cmp	r2, r4
 8005dd0:	bf88      	it	hi
 8005dd2:	2300      	movhi	r3, #0
 8005dd4:	4418      	add	r0, r3
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	4288      	cmp	r0, r1
 8005dda:	d305      	bcc.n	8005de8 <__copybits+0x40>
 8005ddc:	bd70      	pop	{r4, r5, r6, pc}
 8005dde:	f853 6b04 	ldr.w	r6, [r3], #4
 8005de2:	f845 6f04 	str.w	r6, [r5, #4]!
 8005de6:	e7eb      	b.n	8005dc0 <__copybits+0x18>
 8005de8:	f840 3b04 	str.w	r3, [r0], #4
 8005dec:	e7f4      	b.n	8005dd8 <__copybits+0x30>

08005dee <__any_on>:
 8005dee:	f100 0214 	add.w	r2, r0, #20
 8005df2:	6900      	ldr	r0, [r0, #16]
 8005df4:	114b      	asrs	r3, r1, #5
 8005df6:	4298      	cmp	r0, r3
 8005df8:	b510      	push	{r4, lr}
 8005dfa:	db11      	blt.n	8005e20 <__any_on+0x32>
 8005dfc:	dd0a      	ble.n	8005e14 <__any_on+0x26>
 8005dfe:	f011 011f 	ands.w	r1, r1, #31
 8005e02:	d007      	beq.n	8005e14 <__any_on+0x26>
 8005e04:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8005e08:	fa24 f001 	lsr.w	r0, r4, r1
 8005e0c:	fa00 f101 	lsl.w	r1, r0, r1
 8005e10:	428c      	cmp	r4, r1
 8005e12:	d10b      	bne.n	8005e2c <__any_on+0x3e>
 8005e14:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005e18:	4293      	cmp	r3, r2
 8005e1a:	d803      	bhi.n	8005e24 <__any_on+0x36>
 8005e1c:	2000      	movs	r0, #0
 8005e1e:	bd10      	pop	{r4, pc}
 8005e20:	4603      	mov	r3, r0
 8005e22:	e7f7      	b.n	8005e14 <__any_on+0x26>
 8005e24:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005e28:	2900      	cmp	r1, #0
 8005e2a:	d0f5      	beq.n	8005e18 <__any_on+0x2a>
 8005e2c:	2001      	movs	r0, #1
 8005e2e:	e7f6      	b.n	8005e1e <__any_on+0x30>

08005e30 <sulp>:
 8005e30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e34:	460f      	mov	r7, r1
 8005e36:	4690      	mov	r8, r2
 8005e38:	f7ff fec6 	bl	8005bc8 <__ulp>
 8005e3c:	4604      	mov	r4, r0
 8005e3e:	460d      	mov	r5, r1
 8005e40:	f1b8 0f00 	cmp.w	r8, #0
 8005e44:	d011      	beq.n	8005e6a <sulp+0x3a>
 8005e46:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8005e4a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	dd0b      	ble.n	8005e6a <sulp+0x3a>
 8005e52:	2400      	movs	r4, #0
 8005e54:	051b      	lsls	r3, r3, #20
 8005e56:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8005e5a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8005e5e:	4622      	mov	r2, r4
 8005e60:	462b      	mov	r3, r5
 8005e62:	f7fa fb39 	bl	80004d8 <__aeabi_dmul>
 8005e66:	4604      	mov	r4, r0
 8005e68:	460d      	mov	r5, r1
 8005e6a:	4620      	mov	r0, r4
 8005e6c:	4629      	mov	r1, r5
 8005e6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e72:	0000      	movs	r0, r0
 8005e74:	0000      	movs	r0, r0
	...

08005e78 <_strtod_l>:
 8005e78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e7c:	b09f      	sub	sp, #124	@ 0x7c
 8005e7e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8005e80:	2200      	movs	r2, #0
 8005e82:	460c      	mov	r4, r1
 8005e84:	921a      	str	r2, [sp, #104]	@ 0x68
 8005e86:	f04f 0a00 	mov.w	sl, #0
 8005e8a:	f04f 0b00 	mov.w	fp, #0
 8005e8e:	460a      	mov	r2, r1
 8005e90:	9005      	str	r0, [sp, #20]
 8005e92:	9219      	str	r2, [sp, #100]	@ 0x64
 8005e94:	7811      	ldrb	r1, [r2, #0]
 8005e96:	292b      	cmp	r1, #43	@ 0x2b
 8005e98:	d048      	beq.n	8005f2c <_strtod_l+0xb4>
 8005e9a:	d836      	bhi.n	8005f0a <_strtod_l+0x92>
 8005e9c:	290d      	cmp	r1, #13
 8005e9e:	d830      	bhi.n	8005f02 <_strtod_l+0x8a>
 8005ea0:	2908      	cmp	r1, #8
 8005ea2:	d830      	bhi.n	8005f06 <_strtod_l+0x8e>
 8005ea4:	2900      	cmp	r1, #0
 8005ea6:	d039      	beq.n	8005f1c <_strtod_l+0xa4>
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005eac:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8005eae:	782a      	ldrb	r2, [r5, #0]
 8005eb0:	2a30      	cmp	r2, #48	@ 0x30
 8005eb2:	f040 80b1 	bne.w	8006018 <_strtod_l+0x1a0>
 8005eb6:	786a      	ldrb	r2, [r5, #1]
 8005eb8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005ebc:	2a58      	cmp	r2, #88	@ 0x58
 8005ebe:	d16c      	bne.n	8005f9a <_strtod_l+0x122>
 8005ec0:	9302      	str	r3, [sp, #8]
 8005ec2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ec4:	4a8e      	ldr	r2, [pc, #568]	@ (8006100 <_strtod_l+0x288>)
 8005ec6:	9301      	str	r3, [sp, #4]
 8005ec8:	ab1a      	add	r3, sp, #104	@ 0x68
 8005eca:	9300      	str	r3, [sp, #0]
 8005ecc:	9805      	ldr	r0, [sp, #20]
 8005ece:	ab1b      	add	r3, sp, #108	@ 0x6c
 8005ed0:	a919      	add	r1, sp, #100	@ 0x64
 8005ed2:	f001 f915 	bl	8007100 <__gethex>
 8005ed6:	f010 060f 	ands.w	r6, r0, #15
 8005eda:	4604      	mov	r4, r0
 8005edc:	d005      	beq.n	8005eea <_strtod_l+0x72>
 8005ede:	2e06      	cmp	r6, #6
 8005ee0:	d126      	bne.n	8005f30 <_strtod_l+0xb8>
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	3501      	adds	r5, #1
 8005ee6:	9519      	str	r5, [sp, #100]	@ 0x64
 8005ee8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005eea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	f040 8584 	bne.w	80069fa <_strtod_l+0xb82>
 8005ef2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ef4:	b1bb      	cbz	r3, 8005f26 <_strtod_l+0xae>
 8005ef6:	4650      	mov	r0, sl
 8005ef8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8005efc:	b01f      	add	sp, #124	@ 0x7c
 8005efe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f02:	2920      	cmp	r1, #32
 8005f04:	d1d0      	bne.n	8005ea8 <_strtod_l+0x30>
 8005f06:	3201      	adds	r2, #1
 8005f08:	e7c3      	b.n	8005e92 <_strtod_l+0x1a>
 8005f0a:	292d      	cmp	r1, #45	@ 0x2d
 8005f0c:	d1cc      	bne.n	8005ea8 <_strtod_l+0x30>
 8005f0e:	2101      	movs	r1, #1
 8005f10:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005f12:	1c51      	adds	r1, r2, #1
 8005f14:	9119      	str	r1, [sp, #100]	@ 0x64
 8005f16:	7852      	ldrb	r2, [r2, #1]
 8005f18:	2a00      	cmp	r2, #0
 8005f1a:	d1c7      	bne.n	8005eac <_strtod_l+0x34>
 8005f1c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005f1e:	9419      	str	r4, [sp, #100]	@ 0x64
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	f040 8568 	bne.w	80069f6 <_strtod_l+0xb7e>
 8005f26:	4650      	mov	r0, sl
 8005f28:	4659      	mov	r1, fp
 8005f2a:	e7e7      	b.n	8005efc <_strtod_l+0x84>
 8005f2c:	2100      	movs	r1, #0
 8005f2e:	e7ef      	b.n	8005f10 <_strtod_l+0x98>
 8005f30:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005f32:	b13a      	cbz	r2, 8005f44 <_strtod_l+0xcc>
 8005f34:	2135      	movs	r1, #53	@ 0x35
 8005f36:	a81c      	add	r0, sp, #112	@ 0x70
 8005f38:	f7ff ff36 	bl	8005da8 <__copybits>
 8005f3c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005f3e:	9805      	ldr	r0, [sp, #20]
 8005f40:	f7ff fb10 	bl	8005564 <_Bfree>
 8005f44:	3e01      	subs	r6, #1
 8005f46:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8005f48:	2e04      	cmp	r6, #4
 8005f4a:	d806      	bhi.n	8005f5a <_strtod_l+0xe2>
 8005f4c:	e8df f006 	tbb	[pc, r6]
 8005f50:	201d0314 	.word	0x201d0314
 8005f54:	14          	.byte	0x14
 8005f55:	00          	.byte	0x00
 8005f56:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8005f5a:	05e1      	lsls	r1, r4, #23
 8005f5c:	bf48      	it	mi
 8005f5e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8005f62:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005f66:	0d1b      	lsrs	r3, r3, #20
 8005f68:	051b      	lsls	r3, r3, #20
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d1bd      	bne.n	8005eea <_strtod_l+0x72>
 8005f6e:	f7fe fb2b 	bl	80045c8 <__errno>
 8005f72:	2322      	movs	r3, #34	@ 0x22
 8005f74:	6003      	str	r3, [r0, #0]
 8005f76:	e7b8      	b.n	8005eea <_strtod_l+0x72>
 8005f78:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8005f7c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8005f80:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005f84:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005f88:	e7e7      	b.n	8005f5a <_strtod_l+0xe2>
 8005f8a:	f8df b178 	ldr.w	fp, [pc, #376]	@ 8006104 <_strtod_l+0x28c>
 8005f8e:	e7e4      	b.n	8005f5a <_strtod_l+0xe2>
 8005f90:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8005f94:	f04f 3aff 	mov.w	sl, #4294967295
 8005f98:	e7df      	b.n	8005f5a <_strtod_l+0xe2>
 8005f9a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005f9c:	1c5a      	adds	r2, r3, #1
 8005f9e:	9219      	str	r2, [sp, #100]	@ 0x64
 8005fa0:	785b      	ldrb	r3, [r3, #1]
 8005fa2:	2b30      	cmp	r3, #48	@ 0x30
 8005fa4:	d0f9      	beq.n	8005f9a <_strtod_l+0x122>
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d09f      	beq.n	8005eea <_strtod_l+0x72>
 8005faa:	2301      	movs	r3, #1
 8005fac:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005fb0:	220a      	movs	r2, #10
 8005fb2:	930c      	str	r3, [sp, #48]	@ 0x30
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	461f      	mov	r7, r3
 8005fb8:	9308      	str	r3, [sp, #32]
 8005fba:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fbc:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8005fbe:	7805      	ldrb	r5, [r0, #0]
 8005fc0:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8005fc4:	b2d9      	uxtb	r1, r3
 8005fc6:	2909      	cmp	r1, #9
 8005fc8:	d928      	bls.n	800601c <_strtod_l+0x1a4>
 8005fca:	2201      	movs	r2, #1
 8005fcc:	494e      	ldr	r1, [pc, #312]	@ (8006108 <_strtod_l+0x290>)
 8005fce:	f000 ffc7 	bl	8006f60 <strncmp>
 8005fd2:	2800      	cmp	r0, #0
 8005fd4:	d032      	beq.n	800603c <_strtod_l+0x1c4>
 8005fd6:	2000      	movs	r0, #0
 8005fd8:	462a      	mov	r2, r5
 8005fda:	4681      	mov	r9, r0
 8005fdc:	463d      	mov	r5, r7
 8005fde:	4603      	mov	r3, r0
 8005fe0:	2a65      	cmp	r2, #101	@ 0x65
 8005fe2:	d001      	beq.n	8005fe8 <_strtod_l+0x170>
 8005fe4:	2a45      	cmp	r2, #69	@ 0x45
 8005fe6:	d114      	bne.n	8006012 <_strtod_l+0x19a>
 8005fe8:	b91d      	cbnz	r5, 8005ff2 <_strtod_l+0x17a>
 8005fea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005fec:	4302      	orrs	r2, r0
 8005fee:	d095      	beq.n	8005f1c <_strtod_l+0xa4>
 8005ff0:	2500      	movs	r5, #0
 8005ff2:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8005ff4:	1c62      	adds	r2, r4, #1
 8005ff6:	9219      	str	r2, [sp, #100]	@ 0x64
 8005ff8:	7862      	ldrb	r2, [r4, #1]
 8005ffa:	2a2b      	cmp	r2, #43	@ 0x2b
 8005ffc:	d077      	beq.n	80060ee <_strtod_l+0x276>
 8005ffe:	2a2d      	cmp	r2, #45	@ 0x2d
 8006000:	d07b      	beq.n	80060fa <_strtod_l+0x282>
 8006002:	f04f 0c00 	mov.w	ip, #0
 8006006:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800600a:	2909      	cmp	r1, #9
 800600c:	f240 8082 	bls.w	8006114 <_strtod_l+0x29c>
 8006010:	9419      	str	r4, [sp, #100]	@ 0x64
 8006012:	f04f 0800 	mov.w	r8, #0
 8006016:	e0a2      	b.n	800615e <_strtod_l+0x2e6>
 8006018:	2300      	movs	r3, #0
 800601a:	e7c7      	b.n	8005fac <_strtod_l+0x134>
 800601c:	2f08      	cmp	r7, #8
 800601e:	bfd5      	itete	le
 8006020:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8006022:	9908      	ldrgt	r1, [sp, #32]
 8006024:	fb02 3301 	mlale	r3, r2, r1, r3
 8006028:	fb02 3301 	mlagt	r3, r2, r1, r3
 800602c:	f100 0001 	add.w	r0, r0, #1
 8006030:	bfd4      	ite	le
 8006032:	930a      	strle	r3, [sp, #40]	@ 0x28
 8006034:	9308      	strgt	r3, [sp, #32]
 8006036:	3701      	adds	r7, #1
 8006038:	9019      	str	r0, [sp, #100]	@ 0x64
 800603a:	e7bf      	b.n	8005fbc <_strtod_l+0x144>
 800603c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800603e:	1c5a      	adds	r2, r3, #1
 8006040:	9219      	str	r2, [sp, #100]	@ 0x64
 8006042:	785a      	ldrb	r2, [r3, #1]
 8006044:	b37f      	cbz	r7, 80060a6 <_strtod_l+0x22e>
 8006046:	4681      	mov	r9, r0
 8006048:	463d      	mov	r5, r7
 800604a:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800604e:	2b09      	cmp	r3, #9
 8006050:	d912      	bls.n	8006078 <_strtod_l+0x200>
 8006052:	2301      	movs	r3, #1
 8006054:	e7c4      	b.n	8005fe0 <_strtod_l+0x168>
 8006056:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006058:	3001      	adds	r0, #1
 800605a:	1c5a      	adds	r2, r3, #1
 800605c:	9219      	str	r2, [sp, #100]	@ 0x64
 800605e:	785a      	ldrb	r2, [r3, #1]
 8006060:	2a30      	cmp	r2, #48	@ 0x30
 8006062:	d0f8      	beq.n	8006056 <_strtod_l+0x1de>
 8006064:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006068:	2b08      	cmp	r3, #8
 800606a:	f200 84cb 	bhi.w	8006a04 <_strtod_l+0xb8c>
 800606e:	4681      	mov	r9, r0
 8006070:	2000      	movs	r0, #0
 8006072:	4605      	mov	r5, r0
 8006074:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006076:	930c      	str	r3, [sp, #48]	@ 0x30
 8006078:	3a30      	subs	r2, #48	@ 0x30
 800607a:	f100 0301 	add.w	r3, r0, #1
 800607e:	d02a      	beq.n	80060d6 <_strtod_l+0x25e>
 8006080:	4499      	add	r9, r3
 8006082:	210a      	movs	r1, #10
 8006084:	462b      	mov	r3, r5
 8006086:	eb00 0c05 	add.w	ip, r0, r5
 800608a:	4563      	cmp	r3, ip
 800608c:	d10d      	bne.n	80060aa <_strtod_l+0x232>
 800608e:	1c69      	adds	r1, r5, #1
 8006090:	4401      	add	r1, r0
 8006092:	4428      	add	r0, r5
 8006094:	2808      	cmp	r0, #8
 8006096:	dc16      	bgt.n	80060c6 <_strtod_l+0x24e>
 8006098:	230a      	movs	r3, #10
 800609a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800609c:	fb03 2300 	mla	r3, r3, r0, r2
 80060a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80060a2:	2300      	movs	r3, #0
 80060a4:	e018      	b.n	80060d8 <_strtod_l+0x260>
 80060a6:	4638      	mov	r0, r7
 80060a8:	e7da      	b.n	8006060 <_strtod_l+0x1e8>
 80060aa:	2b08      	cmp	r3, #8
 80060ac:	f103 0301 	add.w	r3, r3, #1
 80060b0:	dc03      	bgt.n	80060ba <_strtod_l+0x242>
 80060b2:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80060b4:	434e      	muls	r6, r1
 80060b6:	960a      	str	r6, [sp, #40]	@ 0x28
 80060b8:	e7e7      	b.n	800608a <_strtod_l+0x212>
 80060ba:	2b10      	cmp	r3, #16
 80060bc:	bfde      	ittt	le
 80060be:	9e08      	ldrle	r6, [sp, #32]
 80060c0:	434e      	mulle	r6, r1
 80060c2:	9608      	strle	r6, [sp, #32]
 80060c4:	e7e1      	b.n	800608a <_strtod_l+0x212>
 80060c6:	280f      	cmp	r0, #15
 80060c8:	dceb      	bgt.n	80060a2 <_strtod_l+0x22a>
 80060ca:	230a      	movs	r3, #10
 80060cc:	9808      	ldr	r0, [sp, #32]
 80060ce:	fb03 2300 	mla	r3, r3, r0, r2
 80060d2:	9308      	str	r3, [sp, #32]
 80060d4:	e7e5      	b.n	80060a2 <_strtod_l+0x22a>
 80060d6:	4629      	mov	r1, r5
 80060d8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80060da:	460d      	mov	r5, r1
 80060dc:	1c50      	adds	r0, r2, #1
 80060de:	9019      	str	r0, [sp, #100]	@ 0x64
 80060e0:	7852      	ldrb	r2, [r2, #1]
 80060e2:	4618      	mov	r0, r3
 80060e4:	e7b1      	b.n	800604a <_strtod_l+0x1d2>
 80060e6:	f04f 0900 	mov.w	r9, #0
 80060ea:	2301      	movs	r3, #1
 80060ec:	e77d      	b.n	8005fea <_strtod_l+0x172>
 80060ee:	f04f 0c00 	mov.w	ip, #0
 80060f2:	1ca2      	adds	r2, r4, #2
 80060f4:	9219      	str	r2, [sp, #100]	@ 0x64
 80060f6:	78a2      	ldrb	r2, [r4, #2]
 80060f8:	e785      	b.n	8006006 <_strtod_l+0x18e>
 80060fa:	f04f 0c01 	mov.w	ip, #1
 80060fe:	e7f8      	b.n	80060f2 <_strtod_l+0x27a>
 8006100:	08007f78 	.word	0x08007f78
 8006104:	7ff00000 	.word	0x7ff00000
 8006108:	08007f60 	.word	0x08007f60
 800610c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800610e:	1c51      	adds	r1, r2, #1
 8006110:	9119      	str	r1, [sp, #100]	@ 0x64
 8006112:	7852      	ldrb	r2, [r2, #1]
 8006114:	2a30      	cmp	r2, #48	@ 0x30
 8006116:	d0f9      	beq.n	800610c <_strtod_l+0x294>
 8006118:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800611c:	2908      	cmp	r1, #8
 800611e:	f63f af78 	bhi.w	8006012 <_strtod_l+0x19a>
 8006122:	f04f 080a 	mov.w	r8, #10
 8006126:	3a30      	subs	r2, #48	@ 0x30
 8006128:	920e      	str	r2, [sp, #56]	@ 0x38
 800612a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800612c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800612e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006130:	1c56      	adds	r6, r2, #1
 8006132:	9619      	str	r6, [sp, #100]	@ 0x64
 8006134:	7852      	ldrb	r2, [r2, #1]
 8006136:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800613a:	f1be 0f09 	cmp.w	lr, #9
 800613e:	d939      	bls.n	80061b4 <_strtod_l+0x33c>
 8006140:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006142:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006146:	1a76      	subs	r6, r6, r1
 8006148:	2e08      	cmp	r6, #8
 800614a:	dc03      	bgt.n	8006154 <_strtod_l+0x2dc>
 800614c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800614e:	4588      	cmp	r8, r1
 8006150:	bfa8      	it	ge
 8006152:	4688      	movge	r8, r1
 8006154:	f1bc 0f00 	cmp.w	ip, #0
 8006158:	d001      	beq.n	800615e <_strtod_l+0x2e6>
 800615a:	f1c8 0800 	rsb	r8, r8, #0
 800615e:	2d00      	cmp	r5, #0
 8006160:	d14e      	bne.n	8006200 <_strtod_l+0x388>
 8006162:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006164:	4308      	orrs	r0, r1
 8006166:	f47f aec0 	bne.w	8005eea <_strtod_l+0x72>
 800616a:	2b00      	cmp	r3, #0
 800616c:	f47f aed6 	bne.w	8005f1c <_strtod_l+0xa4>
 8006170:	2a69      	cmp	r2, #105	@ 0x69
 8006172:	d028      	beq.n	80061c6 <_strtod_l+0x34e>
 8006174:	dc25      	bgt.n	80061c2 <_strtod_l+0x34a>
 8006176:	2a49      	cmp	r2, #73	@ 0x49
 8006178:	d025      	beq.n	80061c6 <_strtod_l+0x34e>
 800617a:	2a4e      	cmp	r2, #78	@ 0x4e
 800617c:	f47f aece 	bne.w	8005f1c <_strtod_l+0xa4>
 8006180:	499a      	ldr	r1, [pc, #616]	@ (80063ec <_strtod_l+0x574>)
 8006182:	a819      	add	r0, sp, #100	@ 0x64
 8006184:	f001 f9de 	bl	8007544 <__match>
 8006188:	2800      	cmp	r0, #0
 800618a:	f43f aec7 	beq.w	8005f1c <_strtod_l+0xa4>
 800618e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006190:	781b      	ldrb	r3, [r3, #0]
 8006192:	2b28      	cmp	r3, #40	@ 0x28
 8006194:	d12e      	bne.n	80061f4 <_strtod_l+0x37c>
 8006196:	4996      	ldr	r1, [pc, #600]	@ (80063f0 <_strtod_l+0x578>)
 8006198:	aa1c      	add	r2, sp, #112	@ 0x70
 800619a:	a819      	add	r0, sp, #100	@ 0x64
 800619c:	f001 f9e6 	bl	800756c <__hexnan>
 80061a0:	2805      	cmp	r0, #5
 80061a2:	d127      	bne.n	80061f4 <_strtod_l+0x37c>
 80061a4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80061a6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80061aa:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80061ae:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80061b2:	e69a      	b.n	8005eea <_strtod_l+0x72>
 80061b4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80061b6:	fb08 2101 	mla	r1, r8, r1, r2
 80061ba:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80061be:	920e      	str	r2, [sp, #56]	@ 0x38
 80061c0:	e7b5      	b.n	800612e <_strtod_l+0x2b6>
 80061c2:	2a6e      	cmp	r2, #110	@ 0x6e
 80061c4:	e7da      	b.n	800617c <_strtod_l+0x304>
 80061c6:	498b      	ldr	r1, [pc, #556]	@ (80063f4 <_strtod_l+0x57c>)
 80061c8:	a819      	add	r0, sp, #100	@ 0x64
 80061ca:	f001 f9bb 	bl	8007544 <__match>
 80061ce:	2800      	cmp	r0, #0
 80061d0:	f43f aea4 	beq.w	8005f1c <_strtod_l+0xa4>
 80061d4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80061d6:	4988      	ldr	r1, [pc, #544]	@ (80063f8 <_strtod_l+0x580>)
 80061d8:	3b01      	subs	r3, #1
 80061da:	a819      	add	r0, sp, #100	@ 0x64
 80061dc:	9319      	str	r3, [sp, #100]	@ 0x64
 80061de:	f001 f9b1 	bl	8007544 <__match>
 80061e2:	b910      	cbnz	r0, 80061ea <_strtod_l+0x372>
 80061e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80061e6:	3301      	adds	r3, #1
 80061e8:	9319      	str	r3, [sp, #100]	@ 0x64
 80061ea:	f04f 0a00 	mov.w	sl, #0
 80061ee:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 80063fc <_strtod_l+0x584>
 80061f2:	e67a      	b.n	8005eea <_strtod_l+0x72>
 80061f4:	4882      	ldr	r0, [pc, #520]	@ (8006400 <_strtod_l+0x588>)
 80061f6:	f000 fee3 	bl	8006fc0 <nan>
 80061fa:	4682      	mov	sl, r0
 80061fc:	468b      	mov	fp, r1
 80061fe:	e674      	b.n	8005eea <_strtod_l+0x72>
 8006200:	eba8 0309 	sub.w	r3, r8, r9
 8006204:	2f00      	cmp	r7, #0
 8006206:	bf08      	it	eq
 8006208:	462f      	moveq	r7, r5
 800620a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800620c:	2d10      	cmp	r5, #16
 800620e:	462c      	mov	r4, r5
 8006210:	9309      	str	r3, [sp, #36]	@ 0x24
 8006212:	bfa8      	it	ge
 8006214:	2410      	movge	r4, #16
 8006216:	f7fa f8e5 	bl	80003e4 <__aeabi_ui2d>
 800621a:	2d09      	cmp	r5, #9
 800621c:	4682      	mov	sl, r0
 800621e:	468b      	mov	fp, r1
 8006220:	dc11      	bgt.n	8006246 <_strtod_l+0x3ce>
 8006222:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006224:	2b00      	cmp	r3, #0
 8006226:	f43f ae60 	beq.w	8005eea <_strtod_l+0x72>
 800622a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800622c:	dd76      	ble.n	800631c <_strtod_l+0x4a4>
 800622e:	2b16      	cmp	r3, #22
 8006230:	dc5d      	bgt.n	80062ee <_strtod_l+0x476>
 8006232:	4974      	ldr	r1, [pc, #464]	@ (8006404 <_strtod_l+0x58c>)
 8006234:	4652      	mov	r2, sl
 8006236:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800623a:	465b      	mov	r3, fp
 800623c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006240:	f7fa f94a 	bl	80004d8 <__aeabi_dmul>
 8006244:	e7d9      	b.n	80061fa <_strtod_l+0x382>
 8006246:	4b6f      	ldr	r3, [pc, #444]	@ (8006404 <_strtod_l+0x58c>)
 8006248:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800624c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006250:	f7fa f942 	bl	80004d8 <__aeabi_dmul>
 8006254:	4682      	mov	sl, r0
 8006256:	9808      	ldr	r0, [sp, #32]
 8006258:	468b      	mov	fp, r1
 800625a:	f7fa f8c3 	bl	80003e4 <__aeabi_ui2d>
 800625e:	4602      	mov	r2, r0
 8006260:	460b      	mov	r3, r1
 8006262:	4650      	mov	r0, sl
 8006264:	4659      	mov	r1, fp
 8006266:	f7f9 ff81 	bl	800016c <__adddf3>
 800626a:	2d0f      	cmp	r5, #15
 800626c:	4682      	mov	sl, r0
 800626e:	468b      	mov	fp, r1
 8006270:	ddd7      	ble.n	8006222 <_strtod_l+0x3aa>
 8006272:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006274:	1b2c      	subs	r4, r5, r4
 8006276:	441c      	add	r4, r3
 8006278:	2c00      	cmp	r4, #0
 800627a:	f340 8096 	ble.w	80063aa <_strtod_l+0x532>
 800627e:	f014 030f 	ands.w	r3, r4, #15
 8006282:	d00a      	beq.n	800629a <_strtod_l+0x422>
 8006284:	495f      	ldr	r1, [pc, #380]	@ (8006404 <_strtod_l+0x58c>)
 8006286:	4652      	mov	r2, sl
 8006288:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800628c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006290:	465b      	mov	r3, fp
 8006292:	f7fa f921 	bl	80004d8 <__aeabi_dmul>
 8006296:	4682      	mov	sl, r0
 8006298:	468b      	mov	fp, r1
 800629a:	f034 040f 	bics.w	r4, r4, #15
 800629e:	d073      	beq.n	8006388 <_strtod_l+0x510>
 80062a0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80062a4:	dd48      	ble.n	8006338 <_strtod_l+0x4c0>
 80062a6:	2400      	movs	r4, #0
 80062a8:	46a0      	mov	r8, r4
 80062aa:	46a1      	mov	r9, r4
 80062ac:	940a      	str	r4, [sp, #40]	@ 0x28
 80062ae:	2322      	movs	r3, #34	@ 0x22
 80062b0:	f04f 0a00 	mov.w	sl, #0
 80062b4:	9a05      	ldr	r2, [sp, #20]
 80062b6:	f8df b144 	ldr.w	fp, [pc, #324]	@ 80063fc <_strtod_l+0x584>
 80062ba:	6013      	str	r3, [r2, #0]
 80062bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80062be:	2b00      	cmp	r3, #0
 80062c0:	f43f ae13 	beq.w	8005eea <_strtod_l+0x72>
 80062c4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80062c6:	9805      	ldr	r0, [sp, #20]
 80062c8:	f7ff f94c 	bl	8005564 <_Bfree>
 80062cc:	4649      	mov	r1, r9
 80062ce:	9805      	ldr	r0, [sp, #20]
 80062d0:	f7ff f948 	bl	8005564 <_Bfree>
 80062d4:	4641      	mov	r1, r8
 80062d6:	9805      	ldr	r0, [sp, #20]
 80062d8:	f7ff f944 	bl	8005564 <_Bfree>
 80062dc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80062de:	9805      	ldr	r0, [sp, #20]
 80062e0:	f7ff f940 	bl	8005564 <_Bfree>
 80062e4:	4621      	mov	r1, r4
 80062e6:	9805      	ldr	r0, [sp, #20]
 80062e8:	f7ff f93c 	bl	8005564 <_Bfree>
 80062ec:	e5fd      	b.n	8005eea <_strtod_l+0x72>
 80062ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80062f0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80062f4:	4293      	cmp	r3, r2
 80062f6:	dbbc      	blt.n	8006272 <_strtod_l+0x3fa>
 80062f8:	4c42      	ldr	r4, [pc, #264]	@ (8006404 <_strtod_l+0x58c>)
 80062fa:	f1c5 050f 	rsb	r5, r5, #15
 80062fe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006302:	4652      	mov	r2, sl
 8006304:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006308:	465b      	mov	r3, fp
 800630a:	f7fa f8e5 	bl	80004d8 <__aeabi_dmul>
 800630e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006310:	1b5d      	subs	r5, r3, r5
 8006312:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006316:	e9d4 2300 	ldrd	r2, r3, [r4]
 800631a:	e791      	b.n	8006240 <_strtod_l+0x3c8>
 800631c:	3316      	adds	r3, #22
 800631e:	dba8      	blt.n	8006272 <_strtod_l+0x3fa>
 8006320:	4b38      	ldr	r3, [pc, #224]	@ (8006404 <_strtod_l+0x58c>)
 8006322:	eba9 0808 	sub.w	r8, r9, r8
 8006326:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800632a:	4650      	mov	r0, sl
 800632c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006330:	4659      	mov	r1, fp
 8006332:	f7fa f9fb 	bl	800072c <__aeabi_ddiv>
 8006336:	e760      	b.n	80061fa <_strtod_l+0x382>
 8006338:	4b33      	ldr	r3, [pc, #204]	@ (8006408 <_strtod_l+0x590>)
 800633a:	4650      	mov	r0, sl
 800633c:	9308      	str	r3, [sp, #32]
 800633e:	2300      	movs	r3, #0
 8006340:	4659      	mov	r1, fp
 8006342:	461e      	mov	r6, r3
 8006344:	1124      	asrs	r4, r4, #4
 8006346:	2c01      	cmp	r4, #1
 8006348:	dc21      	bgt.n	800638e <_strtod_l+0x516>
 800634a:	b10b      	cbz	r3, 8006350 <_strtod_l+0x4d8>
 800634c:	4682      	mov	sl, r0
 800634e:	468b      	mov	fp, r1
 8006350:	492d      	ldr	r1, [pc, #180]	@ (8006408 <_strtod_l+0x590>)
 8006352:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006356:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800635a:	4652      	mov	r2, sl
 800635c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006360:	465b      	mov	r3, fp
 8006362:	f7fa f8b9 	bl	80004d8 <__aeabi_dmul>
 8006366:	4b25      	ldr	r3, [pc, #148]	@ (80063fc <_strtod_l+0x584>)
 8006368:	460a      	mov	r2, r1
 800636a:	400b      	ands	r3, r1
 800636c:	4927      	ldr	r1, [pc, #156]	@ (800640c <_strtod_l+0x594>)
 800636e:	4682      	mov	sl, r0
 8006370:	428b      	cmp	r3, r1
 8006372:	d898      	bhi.n	80062a6 <_strtod_l+0x42e>
 8006374:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006378:	428b      	cmp	r3, r1
 800637a:	bf86      	itte	hi
 800637c:	f04f 3aff 	movhi.w	sl, #4294967295
 8006380:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8006410 <_strtod_l+0x598>
 8006384:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006388:	2300      	movs	r3, #0
 800638a:	9308      	str	r3, [sp, #32]
 800638c:	e07a      	b.n	8006484 <_strtod_l+0x60c>
 800638e:	07e2      	lsls	r2, r4, #31
 8006390:	d505      	bpl.n	800639e <_strtod_l+0x526>
 8006392:	9b08      	ldr	r3, [sp, #32]
 8006394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006398:	f7fa f89e 	bl	80004d8 <__aeabi_dmul>
 800639c:	2301      	movs	r3, #1
 800639e:	9a08      	ldr	r2, [sp, #32]
 80063a0:	3601      	adds	r6, #1
 80063a2:	3208      	adds	r2, #8
 80063a4:	1064      	asrs	r4, r4, #1
 80063a6:	9208      	str	r2, [sp, #32]
 80063a8:	e7cd      	b.n	8006346 <_strtod_l+0x4ce>
 80063aa:	d0ed      	beq.n	8006388 <_strtod_l+0x510>
 80063ac:	4264      	negs	r4, r4
 80063ae:	f014 020f 	ands.w	r2, r4, #15
 80063b2:	d00a      	beq.n	80063ca <_strtod_l+0x552>
 80063b4:	4b13      	ldr	r3, [pc, #76]	@ (8006404 <_strtod_l+0x58c>)
 80063b6:	4650      	mov	r0, sl
 80063b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80063bc:	4659      	mov	r1, fp
 80063be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063c2:	f7fa f9b3 	bl	800072c <__aeabi_ddiv>
 80063c6:	4682      	mov	sl, r0
 80063c8:	468b      	mov	fp, r1
 80063ca:	1124      	asrs	r4, r4, #4
 80063cc:	d0dc      	beq.n	8006388 <_strtod_l+0x510>
 80063ce:	2c1f      	cmp	r4, #31
 80063d0:	dd20      	ble.n	8006414 <_strtod_l+0x59c>
 80063d2:	2400      	movs	r4, #0
 80063d4:	46a0      	mov	r8, r4
 80063d6:	46a1      	mov	r9, r4
 80063d8:	940a      	str	r4, [sp, #40]	@ 0x28
 80063da:	2322      	movs	r3, #34	@ 0x22
 80063dc:	9a05      	ldr	r2, [sp, #20]
 80063de:	f04f 0a00 	mov.w	sl, #0
 80063e2:	f04f 0b00 	mov.w	fp, #0
 80063e6:	6013      	str	r3, [r2, #0]
 80063e8:	e768      	b.n	80062bc <_strtod_l+0x444>
 80063ea:	bf00      	nop
 80063ec:	08007d4d 	.word	0x08007d4d
 80063f0:	08007f64 	.word	0x08007f64
 80063f4:	08007d45 	.word	0x08007d45
 80063f8:	08007d7c 	.word	0x08007d7c
 80063fc:	7ff00000 	.word	0x7ff00000
 8006400:	0800810d 	.word	0x0800810d
 8006404:	08007e98 	.word	0x08007e98
 8006408:	08007e70 	.word	0x08007e70
 800640c:	7ca00000 	.word	0x7ca00000
 8006410:	7fefffff 	.word	0x7fefffff
 8006414:	f014 0310 	ands.w	r3, r4, #16
 8006418:	bf18      	it	ne
 800641a:	236a      	movne	r3, #106	@ 0x6a
 800641c:	4650      	mov	r0, sl
 800641e:	9308      	str	r3, [sp, #32]
 8006420:	4659      	mov	r1, fp
 8006422:	2300      	movs	r3, #0
 8006424:	4ea9      	ldr	r6, [pc, #676]	@ (80066cc <_strtod_l+0x854>)
 8006426:	07e2      	lsls	r2, r4, #31
 8006428:	d504      	bpl.n	8006434 <_strtod_l+0x5bc>
 800642a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800642e:	f7fa f853 	bl	80004d8 <__aeabi_dmul>
 8006432:	2301      	movs	r3, #1
 8006434:	1064      	asrs	r4, r4, #1
 8006436:	f106 0608 	add.w	r6, r6, #8
 800643a:	d1f4      	bne.n	8006426 <_strtod_l+0x5ae>
 800643c:	b10b      	cbz	r3, 8006442 <_strtod_l+0x5ca>
 800643e:	4682      	mov	sl, r0
 8006440:	468b      	mov	fp, r1
 8006442:	9b08      	ldr	r3, [sp, #32]
 8006444:	b1b3      	cbz	r3, 8006474 <_strtod_l+0x5fc>
 8006446:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800644a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800644e:	2b00      	cmp	r3, #0
 8006450:	4659      	mov	r1, fp
 8006452:	dd0f      	ble.n	8006474 <_strtod_l+0x5fc>
 8006454:	2b1f      	cmp	r3, #31
 8006456:	dd57      	ble.n	8006508 <_strtod_l+0x690>
 8006458:	2b34      	cmp	r3, #52	@ 0x34
 800645a:	bfd8      	it	le
 800645c:	f04f 33ff 	movle.w	r3, #4294967295
 8006460:	f04f 0a00 	mov.w	sl, #0
 8006464:	bfcf      	iteee	gt
 8006466:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800646a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800646e:	4093      	lslle	r3, r2
 8006470:	ea03 0b01 	andle.w	fp, r3, r1
 8006474:	2200      	movs	r2, #0
 8006476:	2300      	movs	r3, #0
 8006478:	4650      	mov	r0, sl
 800647a:	4659      	mov	r1, fp
 800647c:	f7fa fa94 	bl	80009a8 <__aeabi_dcmpeq>
 8006480:	2800      	cmp	r0, #0
 8006482:	d1a6      	bne.n	80063d2 <_strtod_l+0x55a>
 8006484:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006486:	463a      	mov	r2, r7
 8006488:	9300      	str	r3, [sp, #0]
 800648a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800648c:	462b      	mov	r3, r5
 800648e:	9805      	ldr	r0, [sp, #20]
 8006490:	f7ff f8d0 	bl	8005634 <__s2b>
 8006494:	900a      	str	r0, [sp, #40]	@ 0x28
 8006496:	2800      	cmp	r0, #0
 8006498:	f43f af05 	beq.w	80062a6 <_strtod_l+0x42e>
 800649c:	2400      	movs	r4, #0
 800649e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80064a0:	eba9 0308 	sub.w	r3, r9, r8
 80064a4:	2a00      	cmp	r2, #0
 80064a6:	bfa8      	it	ge
 80064a8:	2300      	movge	r3, #0
 80064aa:	46a0      	mov	r8, r4
 80064ac:	9312      	str	r3, [sp, #72]	@ 0x48
 80064ae:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80064b2:	9316      	str	r3, [sp, #88]	@ 0x58
 80064b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80064b6:	9805      	ldr	r0, [sp, #20]
 80064b8:	6859      	ldr	r1, [r3, #4]
 80064ba:	f7ff f813 	bl	80054e4 <_Balloc>
 80064be:	4681      	mov	r9, r0
 80064c0:	2800      	cmp	r0, #0
 80064c2:	f43f aef4 	beq.w	80062ae <_strtod_l+0x436>
 80064c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80064c8:	300c      	adds	r0, #12
 80064ca:	691a      	ldr	r2, [r3, #16]
 80064cc:	f103 010c 	add.w	r1, r3, #12
 80064d0:	3202      	adds	r2, #2
 80064d2:	0092      	lsls	r2, r2, #2
 80064d4:	f000 fd66 	bl	8006fa4 <memcpy>
 80064d8:	ab1c      	add	r3, sp, #112	@ 0x70
 80064da:	9301      	str	r3, [sp, #4]
 80064dc:	ab1b      	add	r3, sp, #108	@ 0x6c
 80064de:	9300      	str	r3, [sp, #0]
 80064e0:	4652      	mov	r2, sl
 80064e2:	465b      	mov	r3, fp
 80064e4:	9805      	ldr	r0, [sp, #20]
 80064e6:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80064ea:	f7ff fbd5 	bl	8005c98 <__d2b>
 80064ee:	901a      	str	r0, [sp, #104]	@ 0x68
 80064f0:	2800      	cmp	r0, #0
 80064f2:	f43f aedc 	beq.w	80062ae <_strtod_l+0x436>
 80064f6:	2101      	movs	r1, #1
 80064f8:	9805      	ldr	r0, [sp, #20]
 80064fa:	f7ff f931 	bl	8005760 <__i2b>
 80064fe:	4680      	mov	r8, r0
 8006500:	b948      	cbnz	r0, 8006516 <_strtod_l+0x69e>
 8006502:	f04f 0800 	mov.w	r8, #0
 8006506:	e6d2      	b.n	80062ae <_strtod_l+0x436>
 8006508:	f04f 32ff 	mov.w	r2, #4294967295
 800650c:	fa02 f303 	lsl.w	r3, r2, r3
 8006510:	ea03 0a0a 	and.w	sl, r3, sl
 8006514:	e7ae      	b.n	8006474 <_strtod_l+0x5fc>
 8006516:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8006518:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800651a:	2d00      	cmp	r5, #0
 800651c:	bfab      	itete	ge
 800651e:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8006520:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8006522:	18ef      	addge	r7, r5, r3
 8006524:	1b5e      	sublt	r6, r3, r5
 8006526:	9b08      	ldr	r3, [sp, #32]
 8006528:	bfa8      	it	ge
 800652a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800652c:	eba5 0503 	sub.w	r5, r5, r3
 8006530:	4415      	add	r5, r2
 8006532:	4b67      	ldr	r3, [pc, #412]	@ (80066d0 <_strtod_l+0x858>)
 8006534:	f105 35ff 	add.w	r5, r5, #4294967295
 8006538:	bfb8      	it	lt
 800653a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800653c:	429d      	cmp	r5, r3
 800653e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006542:	da50      	bge.n	80065e6 <_strtod_l+0x76e>
 8006544:	1b5b      	subs	r3, r3, r5
 8006546:	2b1f      	cmp	r3, #31
 8006548:	f04f 0101 	mov.w	r1, #1
 800654c:	eba2 0203 	sub.w	r2, r2, r3
 8006550:	dc3d      	bgt.n	80065ce <_strtod_l+0x756>
 8006552:	fa01 f303 	lsl.w	r3, r1, r3
 8006556:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006558:	2300      	movs	r3, #0
 800655a:	9310      	str	r3, [sp, #64]	@ 0x40
 800655c:	18bd      	adds	r5, r7, r2
 800655e:	9b08      	ldr	r3, [sp, #32]
 8006560:	42af      	cmp	r7, r5
 8006562:	4416      	add	r6, r2
 8006564:	441e      	add	r6, r3
 8006566:	463b      	mov	r3, r7
 8006568:	bfa8      	it	ge
 800656a:	462b      	movge	r3, r5
 800656c:	42b3      	cmp	r3, r6
 800656e:	bfa8      	it	ge
 8006570:	4633      	movge	r3, r6
 8006572:	2b00      	cmp	r3, #0
 8006574:	bfc2      	ittt	gt
 8006576:	1aed      	subgt	r5, r5, r3
 8006578:	1af6      	subgt	r6, r6, r3
 800657a:	1aff      	subgt	r7, r7, r3
 800657c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800657e:	2b00      	cmp	r3, #0
 8006580:	dd16      	ble.n	80065b0 <_strtod_l+0x738>
 8006582:	4641      	mov	r1, r8
 8006584:	461a      	mov	r2, r3
 8006586:	9805      	ldr	r0, [sp, #20]
 8006588:	f7ff f9a8 	bl	80058dc <__pow5mult>
 800658c:	4680      	mov	r8, r0
 800658e:	2800      	cmp	r0, #0
 8006590:	d0b7      	beq.n	8006502 <_strtod_l+0x68a>
 8006592:	4601      	mov	r1, r0
 8006594:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006596:	9805      	ldr	r0, [sp, #20]
 8006598:	f7ff f8f8 	bl	800578c <__multiply>
 800659c:	900e      	str	r0, [sp, #56]	@ 0x38
 800659e:	2800      	cmp	r0, #0
 80065a0:	f43f ae85 	beq.w	80062ae <_strtod_l+0x436>
 80065a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80065a6:	9805      	ldr	r0, [sp, #20]
 80065a8:	f7fe ffdc 	bl	8005564 <_Bfree>
 80065ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80065ae:	931a      	str	r3, [sp, #104]	@ 0x68
 80065b0:	2d00      	cmp	r5, #0
 80065b2:	dc1d      	bgt.n	80065f0 <_strtod_l+0x778>
 80065b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	dd23      	ble.n	8006602 <_strtod_l+0x78a>
 80065ba:	4649      	mov	r1, r9
 80065bc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80065be:	9805      	ldr	r0, [sp, #20]
 80065c0:	f7ff f98c 	bl	80058dc <__pow5mult>
 80065c4:	4681      	mov	r9, r0
 80065c6:	b9e0      	cbnz	r0, 8006602 <_strtod_l+0x78a>
 80065c8:	f04f 0900 	mov.w	r9, #0
 80065cc:	e66f      	b.n	80062ae <_strtod_l+0x436>
 80065ce:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80065d2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80065d6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80065da:	35e2      	adds	r5, #226	@ 0xe2
 80065dc:	fa01 f305 	lsl.w	r3, r1, r5
 80065e0:	9310      	str	r3, [sp, #64]	@ 0x40
 80065e2:	9113      	str	r1, [sp, #76]	@ 0x4c
 80065e4:	e7ba      	b.n	800655c <_strtod_l+0x6e4>
 80065e6:	2300      	movs	r3, #0
 80065e8:	9310      	str	r3, [sp, #64]	@ 0x40
 80065ea:	2301      	movs	r3, #1
 80065ec:	9313      	str	r3, [sp, #76]	@ 0x4c
 80065ee:	e7b5      	b.n	800655c <_strtod_l+0x6e4>
 80065f0:	462a      	mov	r2, r5
 80065f2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80065f4:	9805      	ldr	r0, [sp, #20]
 80065f6:	f7ff f9cb 	bl	8005990 <__lshift>
 80065fa:	901a      	str	r0, [sp, #104]	@ 0x68
 80065fc:	2800      	cmp	r0, #0
 80065fe:	d1d9      	bne.n	80065b4 <_strtod_l+0x73c>
 8006600:	e655      	b.n	80062ae <_strtod_l+0x436>
 8006602:	2e00      	cmp	r6, #0
 8006604:	dd07      	ble.n	8006616 <_strtod_l+0x79e>
 8006606:	4649      	mov	r1, r9
 8006608:	4632      	mov	r2, r6
 800660a:	9805      	ldr	r0, [sp, #20]
 800660c:	f7ff f9c0 	bl	8005990 <__lshift>
 8006610:	4681      	mov	r9, r0
 8006612:	2800      	cmp	r0, #0
 8006614:	d0d8      	beq.n	80065c8 <_strtod_l+0x750>
 8006616:	2f00      	cmp	r7, #0
 8006618:	dd08      	ble.n	800662c <_strtod_l+0x7b4>
 800661a:	4641      	mov	r1, r8
 800661c:	463a      	mov	r2, r7
 800661e:	9805      	ldr	r0, [sp, #20]
 8006620:	f7ff f9b6 	bl	8005990 <__lshift>
 8006624:	4680      	mov	r8, r0
 8006626:	2800      	cmp	r0, #0
 8006628:	f43f ae41 	beq.w	80062ae <_strtod_l+0x436>
 800662c:	464a      	mov	r2, r9
 800662e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006630:	9805      	ldr	r0, [sp, #20]
 8006632:	f7ff fa35 	bl	8005aa0 <__mdiff>
 8006636:	4604      	mov	r4, r0
 8006638:	2800      	cmp	r0, #0
 800663a:	f43f ae38 	beq.w	80062ae <_strtod_l+0x436>
 800663e:	68c3      	ldr	r3, [r0, #12]
 8006640:	4641      	mov	r1, r8
 8006642:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006644:	2300      	movs	r3, #0
 8006646:	60c3      	str	r3, [r0, #12]
 8006648:	f7ff fa0e 	bl	8005a68 <__mcmp>
 800664c:	2800      	cmp	r0, #0
 800664e:	da45      	bge.n	80066dc <_strtod_l+0x864>
 8006650:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006652:	ea53 030a 	orrs.w	r3, r3, sl
 8006656:	d16b      	bne.n	8006730 <_strtod_l+0x8b8>
 8006658:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800665c:	2b00      	cmp	r3, #0
 800665e:	d167      	bne.n	8006730 <_strtod_l+0x8b8>
 8006660:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006664:	0d1b      	lsrs	r3, r3, #20
 8006666:	051b      	lsls	r3, r3, #20
 8006668:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800666c:	d960      	bls.n	8006730 <_strtod_l+0x8b8>
 800666e:	6963      	ldr	r3, [r4, #20]
 8006670:	b913      	cbnz	r3, 8006678 <_strtod_l+0x800>
 8006672:	6923      	ldr	r3, [r4, #16]
 8006674:	2b01      	cmp	r3, #1
 8006676:	dd5b      	ble.n	8006730 <_strtod_l+0x8b8>
 8006678:	4621      	mov	r1, r4
 800667a:	2201      	movs	r2, #1
 800667c:	9805      	ldr	r0, [sp, #20]
 800667e:	f7ff f987 	bl	8005990 <__lshift>
 8006682:	4641      	mov	r1, r8
 8006684:	4604      	mov	r4, r0
 8006686:	f7ff f9ef 	bl	8005a68 <__mcmp>
 800668a:	2800      	cmp	r0, #0
 800668c:	dd50      	ble.n	8006730 <_strtod_l+0x8b8>
 800668e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006692:	9a08      	ldr	r2, [sp, #32]
 8006694:	0d1b      	lsrs	r3, r3, #20
 8006696:	051b      	lsls	r3, r3, #20
 8006698:	2a00      	cmp	r2, #0
 800669a:	d06a      	beq.n	8006772 <_strtod_l+0x8fa>
 800669c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80066a0:	d867      	bhi.n	8006772 <_strtod_l+0x8fa>
 80066a2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80066a6:	f67f ae98 	bls.w	80063da <_strtod_l+0x562>
 80066aa:	4650      	mov	r0, sl
 80066ac:	4659      	mov	r1, fp
 80066ae:	4b09      	ldr	r3, [pc, #36]	@ (80066d4 <_strtod_l+0x85c>)
 80066b0:	2200      	movs	r2, #0
 80066b2:	f7f9 ff11 	bl	80004d8 <__aeabi_dmul>
 80066b6:	4b08      	ldr	r3, [pc, #32]	@ (80066d8 <_strtod_l+0x860>)
 80066b8:	4682      	mov	sl, r0
 80066ba:	400b      	ands	r3, r1
 80066bc:	468b      	mov	fp, r1
 80066be:	2b00      	cmp	r3, #0
 80066c0:	f47f ae00 	bne.w	80062c4 <_strtod_l+0x44c>
 80066c4:	2322      	movs	r3, #34	@ 0x22
 80066c6:	9a05      	ldr	r2, [sp, #20]
 80066c8:	6013      	str	r3, [r2, #0]
 80066ca:	e5fb      	b.n	80062c4 <_strtod_l+0x44c>
 80066cc:	08007f90 	.word	0x08007f90
 80066d0:	fffffc02 	.word	0xfffffc02
 80066d4:	39500000 	.word	0x39500000
 80066d8:	7ff00000 	.word	0x7ff00000
 80066dc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80066e0:	d165      	bne.n	80067ae <_strtod_l+0x936>
 80066e2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80066e4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80066e8:	b35a      	cbz	r2, 8006742 <_strtod_l+0x8ca>
 80066ea:	4a99      	ldr	r2, [pc, #612]	@ (8006950 <_strtod_l+0xad8>)
 80066ec:	4293      	cmp	r3, r2
 80066ee:	d12b      	bne.n	8006748 <_strtod_l+0x8d0>
 80066f0:	9b08      	ldr	r3, [sp, #32]
 80066f2:	4651      	mov	r1, sl
 80066f4:	b303      	cbz	r3, 8006738 <_strtod_l+0x8c0>
 80066f6:	465a      	mov	r2, fp
 80066f8:	4b96      	ldr	r3, [pc, #600]	@ (8006954 <_strtod_l+0xadc>)
 80066fa:	4013      	ands	r3, r2
 80066fc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8006700:	f04f 32ff 	mov.w	r2, #4294967295
 8006704:	d81b      	bhi.n	800673e <_strtod_l+0x8c6>
 8006706:	0d1b      	lsrs	r3, r3, #20
 8006708:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800670c:	fa02 f303 	lsl.w	r3, r2, r3
 8006710:	4299      	cmp	r1, r3
 8006712:	d119      	bne.n	8006748 <_strtod_l+0x8d0>
 8006714:	4b90      	ldr	r3, [pc, #576]	@ (8006958 <_strtod_l+0xae0>)
 8006716:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006718:	429a      	cmp	r2, r3
 800671a:	d102      	bne.n	8006722 <_strtod_l+0x8aa>
 800671c:	3101      	adds	r1, #1
 800671e:	f43f adc6 	beq.w	80062ae <_strtod_l+0x436>
 8006722:	f04f 0a00 	mov.w	sl, #0
 8006726:	4b8b      	ldr	r3, [pc, #556]	@ (8006954 <_strtod_l+0xadc>)
 8006728:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800672a:	401a      	ands	r2, r3
 800672c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8006730:	9b08      	ldr	r3, [sp, #32]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d1b9      	bne.n	80066aa <_strtod_l+0x832>
 8006736:	e5c5      	b.n	80062c4 <_strtod_l+0x44c>
 8006738:	f04f 33ff 	mov.w	r3, #4294967295
 800673c:	e7e8      	b.n	8006710 <_strtod_l+0x898>
 800673e:	4613      	mov	r3, r2
 8006740:	e7e6      	b.n	8006710 <_strtod_l+0x898>
 8006742:	ea53 030a 	orrs.w	r3, r3, sl
 8006746:	d0a2      	beq.n	800668e <_strtod_l+0x816>
 8006748:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800674a:	b1db      	cbz	r3, 8006784 <_strtod_l+0x90c>
 800674c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800674e:	4213      	tst	r3, r2
 8006750:	d0ee      	beq.n	8006730 <_strtod_l+0x8b8>
 8006752:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006754:	4650      	mov	r0, sl
 8006756:	4659      	mov	r1, fp
 8006758:	9a08      	ldr	r2, [sp, #32]
 800675a:	b1bb      	cbz	r3, 800678c <_strtod_l+0x914>
 800675c:	f7ff fb68 	bl	8005e30 <sulp>
 8006760:	4602      	mov	r2, r0
 8006762:	460b      	mov	r3, r1
 8006764:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006768:	f7f9 fd00 	bl	800016c <__adddf3>
 800676c:	4682      	mov	sl, r0
 800676e:	468b      	mov	fp, r1
 8006770:	e7de      	b.n	8006730 <_strtod_l+0x8b8>
 8006772:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8006776:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800677a:	f04f 3aff 	mov.w	sl, #4294967295
 800677e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006782:	e7d5      	b.n	8006730 <_strtod_l+0x8b8>
 8006784:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006786:	ea13 0f0a 	tst.w	r3, sl
 800678a:	e7e1      	b.n	8006750 <_strtod_l+0x8d8>
 800678c:	f7ff fb50 	bl	8005e30 <sulp>
 8006790:	4602      	mov	r2, r0
 8006792:	460b      	mov	r3, r1
 8006794:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006798:	f7f9 fce6 	bl	8000168 <__aeabi_dsub>
 800679c:	2200      	movs	r2, #0
 800679e:	2300      	movs	r3, #0
 80067a0:	4682      	mov	sl, r0
 80067a2:	468b      	mov	fp, r1
 80067a4:	f7fa f900 	bl	80009a8 <__aeabi_dcmpeq>
 80067a8:	2800      	cmp	r0, #0
 80067aa:	d0c1      	beq.n	8006730 <_strtod_l+0x8b8>
 80067ac:	e615      	b.n	80063da <_strtod_l+0x562>
 80067ae:	4641      	mov	r1, r8
 80067b0:	4620      	mov	r0, r4
 80067b2:	f7ff fac9 	bl	8005d48 <__ratio>
 80067b6:	2200      	movs	r2, #0
 80067b8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80067bc:	4606      	mov	r6, r0
 80067be:	460f      	mov	r7, r1
 80067c0:	f7fa f906 	bl	80009d0 <__aeabi_dcmple>
 80067c4:	2800      	cmp	r0, #0
 80067c6:	d06d      	beq.n	80068a4 <_strtod_l+0xa2c>
 80067c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d178      	bne.n	80068c0 <_strtod_l+0xa48>
 80067ce:	f1ba 0f00 	cmp.w	sl, #0
 80067d2:	d156      	bne.n	8006882 <_strtod_l+0xa0a>
 80067d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80067d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d158      	bne.n	8006890 <_strtod_l+0xa18>
 80067de:	2200      	movs	r2, #0
 80067e0:	4630      	mov	r0, r6
 80067e2:	4639      	mov	r1, r7
 80067e4:	4b5d      	ldr	r3, [pc, #372]	@ (800695c <_strtod_l+0xae4>)
 80067e6:	f7fa f8e9 	bl	80009bc <__aeabi_dcmplt>
 80067ea:	2800      	cmp	r0, #0
 80067ec:	d157      	bne.n	800689e <_strtod_l+0xa26>
 80067ee:	4630      	mov	r0, r6
 80067f0:	4639      	mov	r1, r7
 80067f2:	2200      	movs	r2, #0
 80067f4:	4b5a      	ldr	r3, [pc, #360]	@ (8006960 <_strtod_l+0xae8>)
 80067f6:	f7f9 fe6f 	bl	80004d8 <__aeabi_dmul>
 80067fa:	4606      	mov	r6, r0
 80067fc:	460f      	mov	r7, r1
 80067fe:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8006802:	9606      	str	r6, [sp, #24]
 8006804:	9307      	str	r3, [sp, #28]
 8006806:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800680a:	4d52      	ldr	r5, [pc, #328]	@ (8006954 <_strtod_l+0xadc>)
 800680c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006810:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006812:	401d      	ands	r5, r3
 8006814:	4b53      	ldr	r3, [pc, #332]	@ (8006964 <_strtod_l+0xaec>)
 8006816:	429d      	cmp	r5, r3
 8006818:	f040 80aa 	bne.w	8006970 <_strtod_l+0xaf8>
 800681c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800681e:	4650      	mov	r0, sl
 8006820:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8006824:	4659      	mov	r1, fp
 8006826:	f7ff f9cf 	bl	8005bc8 <__ulp>
 800682a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800682e:	f7f9 fe53 	bl	80004d8 <__aeabi_dmul>
 8006832:	4652      	mov	r2, sl
 8006834:	465b      	mov	r3, fp
 8006836:	f7f9 fc99 	bl	800016c <__adddf3>
 800683a:	460b      	mov	r3, r1
 800683c:	4945      	ldr	r1, [pc, #276]	@ (8006954 <_strtod_l+0xadc>)
 800683e:	4a4a      	ldr	r2, [pc, #296]	@ (8006968 <_strtod_l+0xaf0>)
 8006840:	4019      	ands	r1, r3
 8006842:	4291      	cmp	r1, r2
 8006844:	4682      	mov	sl, r0
 8006846:	d942      	bls.n	80068ce <_strtod_l+0xa56>
 8006848:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800684a:	4b43      	ldr	r3, [pc, #268]	@ (8006958 <_strtod_l+0xae0>)
 800684c:	429a      	cmp	r2, r3
 800684e:	d103      	bne.n	8006858 <_strtod_l+0x9e0>
 8006850:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006852:	3301      	adds	r3, #1
 8006854:	f43f ad2b 	beq.w	80062ae <_strtod_l+0x436>
 8006858:	f04f 3aff 	mov.w	sl, #4294967295
 800685c:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8006958 <_strtod_l+0xae0>
 8006860:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006862:	9805      	ldr	r0, [sp, #20]
 8006864:	f7fe fe7e 	bl	8005564 <_Bfree>
 8006868:	4649      	mov	r1, r9
 800686a:	9805      	ldr	r0, [sp, #20]
 800686c:	f7fe fe7a 	bl	8005564 <_Bfree>
 8006870:	4641      	mov	r1, r8
 8006872:	9805      	ldr	r0, [sp, #20]
 8006874:	f7fe fe76 	bl	8005564 <_Bfree>
 8006878:	4621      	mov	r1, r4
 800687a:	9805      	ldr	r0, [sp, #20]
 800687c:	f7fe fe72 	bl	8005564 <_Bfree>
 8006880:	e618      	b.n	80064b4 <_strtod_l+0x63c>
 8006882:	f1ba 0f01 	cmp.w	sl, #1
 8006886:	d103      	bne.n	8006890 <_strtod_l+0xa18>
 8006888:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800688a:	2b00      	cmp	r3, #0
 800688c:	f43f ada5 	beq.w	80063da <_strtod_l+0x562>
 8006890:	2200      	movs	r2, #0
 8006892:	4b36      	ldr	r3, [pc, #216]	@ (800696c <_strtod_l+0xaf4>)
 8006894:	2600      	movs	r6, #0
 8006896:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800689a:	4f30      	ldr	r7, [pc, #192]	@ (800695c <_strtod_l+0xae4>)
 800689c:	e7b3      	b.n	8006806 <_strtod_l+0x98e>
 800689e:	2600      	movs	r6, #0
 80068a0:	4f2f      	ldr	r7, [pc, #188]	@ (8006960 <_strtod_l+0xae8>)
 80068a2:	e7ac      	b.n	80067fe <_strtod_l+0x986>
 80068a4:	4630      	mov	r0, r6
 80068a6:	4639      	mov	r1, r7
 80068a8:	4b2d      	ldr	r3, [pc, #180]	@ (8006960 <_strtod_l+0xae8>)
 80068aa:	2200      	movs	r2, #0
 80068ac:	f7f9 fe14 	bl	80004d8 <__aeabi_dmul>
 80068b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80068b2:	4606      	mov	r6, r0
 80068b4:	460f      	mov	r7, r1
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d0a1      	beq.n	80067fe <_strtod_l+0x986>
 80068ba:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80068be:	e7a2      	b.n	8006806 <_strtod_l+0x98e>
 80068c0:	2200      	movs	r2, #0
 80068c2:	4b26      	ldr	r3, [pc, #152]	@ (800695c <_strtod_l+0xae4>)
 80068c4:	4616      	mov	r6, r2
 80068c6:	461f      	mov	r7, r3
 80068c8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80068cc:	e79b      	b.n	8006806 <_strtod_l+0x98e>
 80068ce:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80068d2:	9b08      	ldr	r3, [sp, #32]
 80068d4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d1c1      	bne.n	8006860 <_strtod_l+0x9e8>
 80068dc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80068e0:	0d1b      	lsrs	r3, r3, #20
 80068e2:	051b      	lsls	r3, r3, #20
 80068e4:	429d      	cmp	r5, r3
 80068e6:	d1bb      	bne.n	8006860 <_strtod_l+0x9e8>
 80068e8:	4630      	mov	r0, r6
 80068ea:	4639      	mov	r1, r7
 80068ec:	f7fa fb9a 	bl	8001024 <__aeabi_d2lz>
 80068f0:	f7f9 fdc4 	bl	800047c <__aeabi_l2d>
 80068f4:	4602      	mov	r2, r0
 80068f6:	460b      	mov	r3, r1
 80068f8:	4630      	mov	r0, r6
 80068fa:	4639      	mov	r1, r7
 80068fc:	f7f9 fc34 	bl	8000168 <__aeabi_dsub>
 8006900:	460b      	mov	r3, r1
 8006902:	4602      	mov	r2, r0
 8006904:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8006908:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800690c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800690e:	ea46 060a 	orr.w	r6, r6, sl
 8006912:	431e      	orrs	r6, r3
 8006914:	d069      	beq.n	80069ea <_strtod_l+0xb72>
 8006916:	a30a      	add	r3, pc, #40	@ (adr r3, 8006940 <_strtod_l+0xac8>)
 8006918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800691c:	f7fa f84e 	bl	80009bc <__aeabi_dcmplt>
 8006920:	2800      	cmp	r0, #0
 8006922:	f47f accf 	bne.w	80062c4 <_strtod_l+0x44c>
 8006926:	a308      	add	r3, pc, #32	@ (adr r3, 8006948 <_strtod_l+0xad0>)
 8006928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800692c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006930:	f7fa f862 	bl	80009f8 <__aeabi_dcmpgt>
 8006934:	2800      	cmp	r0, #0
 8006936:	d093      	beq.n	8006860 <_strtod_l+0x9e8>
 8006938:	e4c4      	b.n	80062c4 <_strtod_l+0x44c>
 800693a:	bf00      	nop
 800693c:	f3af 8000 	nop.w
 8006940:	94a03595 	.word	0x94a03595
 8006944:	3fdfffff 	.word	0x3fdfffff
 8006948:	35afe535 	.word	0x35afe535
 800694c:	3fe00000 	.word	0x3fe00000
 8006950:	000fffff 	.word	0x000fffff
 8006954:	7ff00000 	.word	0x7ff00000
 8006958:	7fefffff 	.word	0x7fefffff
 800695c:	3ff00000 	.word	0x3ff00000
 8006960:	3fe00000 	.word	0x3fe00000
 8006964:	7fe00000 	.word	0x7fe00000
 8006968:	7c9fffff 	.word	0x7c9fffff
 800696c:	bff00000 	.word	0xbff00000
 8006970:	9b08      	ldr	r3, [sp, #32]
 8006972:	b323      	cbz	r3, 80069be <_strtod_l+0xb46>
 8006974:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8006978:	d821      	bhi.n	80069be <_strtod_l+0xb46>
 800697a:	a327      	add	r3, pc, #156	@ (adr r3, 8006a18 <_strtod_l+0xba0>)
 800697c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006980:	4630      	mov	r0, r6
 8006982:	4639      	mov	r1, r7
 8006984:	f7fa f824 	bl	80009d0 <__aeabi_dcmple>
 8006988:	b1a0      	cbz	r0, 80069b4 <_strtod_l+0xb3c>
 800698a:	4639      	mov	r1, r7
 800698c:	4630      	mov	r0, r6
 800698e:	f7fa f87b 	bl	8000a88 <__aeabi_d2uiz>
 8006992:	2801      	cmp	r0, #1
 8006994:	bf38      	it	cc
 8006996:	2001      	movcc	r0, #1
 8006998:	f7f9 fd24 	bl	80003e4 <__aeabi_ui2d>
 800699c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800699e:	4606      	mov	r6, r0
 80069a0:	460f      	mov	r7, r1
 80069a2:	b9fb      	cbnz	r3, 80069e4 <_strtod_l+0xb6c>
 80069a4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80069a8:	9014      	str	r0, [sp, #80]	@ 0x50
 80069aa:	9315      	str	r3, [sp, #84]	@ 0x54
 80069ac:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80069b0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80069b4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80069b6:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80069ba:	1b5b      	subs	r3, r3, r5
 80069bc:	9311      	str	r3, [sp, #68]	@ 0x44
 80069be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80069c2:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80069c6:	f7ff f8ff 	bl	8005bc8 <__ulp>
 80069ca:	4602      	mov	r2, r0
 80069cc:	460b      	mov	r3, r1
 80069ce:	4650      	mov	r0, sl
 80069d0:	4659      	mov	r1, fp
 80069d2:	f7f9 fd81 	bl	80004d8 <__aeabi_dmul>
 80069d6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80069da:	f7f9 fbc7 	bl	800016c <__adddf3>
 80069de:	4682      	mov	sl, r0
 80069e0:	468b      	mov	fp, r1
 80069e2:	e776      	b.n	80068d2 <_strtod_l+0xa5a>
 80069e4:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80069e8:	e7e0      	b.n	80069ac <_strtod_l+0xb34>
 80069ea:	a30d      	add	r3, pc, #52	@ (adr r3, 8006a20 <_strtod_l+0xba8>)
 80069ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069f0:	f7f9 ffe4 	bl	80009bc <__aeabi_dcmplt>
 80069f4:	e79e      	b.n	8006934 <_strtod_l+0xabc>
 80069f6:	2300      	movs	r3, #0
 80069f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80069fa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80069fc:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80069fe:	6013      	str	r3, [r2, #0]
 8006a00:	f7ff ba77 	b.w	8005ef2 <_strtod_l+0x7a>
 8006a04:	2a65      	cmp	r2, #101	@ 0x65
 8006a06:	f43f ab6e 	beq.w	80060e6 <_strtod_l+0x26e>
 8006a0a:	2a45      	cmp	r2, #69	@ 0x45
 8006a0c:	f43f ab6b 	beq.w	80060e6 <_strtod_l+0x26e>
 8006a10:	2301      	movs	r3, #1
 8006a12:	f7ff bba6 	b.w	8006162 <_strtod_l+0x2ea>
 8006a16:	bf00      	nop
 8006a18:	ffc00000 	.word	0xffc00000
 8006a1c:	41dfffff 	.word	0x41dfffff
 8006a20:	94a03595 	.word	0x94a03595
 8006a24:	3fcfffff 	.word	0x3fcfffff

08006a28 <_strtod_r>:
 8006a28:	4b01      	ldr	r3, [pc, #4]	@ (8006a30 <_strtod_r+0x8>)
 8006a2a:	f7ff ba25 	b.w	8005e78 <_strtod_l>
 8006a2e:	bf00      	nop
 8006a30:	20000068 	.word	0x20000068

08006a34 <_strtol_l.constprop.0>:
 8006a34:	2b24      	cmp	r3, #36	@ 0x24
 8006a36:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a3a:	4686      	mov	lr, r0
 8006a3c:	4690      	mov	r8, r2
 8006a3e:	d801      	bhi.n	8006a44 <_strtol_l.constprop.0+0x10>
 8006a40:	2b01      	cmp	r3, #1
 8006a42:	d106      	bne.n	8006a52 <_strtol_l.constprop.0+0x1e>
 8006a44:	f7fd fdc0 	bl	80045c8 <__errno>
 8006a48:	2316      	movs	r3, #22
 8006a4a:	6003      	str	r3, [r0, #0]
 8006a4c:	2000      	movs	r0, #0
 8006a4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a52:	460d      	mov	r5, r1
 8006a54:	4833      	ldr	r0, [pc, #204]	@ (8006b24 <_strtol_l.constprop.0+0xf0>)
 8006a56:	462a      	mov	r2, r5
 8006a58:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006a5c:	5d06      	ldrb	r6, [r0, r4]
 8006a5e:	f016 0608 	ands.w	r6, r6, #8
 8006a62:	d1f8      	bne.n	8006a56 <_strtol_l.constprop.0+0x22>
 8006a64:	2c2d      	cmp	r4, #45	@ 0x2d
 8006a66:	d12d      	bne.n	8006ac4 <_strtol_l.constprop.0+0x90>
 8006a68:	2601      	movs	r6, #1
 8006a6a:	782c      	ldrb	r4, [r5, #0]
 8006a6c:	1c95      	adds	r5, r2, #2
 8006a6e:	f033 0210 	bics.w	r2, r3, #16
 8006a72:	d109      	bne.n	8006a88 <_strtol_l.constprop.0+0x54>
 8006a74:	2c30      	cmp	r4, #48	@ 0x30
 8006a76:	d12a      	bne.n	8006ace <_strtol_l.constprop.0+0x9a>
 8006a78:	782a      	ldrb	r2, [r5, #0]
 8006a7a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006a7e:	2a58      	cmp	r2, #88	@ 0x58
 8006a80:	d125      	bne.n	8006ace <_strtol_l.constprop.0+0x9a>
 8006a82:	2310      	movs	r3, #16
 8006a84:	786c      	ldrb	r4, [r5, #1]
 8006a86:	3502      	adds	r5, #2
 8006a88:	2200      	movs	r2, #0
 8006a8a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006a8e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006a92:	fbbc f9f3 	udiv	r9, ip, r3
 8006a96:	4610      	mov	r0, r2
 8006a98:	fb03 ca19 	mls	sl, r3, r9, ip
 8006a9c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006aa0:	2f09      	cmp	r7, #9
 8006aa2:	d81b      	bhi.n	8006adc <_strtol_l.constprop.0+0xa8>
 8006aa4:	463c      	mov	r4, r7
 8006aa6:	42a3      	cmp	r3, r4
 8006aa8:	dd27      	ble.n	8006afa <_strtol_l.constprop.0+0xc6>
 8006aaa:	1c57      	adds	r7, r2, #1
 8006aac:	d007      	beq.n	8006abe <_strtol_l.constprop.0+0x8a>
 8006aae:	4581      	cmp	r9, r0
 8006ab0:	d320      	bcc.n	8006af4 <_strtol_l.constprop.0+0xc0>
 8006ab2:	d101      	bne.n	8006ab8 <_strtol_l.constprop.0+0x84>
 8006ab4:	45a2      	cmp	sl, r4
 8006ab6:	db1d      	blt.n	8006af4 <_strtol_l.constprop.0+0xc0>
 8006ab8:	2201      	movs	r2, #1
 8006aba:	fb00 4003 	mla	r0, r0, r3, r4
 8006abe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006ac2:	e7eb      	b.n	8006a9c <_strtol_l.constprop.0+0x68>
 8006ac4:	2c2b      	cmp	r4, #43	@ 0x2b
 8006ac6:	bf04      	itt	eq
 8006ac8:	782c      	ldrbeq	r4, [r5, #0]
 8006aca:	1c95      	addeq	r5, r2, #2
 8006acc:	e7cf      	b.n	8006a6e <_strtol_l.constprop.0+0x3a>
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d1da      	bne.n	8006a88 <_strtol_l.constprop.0+0x54>
 8006ad2:	2c30      	cmp	r4, #48	@ 0x30
 8006ad4:	bf0c      	ite	eq
 8006ad6:	2308      	moveq	r3, #8
 8006ad8:	230a      	movne	r3, #10
 8006ada:	e7d5      	b.n	8006a88 <_strtol_l.constprop.0+0x54>
 8006adc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006ae0:	2f19      	cmp	r7, #25
 8006ae2:	d801      	bhi.n	8006ae8 <_strtol_l.constprop.0+0xb4>
 8006ae4:	3c37      	subs	r4, #55	@ 0x37
 8006ae6:	e7de      	b.n	8006aa6 <_strtol_l.constprop.0+0x72>
 8006ae8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8006aec:	2f19      	cmp	r7, #25
 8006aee:	d804      	bhi.n	8006afa <_strtol_l.constprop.0+0xc6>
 8006af0:	3c57      	subs	r4, #87	@ 0x57
 8006af2:	e7d8      	b.n	8006aa6 <_strtol_l.constprop.0+0x72>
 8006af4:	f04f 32ff 	mov.w	r2, #4294967295
 8006af8:	e7e1      	b.n	8006abe <_strtol_l.constprop.0+0x8a>
 8006afa:	1c53      	adds	r3, r2, #1
 8006afc:	d108      	bne.n	8006b10 <_strtol_l.constprop.0+0xdc>
 8006afe:	2322      	movs	r3, #34	@ 0x22
 8006b00:	4660      	mov	r0, ip
 8006b02:	f8ce 3000 	str.w	r3, [lr]
 8006b06:	f1b8 0f00 	cmp.w	r8, #0
 8006b0a:	d0a0      	beq.n	8006a4e <_strtol_l.constprop.0+0x1a>
 8006b0c:	1e69      	subs	r1, r5, #1
 8006b0e:	e006      	b.n	8006b1e <_strtol_l.constprop.0+0xea>
 8006b10:	b106      	cbz	r6, 8006b14 <_strtol_l.constprop.0+0xe0>
 8006b12:	4240      	negs	r0, r0
 8006b14:	f1b8 0f00 	cmp.w	r8, #0
 8006b18:	d099      	beq.n	8006a4e <_strtol_l.constprop.0+0x1a>
 8006b1a:	2a00      	cmp	r2, #0
 8006b1c:	d1f6      	bne.n	8006b0c <_strtol_l.constprop.0+0xd8>
 8006b1e:	f8c8 1000 	str.w	r1, [r8]
 8006b22:	e794      	b.n	8006a4e <_strtol_l.constprop.0+0x1a>
 8006b24:	08007fb9 	.word	0x08007fb9

08006b28 <_strtol_r>:
 8006b28:	f7ff bf84 	b.w	8006a34 <_strtol_l.constprop.0>

08006b2c <__ssputs_r>:
 8006b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b30:	461f      	mov	r7, r3
 8006b32:	688e      	ldr	r6, [r1, #8]
 8006b34:	4682      	mov	sl, r0
 8006b36:	42be      	cmp	r6, r7
 8006b38:	460c      	mov	r4, r1
 8006b3a:	4690      	mov	r8, r2
 8006b3c:	680b      	ldr	r3, [r1, #0]
 8006b3e:	d82d      	bhi.n	8006b9c <__ssputs_r+0x70>
 8006b40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006b44:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006b48:	d026      	beq.n	8006b98 <__ssputs_r+0x6c>
 8006b4a:	6965      	ldr	r5, [r4, #20]
 8006b4c:	6909      	ldr	r1, [r1, #16]
 8006b4e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006b52:	eba3 0901 	sub.w	r9, r3, r1
 8006b56:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006b5a:	1c7b      	adds	r3, r7, #1
 8006b5c:	444b      	add	r3, r9
 8006b5e:	106d      	asrs	r5, r5, #1
 8006b60:	429d      	cmp	r5, r3
 8006b62:	bf38      	it	cc
 8006b64:	461d      	movcc	r5, r3
 8006b66:	0553      	lsls	r3, r2, #21
 8006b68:	d527      	bpl.n	8006bba <__ssputs_r+0x8e>
 8006b6a:	4629      	mov	r1, r5
 8006b6c:	f7fe fc2e 	bl	80053cc <_malloc_r>
 8006b70:	4606      	mov	r6, r0
 8006b72:	b360      	cbz	r0, 8006bce <__ssputs_r+0xa2>
 8006b74:	464a      	mov	r2, r9
 8006b76:	6921      	ldr	r1, [r4, #16]
 8006b78:	f000 fa14 	bl	8006fa4 <memcpy>
 8006b7c:	89a3      	ldrh	r3, [r4, #12]
 8006b7e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006b82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b86:	81a3      	strh	r3, [r4, #12]
 8006b88:	6126      	str	r6, [r4, #16]
 8006b8a:	444e      	add	r6, r9
 8006b8c:	6026      	str	r6, [r4, #0]
 8006b8e:	463e      	mov	r6, r7
 8006b90:	6165      	str	r5, [r4, #20]
 8006b92:	eba5 0509 	sub.w	r5, r5, r9
 8006b96:	60a5      	str	r5, [r4, #8]
 8006b98:	42be      	cmp	r6, r7
 8006b9a:	d900      	bls.n	8006b9e <__ssputs_r+0x72>
 8006b9c:	463e      	mov	r6, r7
 8006b9e:	4632      	mov	r2, r6
 8006ba0:	4641      	mov	r1, r8
 8006ba2:	6820      	ldr	r0, [r4, #0]
 8006ba4:	f000 f9c2 	bl	8006f2c <memmove>
 8006ba8:	2000      	movs	r0, #0
 8006baa:	68a3      	ldr	r3, [r4, #8]
 8006bac:	1b9b      	subs	r3, r3, r6
 8006bae:	60a3      	str	r3, [r4, #8]
 8006bb0:	6823      	ldr	r3, [r4, #0]
 8006bb2:	4433      	add	r3, r6
 8006bb4:	6023      	str	r3, [r4, #0]
 8006bb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bba:	462a      	mov	r2, r5
 8006bbc:	f000 fd83 	bl	80076c6 <_realloc_r>
 8006bc0:	4606      	mov	r6, r0
 8006bc2:	2800      	cmp	r0, #0
 8006bc4:	d1e0      	bne.n	8006b88 <__ssputs_r+0x5c>
 8006bc6:	4650      	mov	r0, sl
 8006bc8:	6921      	ldr	r1, [r4, #16]
 8006bca:	f7fe fb8d 	bl	80052e8 <_free_r>
 8006bce:	230c      	movs	r3, #12
 8006bd0:	f8ca 3000 	str.w	r3, [sl]
 8006bd4:	89a3      	ldrh	r3, [r4, #12]
 8006bd6:	f04f 30ff 	mov.w	r0, #4294967295
 8006bda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bde:	81a3      	strh	r3, [r4, #12]
 8006be0:	e7e9      	b.n	8006bb6 <__ssputs_r+0x8a>
	...

08006be4 <_svfiprintf_r>:
 8006be4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006be8:	4698      	mov	r8, r3
 8006bea:	898b      	ldrh	r3, [r1, #12]
 8006bec:	4607      	mov	r7, r0
 8006bee:	061b      	lsls	r3, r3, #24
 8006bf0:	460d      	mov	r5, r1
 8006bf2:	4614      	mov	r4, r2
 8006bf4:	b09d      	sub	sp, #116	@ 0x74
 8006bf6:	d510      	bpl.n	8006c1a <_svfiprintf_r+0x36>
 8006bf8:	690b      	ldr	r3, [r1, #16]
 8006bfa:	b973      	cbnz	r3, 8006c1a <_svfiprintf_r+0x36>
 8006bfc:	2140      	movs	r1, #64	@ 0x40
 8006bfe:	f7fe fbe5 	bl	80053cc <_malloc_r>
 8006c02:	6028      	str	r0, [r5, #0]
 8006c04:	6128      	str	r0, [r5, #16]
 8006c06:	b930      	cbnz	r0, 8006c16 <_svfiprintf_r+0x32>
 8006c08:	230c      	movs	r3, #12
 8006c0a:	603b      	str	r3, [r7, #0]
 8006c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8006c10:	b01d      	add	sp, #116	@ 0x74
 8006c12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c16:	2340      	movs	r3, #64	@ 0x40
 8006c18:	616b      	str	r3, [r5, #20]
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c1e:	2320      	movs	r3, #32
 8006c20:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006c24:	2330      	movs	r3, #48	@ 0x30
 8006c26:	f04f 0901 	mov.w	r9, #1
 8006c2a:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c2e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8006dc8 <_svfiprintf_r+0x1e4>
 8006c32:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006c36:	4623      	mov	r3, r4
 8006c38:	469a      	mov	sl, r3
 8006c3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c3e:	b10a      	cbz	r2, 8006c44 <_svfiprintf_r+0x60>
 8006c40:	2a25      	cmp	r2, #37	@ 0x25
 8006c42:	d1f9      	bne.n	8006c38 <_svfiprintf_r+0x54>
 8006c44:	ebba 0b04 	subs.w	fp, sl, r4
 8006c48:	d00b      	beq.n	8006c62 <_svfiprintf_r+0x7e>
 8006c4a:	465b      	mov	r3, fp
 8006c4c:	4622      	mov	r2, r4
 8006c4e:	4629      	mov	r1, r5
 8006c50:	4638      	mov	r0, r7
 8006c52:	f7ff ff6b 	bl	8006b2c <__ssputs_r>
 8006c56:	3001      	adds	r0, #1
 8006c58:	f000 80a7 	beq.w	8006daa <_svfiprintf_r+0x1c6>
 8006c5c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c5e:	445a      	add	r2, fp
 8006c60:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c62:	f89a 3000 	ldrb.w	r3, [sl]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	f000 809f 	beq.w	8006daa <_svfiprintf_r+0x1c6>
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	f04f 32ff 	mov.w	r2, #4294967295
 8006c72:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c76:	f10a 0a01 	add.w	sl, sl, #1
 8006c7a:	9304      	str	r3, [sp, #16]
 8006c7c:	9307      	str	r3, [sp, #28]
 8006c7e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006c82:	931a      	str	r3, [sp, #104]	@ 0x68
 8006c84:	4654      	mov	r4, sl
 8006c86:	2205      	movs	r2, #5
 8006c88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c8c:	484e      	ldr	r0, [pc, #312]	@ (8006dc8 <_svfiprintf_r+0x1e4>)
 8006c8e:	f7fd fcc8 	bl	8004622 <memchr>
 8006c92:	9a04      	ldr	r2, [sp, #16]
 8006c94:	b9d8      	cbnz	r0, 8006cce <_svfiprintf_r+0xea>
 8006c96:	06d0      	lsls	r0, r2, #27
 8006c98:	bf44      	itt	mi
 8006c9a:	2320      	movmi	r3, #32
 8006c9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ca0:	0711      	lsls	r1, r2, #28
 8006ca2:	bf44      	itt	mi
 8006ca4:	232b      	movmi	r3, #43	@ 0x2b
 8006ca6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006caa:	f89a 3000 	ldrb.w	r3, [sl]
 8006cae:	2b2a      	cmp	r3, #42	@ 0x2a
 8006cb0:	d015      	beq.n	8006cde <_svfiprintf_r+0xfa>
 8006cb2:	4654      	mov	r4, sl
 8006cb4:	2000      	movs	r0, #0
 8006cb6:	f04f 0c0a 	mov.w	ip, #10
 8006cba:	9a07      	ldr	r2, [sp, #28]
 8006cbc:	4621      	mov	r1, r4
 8006cbe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006cc2:	3b30      	subs	r3, #48	@ 0x30
 8006cc4:	2b09      	cmp	r3, #9
 8006cc6:	d94b      	bls.n	8006d60 <_svfiprintf_r+0x17c>
 8006cc8:	b1b0      	cbz	r0, 8006cf8 <_svfiprintf_r+0x114>
 8006cca:	9207      	str	r2, [sp, #28]
 8006ccc:	e014      	b.n	8006cf8 <_svfiprintf_r+0x114>
 8006cce:	eba0 0308 	sub.w	r3, r0, r8
 8006cd2:	fa09 f303 	lsl.w	r3, r9, r3
 8006cd6:	4313      	orrs	r3, r2
 8006cd8:	46a2      	mov	sl, r4
 8006cda:	9304      	str	r3, [sp, #16]
 8006cdc:	e7d2      	b.n	8006c84 <_svfiprintf_r+0xa0>
 8006cde:	9b03      	ldr	r3, [sp, #12]
 8006ce0:	1d19      	adds	r1, r3, #4
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	9103      	str	r1, [sp, #12]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	bfbb      	ittet	lt
 8006cea:	425b      	neglt	r3, r3
 8006cec:	f042 0202 	orrlt.w	r2, r2, #2
 8006cf0:	9307      	strge	r3, [sp, #28]
 8006cf2:	9307      	strlt	r3, [sp, #28]
 8006cf4:	bfb8      	it	lt
 8006cf6:	9204      	strlt	r2, [sp, #16]
 8006cf8:	7823      	ldrb	r3, [r4, #0]
 8006cfa:	2b2e      	cmp	r3, #46	@ 0x2e
 8006cfc:	d10a      	bne.n	8006d14 <_svfiprintf_r+0x130>
 8006cfe:	7863      	ldrb	r3, [r4, #1]
 8006d00:	2b2a      	cmp	r3, #42	@ 0x2a
 8006d02:	d132      	bne.n	8006d6a <_svfiprintf_r+0x186>
 8006d04:	9b03      	ldr	r3, [sp, #12]
 8006d06:	3402      	adds	r4, #2
 8006d08:	1d1a      	adds	r2, r3, #4
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	9203      	str	r2, [sp, #12]
 8006d0e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006d12:	9305      	str	r3, [sp, #20]
 8006d14:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8006dcc <_svfiprintf_r+0x1e8>
 8006d18:	2203      	movs	r2, #3
 8006d1a:	4650      	mov	r0, sl
 8006d1c:	7821      	ldrb	r1, [r4, #0]
 8006d1e:	f7fd fc80 	bl	8004622 <memchr>
 8006d22:	b138      	cbz	r0, 8006d34 <_svfiprintf_r+0x150>
 8006d24:	2240      	movs	r2, #64	@ 0x40
 8006d26:	9b04      	ldr	r3, [sp, #16]
 8006d28:	eba0 000a 	sub.w	r0, r0, sl
 8006d2c:	4082      	lsls	r2, r0
 8006d2e:	4313      	orrs	r3, r2
 8006d30:	3401      	adds	r4, #1
 8006d32:	9304      	str	r3, [sp, #16]
 8006d34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d38:	2206      	movs	r2, #6
 8006d3a:	4825      	ldr	r0, [pc, #148]	@ (8006dd0 <_svfiprintf_r+0x1ec>)
 8006d3c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006d40:	f7fd fc6f 	bl	8004622 <memchr>
 8006d44:	2800      	cmp	r0, #0
 8006d46:	d036      	beq.n	8006db6 <_svfiprintf_r+0x1d2>
 8006d48:	4b22      	ldr	r3, [pc, #136]	@ (8006dd4 <_svfiprintf_r+0x1f0>)
 8006d4a:	bb1b      	cbnz	r3, 8006d94 <_svfiprintf_r+0x1b0>
 8006d4c:	9b03      	ldr	r3, [sp, #12]
 8006d4e:	3307      	adds	r3, #7
 8006d50:	f023 0307 	bic.w	r3, r3, #7
 8006d54:	3308      	adds	r3, #8
 8006d56:	9303      	str	r3, [sp, #12]
 8006d58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d5a:	4433      	add	r3, r6
 8006d5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d5e:	e76a      	b.n	8006c36 <_svfiprintf_r+0x52>
 8006d60:	460c      	mov	r4, r1
 8006d62:	2001      	movs	r0, #1
 8006d64:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d68:	e7a8      	b.n	8006cbc <_svfiprintf_r+0xd8>
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	f04f 0c0a 	mov.w	ip, #10
 8006d70:	4619      	mov	r1, r3
 8006d72:	3401      	adds	r4, #1
 8006d74:	9305      	str	r3, [sp, #20]
 8006d76:	4620      	mov	r0, r4
 8006d78:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d7c:	3a30      	subs	r2, #48	@ 0x30
 8006d7e:	2a09      	cmp	r2, #9
 8006d80:	d903      	bls.n	8006d8a <_svfiprintf_r+0x1a6>
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d0c6      	beq.n	8006d14 <_svfiprintf_r+0x130>
 8006d86:	9105      	str	r1, [sp, #20]
 8006d88:	e7c4      	b.n	8006d14 <_svfiprintf_r+0x130>
 8006d8a:	4604      	mov	r4, r0
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d92:	e7f0      	b.n	8006d76 <_svfiprintf_r+0x192>
 8006d94:	ab03      	add	r3, sp, #12
 8006d96:	9300      	str	r3, [sp, #0]
 8006d98:	462a      	mov	r2, r5
 8006d9a:	4638      	mov	r0, r7
 8006d9c:	4b0e      	ldr	r3, [pc, #56]	@ (8006dd8 <_svfiprintf_r+0x1f4>)
 8006d9e:	a904      	add	r1, sp, #16
 8006da0:	f7fc fccc 	bl	800373c <_printf_float>
 8006da4:	1c42      	adds	r2, r0, #1
 8006da6:	4606      	mov	r6, r0
 8006da8:	d1d6      	bne.n	8006d58 <_svfiprintf_r+0x174>
 8006daa:	89ab      	ldrh	r3, [r5, #12]
 8006dac:	065b      	lsls	r3, r3, #25
 8006dae:	f53f af2d 	bmi.w	8006c0c <_svfiprintf_r+0x28>
 8006db2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006db4:	e72c      	b.n	8006c10 <_svfiprintf_r+0x2c>
 8006db6:	ab03      	add	r3, sp, #12
 8006db8:	9300      	str	r3, [sp, #0]
 8006dba:	462a      	mov	r2, r5
 8006dbc:	4638      	mov	r0, r7
 8006dbe:	4b06      	ldr	r3, [pc, #24]	@ (8006dd8 <_svfiprintf_r+0x1f4>)
 8006dc0:	a904      	add	r1, sp, #16
 8006dc2:	f7fc ff59 	bl	8003c78 <_printf_i>
 8006dc6:	e7ed      	b.n	8006da4 <_svfiprintf_r+0x1c0>
 8006dc8:	080080b9 	.word	0x080080b9
 8006dcc:	080080bf 	.word	0x080080bf
 8006dd0:	080080c3 	.word	0x080080c3
 8006dd4:	0800373d 	.word	0x0800373d
 8006dd8:	08006b2d 	.word	0x08006b2d

08006ddc <__sflush_r>:
 8006ddc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006de0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006de2:	0716      	lsls	r6, r2, #28
 8006de4:	4605      	mov	r5, r0
 8006de6:	460c      	mov	r4, r1
 8006de8:	d454      	bmi.n	8006e94 <__sflush_r+0xb8>
 8006dea:	684b      	ldr	r3, [r1, #4]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	dc02      	bgt.n	8006df6 <__sflush_r+0x1a>
 8006df0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	dd48      	ble.n	8006e88 <__sflush_r+0xac>
 8006df6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006df8:	2e00      	cmp	r6, #0
 8006dfa:	d045      	beq.n	8006e88 <__sflush_r+0xac>
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006e02:	682f      	ldr	r7, [r5, #0]
 8006e04:	6a21      	ldr	r1, [r4, #32]
 8006e06:	602b      	str	r3, [r5, #0]
 8006e08:	d030      	beq.n	8006e6c <__sflush_r+0x90>
 8006e0a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006e0c:	89a3      	ldrh	r3, [r4, #12]
 8006e0e:	0759      	lsls	r1, r3, #29
 8006e10:	d505      	bpl.n	8006e1e <__sflush_r+0x42>
 8006e12:	6863      	ldr	r3, [r4, #4]
 8006e14:	1ad2      	subs	r2, r2, r3
 8006e16:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006e18:	b10b      	cbz	r3, 8006e1e <__sflush_r+0x42>
 8006e1a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006e1c:	1ad2      	subs	r2, r2, r3
 8006e1e:	2300      	movs	r3, #0
 8006e20:	4628      	mov	r0, r5
 8006e22:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006e24:	6a21      	ldr	r1, [r4, #32]
 8006e26:	47b0      	blx	r6
 8006e28:	1c43      	adds	r3, r0, #1
 8006e2a:	89a3      	ldrh	r3, [r4, #12]
 8006e2c:	d106      	bne.n	8006e3c <__sflush_r+0x60>
 8006e2e:	6829      	ldr	r1, [r5, #0]
 8006e30:	291d      	cmp	r1, #29
 8006e32:	d82b      	bhi.n	8006e8c <__sflush_r+0xb0>
 8006e34:	4a28      	ldr	r2, [pc, #160]	@ (8006ed8 <__sflush_r+0xfc>)
 8006e36:	410a      	asrs	r2, r1
 8006e38:	07d6      	lsls	r6, r2, #31
 8006e3a:	d427      	bmi.n	8006e8c <__sflush_r+0xb0>
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	6062      	str	r2, [r4, #4]
 8006e40:	6922      	ldr	r2, [r4, #16]
 8006e42:	04d9      	lsls	r1, r3, #19
 8006e44:	6022      	str	r2, [r4, #0]
 8006e46:	d504      	bpl.n	8006e52 <__sflush_r+0x76>
 8006e48:	1c42      	adds	r2, r0, #1
 8006e4a:	d101      	bne.n	8006e50 <__sflush_r+0x74>
 8006e4c:	682b      	ldr	r3, [r5, #0]
 8006e4e:	b903      	cbnz	r3, 8006e52 <__sflush_r+0x76>
 8006e50:	6560      	str	r0, [r4, #84]	@ 0x54
 8006e52:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e54:	602f      	str	r7, [r5, #0]
 8006e56:	b1b9      	cbz	r1, 8006e88 <__sflush_r+0xac>
 8006e58:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e5c:	4299      	cmp	r1, r3
 8006e5e:	d002      	beq.n	8006e66 <__sflush_r+0x8a>
 8006e60:	4628      	mov	r0, r5
 8006e62:	f7fe fa41 	bl	80052e8 <_free_r>
 8006e66:	2300      	movs	r3, #0
 8006e68:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e6a:	e00d      	b.n	8006e88 <__sflush_r+0xac>
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	4628      	mov	r0, r5
 8006e70:	47b0      	blx	r6
 8006e72:	4602      	mov	r2, r0
 8006e74:	1c50      	adds	r0, r2, #1
 8006e76:	d1c9      	bne.n	8006e0c <__sflush_r+0x30>
 8006e78:	682b      	ldr	r3, [r5, #0]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d0c6      	beq.n	8006e0c <__sflush_r+0x30>
 8006e7e:	2b1d      	cmp	r3, #29
 8006e80:	d001      	beq.n	8006e86 <__sflush_r+0xaa>
 8006e82:	2b16      	cmp	r3, #22
 8006e84:	d11d      	bne.n	8006ec2 <__sflush_r+0xe6>
 8006e86:	602f      	str	r7, [r5, #0]
 8006e88:	2000      	movs	r0, #0
 8006e8a:	e021      	b.n	8006ed0 <__sflush_r+0xf4>
 8006e8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e90:	b21b      	sxth	r3, r3
 8006e92:	e01a      	b.n	8006eca <__sflush_r+0xee>
 8006e94:	690f      	ldr	r7, [r1, #16]
 8006e96:	2f00      	cmp	r7, #0
 8006e98:	d0f6      	beq.n	8006e88 <__sflush_r+0xac>
 8006e9a:	0793      	lsls	r3, r2, #30
 8006e9c:	bf18      	it	ne
 8006e9e:	2300      	movne	r3, #0
 8006ea0:	680e      	ldr	r6, [r1, #0]
 8006ea2:	bf08      	it	eq
 8006ea4:	694b      	ldreq	r3, [r1, #20]
 8006ea6:	1bf6      	subs	r6, r6, r7
 8006ea8:	600f      	str	r7, [r1, #0]
 8006eaa:	608b      	str	r3, [r1, #8]
 8006eac:	2e00      	cmp	r6, #0
 8006eae:	ddeb      	ble.n	8006e88 <__sflush_r+0xac>
 8006eb0:	4633      	mov	r3, r6
 8006eb2:	463a      	mov	r2, r7
 8006eb4:	4628      	mov	r0, r5
 8006eb6:	6a21      	ldr	r1, [r4, #32]
 8006eb8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8006ebc:	47e0      	blx	ip
 8006ebe:	2800      	cmp	r0, #0
 8006ec0:	dc07      	bgt.n	8006ed2 <__sflush_r+0xf6>
 8006ec2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ec6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006eca:	f04f 30ff 	mov.w	r0, #4294967295
 8006ece:	81a3      	strh	r3, [r4, #12]
 8006ed0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ed2:	4407      	add	r7, r0
 8006ed4:	1a36      	subs	r6, r6, r0
 8006ed6:	e7e9      	b.n	8006eac <__sflush_r+0xd0>
 8006ed8:	dfbffffe 	.word	0xdfbffffe

08006edc <_fflush_r>:
 8006edc:	b538      	push	{r3, r4, r5, lr}
 8006ede:	690b      	ldr	r3, [r1, #16]
 8006ee0:	4605      	mov	r5, r0
 8006ee2:	460c      	mov	r4, r1
 8006ee4:	b913      	cbnz	r3, 8006eec <_fflush_r+0x10>
 8006ee6:	2500      	movs	r5, #0
 8006ee8:	4628      	mov	r0, r5
 8006eea:	bd38      	pop	{r3, r4, r5, pc}
 8006eec:	b118      	cbz	r0, 8006ef6 <_fflush_r+0x1a>
 8006eee:	6a03      	ldr	r3, [r0, #32]
 8006ef0:	b90b      	cbnz	r3, 8006ef6 <_fflush_r+0x1a>
 8006ef2:	f7fd fa7d 	bl	80043f0 <__sinit>
 8006ef6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d0f3      	beq.n	8006ee6 <_fflush_r+0xa>
 8006efe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006f00:	07d0      	lsls	r0, r2, #31
 8006f02:	d404      	bmi.n	8006f0e <_fflush_r+0x32>
 8006f04:	0599      	lsls	r1, r3, #22
 8006f06:	d402      	bmi.n	8006f0e <_fflush_r+0x32>
 8006f08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f0a:	f7fd fb88 	bl	800461e <__retarget_lock_acquire_recursive>
 8006f0e:	4628      	mov	r0, r5
 8006f10:	4621      	mov	r1, r4
 8006f12:	f7ff ff63 	bl	8006ddc <__sflush_r>
 8006f16:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006f18:	4605      	mov	r5, r0
 8006f1a:	07da      	lsls	r2, r3, #31
 8006f1c:	d4e4      	bmi.n	8006ee8 <_fflush_r+0xc>
 8006f1e:	89a3      	ldrh	r3, [r4, #12]
 8006f20:	059b      	lsls	r3, r3, #22
 8006f22:	d4e1      	bmi.n	8006ee8 <_fflush_r+0xc>
 8006f24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f26:	f7fd fb7b 	bl	8004620 <__retarget_lock_release_recursive>
 8006f2a:	e7dd      	b.n	8006ee8 <_fflush_r+0xc>

08006f2c <memmove>:
 8006f2c:	4288      	cmp	r0, r1
 8006f2e:	b510      	push	{r4, lr}
 8006f30:	eb01 0402 	add.w	r4, r1, r2
 8006f34:	d902      	bls.n	8006f3c <memmove+0x10>
 8006f36:	4284      	cmp	r4, r0
 8006f38:	4623      	mov	r3, r4
 8006f3a:	d807      	bhi.n	8006f4c <memmove+0x20>
 8006f3c:	1e43      	subs	r3, r0, #1
 8006f3e:	42a1      	cmp	r1, r4
 8006f40:	d008      	beq.n	8006f54 <memmove+0x28>
 8006f42:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f46:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006f4a:	e7f8      	b.n	8006f3e <memmove+0x12>
 8006f4c:	4601      	mov	r1, r0
 8006f4e:	4402      	add	r2, r0
 8006f50:	428a      	cmp	r2, r1
 8006f52:	d100      	bne.n	8006f56 <memmove+0x2a>
 8006f54:	bd10      	pop	{r4, pc}
 8006f56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006f5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006f5e:	e7f7      	b.n	8006f50 <memmove+0x24>

08006f60 <strncmp>:
 8006f60:	b510      	push	{r4, lr}
 8006f62:	b16a      	cbz	r2, 8006f80 <strncmp+0x20>
 8006f64:	3901      	subs	r1, #1
 8006f66:	1884      	adds	r4, r0, r2
 8006f68:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f6c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006f70:	429a      	cmp	r2, r3
 8006f72:	d103      	bne.n	8006f7c <strncmp+0x1c>
 8006f74:	42a0      	cmp	r0, r4
 8006f76:	d001      	beq.n	8006f7c <strncmp+0x1c>
 8006f78:	2a00      	cmp	r2, #0
 8006f7a:	d1f5      	bne.n	8006f68 <strncmp+0x8>
 8006f7c:	1ad0      	subs	r0, r2, r3
 8006f7e:	bd10      	pop	{r4, pc}
 8006f80:	4610      	mov	r0, r2
 8006f82:	e7fc      	b.n	8006f7e <strncmp+0x1e>

08006f84 <_sbrk_r>:
 8006f84:	b538      	push	{r3, r4, r5, lr}
 8006f86:	2300      	movs	r3, #0
 8006f88:	4d05      	ldr	r5, [pc, #20]	@ (8006fa0 <_sbrk_r+0x1c>)
 8006f8a:	4604      	mov	r4, r0
 8006f8c:	4608      	mov	r0, r1
 8006f8e:	602b      	str	r3, [r5, #0]
 8006f90:	f7fc fa56 	bl	8003440 <_sbrk>
 8006f94:	1c43      	adds	r3, r0, #1
 8006f96:	d102      	bne.n	8006f9e <_sbrk_r+0x1a>
 8006f98:	682b      	ldr	r3, [r5, #0]
 8006f9a:	b103      	cbz	r3, 8006f9e <_sbrk_r+0x1a>
 8006f9c:	6023      	str	r3, [r4, #0]
 8006f9e:	bd38      	pop	{r3, r4, r5, pc}
 8006fa0:	200003c0 	.word	0x200003c0

08006fa4 <memcpy>:
 8006fa4:	440a      	add	r2, r1
 8006fa6:	4291      	cmp	r1, r2
 8006fa8:	f100 33ff 	add.w	r3, r0, #4294967295
 8006fac:	d100      	bne.n	8006fb0 <memcpy+0xc>
 8006fae:	4770      	bx	lr
 8006fb0:	b510      	push	{r4, lr}
 8006fb2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006fb6:	4291      	cmp	r1, r2
 8006fb8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006fbc:	d1f9      	bne.n	8006fb2 <memcpy+0xe>
 8006fbe:	bd10      	pop	{r4, pc}

08006fc0 <nan>:
 8006fc0:	2000      	movs	r0, #0
 8006fc2:	4901      	ldr	r1, [pc, #4]	@ (8006fc8 <nan+0x8>)
 8006fc4:	4770      	bx	lr
 8006fc6:	bf00      	nop
 8006fc8:	7ff80000 	.word	0x7ff80000

08006fcc <__assert_func>:
 8006fcc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006fce:	4614      	mov	r4, r2
 8006fd0:	461a      	mov	r2, r3
 8006fd2:	4b09      	ldr	r3, [pc, #36]	@ (8006ff8 <__assert_func+0x2c>)
 8006fd4:	4605      	mov	r5, r0
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	68d8      	ldr	r0, [r3, #12]
 8006fda:	b954      	cbnz	r4, 8006ff2 <__assert_func+0x26>
 8006fdc:	4b07      	ldr	r3, [pc, #28]	@ (8006ffc <__assert_func+0x30>)
 8006fde:	461c      	mov	r4, r3
 8006fe0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006fe4:	9100      	str	r1, [sp, #0]
 8006fe6:	462b      	mov	r3, r5
 8006fe8:	4905      	ldr	r1, [pc, #20]	@ (8007000 <__assert_func+0x34>)
 8006fea:	f000 fba7 	bl	800773c <fiprintf>
 8006fee:	f000 fbb7 	bl	8007760 <abort>
 8006ff2:	4b04      	ldr	r3, [pc, #16]	@ (8007004 <__assert_func+0x38>)
 8006ff4:	e7f4      	b.n	8006fe0 <__assert_func+0x14>
 8006ff6:	bf00      	nop
 8006ff8:	20000018 	.word	0x20000018
 8006ffc:	0800810d 	.word	0x0800810d
 8007000:	080080df 	.word	0x080080df
 8007004:	080080d2 	.word	0x080080d2

08007008 <_calloc_r>:
 8007008:	b570      	push	{r4, r5, r6, lr}
 800700a:	fba1 5402 	umull	r5, r4, r1, r2
 800700e:	b93c      	cbnz	r4, 8007020 <_calloc_r+0x18>
 8007010:	4629      	mov	r1, r5
 8007012:	f7fe f9db 	bl	80053cc <_malloc_r>
 8007016:	4606      	mov	r6, r0
 8007018:	b928      	cbnz	r0, 8007026 <_calloc_r+0x1e>
 800701a:	2600      	movs	r6, #0
 800701c:	4630      	mov	r0, r6
 800701e:	bd70      	pop	{r4, r5, r6, pc}
 8007020:	220c      	movs	r2, #12
 8007022:	6002      	str	r2, [r0, #0]
 8007024:	e7f9      	b.n	800701a <_calloc_r+0x12>
 8007026:	462a      	mov	r2, r5
 8007028:	4621      	mov	r1, r4
 800702a:	f7fd fa7a 	bl	8004522 <memset>
 800702e:	e7f5      	b.n	800701c <_calloc_r+0x14>

08007030 <rshift>:
 8007030:	6903      	ldr	r3, [r0, #16]
 8007032:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007036:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800703a:	f100 0414 	add.w	r4, r0, #20
 800703e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007042:	dd46      	ble.n	80070d2 <rshift+0xa2>
 8007044:	f011 011f 	ands.w	r1, r1, #31
 8007048:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800704c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007050:	d10c      	bne.n	800706c <rshift+0x3c>
 8007052:	4629      	mov	r1, r5
 8007054:	f100 0710 	add.w	r7, r0, #16
 8007058:	42b1      	cmp	r1, r6
 800705a:	d335      	bcc.n	80070c8 <rshift+0x98>
 800705c:	1a9b      	subs	r3, r3, r2
 800705e:	009b      	lsls	r3, r3, #2
 8007060:	1eea      	subs	r2, r5, #3
 8007062:	4296      	cmp	r6, r2
 8007064:	bf38      	it	cc
 8007066:	2300      	movcc	r3, #0
 8007068:	4423      	add	r3, r4
 800706a:	e015      	b.n	8007098 <rshift+0x68>
 800706c:	46a1      	mov	r9, r4
 800706e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007072:	f1c1 0820 	rsb	r8, r1, #32
 8007076:	40cf      	lsrs	r7, r1
 8007078:	f105 0e04 	add.w	lr, r5, #4
 800707c:	4576      	cmp	r6, lr
 800707e:	46f4      	mov	ip, lr
 8007080:	d816      	bhi.n	80070b0 <rshift+0x80>
 8007082:	1a9a      	subs	r2, r3, r2
 8007084:	0092      	lsls	r2, r2, #2
 8007086:	3a04      	subs	r2, #4
 8007088:	3501      	adds	r5, #1
 800708a:	42ae      	cmp	r6, r5
 800708c:	bf38      	it	cc
 800708e:	2200      	movcc	r2, #0
 8007090:	18a3      	adds	r3, r4, r2
 8007092:	50a7      	str	r7, [r4, r2]
 8007094:	b107      	cbz	r7, 8007098 <rshift+0x68>
 8007096:	3304      	adds	r3, #4
 8007098:	42a3      	cmp	r3, r4
 800709a:	eba3 0204 	sub.w	r2, r3, r4
 800709e:	bf08      	it	eq
 80070a0:	2300      	moveq	r3, #0
 80070a2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80070a6:	6102      	str	r2, [r0, #16]
 80070a8:	bf08      	it	eq
 80070aa:	6143      	streq	r3, [r0, #20]
 80070ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80070b0:	f8dc c000 	ldr.w	ip, [ip]
 80070b4:	fa0c fc08 	lsl.w	ip, ip, r8
 80070b8:	ea4c 0707 	orr.w	r7, ip, r7
 80070bc:	f849 7b04 	str.w	r7, [r9], #4
 80070c0:	f85e 7b04 	ldr.w	r7, [lr], #4
 80070c4:	40cf      	lsrs	r7, r1
 80070c6:	e7d9      	b.n	800707c <rshift+0x4c>
 80070c8:	f851 cb04 	ldr.w	ip, [r1], #4
 80070cc:	f847 cf04 	str.w	ip, [r7, #4]!
 80070d0:	e7c2      	b.n	8007058 <rshift+0x28>
 80070d2:	4623      	mov	r3, r4
 80070d4:	e7e0      	b.n	8007098 <rshift+0x68>

080070d6 <__hexdig_fun>:
 80070d6:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80070da:	2b09      	cmp	r3, #9
 80070dc:	d802      	bhi.n	80070e4 <__hexdig_fun+0xe>
 80070de:	3820      	subs	r0, #32
 80070e0:	b2c0      	uxtb	r0, r0
 80070e2:	4770      	bx	lr
 80070e4:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80070e8:	2b05      	cmp	r3, #5
 80070ea:	d801      	bhi.n	80070f0 <__hexdig_fun+0x1a>
 80070ec:	3847      	subs	r0, #71	@ 0x47
 80070ee:	e7f7      	b.n	80070e0 <__hexdig_fun+0xa>
 80070f0:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80070f4:	2b05      	cmp	r3, #5
 80070f6:	d801      	bhi.n	80070fc <__hexdig_fun+0x26>
 80070f8:	3827      	subs	r0, #39	@ 0x27
 80070fa:	e7f1      	b.n	80070e0 <__hexdig_fun+0xa>
 80070fc:	2000      	movs	r0, #0
 80070fe:	4770      	bx	lr

08007100 <__gethex>:
 8007100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007104:	468a      	mov	sl, r1
 8007106:	4690      	mov	r8, r2
 8007108:	b085      	sub	sp, #20
 800710a:	9302      	str	r3, [sp, #8]
 800710c:	680b      	ldr	r3, [r1, #0]
 800710e:	9001      	str	r0, [sp, #4]
 8007110:	1c9c      	adds	r4, r3, #2
 8007112:	46a1      	mov	r9, r4
 8007114:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007118:	2830      	cmp	r0, #48	@ 0x30
 800711a:	d0fa      	beq.n	8007112 <__gethex+0x12>
 800711c:	eba9 0303 	sub.w	r3, r9, r3
 8007120:	f1a3 0b02 	sub.w	fp, r3, #2
 8007124:	f7ff ffd7 	bl	80070d6 <__hexdig_fun>
 8007128:	4605      	mov	r5, r0
 800712a:	2800      	cmp	r0, #0
 800712c:	d168      	bne.n	8007200 <__gethex+0x100>
 800712e:	2201      	movs	r2, #1
 8007130:	4648      	mov	r0, r9
 8007132:	499f      	ldr	r1, [pc, #636]	@ (80073b0 <__gethex+0x2b0>)
 8007134:	f7ff ff14 	bl	8006f60 <strncmp>
 8007138:	4607      	mov	r7, r0
 800713a:	2800      	cmp	r0, #0
 800713c:	d167      	bne.n	800720e <__gethex+0x10e>
 800713e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8007142:	4626      	mov	r6, r4
 8007144:	f7ff ffc7 	bl	80070d6 <__hexdig_fun>
 8007148:	2800      	cmp	r0, #0
 800714a:	d062      	beq.n	8007212 <__gethex+0x112>
 800714c:	4623      	mov	r3, r4
 800714e:	7818      	ldrb	r0, [r3, #0]
 8007150:	4699      	mov	r9, r3
 8007152:	2830      	cmp	r0, #48	@ 0x30
 8007154:	f103 0301 	add.w	r3, r3, #1
 8007158:	d0f9      	beq.n	800714e <__gethex+0x4e>
 800715a:	f7ff ffbc 	bl	80070d6 <__hexdig_fun>
 800715e:	fab0 f580 	clz	r5, r0
 8007162:	f04f 0b01 	mov.w	fp, #1
 8007166:	096d      	lsrs	r5, r5, #5
 8007168:	464a      	mov	r2, r9
 800716a:	4616      	mov	r6, r2
 800716c:	7830      	ldrb	r0, [r6, #0]
 800716e:	3201      	adds	r2, #1
 8007170:	f7ff ffb1 	bl	80070d6 <__hexdig_fun>
 8007174:	2800      	cmp	r0, #0
 8007176:	d1f8      	bne.n	800716a <__gethex+0x6a>
 8007178:	2201      	movs	r2, #1
 800717a:	4630      	mov	r0, r6
 800717c:	498c      	ldr	r1, [pc, #560]	@ (80073b0 <__gethex+0x2b0>)
 800717e:	f7ff feef 	bl	8006f60 <strncmp>
 8007182:	2800      	cmp	r0, #0
 8007184:	d13f      	bne.n	8007206 <__gethex+0x106>
 8007186:	b944      	cbnz	r4, 800719a <__gethex+0x9a>
 8007188:	1c74      	adds	r4, r6, #1
 800718a:	4622      	mov	r2, r4
 800718c:	4616      	mov	r6, r2
 800718e:	7830      	ldrb	r0, [r6, #0]
 8007190:	3201      	adds	r2, #1
 8007192:	f7ff ffa0 	bl	80070d6 <__hexdig_fun>
 8007196:	2800      	cmp	r0, #0
 8007198:	d1f8      	bne.n	800718c <__gethex+0x8c>
 800719a:	1ba4      	subs	r4, r4, r6
 800719c:	00a7      	lsls	r7, r4, #2
 800719e:	7833      	ldrb	r3, [r6, #0]
 80071a0:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80071a4:	2b50      	cmp	r3, #80	@ 0x50
 80071a6:	d13e      	bne.n	8007226 <__gethex+0x126>
 80071a8:	7873      	ldrb	r3, [r6, #1]
 80071aa:	2b2b      	cmp	r3, #43	@ 0x2b
 80071ac:	d033      	beq.n	8007216 <__gethex+0x116>
 80071ae:	2b2d      	cmp	r3, #45	@ 0x2d
 80071b0:	d034      	beq.n	800721c <__gethex+0x11c>
 80071b2:	2400      	movs	r4, #0
 80071b4:	1c71      	adds	r1, r6, #1
 80071b6:	7808      	ldrb	r0, [r1, #0]
 80071b8:	f7ff ff8d 	bl	80070d6 <__hexdig_fun>
 80071bc:	1e43      	subs	r3, r0, #1
 80071be:	b2db      	uxtb	r3, r3
 80071c0:	2b18      	cmp	r3, #24
 80071c2:	d830      	bhi.n	8007226 <__gethex+0x126>
 80071c4:	f1a0 0210 	sub.w	r2, r0, #16
 80071c8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80071cc:	f7ff ff83 	bl	80070d6 <__hexdig_fun>
 80071d0:	f100 3cff 	add.w	ip, r0, #4294967295
 80071d4:	fa5f fc8c 	uxtb.w	ip, ip
 80071d8:	f1bc 0f18 	cmp.w	ip, #24
 80071dc:	f04f 030a 	mov.w	r3, #10
 80071e0:	d91e      	bls.n	8007220 <__gethex+0x120>
 80071e2:	b104      	cbz	r4, 80071e6 <__gethex+0xe6>
 80071e4:	4252      	negs	r2, r2
 80071e6:	4417      	add	r7, r2
 80071e8:	f8ca 1000 	str.w	r1, [sl]
 80071ec:	b1ed      	cbz	r5, 800722a <__gethex+0x12a>
 80071ee:	f1bb 0f00 	cmp.w	fp, #0
 80071f2:	bf0c      	ite	eq
 80071f4:	2506      	moveq	r5, #6
 80071f6:	2500      	movne	r5, #0
 80071f8:	4628      	mov	r0, r5
 80071fa:	b005      	add	sp, #20
 80071fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007200:	2500      	movs	r5, #0
 8007202:	462c      	mov	r4, r5
 8007204:	e7b0      	b.n	8007168 <__gethex+0x68>
 8007206:	2c00      	cmp	r4, #0
 8007208:	d1c7      	bne.n	800719a <__gethex+0x9a>
 800720a:	4627      	mov	r7, r4
 800720c:	e7c7      	b.n	800719e <__gethex+0x9e>
 800720e:	464e      	mov	r6, r9
 8007210:	462f      	mov	r7, r5
 8007212:	2501      	movs	r5, #1
 8007214:	e7c3      	b.n	800719e <__gethex+0x9e>
 8007216:	2400      	movs	r4, #0
 8007218:	1cb1      	adds	r1, r6, #2
 800721a:	e7cc      	b.n	80071b6 <__gethex+0xb6>
 800721c:	2401      	movs	r4, #1
 800721e:	e7fb      	b.n	8007218 <__gethex+0x118>
 8007220:	fb03 0002 	mla	r0, r3, r2, r0
 8007224:	e7ce      	b.n	80071c4 <__gethex+0xc4>
 8007226:	4631      	mov	r1, r6
 8007228:	e7de      	b.n	80071e8 <__gethex+0xe8>
 800722a:	4629      	mov	r1, r5
 800722c:	eba6 0309 	sub.w	r3, r6, r9
 8007230:	3b01      	subs	r3, #1
 8007232:	2b07      	cmp	r3, #7
 8007234:	dc0a      	bgt.n	800724c <__gethex+0x14c>
 8007236:	9801      	ldr	r0, [sp, #4]
 8007238:	f7fe f954 	bl	80054e4 <_Balloc>
 800723c:	4604      	mov	r4, r0
 800723e:	b940      	cbnz	r0, 8007252 <__gethex+0x152>
 8007240:	4602      	mov	r2, r0
 8007242:	21e4      	movs	r1, #228	@ 0xe4
 8007244:	4b5b      	ldr	r3, [pc, #364]	@ (80073b4 <__gethex+0x2b4>)
 8007246:	485c      	ldr	r0, [pc, #368]	@ (80073b8 <__gethex+0x2b8>)
 8007248:	f7ff fec0 	bl	8006fcc <__assert_func>
 800724c:	3101      	adds	r1, #1
 800724e:	105b      	asrs	r3, r3, #1
 8007250:	e7ef      	b.n	8007232 <__gethex+0x132>
 8007252:	2300      	movs	r3, #0
 8007254:	f100 0a14 	add.w	sl, r0, #20
 8007258:	4655      	mov	r5, sl
 800725a:	469b      	mov	fp, r3
 800725c:	45b1      	cmp	r9, r6
 800725e:	d337      	bcc.n	80072d0 <__gethex+0x1d0>
 8007260:	f845 bb04 	str.w	fp, [r5], #4
 8007264:	eba5 050a 	sub.w	r5, r5, sl
 8007268:	10ad      	asrs	r5, r5, #2
 800726a:	6125      	str	r5, [r4, #16]
 800726c:	4658      	mov	r0, fp
 800726e:	f7fe fa2b 	bl	80056c8 <__hi0bits>
 8007272:	016d      	lsls	r5, r5, #5
 8007274:	f8d8 6000 	ldr.w	r6, [r8]
 8007278:	1a2d      	subs	r5, r5, r0
 800727a:	42b5      	cmp	r5, r6
 800727c:	dd54      	ble.n	8007328 <__gethex+0x228>
 800727e:	1bad      	subs	r5, r5, r6
 8007280:	4629      	mov	r1, r5
 8007282:	4620      	mov	r0, r4
 8007284:	f7fe fdb3 	bl	8005dee <__any_on>
 8007288:	4681      	mov	r9, r0
 800728a:	b178      	cbz	r0, 80072ac <__gethex+0x1ac>
 800728c:	f04f 0901 	mov.w	r9, #1
 8007290:	1e6b      	subs	r3, r5, #1
 8007292:	1159      	asrs	r1, r3, #5
 8007294:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007298:	f003 021f 	and.w	r2, r3, #31
 800729c:	fa09 f202 	lsl.w	r2, r9, r2
 80072a0:	420a      	tst	r2, r1
 80072a2:	d003      	beq.n	80072ac <__gethex+0x1ac>
 80072a4:	454b      	cmp	r3, r9
 80072a6:	dc36      	bgt.n	8007316 <__gethex+0x216>
 80072a8:	f04f 0902 	mov.w	r9, #2
 80072ac:	4629      	mov	r1, r5
 80072ae:	4620      	mov	r0, r4
 80072b0:	f7ff febe 	bl	8007030 <rshift>
 80072b4:	442f      	add	r7, r5
 80072b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80072ba:	42bb      	cmp	r3, r7
 80072bc:	da42      	bge.n	8007344 <__gethex+0x244>
 80072be:	4621      	mov	r1, r4
 80072c0:	9801      	ldr	r0, [sp, #4]
 80072c2:	f7fe f94f 	bl	8005564 <_Bfree>
 80072c6:	2300      	movs	r3, #0
 80072c8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80072ca:	25a3      	movs	r5, #163	@ 0xa3
 80072cc:	6013      	str	r3, [r2, #0]
 80072ce:	e793      	b.n	80071f8 <__gethex+0xf8>
 80072d0:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80072d4:	2a2e      	cmp	r2, #46	@ 0x2e
 80072d6:	d012      	beq.n	80072fe <__gethex+0x1fe>
 80072d8:	2b20      	cmp	r3, #32
 80072da:	d104      	bne.n	80072e6 <__gethex+0x1e6>
 80072dc:	f845 bb04 	str.w	fp, [r5], #4
 80072e0:	f04f 0b00 	mov.w	fp, #0
 80072e4:	465b      	mov	r3, fp
 80072e6:	7830      	ldrb	r0, [r6, #0]
 80072e8:	9303      	str	r3, [sp, #12]
 80072ea:	f7ff fef4 	bl	80070d6 <__hexdig_fun>
 80072ee:	9b03      	ldr	r3, [sp, #12]
 80072f0:	f000 000f 	and.w	r0, r0, #15
 80072f4:	4098      	lsls	r0, r3
 80072f6:	ea4b 0b00 	orr.w	fp, fp, r0
 80072fa:	3304      	adds	r3, #4
 80072fc:	e7ae      	b.n	800725c <__gethex+0x15c>
 80072fe:	45b1      	cmp	r9, r6
 8007300:	d8ea      	bhi.n	80072d8 <__gethex+0x1d8>
 8007302:	2201      	movs	r2, #1
 8007304:	4630      	mov	r0, r6
 8007306:	492a      	ldr	r1, [pc, #168]	@ (80073b0 <__gethex+0x2b0>)
 8007308:	9303      	str	r3, [sp, #12]
 800730a:	f7ff fe29 	bl	8006f60 <strncmp>
 800730e:	9b03      	ldr	r3, [sp, #12]
 8007310:	2800      	cmp	r0, #0
 8007312:	d1e1      	bne.n	80072d8 <__gethex+0x1d8>
 8007314:	e7a2      	b.n	800725c <__gethex+0x15c>
 8007316:	4620      	mov	r0, r4
 8007318:	1ea9      	subs	r1, r5, #2
 800731a:	f7fe fd68 	bl	8005dee <__any_on>
 800731e:	2800      	cmp	r0, #0
 8007320:	d0c2      	beq.n	80072a8 <__gethex+0x1a8>
 8007322:	f04f 0903 	mov.w	r9, #3
 8007326:	e7c1      	b.n	80072ac <__gethex+0x1ac>
 8007328:	da09      	bge.n	800733e <__gethex+0x23e>
 800732a:	1b75      	subs	r5, r6, r5
 800732c:	4621      	mov	r1, r4
 800732e:	462a      	mov	r2, r5
 8007330:	9801      	ldr	r0, [sp, #4]
 8007332:	f7fe fb2d 	bl	8005990 <__lshift>
 8007336:	4604      	mov	r4, r0
 8007338:	1b7f      	subs	r7, r7, r5
 800733a:	f100 0a14 	add.w	sl, r0, #20
 800733e:	f04f 0900 	mov.w	r9, #0
 8007342:	e7b8      	b.n	80072b6 <__gethex+0x1b6>
 8007344:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007348:	42bd      	cmp	r5, r7
 800734a:	dd6f      	ble.n	800742c <__gethex+0x32c>
 800734c:	1bed      	subs	r5, r5, r7
 800734e:	42ae      	cmp	r6, r5
 8007350:	dc34      	bgt.n	80073bc <__gethex+0x2bc>
 8007352:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007356:	2b02      	cmp	r3, #2
 8007358:	d022      	beq.n	80073a0 <__gethex+0x2a0>
 800735a:	2b03      	cmp	r3, #3
 800735c:	d024      	beq.n	80073a8 <__gethex+0x2a8>
 800735e:	2b01      	cmp	r3, #1
 8007360:	d115      	bne.n	800738e <__gethex+0x28e>
 8007362:	42ae      	cmp	r6, r5
 8007364:	d113      	bne.n	800738e <__gethex+0x28e>
 8007366:	2e01      	cmp	r6, #1
 8007368:	d10b      	bne.n	8007382 <__gethex+0x282>
 800736a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800736e:	9a02      	ldr	r2, [sp, #8]
 8007370:	2562      	movs	r5, #98	@ 0x62
 8007372:	6013      	str	r3, [r2, #0]
 8007374:	2301      	movs	r3, #1
 8007376:	6123      	str	r3, [r4, #16]
 8007378:	f8ca 3000 	str.w	r3, [sl]
 800737c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800737e:	601c      	str	r4, [r3, #0]
 8007380:	e73a      	b.n	80071f8 <__gethex+0xf8>
 8007382:	4620      	mov	r0, r4
 8007384:	1e71      	subs	r1, r6, #1
 8007386:	f7fe fd32 	bl	8005dee <__any_on>
 800738a:	2800      	cmp	r0, #0
 800738c:	d1ed      	bne.n	800736a <__gethex+0x26a>
 800738e:	4621      	mov	r1, r4
 8007390:	9801      	ldr	r0, [sp, #4]
 8007392:	f7fe f8e7 	bl	8005564 <_Bfree>
 8007396:	2300      	movs	r3, #0
 8007398:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800739a:	2550      	movs	r5, #80	@ 0x50
 800739c:	6013      	str	r3, [r2, #0]
 800739e:	e72b      	b.n	80071f8 <__gethex+0xf8>
 80073a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d1f3      	bne.n	800738e <__gethex+0x28e>
 80073a6:	e7e0      	b.n	800736a <__gethex+0x26a>
 80073a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d1dd      	bne.n	800736a <__gethex+0x26a>
 80073ae:	e7ee      	b.n	800738e <__gethex+0x28e>
 80073b0:	08007f60 	.word	0x08007f60
 80073b4:	08007df5 	.word	0x08007df5
 80073b8:	0800810e 	.word	0x0800810e
 80073bc:	1e6f      	subs	r7, r5, #1
 80073be:	f1b9 0f00 	cmp.w	r9, #0
 80073c2:	d130      	bne.n	8007426 <__gethex+0x326>
 80073c4:	b127      	cbz	r7, 80073d0 <__gethex+0x2d0>
 80073c6:	4639      	mov	r1, r7
 80073c8:	4620      	mov	r0, r4
 80073ca:	f7fe fd10 	bl	8005dee <__any_on>
 80073ce:	4681      	mov	r9, r0
 80073d0:	2301      	movs	r3, #1
 80073d2:	4629      	mov	r1, r5
 80073d4:	1b76      	subs	r6, r6, r5
 80073d6:	2502      	movs	r5, #2
 80073d8:	117a      	asrs	r2, r7, #5
 80073da:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80073de:	f007 071f 	and.w	r7, r7, #31
 80073e2:	40bb      	lsls	r3, r7
 80073e4:	4213      	tst	r3, r2
 80073e6:	4620      	mov	r0, r4
 80073e8:	bf18      	it	ne
 80073ea:	f049 0902 	orrne.w	r9, r9, #2
 80073ee:	f7ff fe1f 	bl	8007030 <rshift>
 80073f2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80073f6:	f1b9 0f00 	cmp.w	r9, #0
 80073fa:	d047      	beq.n	800748c <__gethex+0x38c>
 80073fc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007400:	2b02      	cmp	r3, #2
 8007402:	d015      	beq.n	8007430 <__gethex+0x330>
 8007404:	2b03      	cmp	r3, #3
 8007406:	d017      	beq.n	8007438 <__gethex+0x338>
 8007408:	2b01      	cmp	r3, #1
 800740a:	d109      	bne.n	8007420 <__gethex+0x320>
 800740c:	f019 0f02 	tst.w	r9, #2
 8007410:	d006      	beq.n	8007420 <__gethex+0x320>
 8007412:	f8da 3000 	ldr.w	r3, [sl]
 8007416:	ea49 0903 	orr.w	r9, r9, r3
 800741a:	f019 0f01 	tst.w	r9, #1
 800741e:	d10e      	bne.n	800743e <__gethex+0x33e>
 8007420:	f045 0510 	orr.w	r5, r5, #16
 8007424:	e032      	b.n	800748c <__gethex+0x38c>
 8007426:	f04f 0901 	mov.w	r9, #1
 800742a:	e7d1      	b.n	80073d0 <__gethex+0x2d0>
 800742c:	2501      	movs	r5, #1
 800742e:	e7e2      	b.n	80073f6 <__gethex+0x2f6>
 8007430:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007432:	f1c3 0301 	rsb	r3, r3, #1
 8007436:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007438:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800743a:	2b00      	cmp	r3, #0
 800743c:	d0f0      	beq.n	8007420 <__gethex+0x320>
 800743e:	f04f 0c00 	mov.w	ip, #0
 8007442:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007446:	f104 0314 	add.w	r3, r4, #20
 800744a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800744e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007452:	4618      	mov	r0, r3
 8007454:	f853 2b04 	ldr.w	r2, [r3], #4
 8007458:	f1b2 3fff 	cmp.w	r2, #4294967295
 800745c:	d01b      	beq.n	8007496 <__gethex+0x396>
 800745e:	3201      	adds	r2, #1
 8007460:	6002      	str	r2, [r0, #0]
 8007462:	2d02      	cmp	r5, #2
 8007464:	f104 0314 	add.w	r3, r4, #20
 8007468:	d13c      	bne.n	80074e4 <__gethex+0x3e4>
 800746a:	f8d8 2000 	ldr.w	r2, [r8]
 800746e:	3a01      	subs	r2, #1
 8007470:	42b2      	cmp	r2, r6
 8007472:	d109      	bne.n	8007488 <__gethex+0x388>
 8007474:	2201      	movs	r2, #1
 8007476:	1171      	asrs	r1, r6, #5
 8007478:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800747c:	f006 061f 	and.w	r6, r6, #31
 8007480:	fa02 f606 	lsl.w	r6, r2, r6
 8007484:	421e      	tst	r6, r3
 8007486:	d13a      	bne.n	80074fe <__gethex+0x3fe>
 8007488:	f045 0520 	orr.w	r5, r5, #32
 800748c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800748e:	601c      	str	r4, [r3, #0]
 8007490:	9b02      	ldr	r3, [sp, #8]
 8007492:	601f      	str	r7, [r3, #0]
 8007494:	e6b0      	b.n	80071f8 <__gethex+0xf8>
 8007496:	4299      	cmp	r1, r3
 8007498:	f843 cc04 	str.w	ip, [r3, #-4]
 800749c:	d8d9      	bhi.n	8007452 <__gethex+0x352>
 800749e:	68a3      	ldr	r3, [r4, #8]
 80074a0:	459b      	cmp	fp, r3
 80074a2:	db17      	blt.n	80074d4 <__gethex+0x3d4>
 80074a4:	6861      	ldr	r1, [r4, #4]
 80074a6:	9801      	ldr	r0, [sp, #4]
 80074a8:	3101      	adds	r1, #1
 80074aa:	f7fe f81b 	bl	80054e4 <_Balloc>
 80074ae:	4681      	mov	r9, r0
 80074b0:	b918      	cbnz	r0, 80074ba <__gethex+0x3ba>
 80074b2:	4602      	mov	r2, r0
 80074b4:	2184      	movs	r1, #132	@ 0x84
 80074b6:	4b19      	ldr	r3, [pc, #100]	@ (800751c <__gethex+0x41c>)
 80074b8:	e6c5      	b.n	8007246 <__gethex+0x146>
 80074ba:	6922      	ldr	r2, [r4, #16]
 80074bc:	f104 010c 	add.w	r1, r4, #12
 80074c0:	3202      	adds	r2, #2
 80074c2:	0092      	lsls	r2, r2, #2
 80074c4:	300c      	adds	r0, #12
 80074c6:	f7ff fd6d 	bl	8006fa4 <memcpy>
 80074ca:	4621      	mov	r1, r4
 80074cc:	9801      	ldr	r0, [sp, #4]
 80074ce:	f7fe f849 	bl	8005564 <_Bfree>
 80074d2:	464c      	mov	r4, r9
 80074d4:	6923      	ldr	r3, [r4, #16]
 80074d6:	1c5a      	adds	r2, r3, #1
 80074d8:	6122      	str	r2, [r4, #16]
 80074da:	2201      	movs	r2, #1
 80074dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80074e0:	615a      	str	r2, [r3, #20]
 80074e2:	e7be      	b.n	8007462 <__gethex+0x362>
 80074e4:	6922      	ldr	r2, [r4, #16]
 80074e6:	455a      	cmp	r2, fp
 80074e8:	dd0b      	ble.n	8007502 <__gethex+0x402>
 80074ea:	2101      	movs	r1, #1
 80074ec:	4620      	mov	r0, r4
 80074ee:	f7ff fd9f 	bl	8007030 <rshift>
 80074f2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80074f6:	3701      	adds	r7, #1
 80074f8:	42bb      	cmp	r3, r7
 80074fa:	f6ff aee0 	blt.w	80072be <__gethex+0x1be>
 80074fe:	2501      	movs	r5, #1
 8007500:	e7c2      	b.n	8007488 <__gethex+0x388>
 8007502:	f016 061f 	ands.w	r6, r6, #31
 8007506:	d0fa      	beq.n	80074fe <__gethex+0x3fe>
 8007508:	4453      	add	r3, sl
 800750a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800750e:	f7fe f8db 	bl	80056c8 <__hi0bits>
 8007512:	f1c6 0620 	rsb	r6, r6, #32
 8007516:	42b0      	cmp	r0, r6
 8007518:	dbe7      	blt.n	80074ea <__gethex+0x3ea>
 800751a:	e7f0      	b.n	80074fe <__gethex+0x3fe>
 800751c:	08007df5 	.word	0x08007df5

08007520 <L_shift>:
 8007520:	f1c2 0208 	rsb	r2, r2, #8
 8007524:	0092      	lsls	r2, r2, #2
 8007526:	b570      	push	{r4, r5, r6, lr}
 8007528:	f1c2 0620 	rsb	r6, r2, #32
 800752c:	6843      	ldr	r3, [r0, #4]
 800752e:	6804      	ldr	r4, [r0, #0]
 8007530:	fa03 f506 	lsl.w	r5, r3, r6
 8007534:	432c      	orrs	r4, r5
 8007536:	40d3      	lsrs	r3, r2
 8007538:	6004      	str	r4, [r0, #0]
 800753a:	f840 3f04 	str.w	r3, [r0, #4]!
 800753e:	4288      	cmp	r0, r1
 8007540:	d3f4      	bcc.n	800752c <L_shift+0xc>
 8007542:	bd70      	pop	{r4, r5, r6, pc}

08007544 <__match>:
 8007544:	b530      	push	{r4, r5, lr}
 8007546:	6803      	ldr	r3, [r0, #0]
 8007548:	3301      	adds	r3, #1
 800754a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800754e:	b914      	cbnz	r4, 8007556 <__match+0x12>
 8007550:	6003      	str	r3, [r0, #0]
 8007552:	2001      	movs	r0, #1
 8007554:	bd30      	pop	{r4, r5, pc}
 8007556:	f813 2b01 	ldrb.w	r2, [r3], #1
 800755a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800755e:	2d19      	cmp	r5, #25
 8007560:	bf98      	it	ls
 8007562:	3220      	addls	r2, #32
 8007564:	42a2      	cmp	r2, r4
 8007566:	d0f0      	beq.n	800754a <__match+0x6>
 8007568:	2000      	movs	r0, #0
 800756a:	e7f3      	b.n	8007554 <__match+0x10>

0800756c <__hexnan>:
 800756c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007570:	2500      	movs	r5, #0
 8007572:	680b      	ldr	r3, [r1, #0]
 8007574:	4682      	mov	sl, r0
 8007576:	115e      	asrs	r6, r3, #5
 8007578:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800757c:	f013 031f 	ands.w	r3, r3, #31
 8007580:	bf18      	it	ne
 8007582:	3604      	addne	r6, #4
 8007584:	1f37      	subs	r7, r6, #4
 8007586:	4690      	mov	r8, r2
 8007588:	46b9      	mov	r9, r7
 800758a:	463c      	mov	r4, r7
 800758c:	46ab      	mov	fp, r5
 800758e:	b087      	sub	sp, #28
 8007590:	6801      	ldr	r1, [r0, #0]
 8007592:	9301      	str	r3, [sp, #4]
 8007594:	f846 5c04 	str.w	r5, [r6, #-4]
 8007598:	9502      	str	r5, [sp, #8]
 800759a:	784a      	ldrb	r2, [r1, #1]
 800759c:	1c4b      	adds	r3, r1, #1
 800759e:	9303      	str	r3, [sp, #12]
 80075a0:	b342      	cbz	r2, 80075f4 <__hexnan+0x88>
 80075a2:	4610      	mov	r0, r2
 80075a4:	9105      	str	r1, [sp, #20]
 80075a6:	9204      	str	r2, [sp, #16]
 80075a8:	f7ff fd95 	bl	80070d6 <__hexdig_fun>
 80075ac:	2800      	cmp	r0, #0
 80075ae:	d151      	bne.n	8007654 <__hexnan+0xe8>
 80075b0:	9a04      	ldr	r2, [sp, #16]
 80075b2:	9905      	ldr	r1, [sp, #20]
 80075b4:	2a20      	cmp	r2, #32
 80075b6:	d818      	bhi.n	80075ea <__hexnan+0x7e>
 80075b8:	9b02      	ldr	r3, [sp, #8]
 80075ba:	459b      	cmp	fp, r3
 80075bc:	dd13      	ble.n	80075e6 <__hexnan+0x7a>
 80075be:	454c      	cmp	r4, r9
 80075c0:	d206      	bcs.n	80075d0 <__hexnan+0x64>
 80075c2:	2d07      	cmp	r5, #7
 80075c4:	dc04      	bgt.n	80075d0 <__hexnan+0x64>
 80075c6:	462a      	mov	r2, r5
 80075c8:	4649      	mov	r1, r9
 80075ca:	4620      	mov	r0, r4
 80075cc:	f7ff ffa8 	bl	8007520 <L_shift>
 80075d0:	4544      	cmp	r4, r8
 80075d2:	d952      	bls.n	800767a <__hexnan+0x10e>
 80075d4:	2300      	movs	r3, #0
 80075d6:	f1a4 0904 	sub.w	r9, r4, #4
 80075da:	f844 3c04 	str.w	r3, [r4, #-4]
 80075de:	461d      	mov	r5, r3
 80075e0:	464c      	mov	r4, r9
 80075e2:	f8cd b008 	str.w	fp, [sp, #8]
 80075e6:	9903      	ldr	r1, [sp, #12]
 80075e8:	e7d7      	b.n	800759a <__hexnan+0x2e>
 80075ea:	2a29      	cmp	r2, #41	@ 0x29
 80075ec:	d157      	bne.n	800769e <__hexnan+0x132>
 80075ee:	3102      	adds	r1, #2
 80075f0:	f8ca 1000 	str.w	r1, [sl]
 80075f4:	f1bb 0f00 	cmp.w	fp, #0
 80075f8:	d051      	beq.n	800769e <__hexnan+0x132>
 80075fa:	454c      	cmp	r4, r9
 80075fc:	d206      	bcs.n	800760c <__hexnan+0xa0>
 80075fe:	2d07      	cmp	r5, #7
 8007600:	dc04      	bgt.n	800760c <__hexnan+0xa0>
 8007602:	462a      	mov	r2, r5
 8007604:	4649      	mov	r1, r9
 8007606:	4620      	mov	r0, r4
 8007608:	f7ff ff8a 	bl	8007520 <L_shift>
 800760c:	4544      	cmp	r4, r8
 800760e:	d936      	bls.n	800767e <__hexnan+0x112>
 8007610:	4623      	mov	r3, r4
 8007612:	f1a8 0204 	sub.w	r2, r8, #4
 8007616:	f853 1b04 	ldr.w	r1, [r3], #4
 800761a:	429f      	cmp	r7, r3
 800761c:	f842 1f04 	str.w	r1, [r2, #4]!
 8007620:	d2f9      	bcs.n	8007616 <__hexnan+0xaa>
 8007622:	1b3b      	subs	r3, r7, r4
 8007624:	f023 0303 	bic.w	r3, r3, #3
 8007628:	3304      	adds	r3, #4
 800762a:	3401      	adds	r4, #1
 800762c:	3e03      	subs	r6, #3
 800762e:	42b4      	cmp	r4, r6
 8007630:	bf88      	it	hi
 8007632:	2304      	movhi	r3, #4
 8007634:	2200      	movs	r2, #0
 8007636:	4443      	add	r3, r8
 8007638:	f843 2b04 	str.w	r2, [r3], #4
 800763c:	429f      	cmp	r7, r3
 800763e:	d2fb      	bcs.n	8007638 <__hexnan+0xcc>
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	b91b      	cbnz	r3, 800764c <__hexnan+0xe0>
 8007644:	4547      	cmp	r7, r8
 8007646:	d128      	bne.n	800769a <__hexnan+0x12e>
 8007648:	2301      	movs	r3, #1
 800764a:	603b      	str	r3, [r7, #0]
 800764c:	2005      	movs	r0, #5
 800764e:	b007      	add	sp, #28
 8007650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007654:	3501      	adds	r5, #1
 8007656:	2d08      	cmp	r5, #8
 8007658:	f10b 0b01 	add.w	fp, fp, #1
 800765c:	dd06      	ble.n	800766c <__hexnan+0x100>
 800765e:	4544      	cmp	r4, r8
 8007660:	d9c1      	bls.n	80075e6 <__hexnan+0x7a>
 8007662:	2300      	movs	r3, #0
 8007664:	2501      	movs	r5, #1
 8007666:	f844 3c04 	str.w	r3, [r4, #-4]
 800766a:	3c04      	subs	r4, #4
 800766c:	6822      	ldr	r2, [r4, #0]
 800766e:	f000 000f 	and.w	r0, r0, #15
 8007672:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8007676:	6020      	str	r0, [r4, #0]
 8007678:	e7b5      	b.n	80075e6 <__hexnan+0x7a>
 800767a:	2508      	movs	r5, #8
 800767c:	e7b3      	b.n	80075e6 <__hexnan+0x7a>
 800767e:	9b01      	ldr	r3, [sp, #4]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d0dd      	beq.n	8007640 <__hexnan+0xd4>
 8007684:	f04f 32ff 	mov.w	r2, #4294967295
 8007688:	f1c3 0320 	rsb	r3, r3, #32
 800768c:	40da      	lsrs	r2, r3
 800768e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007692:	4013      	ands	r3, r2
 8007694:	f846 3c04 	str.w	r3, [r6, #-4]
 8007698:	e7d2      	b.n	8007640 <__hexnan+0xd4>
 800769a:	3f04      	subs	r7, #4
 800769c:	e7d0      	b.n	8007640 <__hexnan+0xd4>
 800769e:	2004      	movs	r0, #4
 80076a0:	e7d5      	b.n	800764e <__hexnan+0xe2>

080076a2 <__ascii_mbtowc>:
 80076a2:	b082      	sub	sp, #8
 80076a4:	b901      	cbnz	r1, 80076a8 <__ascii_mbtowc+0x6>
 80076a6:	a901      	add	r1, sp, #4
 80076a8:	b142      	cbz	r2, 80076bc <__ascii_mbtowc+0x1a>
 80076aa:	b14b      	cbz	r3, 80076c0 <__ascii_mbtowc+0x1e>
 80076ac:	7813      	ldrb	r3, [r2, #0]
 80076ae:	600b      	str	r3, [r1, #0]
 80076b0:	7812      	ldrb	r2, [r2, #0]
 80076b2:	1e10      	subs	r0, r2, #0
 80076b4:	bf18      	it	ne
 80076b6:	2001      	movne	r0, #1
 80076b8:	b002      	add	sp, #8
 80076ba:	4770      	bx	lr
 80076bc:	4610      	mov	r0, r2
 80076be:	e7fb      	b.n	80076b8 <__ascii_mbtowc+0x16>
 80076c0:	f06f 0001 	mvn.w	r0, #1
 80076c4:	e7f8      	b.n	80076b8 <__ascii_mbtowc+0x16>

080076c6 <_realloc_r>:
 80076c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076ca:	4680      	mov	r8, r0
 80076cc:	4615      	mov	r5, r2
 80076ce:	460c      	mov	r4, r1
 80076d0:	b921      	cbnz	r1, 80076dc <_realloc_r+0x16>
 80076d2:	4611      	mov	r1, r2
 80076d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80076d8:	f7fd be78 	b.w	80053cc <_malloc_r>
 80076dc:	b92a      	cbnz	r2, 80076ea <_realloc_r+0x24>
 80076de:	f7fd fe03 	bl	80052e8 <_free_r>
 80076e2:	2400      	movs	r4, #0
 80076e4:	4620      	mov	r0, r4
 80076e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076ea:	f000 f840 	bl	800776e <_malloc_usable_size_r>
 80076ee:	4285      	cmp	r5, r0
 80076f0:	4606      	mov	r6, r0
 80076f2:	d802      	bhi.n	80076fa <_realloc_r+0x34>
 80076f4:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80076f8:	d8f4      	bhi.n	80076e4 <_realloc_r+0x1e>
 80076fa:	4629      	mov	r1, r5
 80076fc:	4640      	mov	r0, r8
 80076fe:	f7fd fe65 	bl	80053cc <_malloc_r>
 8007702:	4607      	mov	r7, r0
 8007704:	2800      	cmp	r0, #0
 8007706:	d0ec      	beq.n	80076e2 <_realloc_r+0x1c>
 8007708:	42b5      	cmp	r5, r6
 800770a:	462a      	mov	r2, r5
 800770c:	4621      	mov	r1, r4
 800770e:	bf28      	it	cs
 8007710:	4632      	movcs	r2, r6
 8007712:	f7ff fc47 	bl	8006fa4 <memcpy>
 8007716:	4621      	mov	r1, r4
 8007718:	4640      	mov	r0, r8
 800771a:	f7fd fde5 	bl	80052e8 <_free_r>
 800771e:	463c      	mov	r4, r7
 8007720:	e7e0      	b.n	80076e4 <_realloc_r+0x1e>

08007722 <__ascii_wctomb>:
 8007722:	4603      	mov	r3, r0
 8007724:	4608      	mov	r0, r1
 8007726:	b141      	cbz	r1, 800773a <__ascii_wctomb+0x18>
 8007728:	2aff      	cmp	r2, #255	@ 0xff
 800772a:	d904      	bls.n	8007736 <__ascii_wctomb+0x14>
 800772c:	228a      	movs	r2, #138	@ 0x8a
 800772e:	f04f 30ff 	mov.w	r0, #4294967295
 8007732:	601a      	str	r2, [r3, #0]
 8007734:	4770      	bx	lr
 8007736:	2001      	movs	r0, #1
 8007738:	700a      	strb	r2, [r1, #0]
 800773a:	4770      	bx	lr

0800773c <fiprintf>:
 800773c:	b40e      	push	{r1, r2, r3}
 800773e:	b503      	push	{r0, r1, lr}
 8007740:	4601      	mov	r1, r0
 8007742:	ab03      	add	r3, sp, #12
 8007744:	4805      	ldr	r0, [pc, #20]	@ (800775c <fiprintf+0x20>)
 8007746:	f853 2b04 	ldr.w	r2, [r3], #4
 800774a:	6800      	ldr	r0, [r0, #0]
 800774c:	9301      	str	r3, [sp, #4]
 800774e:	f000 f83d 	bl	80077cc <_vfiprintf_r>
 8007752:	b002      	add	sp, #8
 8007754:	f85d eb04 	ldr.w	lr, [sp], #4
 8007758:	b003      	add	sp, #12
 800775a:	4770      	bx	lr
 800775c:	20000018 	.word	0x20000018

08007760 <abort>:
 8007760:	2006      	movs	r0, #6
 8007762:	b508      	push	{r3, lr}
 8007764:	f000 fa06 	bl	8007b74 <raise>
 8007768:	2001      	movs	r0, #1
 800776a:	f7fb fdf4 	bl	8003356 <_exit>

0800776e <_malloc_usable_size_r>:
 800776e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007772:	1f18      	subs	r0, r3, #4
 8007774:	2b00      	cmp	r3, #0
 8007776:	bfbc      	itt	lt
 8007778:	580b      	ldrlt	r3, [r1, r0]
 800777a:	18c0      	addlt	r0, r0, r3
 800777c:	4770      	bx	lr

0800777e <__sfputc_r>:
 800777e:	6893      	ldr	r3, [r2, #8]
 8007780:	b410      	push	{r4}
 8007782:	3b01      	subs	r3, #1
 8007784:	2b00      	cmp	r3, #0
 8007786:	6093      	str	r3, [r2, #8]
 8007788:	da07      	bge.n	800779a <__sfputc_r+0x1c>
 800778a:	6994      	ldr	r4, [r2, #24]
 800778c:	42a3      	cmp	r3, r4
 800778e:	db01      	blt.n	8007794 <__sfputc_r+0x16>
 8007790:	290a      	cmp	r1, #10
 8007792:	d102      	bne.n	800779a <__sfputc_r+0x1c>
 8007794:	bc10      	pop	{r4}
 8007796:	f000 b931 	b.w	80079fc <__swbuf_r>
 800779a:	6813      	ldr	r3, [r2, #0]
 800779c:	1c58      	adds	r0, r3, #1
 800779e:	6010      	str	r0, [r2, #0]
 80077a0:	7019      	strb	r1, [r3, #0]
 80077a2:	4608      	mov	r0, r1
 80077a4:	bc10      	pop	{r4}
 80077a6:	4770      	bx	lr

080077a8 <__sfputs_r>:
 80077a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077aa:	4606      	mov	r6, r0
 80077ac:	460f      	mov	r7, r1
 80077ae:	4614      	mov	r4, r2
 80077b0:	18d5      	adds	r5, r2, r3
 80077b2:	42ac      	cmp	r4, r5
 80077b4:	d101      	bne.n	80077ba <__sfputs_r+0x12>
 80077b6:	2000      	movs	r0, #0
 80077b8:	e007      	b.n	80077ca <__sfputs_r+0x22>
 80077ba:	463a      	mov	r2, r7
 80077bc:	4630      	mov	r0, r6
 80077be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077c2:	f7ff ffdc 	bl	800777e <__sfputc_r>
 80077c6:	1c43      	adds	r3, r0, #1
 80077c8:	d1f3      	bne.n	80077b2 <__sfputs_r+0xa>
 80077ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080077cc <_vfiprintf_r>:
 80077cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077d0:	460d      	mov	r5, r1
 80077d2:	4614      	mov	r4, r2
 80077d4:	4698      	mov	r8, r3
 80077d6:	4606      	mov	r6, r0
 80077d8:	b09d      	sub	sp, #116	@ 0x74
 80077da:	b118      	cbz	r0, 80077e4 <_vfiprintf_r+0x18>
 80077dc:	6a03      	ldr	r3, [r0, #32]
 80077de:	b90b      	cbnz	r3, 80077e4 <_vfiprintf_r+0x18>
 80077e0:	f7fc fe06 	bl	80043f0 <__sinit>
 80077e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80077e6:	07d9      	lsls	r1, r3, #31
 80077e8:	d405      	bmi.n	80077f6 <_vfiprintf_r+0x2a>
 80077ea:	89ab      	ldrh	r3, [r5, #12]
 80077ec:	059a      	lsls	r2, r3, #22
 80077ee:	d402      	bmi.n	80077f6 <_vfiprintf_r+0x2a>
 80077f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80077f2:	f7fc ff14 	bl	800461e <__retarget_lock_acquire_recursive>
 80077f6:	89ab      	ldrh	r3, [r5, #12]
 80077f8:	071b      	lsls	r3, r3, #28
 80077fa:	d501      	bpl.n	8007800 <_vfiprintf_r+0x34>
 80077fc:	692b      	ldr	r3, [r5, #16]
 80077fe:	b99b      	cbnz	r3, 8007828 <_vfiprintf_r+0x5c>
 8007800:	4629      	mov	r1, r5
 8007802:	4630      	mov	r0, r6
 8007804:	f000 f938 	bl	8007a78 <__swsetup_r>
 8007808:	b170      	cbz	r0, 8007828 <_vfiprintf_r+0x5c>
 800780a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800780c:	07dc      	lsls	r4, r3, #31
 800780e:	d504      	bpl.n	800781a <_vfiprintf_r+0x4e>
 8007810:	f04f 30ff 	mov.w	r0, #4294967295
 8007814:	b01d      	add	sp, #116	@ 0x74
 8007816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800781a:	89ab      	ldrh	r3, [r5, #12]
 800781c:	0598      	lsls	r0, r3, #22
 800781e:	d4f7      	bmi.n	8007810 <_vfiprintf_r+0x44>
 8007820:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007822:	f7fc fefd 	bl	8004620 <__retarget_lock_release_recursive>
 8007826:	e7f3      	b.n	8007810 <_vfiprintf_r+0x44>
 8007828:	2300      	movs	r3, #0
 800782a:	9309      	str	r3, [sp, #36]	@ 0x24
 800782c:	2320      	movs	r3, #32
 800782e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007832:	2330      	movs	r3, #48	@ 0x30
 8007834:	f04f 0901 	mov.w	r9, #1
 8007838:	f8cd 800c 	str.w	r8, [sp, #12]
 800783c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80079e8 <_vfiprintf_r+0x21c>
 8007840:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007844:	4623      	mov	r3, r4
 8007846:	469a      	mov	sl, r3
 8007848:	f813 2b01 	ldrb.w	r2, [r3], #1
 800784c:	b10a      	cbz	r2, 8007852 <_vfiprintf_r+0x86>
 800784e:	2a25      	cmp	r2, #37	@ 0x25
 8007850:	d1f9      	bne.n	8007846 <_vfiprintf_r+0x7a>
 8007852:	ebba 0b04 	subs.w	fp, sl, r4
 8007856:	d00b      	beq.n	8007870 <_vfiprintf_r+0xa4>
 8007858:	465b      	mov	r3, fp
 800785a:	4622      	mov	r2, r4
 800785c:	4629      	mov	r1, r5
 800785e:	4630      	mov	r0, r6
 8007860:	f7ff ffa2 	bl	80077a8 <__sfputs_r>
 8007864:	3001      	adds	r0, #1
 8007866:	f000 80a7 	beq.w	80079b8 <_vfiprintf_r+0x1ec>
 800786a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800786c:	445a      	add	r2, fp
 800786e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007870:	f89a 3000 	ldrb.w	r3, [sl]
 8007874:	2b00      	cmp	r3, #0
 8007876:	f000 809f 	beq.w	80079b8 <_vfiprintf_r+0x1ec>
 800787a:	2300      	movs	r3, #0
 800787c:	f04f 32ff 	mov.w	r2, #4294967295
 8007880:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007884:	f10a 0a01 	add.w	sl, sl, #1
 8007888:	9304      	str	r3, [sp, #16]
 800788a:	9307      	str	r3, [sp, #28]
 800788c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007890:	931a      	str	r3, [sp, #104]	@ 0x68
 8007892:	4654      	mov	r4, sl
 8007894:	2205      	movs	r2, #5
 8007896:	f814 1b01 	ldrb.w	r1, [r4], #1
 800789a:	4853      	ldr	r0, [pc, #332]	@ (80079e8 <_vfiprintf_r+0x21c>)
 800789c:	f7fc fec1 	bl	8004622 <memchr>
 80078a0:	9a04      	ldr	r2, [sp, #16]
 80078a2:	b9d8      	cbnz	r0, 80078dc <_vfiprintf_r+0x110>
 80078a4:	06d1      	lsls	r1, r2, #27
 80078a6:	bf44      	itt	mi
 80078a8:	2320      	movmi	r3, #32
 80078aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078ae:	0713      	lsls	r3, r2, #28
 80078b0:	bf44      	itt	mi
 80078b2:	232b      	movmi	r3, #43	@ 0x2b
 80078b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80078b8:	f89a 3000 	ldrb.w	r3, [sl]
 80078bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80078be:	d015      	beq.n	80078ec <_vfiprintf_r+0x120>
 80078c0:	4654      	mov	r4, sl
 80078c2:	2000      	movs	r0, #0
 80078c4:	f04f 0c0a 	mov.w	ip, #10
 80078c8:	9a07      	ldr	r2, [sp, #28]
 80078ca:	4621      	mov	r1, r4
 80078cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80078d0:	3b30      	subs	r3, #48	@ 0x30
 80078d2:	2b09      	cmp	r3, #9
 80078d4:	d94b      	bls.n	800796e <_vfiprintf_r+0x1a2>
 80078d6:	b1b0      	cbz	r0, 8007906 <_vfiprintf_r+0x13a>
 80078d8:	9207      	str	r2, [sp, #28]
 80078da:	e014      	b.n	8007906 <_vfiprintf_r+0x13a>
 80078dc:	eba0 0308 	sub.w	r3, r0, r8
 80078e0:	fa09 f303 	lsl.w	r3, r9, r3
 80078e4:	4313      	orrs	r3, r2
 80078e6:	46a2      	mov	sl, r4
 80078e8:	9304      	str	r3, [sp, #16]
 80078ea:	e7d2      	b.n	8007892 <_vfiprintf_r+0xc6>
 80078ec:	9b03      	ldr	r3, [sp, #12]
 80078ee:	1d19      	adds	r1, r3, #4
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	9103      	str	r1, [sp, #12]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	bfbb      	ittet	lt
 80078f8:	425b      	neglt	r3, r3
 80078fa:	f042 0202 	orrlt.w	r2, r2, #2
 80078fe:	9307      	strge	r3, [sp, #28]
 8007900:	9307      	strlt	r3, [sp, #28]
 8007902:	bfb8      	it	lt
 8007904:	9204      	strlt	r2, [sp, #16]
 8007906:	7823      	ldrb	r3, [r4, #0]
 8007908:	2b2e      	cmp	r3, #46	@ 0x2e
 800790a:	d10a      	bne.n	8007922 <_vfiprintf_r+0x156>
 800790c:	7863      	ldrb	r3, [r4, #1]
 800790e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007910:	d132      	bne.n	8007978 <_vfiprintf_r+0x1ac>
 8007912:	9b03      	ldr	r3, [sp, #12]
 8007914:	3402      	adds	r4, #2
 8007916:	1d1a      	adds	r2, r3, #4
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	9203      	str	r2, [sp, #12]
 800791c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007920:	9305      	str	r3, [sp, #20]
 8007922:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80079ec <_vfiprintf_r+0x220>
 8007926:	2203      	movs	r2, #3
 8007928:	4650      	mov	r0, sl
 800792a:	7821      	ldrb	r1, [r4, #0]
 800792c:	f7fc fe79 	bl	8004622 <memchr>
 8007930:	b138      	cbz	r0, 8007942 <_vfiprintf_r+0x176>
 8007932:	2240      	movs	r2, #64	@ 0x40
 8007934:	9b04      	ldr	r3, [sp, #16]
 8007936:	eba0 000a 	sub.w	r0, r0, sl
 800793a:	4082      	lsls	r2, r0
 800793c:	4313      	orrs	r3, r2
 800793e:	3401      	adds	r4, #1
 8007940:	9304      	str	r3, [sp, #16]
 8007942:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007946:	2206      	movs	r2, #6
 8007948:	4829      	ldr	r0, [pc, #164]	@ (80079f0 <_vfiprintf_r+0x224>)
 800794a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800794e:	f7fc fe68 	bl	8004622 <memchr>
 8007952:	2800      	cmp	r0, #0
 8007954:	d03f      	beq.n	80079d6 <_vfiprintf_r+0x20a>
 8007956:	4b27      	ldr	r3, [pc, #156]	@ (80079f4 <_vfiprintf_r+0x228>)
 8007958:	bb1b      	cbnz	r3, 80079a2 <_vfiprintf_r+0x1d6>
 800795a:	9b03      	ldr	r3, [sp, #12]
 800795c:	3307      	adds	r3, #7
 800795e:	f023 0307 	bic.w	r3, r3, #7
 8007962:	3308      	adds	r3, #8
 8007964:	9303      	str	r3, [sp, #12]
 8007966:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007968:	443b      	add	r3, r7
 800796a:	9309      	str	r3, [sp, #36]	@ 0x24
 800796c:	e76a      	b.n	8007844 <_vfiprintf_r+0x78>
 800796e:	460c      	mov	r4, r1
 8007970:	2001      	movs	r0, #1
 8007972:	fb0c 3202 	mla	r2, ip, r2, r3
 8007976:	e7a8      	b.n	80078ca <_vfiprintf_r+0xfe>
 8007978:	2300      	movs	r3, #0
 800797a:	f04f 0c0a 	mov.w	ip, #10
 800797e:	4619      	mov	r1, r3
 8007980:	3401      	adds	r4, #1
 8007982:	9305      	str	r3, [sp, #20]
 8007984:	4620      	mov	r0, r4
 8007986:	f810 2b01 	ldrb.w	r2, [r0], #1
 800798a:	3a30      	subs	r2, #48	@ 0x30
 800798c:	2a09      	cmp	r2, #9
 800798e:	d903      	bls.n	8007998 <_vfiprintf_r+0x1cc>
 8007990:	2b00      	cmp	r3, #0
 8007992:	d0c6      	beq.n	8007922 <_vfiprintf_r+0x156>
 8007994:	9105      	str	r1, [sp, #20]
 8007996:	e7c4      	b.n	8007922 <_vfiprintf_r+0x156>
 8007998:	4604      	mov	r4, r0
 800799a:	2301      	movs	r3, #1
 800799c:	fb0c 2101 	mla	r1, ip, r1, r2
 80079a0:	e7f0      	b.n	8007984 <_vfiprintf_r+0x1b8>
 80079a2:	ab03      	add	r3, sp, #12
 80079a4:	9300      	str	r3, [sp, #0]
 80079a6:	462a      	mov	r2, r5
 80079a8:	4630      	mov	r0, r6
 80079aa:	4b13      	ldr	r3, [pc, #76]	@ (80079f8 <_vfiprintf_r+0x22c>)
 80079ac:	a904      	add	r1, sp, #16
 80079ae:	f7fb fec5 	bl	800373c <_printf_float>
 80079b2:	4607      	mov	r7, r0
 80079b4:	1c78      	adds	r0, r7, #1
 80079b6:	d1d6      	bne.n	8007966 <_vfiprintf_r+0x19a>
 80079b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80079ba:	07d9      	lsls	r1, r3, #31
 80079bc:	d405      	bmi.n	80079ca <_vfiprintf_r+0x1fe>
 80079be:	89ab      	ldrh	r3, [r5, #12]
 80079c0:	059a      	lsls	r2, r3, #22
 80079c2:	d402      	bmi.n	80079ca <_vfiprintf_r+0x1fe>
 80079c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80079c6:	f7fc fe2b 	bl	8004620 <__retarget_lock_release_recursive>
 80079ca:	89ab      	ldrh	r3, [r5, #12]
 80079cc:	065b      	lsls	r3, r3, #25
 80079ce:	f53f af1f 	bmi.w	8007810 <_vfiprintf_r+0x44>
 80079d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80079d4:	e71e      	b.n	8007814 <_vfiprintf_r+0x48>
 80079d6:	ab03      	add	r3, sp, #12
 80079d8:	9300      	str	r3, [sp, #0]
 80079da:	462a      	mov	r2, r5
 80079dc:	4630      	mov	r0, r6
 80079de:	4b06      	ldr	r3, [pc, #24]	@ (80079f8 <_vfiprintf_r+0x22c>)
 80079e0:	a904      	add	r1, sp, #16
 80079e2:	f7fc f949 	bl	8003c78 <_printf_i>
 80079e6:	e7e4      	b.n	80079b2 <_vfiprintf_r+0x1e6>
 80079e8:	080080b9 	.word	0x080080b9
 80079ec:	080080bf 	.word	0x080080bf
 80079f0:	080080c3 	.word	0x080080c3
 80079f4:	0800373d 	.word	0x0800373d
 80079f8:	080077a9 	.word	0x080077a9

080079fc <__swbuf_r>:
 80079fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079fe:	460e      	mov	r6, r1
 8007a00:	4614      	mov	r4, r2
 8007a02:	4605      	mov	r5, r0
 8007a04:	b118      	cbz	r0, 8007a0e <__swbuf_r+0x12>
 8007a06:	6a03      	ldr	r3, [r0, #32]
 8007a08:	b90b      	cbnz	r3, 8007a0e <__swbuf_r+0x12>
 8007a0a:	f7fc fcf1 	bl	80043f0 <__sinit>
 8007a0e:	69a3      	ldr	r3, [r4, #24]
 8007a10:	60a3      	str	r3, [r4, #8]
 8007a12:	89a3      	ldrh	r3, [r4, #12]
 8007a14:	071a      	lsls	r2, r3, #28
 8007a16:	d501      	bpl.n	8007a1c <__swbuf_r+0x20>
 8007a18:	6923      	ldr	r3, [r4, #16]
 8007a1a:	b943      	cbnz	r3, 8007a2e <__swbuf_r+0x32>
 8007a1c:	4621      	mov	r1, r4
 8007a1e:	4628      	mov	r0, r5
 8007a20:	f000 f82a 	bl	8007a78 <__swsetup_r>
 8007a24:	b118      	cbz	r0, 8007a2e <__swbuf_r+0x32>
 8007a26:	f04f 37ff 	mov.w	r7, #4294967295
 8007a2a:	4638      	mov	r0, r7
 8007a2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a2e:	6823      	ldr	r3, [r4, #0]
 8007a30:	6922      	ldr	r2, [r4, #16]
 8007a32:	b2f6      	uxtb	r6, r6
 8007a34:	1a98      	subs	r0, r3, r2
 8007a36:	6963      	ldr	r3, [r4, #20]
 8007a38:	4637      	mov	r7, r6
 8007a3a:	4283      	cmp	r3, r0
 8007a3c:	dc05      	bgt.n	8007a4a <__swbuf_r+0x4e>
 8007a3e:	4621      	mov	r1, r4
 8007a40:	4628      	mov	r0, r5
 8007a42:	f7ff fa4b 	bl	8006edc <_fflush_r>
 8007a46:	2800      	cmp	r0, #0
 8007a48:	d1ed      	bne.n	8007a26 <__swbuf_r+0x2a>
 8007a4a:	68a3      	ldr	r3, [r4, #8]
 8007a4c:	3b01      	subs	r3, #1
 8007a4e:	60a3      	str	r3, [r4, #8]
 8007a50:	6823      	ldr	r3, [r4, #0]
 8007a52:	1c5a      	adds	r2, r3, #1
 8007a54:	6022      	str	r2, [r4, #0]
 8007a56:	701e      	strb	r6, [r3, #0]
 8007a58:	6962      	ldr	r2, [r4, #20]
 8007a5a:	1c43      	adds	r3, r0, #1
 8007a5c:	429a      	cmp	r2, r3
 8007a5e:	d004      	beq.n	8007a6a <__swbuf_r+0x6e>
 8007a60:	89a3      	ldrh	r3, [r4, #12]
 8007a62:	07db      	lsls	r3, r3, #31
 8007a64:	d5e1      	bpl.n	8007a2a <__swbuf_r+0x2e>
 8007a66:	2e0a      	cmp	r6, #10
 8007a68:	d1df      	bne.n	8007a2a <__swbuf_r+0x2e>
 8007a6a:	4621      	mov	r1, r4
 8007a6c:	4628      	mov	r0, r5
 8007a6e:	f7ff fa35 	bl	8006edc <_fflush_r>
 8007a72:	2800      	cmp	r0, #0
 8007a74:	d0d9      	beq.n	8007a2a <__swbuf_r+0x2e>
 8007a76:	e7d6      	b.n	8007a26 <__swbuf_r+0x2a>

08007a78 <__swsetup_r>:
 8007a78:	b538      	push	{r3, r4, r5, lr}
 8007a7a:	4b29      	ldr	r3, [pc, #164]	@ (8007b20 <__swsetup_r+0xa8>)
 8007a7c:	4605      	mov	r5, r0
 8007a7e:	6818      	ldr	r0, [r3, #0]
 8007a80:	460c      	mov	r4, r1
 8007a82:	b118      	cbz	r0, 8007a8c <__swsetup_r+0x14>
 8007a84:	6a03      	ldr	r3, [r0, #32]
 8007a86:	b90b      	cbnz	r3, 8007a8c <__swsetup_r+0x14>
 8007a88:	f7fc fcb2 	bl	80043f0 <__sinit>
 8007a8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a90:	0719      	lsls	r1, r3, #28
 8007a92:	d422      	bmi.n	8007ada <__swsetup_r+0x62>
 8007a94:	06da      	lsls	r2, r3, #27
 8007a96:	d407      	bmi.n	8007aa8 <__swsetup_r+0x30>
 8007a98:	2209      	movs	r2, #9
 8007a9a:	602a      	str	r2, [r5, #0]
 8007a9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007aa0:	f04f 30ff 	mov.w	r0, #4294967295
 8007aa4:	81a3      	strh	r3, [r4, #12]
 8007aa6:	e033      	b.n	8007b10 <__swsetup_r+0x98>
 8007aa8:	0758      	lsls	r0, r3, #29
 8007aaa:	d512      	bpl.n	8007ad2 <__swsetup_r+0x5a>
 8007aac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007aae:	b141      	cbz	r1, 8007ac2 <__swsetup_r+0x4a>
 8007ab0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007ab4:	4299      	cmp	r1, r3
 8007ab6:	d002      	beq.n	8007abe <__swsetup_r+0x46>
 8007ab8:	4628      	mov	r0, r5
 8007aba:	f7fd fc15 	bl	80052e8 <_free_r>
 8007abe:	2300      	movs	r3, #0
 8007ac0:	6363      	str	r3, [r4, #52]	@ 0x34
 8007ac2:	89a3      	ldrh	r3, [r4, #12]
 8007ac4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007ac8:	81a3      	strh	r3, [r4, #12]
 8007aca:	2300      	movs	r3, #0
 8007acc:	6063      	str	r3, [r4, #4]
 8007ace:	6923      	ldr	r3, [r4, #16]
 8007ad0:	6023      	str	r3, [r4, #0]
 8007ad2:	89a3      	ldrh	r3, [r4, #12]
 8007ad4:	f043 0308 	orr.w	r3, r3, #8
 8007ad8:	81a3      	strh	r3, [r4, #12]
 8007ada:	6923      	ldr	r3, [r4, #16]
 8007adc:	b94b      	cbnz	r3, 8007af2 <__swsetup_r+0x7a>
 8007ade:	89a3      	ldrh	r3, [r4, #12]
 8007ae0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007ae4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ae8:	d003      	beq.n	8007af2 <__swsetup_r+0x7a>
 8007aea:	4621      	mov	r1, r4
 8007aec:	4628      	mov	r0, r5
 8007aee:	f000 f882 	bl	8007bf6 <__smakebuf_r>
 8007af2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007af6:	f013 0201 	ands.w	r2, r3, #1
 8007afa:	d00a      	beq.n	8007b12 <__swsetup_r+0x9a>
 8007afc:	2200      	movs	r2, #0
 8007afe:	60a2      	str	r2, [r4, #8]
 8007b00:	6962      	ldr	r2, [r4, #20]
 8007b02:	4252      	negs	r2, r2
 8007b04:	61a2      	str	r2, [r4, #24]
 8007b06:	6922      	ldr	r2, [r4, #16]
 8007b08:	b942      	cbnz	r2, 8007b1c <__swsetup_r+0xa4>
 8007b0a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007b0e:	d1c5      	bne.n	8007a9c <__swsetup_r+0x24>
 8007b10:	bd38      	pop	{r3, r4, r5, pc}
 8007b12:	0799      	lsls	r1, r3, #30
 8007b14:	bf58      	it	pl
 8007b16:	6962      	ldrpl	r2, [r4, #20]
 8007b18:	60a2      	str	r2, [r4, #8]
 8007b1a:	e7f4      	b.n	8007b06 <__swsetup_r+0x8e>
 8007b1c:	2000      	movs	r0, #0
 8007b1e:	e7f7      	b.n	8007b10 <__swsetup_r+0x98>
 8007b20:	20000018 	.word	0x20000018

08007b24 <_raise_r>:
 8007b24:	291f      	cmp	r1, #31
 8007b26:	b538      	push	{r3, r4, r5, lr}
 8007b28:	4605      	mov	r5, r0
 8007b2a:	460c      	mov	r4, r1
 8007b2c:	d904      	bls.n	8007b38 <_raise_r+0x14>
 8007b2e:	2316      	movs	r3, #22
 8007b30:	6003      	str	r3, [r0, #0]
 8007b32:	f04f 30ff 	mov.w	r0, #4294967295
 8007b36:	bd38      	pop	{r3, r4, r5, pc}
 8007b38:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007b3a:	b112      	cbz	r2, 8007b42 <_raise_r+0x1e>
 8007b3c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007b40:	b94b      	cbnz	r3, 8007b56 <_raise_r+0x32>
 8007b42:	4628      	mov	r0, r5
 8007b44:	f000 f830 	bl	8007ba8 <_getpid_r>
 8007b48:	4622      	mov	r2, r4
 8007b4a:	4601      	mov	r1, r0
 8007b4c:	4628      	mov	r0, r5
 8007b4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007b52:	f000 b817 	b.w	8007b84 <_kill_r>
 8007b56:	2b01      	cmp	r3, #1
 8007b58:	d00a      	beq.n	8007b70 <_raise_r+0x4c>
 8007b5a:	1c59      	adds	r1, r3, #1
 8007b5c:	d103      	bne.n	8007b66 <_raise_r+0x42>
 8007b5e:	2316      	movs	r3, #22
 8007b60:	6003      	str	r3, [r0, #0]
 8007b62:	2001      	movs	r0, #1
 8007b64:	e7e7      	b.n	8007b36 <_raise_r+0x12>
 8007b66:	2100      	movs	r1, #0
 8007b68:	4620      	mov	r0, r4
 8007b6a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007b6e:	4798      	blx	r3
 8007b70:	2000      	movs	r0, #0
 8007b72:	e7e0      	b.n	8007b36 <_raise_r+0x12>

08007b74 <raise>:
 8007b74:	4b02      	ldr	r3, [pc, #8]	@ (8007b80 <raise+0xc>)
 8007b76:	4601      	mov	r1, r0
 8007b78:	6818      	ldr	r0, [r3, #0]
 8007b7a:	f7ff bfd3 	b.w	8007b24 <_raise_r>
 8007b7e:	bf00      	nop
 8007b80:	20000018 	.word	0x20000018

08007b84 <_kill_r>:
 8007b84:	b538      	push	{r3, r4, r5, lr}
 8007b86:	2300      	movs	r3, #0
 8007b88:	4d06      	ldr	r5, [pc, #24]	@ (8007ba4 <_kill_r+0x20>)
 8007b8a:	4604      	mov	r4, r0
 8007b8c:	4608      	mov	r0, r1
 8007b8e:	4611      	mov	r1, r2
 8007b90:	602b      	str	r3, [r5, #0]
 8007b92:	f7fb fbd0 	bl	8003336 <_kill>
 8007b96:	1c43      	adds	r3, r0, #1
 8007b98:	d102      	bne.n	8007ba0 <_kill_r+0x1c>
 8007b9a:	682b      	ldr	r3, [r5, #0]
 8007b9c:	b103      	cbz	r3, 8007ba0 <_kill_r+0x1c>
 8007b9e:	6023      	str	r3, [r4, #0]
 8007ba0:	bd38      	pop	{r3, r4, r5, pc}
 8007ba2:	bf00      	nop
 8007ba4:	200003c0 	.word	0x200003c0

08007ba8 <_getpid_r>:
 8007ba8:	f7fb bbbe 	b.w	8003328 <_getpid>

08007bac <__swhatbuf_r>:
 8007bac:	b570      	push	{r4, r5, r6, lr}
 8007bae:	460c      	mov	r4, r1
 8007bb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bb4:	4615      	mov	r5, r2
 8007bb6:	2900      	cmp	r1, #0
 8007bb8:	461e      	mov	r6, r3
 8007bba:	b096      	sub	sp, #88	@ 0x58
 8007bbc:	da0c      	bge.n	8007bd8 <__swhatbuf_r+0x2c>
 8007bbe:	89a3      	ldrh	r3, [r4, #12]
 8007bc0:	2100      	movs	r1, #0
 8007bc2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007bc6:	bf14      	ite	ne
 8007bc8:	2340      	movne	r3, #64	@ 0x40
 8007bca:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007bce:	2000      	movs	r0, #0
 8007bd0:	6031      	str	r1, [r6, #0]
 8007bd2:	602b      	str	r3, [r5, #0]
 8007bd4:	b016      	add	sp, #88	@ 0x58
 8007bd6:	bd70      	pop	{r4, r5, r6, pc}
 8007bd8:	466a      	mov	r2, sp
 8007bda:	f000 f849 	bl	8007c70 <_fstat_r>
 8007bde:	2800      	cmp	r0, #0
 8007be0:	dbed      	blt.n	8007bbe <__swhatbuf_r+0x12>
 8007be2:	9901      	ldr	r1, [sp, #4]
 8007be4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007be8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007bec:	4259      	negs	r1, r3
 8007bee:	4159      	adcs	r1, r3
 8007bf0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007bf4:	e7eb      	b.n	8007bce <__swhatbuf_r+0x22>

08007bf6 <__smakebuf_r>:
 8007bf6:	898b      	ldrh	r3, [r1, #12]
 8007bf8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007bfa:	079d      	lsls	r5, r3, #30
 8007bfc:	4606      	mov	r6, r0
 8007bfe:	460c      	mov	r4, r1
 8007c00:	d507      	bpl.n	8007c12 <__smakebuf_r+0x1c>
 8007c02:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007c06:	6023      	str	r3, [r4, #0]
 8007c08:	6123      	str	r3, [r4, #16]
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	6163      	str	r3, [r4, #20]
 8007c0e:	b003      	add	sp, #12
 8007c10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c12:	466a      	mov	r2, sp
 8007c14:	ab01      	add	r3, sp, #4
 8007c16:	f7ff ffc9 	bl	8007bac <__swhatbuf_r>
 8007c1a:	9f00      	ldr	r7, [sp, #0]
 8007c1c:	4605      	mov	r5, r0
 8007c1e:	4639      	mov	r1, r7
 8007c20:	4630      	mov	r0, r6
 8007c22:	f7fd fbd3 	bl	80053cc <_malloc_r>
 8007c26:	b948      	cbnz	r0, 8007c3c <__smakebuf_r+0x46>
 8007c28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c2c:	059a      	lsls	r2, r3, #22
 8007c2e:	d4ee      	bmi.n	8007c0e <__smakebuf_r+0x18>
 8007c30:	f023 0303 	bic.w	r3, r3, #3
 8007c34:	f043 0302 	orr.w	r3, r3, #2
 8007c38:	81a3      	strh	r3, [r4, #12]
 8007c3a:	e7e2      	b.n	8007c02 <__smakebuf_r+0xc>
 8007c3c:	89a3      	ldrh	r3, [r4, #12]
 8007c3e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007c42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c46:	81a3      	strh	r3, [r4, #12]
 8007c48:	9b01      	ldr	r3, [sp, #4]
 8007c4a:	6020      	str	r0, [r4, #0]
 8007c4c:	b15b      	cbz	r3, 8007c66 <__smakebuf_r+0x70>
 8007c4e:	4630      	mov	r0, r6
 8007c50:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c54:	f000 f81e 	bl	8007c94 <_isatty_r>
 8007c58:	b128      	cbz	r0, 8007c66 <__smakebuf_r+0x70>
 8007c5a:	89a3      	ldrh	r3, [r4, #12]
 8007c5c:	f023 0303 	bic.w	r3, r3, #3
 8007c60:	f043 0301 	orr.w	r3, r3, #1
 8007c64:	81a3      	strh	r3, [r4, #12]
 8007c66:	89a3      	ldrh	r3, [r4, #12]
 8007c68:	431d      	orrs	r5, r3
 8007c6a:	81a5      	strh	r5, [r4, #12]
 8007c6c:	e7cf      	b.n	8007c0e <__smakebuf_r+0x18>
	...

08007c70 <_fstat_r>:
 8007c70:	b538      	push	{r3, r4, r5, lr}
 8007c72:	2300      	movs	r3, #0
 8007c74:	4d06      	ldr	r5, [pc, #24]	@ (8007c90 <_fstat_r+0x20>)
 8007c76:	4604      	mov	r4, r0
 8007c78:	4608      	mov	r0, r1
 8007c7a:	4611      	mov	r1, r2
 8007c7c:	602b      	str	r3, [r5, #0]
 8007c7e:	f7fb fbb9 	bl	80033f4 <_fstat>
 8007c82:	1c43      	adds	r3, r0, #1
 8007c84:	d102      	bne.n	8007c8c <_fstat_r+0x1c>
 8007c86:	682b      	ldr	r3, [r5, #0]
 8007c88:	b103      	cbz	r3, 8007c8c <_fstat_r+0x1c>
 8007c8a:	6023      	str	r3, [r4, #0]
 8007c8c:	bd38      	pop	{r3, r4, r5, pc}
 8007c8e:	bf00      	nop
 8007c90:	200003c0 	.word	0x200003c0

08007c94 <_isatty_r>:
 8007c94:	b538      	push	{r3, r4, r5, lr}
 8007c96:	2300      	movs	r3, #0
 8007c98:	4d05      	ldr	r5, [pc, #20]	@ (8007cb0 <_isatty_r+0x1c>)
 8007c9a:	4604      	mov	r4, r0
 8007c9c:	4608      	mov	r0, r1
 8007c9e:	602b      	str	r3, [r5, #0]
 8007ca0:	f7fb fbb7 	bl	8003412 <_isatty>
 8007ca4:	1c43      	adds	r3, r0, #1
 8007ca6:	d102      	bne.n	8007cae <_isatty_r+0x1a>
 8007ca8:	682b      	ldr	r3, [r5, #0]
 8007caa:	b103      	cbz	r3, 8007cae <_isatty_r+0x1a>
 8007cac:	6023      	str	r3, [r4, #0]
 8007cae:	bd38      	pop	{r3, r4, r5, pc}
 8007cb0:	200003c0 	.word	0x200003c0

08007cb4 <_init>:
 8007cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cb6:	bf00      	nop
 8007cb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cba:	bc08      	pop	{r3}
 8007cbc:	469e      	mov	lr, r3
 8007cbe:	4770      	bx	lr

08007cc0 <_fini>:
 8007cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cc2:	bf00      	nop
 8007cc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007cc6:	bc08      	pop	{r3}
 8007cc8:	469e      	mov	lr, r3
 8007cca:	4770      	bx	lr
