// Seed: 2760759357
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout logic [7:0] id_10;
  output wire id_9;
  inout logic [7:0] id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_10[-1] = id_2;
  assign id_8[1]   = id_3 == 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd17,
    parameter id_2  = 32'd36
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input logic [7:0] id_5;
  output tri0 id_4;
  inout wire id_3;
  inout wire _id_2;
  inout wire id_1;
  logic [7:0] id_7;
  tri0 id_8 = {id_2, -1'b0};
  supply0 id_9;
  ;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_8,
      id_1,
      id_8,
      id_8,
      id_3,
      id_7,
      id_8,
      id_7
  );
  wire [1 : -1  ==  1 'b0] _id_10;
  assign id_9 = id_5[id_2][id_10!=id_2] - id_7[1'b0];
  logic id_11;
  parameter [-1 : -1] id_12 = {1, 1};
  assign id_4 = -1;
endmodule
