package com.nesemu.mapper;

/**
 * Interface for the NES memory mapper.
 * This interface defines methods for reading and writing to the CPU and PPU
 * memory.
 * It is used to abstract the memory mapping logic, allowing different mappers
 * to be implemented.
 * Each mapper will handle specific memory addressing and mapping for the NES
 * system.
 */
public abstract class Mapper {

    // Raw ROM/RAM data arrays
    byte[] prg;
    byte[] chr;
    byte[] chrRam;
    byte[] prgRam;
    byte[] exRam = new byte[1024];

    /**
     * CPU read from mapped PRG/CHR/extra space. Only addresses >= $8000 (and mapper
     * specific ranges like $6000-$7FFF for PRG RAM) are typically serviced here;
     * others handled by bus.
     * 
     * @param address 16-bit CPU address
     * @return unsigned byte (0-255)
     */
    public abstract int cpuRead(int address);

    /**
     * CPU write to mapper-controlled region (bank select registers, PRG RAM, IRQ
     * registers, etc.).
     * 
     * @param address 16-bit CPU address
     * @param value   byte value (only low 8 bits used)
     */
    public abstract void cpuWrite(int address, int value);

    /**
     * PPU pattern table / CHR space read (addresses < $2000). Mapper translates
     * bank registers to physical CHR ROM/RAM.
     * 
     * @param address 14-bit PPU address
     * @return unsigned byte (0-255)
     */
    public abstract int ppuRead(int address);

    /**
     * PPU write into CHR RAM (if present) or mapper special areas (ExRAM, etc.).
     * Ignored for pure CHR ROM mappers.
     * 
     * @param address 14-bit PPU address
     * @param value   byte value
     */
    public abstract void ppuWrite(int address, int value);

    /**
     * Nametable mirroring type (horizontal/vertical) to guide PPU address decode.
     */
    public MirrorType getMirrorType() {
        return MirrorType.HORIZONTAL;
    }

    public enum MirrorType {
        /** Nametable layout: [A A | B B] horizontally. */
        HORIZONTAL,
        /** Nametable layout: [A B | A B] vertically. */
        VERTICAL,
        /** Single-screen using CIRAM page 0. */
        SINGLE0,
        /** Single-screen using CIRAM page 1. */
        SINGLE1
    }

    /**
     * Optional direct access to battery-backed PRG RAM (WRAM) underlying bytes for
     * save persistence.
     * Implementations with PRG RAM should return a live reference (do NOT copy) so
     * emulator can serialize/deserialize.
     * Return null if mapper has no PRG RAM.
     */
    public byte[] getPrgRam() {
        return null;
    }

    /**
     * Optional hook invoked after PRG RAM has been externally loaded (deserialized)
     * so mapper can refresh any checksums/protection.
     * Default no-op.
     */
    public void onPrgRamLoaded() {
    }

    /**
     * Optional opaque mapper state serialization (bank registers, CHR RAM, IRQ
     * counters, etc.).
     * Return a byte array containing ONLY mapper-specific data (do NOT include PRG
     * ROM).
     * Default: no state (null) meaning mapper is stateless.
     */
    public byte[] saveState() {
        return null;
    }

    /**
     * Counterpart to {@link #saveState()} restoring mapper internal registers / CHR
     * RAM.
     * Implementations must tolerate unknown / null data (ignore gracefully).
     */
    public void loadState(byte[] data) {
    }
}