TimeQuest Timing Analyzer report for DE0_NANO
Mon Oct 29 22:17:20 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 19. Slow 1200mV 85C Model Metastability Summary
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 27. Slow 1200mV 0C Model Setup: 'sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 0C Model Setup: 'sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Hold: 'sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 32. Slow 1200mV 0C Model Metastability Summary
 33. Fast 1200mV 0C Model Setup Summary
 34. Fast 1200mV 0C Model Hold Summary
 35. Fast 1200mV 0C Model Recovery Summary
 36. Fast 1200mV 0C Model Removal Summary
 37. Fast 1200mV 0C Model Minimum Pulse Width Summary
 38. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 39. Fast 1200mV 0C Model Setup: 'sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 40. Fast 1200mV 0C Model Setup: 'sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 41. Fast 1200mV 0C Model Hold: 'sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 43. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 44. Fast 1200mV 0C Model Metastability Summary
 45. Multicorner Timing Analysis Summary
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Report TCCS
 54. Report RSKM
 55. Unconstrained Paths Summary
 56. Clock Status Summary
 57. Unconstrained Input Ports
 58. Unconstrained Output Ports
 59. Unconstrained Input Ports
 60. Unconstrained Output Ports
 61. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE0_NANO                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.2%      ;
;     Processors 3-4         ;   1.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE0_NANO.SDC  ; OK     ; Mon Oct 29 22:17:18 2018 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------+---------------------------------------------------------------+
; Clock Name                                                ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                      ; Targets                                                       ;
+-----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------+---------------------------------------------------------------+
; CLOCK_50                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                             ; { CLOCK_50 }                                                  ;
; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 41.666 ; 24.0 MHz  ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; CLOCK_50 ; sweetPLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; sweetPLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+-----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                              ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 115.3 MHz  ; 115.3 MHz       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 226.76 MHz ; 226.76 MHz      ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; CLOCK_50                                                  ; -3.537 ; -249.774      ;
; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 31.327 ; 0.000         ;
; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 37.256 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.361 ; 0.000         ;
; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.397 ; 0.000         ;
; CLOCK_50                                                  ; 1.476 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; CLOCK_50                                                  ; 9.488  ; 0.000         ;
; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.747 ; 0.000         ;
; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.580 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                            ;
+--------+-----------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                    ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; -3.537 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.134      ; 7.293      ;
; -3.537 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.134      ; 7.293      ;
; -3.535 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.139      ; 7.296      ;
; -3.530 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.133      ; 7.285      ;
; -3.530 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.133      ; 7.285      ;
; -3.529 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.139      ; 7.290      ;
; -3.528 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.138      ; 7.288      ;
; -3.524 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.136      ; 7.282      ;
; -3.524 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.136      ; 7.282      ;
; -3.522 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.141      ; 7.285      ;
; -3.506 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.139      ; 7.267      ;
; -3.496 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.134      ; 7.252      ;
; -3.482 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.144      ; 7.248      ;
; -3.473 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.134      ; 7.229      ;
; -3.469 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.134      ; 7.225      ;
; -3.469 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.134      ; 7.225      ;
; -3.467 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.139      ; 7.228      ;
; -3.466 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.140      ; 7.228      ;
; -3.466 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.140      ; 7.228      ;
; -3.464 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.145      ; 7.231      ;
; -3.463 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.138      ; 7.223      ;
; -3.462 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.133      ; 7.217      ;
; -3.462 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.133      ; 7.217      ;
; -3.460 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.138      ; 7.220      ;
; -3.459 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.139      ; 7.220      ;
; -3.459 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.139      ; 7.220      ;
; -3.459 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.144      ; 7.225      ;
; -3.457 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.144      ; 7.223      ;
; -3.456 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.136      ; 7.214      ;
; -3.456 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.136      ; 7.214      ;
; -3.454 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.141      ; 7.217      ;
; -3.452 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.134      ; 7.208      ;
; -3.452 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.134      ; 7.208      ;
; -3.450 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.139      ; 7.211      ;
; -3.445 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.133      ; 7.200      ;
; -3.445 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.133      ; 7.200      ;
; -3.443 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.138      ; 7.203      ;
; -3.440 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.138      ; 7.200      ;
; -3.439 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.136      ; 7.197      ;
; -3.439 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.136      ; 7.197      ;
; -3.437 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.139      ; 7.198      ;
; -3.437 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.139      ; 7.198      ;
; -3.437 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.141      ; 7.200      ;
; -3.435 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.144      ; 7.201      ;
; -3.428 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.134      ; 7.184      ;
; -3.426 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.139      ; 7.187      ;
; -3.421 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.133      ; 7.176      ;
; -3.421 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.133      ; 7.176      ;
; -3.421 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.139      ; 7.182      ;
; -3.419 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.138      ; 7.179      ;
; -3.415 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.136      ; 7.173      ;
; -3.415 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.136      ; 7.173      ;
; -3.414 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.134      ; 7.170      ;
; -3.414 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.134      ; 7.170      ;
; -3.413 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.141      ; 7.176      ;
; -3.412 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.146      ; 7.180      ;
; -3.412 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.139      ; 7.173      ;
; -3.407 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.141      ; 7.170      ;
; -3.407 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.133      ; 7.162      ;
; -3.407 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.133      ; 7.162      ;
; -3.406 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.134      ; 7.162      ;
; -3.405 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.138      ; 7.165      ;
; -3.404 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.139      ; 7.165      ;
; -3.401 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.143      ; 7.166      ;
; -3.401 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.136      ; 7.159      ;
; -3.401 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.136      ; 7.159      ;
; -3.399 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.133      ; 7.154      ;
; -3.399 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.133      ; 7.154      ;
; -3.399 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.141      ; 7.162      ;
; -3.398 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.140      ; 7.160      ;
; -3.398 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.140      ; 7.160      ;
; -3.397 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.138      ; 7.157      ;
; -3.396 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.145      ; 7.163      ;
; -3.393 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.136      ; 7.151      ;
; -3.393 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.136      ; 7.151      ;
; -3.391 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.141      ; 7.154      ;
; -3.391 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.139      ; 7.152      ;
; -3.391 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.139      ; 7.152      ;
; -3.389 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.144      ; 7.155      ;
; -3.389 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.140      ; 7.151      ;
; -3.389 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.140      ; 7.151      ;
; -3.389 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.146      ; 7.157      ;
; -3.387 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.145      ; 7.154      ;
; -3.384 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.141      ; 7.147      ;
; -3.381 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.140      ; 7.143      ;
; -3.381 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.140      ; 7.143      ;
; -3.379 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.145      ; 7.146      ;
; -3.378 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.143      ; 7.143      ;
; -3.374 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.139      ; 7.135      ;
; -3.374 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.139      ; 7.135      ;
; -3.374 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.144      ; 7.140      ;
; -3.373 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.139      ; 7.134      ;
; -3.373 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.139      ; 7.134      ;
; -3.373 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.139      ; 7.134      ;
; -3.372 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.144      ; 7.138      ;
; -3.371 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.144      ; 7.137      ;
; -3.369 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.139      ; 7.130      ;
; -3.369 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.139      ; 7.130      ;
; -3.367 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.144      ; 7.133      ;
; -3.367 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 2.139      ; 7.128      ;
+--------+-----------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                               ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 31.327 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.195      ; 8.896      ;
; 31.351 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.192      ; 8.869      ;
; 31.392 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.195      ; 8.831      ;
; 31.416 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.192      ; 8.804      ;
; 31.430 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.195      ; 8.793      ;
; 31.448 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.195      ; 8.775      ;
; 31.454 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.192      ; 8.766      ;
; 31.472 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.192      ; 8.748      ;
; 31.530 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.195      ; 8.693      ;
; 31.554 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.192      ; 8.666      ;
; 31.606 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.195      ; 8.617      ;
; 31.612 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.195      ; 8.611      ;
; 31.613 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.195      ; 8.610      ;
; 31.630 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.192      ; 8.590      ;
; 31.636 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.192      ; 8.584      ;
; 31.637 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.192      ; 8.583      ;
; 31.711 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 8.499      ;
; 31.776 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 8.434      ;
; 31.814 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 8.396      ;
; 31.832 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 8.378      ;
; 31.914 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 8.296      ;
; 31.990 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 8.220      ;
; 31.996 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 8.214      ;
; 31.997 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 8.213      ;
; 32.000 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 8.210      ;
; 32.004 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 8.214      ;
; 32.065 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 8.145      ;
; 32.069 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 8.149      ;
; 32.103 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 8.107      ;
; 32.107 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 8.111      ;
; 32.121 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 8.089      ;
; 32.125 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 8.093      ;
; 32.203 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 8.007      ;
; 32.207 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 8.011      ;
; 32.279 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 7.931      ;
; 32.283 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 7.935      ;
; 32.285 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 7.925      ;
; 32.286 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 7.924      ;
; 32.287 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.189      ; 7.930      ;
; 32.289 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 7.929      ;
; 32.290 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 7.928      ;
; 32.299 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 7.919      ;
; 32.312 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.189      ; 7.905      ;
; 32.322 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 7.888      ;
; 32.325 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.191      ; 7.894      ;
; 32.332 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.191      ; 7.887      ;
; 32.352 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.189      ; 7.865      ;
; 32.364 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 7.854      ;
; 32.377 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.189      ; 7.840      ;
; 32.387 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 7.823      ;
; 32.390 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.189      ; 7.827      ;
; 32.390 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.191      ; 7.829      ;
; 32.397 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.191      ; 7.822      ;
; 32.402 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 7.816      ;
; 32.408 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.189      ; 7.809      ;
; 32.415 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.189      ; 7.802      ;
; 32.420 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 7.798      ;
; 32.425 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 7.785      ;
; 32.428 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.191      ; 7.791      ;
; 32.433 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.189      ; 7.784      ;
; 32.435 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.191      ; 7.784      ;
; 32.443 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 7.767      ;
; 32.446 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.191      ; 7.773      ;
; 32.453 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.191      ; 7.766      ;
; 32.490 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.189      ; 7.727      ;
; 32.502 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 7.716      ;
; 32.515 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.189      ; 7.702      ;
; 32.525 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 7.685      ;
; 32.528 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.191      ; 7.691      ;
; 32.535 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.191      ; 7.684      ;
; 32.549 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.181      ; 7.660      ;
; 32.551 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.199      ; 7.676      ;
; 32.566 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.189      ; 7.651      ;
; 32.567 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 7.651      ;
; 32.572 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.189      ; 7.645      ;
; 32.573 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.189      ; 7.644      ;
; 32.578 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 7.640      ;
; 32.584 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 7.634      ;
; 32.585 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 7.633      ;
; 32.591 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.189      ; 7.626      ;
; 32.597 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.189      ; 7.620      ;
; 32.598 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.189      ; 7.619      ;
; 32.601 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 7.609      ;
; 32.604 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.191      ; 7.615      ;
; 32.607 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 7.603      ;
; 32.608 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.182      ; 7.602      ;
; 32.610 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.191      ; 7.609      ;
; 32.611 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.191      ; 7.608      ;
; 32.611 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.191      ; 7.608      ;
; 32.614 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.181      ; 7.595      ;
; 32.615 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.191      ; 7.604      ;
; 32.616 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.199      ; 7.611      ;
; 32.617 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.191      ; 7.602      ;
; 32.618 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.191      ; 7.601      ;
; 32.621 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.191      ; 7.598      ;
; 32.632 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 7.586      ;
; 32.652 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.181      ; 7.557      ;
; 32.654 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.199      ; 7.573      ;
; 32.670 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.190      ; 7.548      ;
; 32.670 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.181      ; 7.539      ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                    ;
+--------+------------+----------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node              ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+----------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 37.256 ; Y_ADDR[8]  ; Y_ADDR[7]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.454     ; 3.951      ;
; 37.256 ; Y_ADDR[8]  ; Y_ADDR[6]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.454     ; 3.951      ;
; 37.256 ; Y_ADDR[8]  ; Y_ADDR[5]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.454     ; 3.951      ;
; 37.256 ; Y_ADDR[8]  ; Y_ADDR[4]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.454     ; 3.951      ;
; 37.256 ; Y_ADDR[8]  ; Y_ADDR[3]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.454     ; 3.951      ;
; 37.256 ; Y_ADDR[8]  ; Y_ADDR[2]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.454     ; 3.951      ;
; 37.256 ; Y_ADDR[8]  ; Y_ADDR[1]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.454     ; 3.951      ;
; 37.256 ; Y_ADDR[8]  ; Y_ADDR[0]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.454     ; 3.951      ;
; 37.562 ; Y_ADDR[2]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.314      ; 4.413      ;
; 37.593 ; Y_ADDR[4]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.314      ; 4.382      ;
; 37.606 ; Y_ADDR[4]  ; Y_ADDR[7]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.993      ;
; 37.606 ; Y_ADDR[4]  ; Y_ADDR[6]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.993      ;
; 37.606 ; Y_ADDR[4]  ; Y_ADDR[5]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.993      ;
; 37.606 ; Y_ADDR[4]  ; Y_ADDR[4]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.993      ;
; 37.606 ; Y_ADDR[4]  ; Y_ADDR[3]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.993      ;
; 37.606 ; Y_ADDR[4]  ; Y_ADDR[2]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.993      ;
; 37.606 ; Y_ADDR[4]  ; Y_ADDR[1]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.993      ;
; 37.606 ; Y_ADDR[4]  ; Y_ADDR[0]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.993      ;
; 37.632 ; Y_ADDR[8]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.078     ; 3.951      ;
; 37.661 ; Y_ADDR[5]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.314      ; 4.314      ;
; 37.761 ; Y_ADDR[8]  ; Y_ADDR[12]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.455     ; 3.445      ;
; 37.761 ; Y_ADDR[8]  ; Y_ADDR[13]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.455     ; 3.445      ;
; 37.761 ; Y_ADDR[8]  ; Y_ADDR[14]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.455     ; 3.445      ;
; 37.761 ; Y_ADDR[8]  ; Y_ADDR[11]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.455     ; 3.445      ;
; 37.761 ; Y_ADDR[8]  ; Y_ADDR[10]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.455     ; 3.445      ;
; 37.761 ; Y_ADDR[8]  ; Y_ADDR[9]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.455     ; 3.445      ;
; 37.848 ; Y_ADDR[5]  ; Y_ADDR[7]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.751      ;
; 37.848 ; Y_ADDR[5]  ; Y_ADDR[6]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.751      ;
; 37.848 ; Y_ADDR[5]  ; Y_ADDR[5]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.751      ;
; 37.848 ; Y_ADDR[5]  ; Y_ADDR[4]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.751      ;
; 37.848 ; Y_ADDR[5]  ; Y_ADDR[3]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.751      ;
; 37.848 ; Y_ADDR[5]  ; Y_ADDR[2]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.751      ;
; 37.848 ; Y_ADDR[5]  ; Y_ADDR[1]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.751      ;
; 37.848 ; Y_ADDR[5]  ; Y_ADDR[0]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.751      ;
; 37.944 ; W_EN       ; pixel_data_RGB332[5] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.315      ; 4.032      ;
; 37.950 ; Y_ADDR[9]  ; Y_ADDR[7]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.649      ;
; 37.950 ; Y_ADDR[9]  ; Y_ADDR[6]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.649      ;
; 37.950 ; Y_ADDR[9]  ; Y_ADDR[5]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.649      ;
; 37.950 ; Y_ADDR[9]  ; Y_ADDR[4]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.649      ;
; 37.950 ; Y_ADDR[9]  ; Y_ADDR[3]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.649      ;
; 37.950 ; Y_ADDR[9]  ; Y_ADDR[2]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.649      ;
; 37.950 ; Y_ADDR[9]  ; Y_ADDR[1]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.649      ;
; 37.950 ; Y_ADDR[9]  ; Y_ADDR[0]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.649      ;
; 38.073 ; Y_ADDR[10] ; Y_ADDR[7]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.526      ;
; 38.073 ; Y_ADDR[10] ; Y_ADDR[6]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.526      ;
; 38.073 ; Y_ADDR[10] ; Y_ADDR[5]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.526      ;
; 38.073 ; Y_ADDR[10] ; Y_ADDR[4]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.526      ;
; 38.073 ; Y_ADDR[10] ; Y_ADDR[3]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.526      ;
; 38.073 ; Y_ADDR[10] ; Y_ADDR[2]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.526      ;
; 38.073 ; Y_ADDR[10] ; Y_ADDR[1]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.526      ;
; 38.073 ; Y_ADDR[10] ; Y_ADDR[0]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.526      ;
; 38.111 ; Y_ADDR[4]  ; Y_ADDR[12]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 3.487      ;
; 38.111 ; Y_ADDR[4]  ; Y_ADDR[13]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 3.487      ;
; 38.111 ; Y_ADDR[4]  ; Y_ADDR[14]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 3.487      ;
; 38.111 ; Y_ADDR[4]  ; Y_ADDR[11]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 3.487      ;
; 38.111 ; Y_ADDR[4]  ; Y_ADDR[10]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 3.487      ;
; 38.111 ; Y_ADDR[4]  ; Y_ADDR[9]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 3.487      ;
; 38.127 ; Y_ADDR[7]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.314      ; 3.848      ;
; 38.135 ; Y_ADDR[2]  ; Y_ADDR[7]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.464      ;
; 38.196 ; Y_ADDR[11] ; Y_ADDR[7]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.403      ;
; 38.196 ; Y_ADDR[11] ; Y_ADDR[6]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.403      ;
; 38.196 ; Y_ADDR[11] ; Y_ADDR[5]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.403      ;
; 38.196 ; Y_ADDR[11] ; Y_ADDR[4]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.403      ;
; 38.196 ; Y_ADDR[11] ; Y_ADDR[3]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.403      ;
; 38.196 ; Y_ADDR[11] ; Y_ADDR[2]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.403      ;
; 38.196 ; Y_ADDR[11] ; Y_ADDR[1]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.403      ;
; 38.196 ; Y_ADDR[11] ; Y_ADDR[0]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.403      ;
; 38.237 ; Y_ADDR[2]  ; Y_ADDR[6]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.362      ;
; 38.241 ; Y_ADDR[6]  ; Y_ADDR[7]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.358      ;
; 38.241 ; Y_ADDR[6]  ; Y_ADDR[6]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.358      ;
; 38.241 ; Y_ADDR[6]  ; Y_ADDR[5]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.358      ;
; 38.241 ; Y_ADDR[6]  ; Y_ADDR[4]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.358      ;
; 38.241 ; Y_ADDR[6]  ; Y_ADDR[3]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.358      ;
; 38.241 ; Y_ADDR[6]  ; Y_ADDR[2]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.358      ;
; 38.241 ; Y_ADDR[6]  ; Y_ADDR[1]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.358      ;
; 38.241 ; Y_ADDR[6]  ; Y_ADDR[0]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.358      ;
; 38.266 ; Y_ADDR[1]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.314      ; 3.709      ;
; 38.309 ; Y_ADDR[0]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.314      ; 3.666      ;
; 38.326 ; Y_ADDR[9]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.314      ; 3.649      ;
; 38.355 ; Y_ADDR[3]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.314      ; 3.620      ;
; 38.361 ; Y_ADDR[5]  ; Y_ADDR[12]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 3.237      ;
; 38.361 ; Y_ADDR[5]  ; Y_ADDR[13]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 3.237      ;
; 38.361 ; Y_ADDR[5]  ; Y_ADDR[14]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 3.237      ;
; 38.361 ; Y_ADDR[5]  ; Y_ADDR[11]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 3.237      ;
; 38.361 ; Y_ADDR[5]  ; Y_ADDR[10]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 3.237      ;
; 38.361 ; Y_ADDR[5]  ; Y_ADDR[9]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 3.237      ;
; 38.368 ; Y_ADDR[7]  ; Y_ADDR[7]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.231      ;
; 38.368 ; Y_ADDR[7]  ; Y_ADDR[6]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.231      ;
; 38.368 ; Y_ADDR[7]  ; Y_ADDR[5]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.231      ;
; 38.368 ; Y_ADDR[7]  ; Y_ADDR[4]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.231      ;
; 38.368 ; Y_ADDR[7]  ; Y_ADDR[3]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.231      ;
; 38.368 ; Y_ADDR[7]  ; Y_ADDR[2]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.231      ;
; 38.368 ; Y_ADDR[7]  ; Y_ADDR[1]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.231      ;
; 38.368 ; Y_ADDR[7]  ; Y_ADDR[0]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.231      ;
; 38.378 ; Y_ADDR[2]  ; Y_ADDR[2]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.221      ;
; 38.404 ; Y_ADDR[6]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.314      ; 3.571      ;
; 38.438 ; Y_ADDR[2]  ; Y_ADDR[5]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 3.161      ;
; 38.449 ; Y_ADDR[10] ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.314      ; 3.526      ;
; 38.455 ; Y_ADDR[9]  ; Y_ADDR[12]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 3.143      ;
; 38.455 ; Y_ADDR[9]  ; Y_ADDR[13]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 3.143      ;
+--------+------------+----------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+-------+------------+------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.361 ; W_EN       ; W_EN       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.569 ; Y_ADDR[12] ; Y_ADDR[12] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.789      ;
; 0.570 ; X_ADDR[12] ; X_ADDR[12] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; X_ADDR[5]  ; X_ADDR[5]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; Y_ADDR[13] ; Y_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; Y_ADDR[14] ; Y_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; Y_ADDR[10] ; Y_ADDR[10] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; X_ADDR[2]  ; X_ADDR[2]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; X_ADDR[1]  ; X_ADDR[1]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; X_ADDR[14] ; X_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; X_ADDR[13] ; X_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; X_ADDR[10] ; X_ADDR[10] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; Y_ADDR[11] ; Y_ADDR[11] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.791      ;
; 0.571 ; X_ADDR[4]  ; X_ADDR[4]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; X_ADDR[11] ; X_ADDR[11] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; X_ADDR[9]  ; X_ADDR[9]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; X_ADDR[7]  ; X_ADDR[7]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; X_ADDR[3]  ; X_ADDR[3]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.574 ; X_ADDR[8]  ; X_ADDR[8]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; X_ADDR[6]  ; X_ADDR[6]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.581 ; X_ADDR[0]  ; X_ADDR[0]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.800      ;
; 0.705 ; Y_ADDR[9]  ; Y_ADDR[9]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.925      ;
; 0.746 ; W_EN       ; X_ADDR[0]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.965      ;
; 0.844 ; Y_ADDR[13] ; Y_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.064      ;
; 0.844 ; X_ADDR[1]  ; X_ADDR[2]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.845 ; Y_ADDR[11] ; Y_ADDR[12] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.065      ;
; 0.845 ; X_ADDR[13] ; X_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; X_ADDR[5]  ; X_ADDR[6]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.846 ; X_ADDR[11] ; X_ADDR[12] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; X_ADDR[9]  ; X_ADDR[10] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; X_ADDR[3]  ; X_ADDR[4]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; X_ADDR[7]  ; X_ADDR[8]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.857 ; Y_ADDR[12] ; Y_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.077      ;
; 0.858 ; X_ADDR[12] ; X_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.858 ; Y_ADDR[10] ; Y_ADDR[11] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.078      ;
; 0.858 ; X_ADDR[2]  ; X_ADDR[3]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.859 ; X_ADDR[4]  ; X_ADDR[5]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.859 ; X_ADDR[0]  ; X_ADDR[1]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.859 ; X_ADDR[10] ; X_ADDR[11] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.859 ; Y_ADDR[12] ; Y_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.079      ;
; 0.860 ; Y_ADDR[10] ; Y_ADDR[12] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.080      ;
; 0.860 ; X_ADDR[12] ; X_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; X_ADDR[2]  ; X_ADDR[4]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; X_ADDR[8]  ; X_ADDR[9]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; X_ADDR[6]  ; X_ADDR[7]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; X_ADDR[0]  ; X_ADDR[2]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; X_ADDR[4]  ; X_ADDR[6]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; X_ADDR[10] ; X_ADDR[12] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.863 ; X_ADDR[8]  ; X_ADDR[10] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; X_ADDR[6]  ; X_ADDR[8]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.954 ; X_ADDR[1]  ; X_ADDR[3]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.173      ;
; 0.955 ; Y_ADDR[11] ; Y_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.175      ;
; 0.955 ; X_ADDR[5]  ; X_ADDR[7]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.174      ;
; 0.956 ; X_ADDR[11] ; X_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.175      ;
; 0.956 ; X_ADDR[3]  ; X_ADDR[5]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.175      ;
; 0.956 ; X_ADDR[9]  ; X_ADDR[11] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.175      ;
; 0.956 ; X_ADDR[1]  ; X_ADDR[4]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.175      ;
; 0.956 ; X_ADDR[7]  ; X_ADDR[9]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.175      ;
; 0.957 ; Y_ADDR[11] ; Y_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.177      ;
; 0.957 ; X_ADDR[5]  ; X_ADDR[8]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.176      ;
; 0.958 ; X_ADDR[11] ; X_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.177      ;
; 0.958 ; X_ADDR[3]  ; X_ADDR[6]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.177      ;
; 0.958 ; X_ADDR[9]  ; X_ADDR[12] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.177      ;
; 0.958 ; X_ADDR[7]  ; X_ADDR[10] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.177      ;
; 0.970 ; Y_ADDR[10] ; Y_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.190      ;
; 0.970 ; X_ADDR[2]  ; X_ADDR[5]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.189      ;
; 0.971 ; X_ADDR[0]  ; X_ADDR[3]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.190      ;
; 0.971 ; X_ADDR[4]  ; X_ADDR[7]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.190      ;
; 0.971 ; X_ADDR[10] ; X_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.190      ;
; 0.972 ; Y_ADDR[10] ; Y_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.192      ;
; 0.972 ; X_ADDR[2]  ; X_ADDR[6]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.191      ;
; 0.973 ; X_ADDR[8]  ; X_ADDR[11] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.192      ;
; 0.973 ; X_ADDR[0]  ; X_ADDR[4]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.192      ;
; 0.973 ; X_ADDR[6]  ; X_ADDR[9]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.192      ;
; 0.973 ; X_ADDR[4]  ; X_ADDR[8]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.192      ;
; 0.973 ; X_ADDR[10] ; X_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.192      ;
; 0.975 ; X_ADDR[8]  ; X_ADDR[12] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.194      ;
; 0.975 ; X_ADDR[6]  ; X_ADDR[10] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.194      ;
; 0.980 ; Y_ADDR[9]  ; Y_ADDR[10] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.200      ;
; 1.020 ; W_EN       ; X_ADDR[1]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.239      ;
; 1.022 ; W_EN       ; X_ADDR[2]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.241      ;
; 1.066 ; X_ADDR[1]  ; X_ADDR[5]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.285      ;
; 1.067 ; X_ADDR[5]  ; X_ADDR[9]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.286      ;
; 1.068 ; X_ADDR[3]  ; X_ADDR[7]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.287      ;
; 1.068 ; X_ADDR[9]  ; X_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.287      ;
; 1.068 ; X_ADDR[1]  ; X_ADDR[6]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.287      ;
; 1.068 ; X_ADDR[7]  ; X_ADDR[11] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.287      ;
; 1.069 ; X_ADDR[5]  ; X_ADDR[10] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.288      ;
; 1.070 ; X_ADDR[3]  ; X_ADDR[8]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.289      ;
; 1.070 ; X_ADDR[9]  ; X_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.289      ;
; 1.070 ; X_ADDR[7]  ; X_ADDR[12] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.289      ;
; 1.082 ; X_ADDR[2]  ; X_ADDR[7]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.301      ;
; 1.083 ; X_ADDR[0]  ; X_ADDR[5]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.302      ;
; 1.083 ; X_ADDR[4]  ; X_ADDR[9]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.302      ;
; 1.084 ; X_ADDR[2]  ; X_ADDR[8]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.303      ;
; 1.085 ; X_ADDR[8]  ; X_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.304      ;
; 1.085 ; X_ADDR[0]  ; X_ADDR[6]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.304      ;
; 1.085 ; X_ADDR[6]  ; X_ADDR[11] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.304      ;
; 1.085 ; X_ADDR[4]  ; X_ADDR[10] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.304      ;
; 1.087 ; X_ADDR[8]  ; X_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.306      ;
+-------+------------+------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.397 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.314      ; 0.898      ;
; 0.439 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.314      ; 0.940      ;
; 0.453 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.314      ; 0.954      ;
; 0.540 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.339      ; 1.066      ;
; 0.576 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.795      ;
; 0.578 ; VGA_DRIVER:driver|line_count[9]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.797      ;
; 0.579 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.797      ;
; 0.579 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[1]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.797      ;
; 0.580 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[1]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.799      ;
; 0.581 ; VGA_DRIVER:driver|line_count[8]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.800      ;
; 0.582 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.801      ;
; 0.582 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.800      ;
; 0.585 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.804      ;
; 0.586 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.804      ;
; 0.587 ; VGA_DRIVER:driver|pixel_count[9] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.805      ;
; 0.588 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.807      ;
; 0.588 ; VGA_DRIVER:driver|pixel_count[8] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.806      ;
; 0.589 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.808      ;
; 0.590 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.808      ;
; 0.592 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.810      ;
; 0.603 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[0]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.821      ;
; 0.608 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[0]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.827      ;
; 0.614 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.314      ; 1.115      ;
; 0.665 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.310      ; 1.162      ;
; 0.675 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.315      ; 1.177      ;
; 0.682 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.317      ; 1.186      ;
; 0.683 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.310      ; 1.180      ;
; 0.684 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.316      ; 1.187      ;
; 0.696 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.312      ; 1.195      ;
; 0.696 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.316      ; 1.199      ;
; 0.698 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.917      ;
; 0.701 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.318      ; 1.206      ;
; 0.705 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.310      ; 1.202      ;
; 0.706 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.316      ; 1.209      ;
; 0.708 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.318      ; 1.213      ;
; 0.709 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.315      ; 1.211      ;
; 0.712 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.930      ;
; 0.715 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.317      ; 1.219      ;
; 0.716 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.317      ; 1.220      ;
; 0.721 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.315      ; 1.223      ;
; 0.725 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.312      ; 1.224      ;
; 0.851 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.070      ;
; 0.854 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.072      ;
; 0.854 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.073      ;
; 0.856 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.074      ;
; 0.860 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.079      ;
; 0.867 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.085      ;
; 0.868 ; VGA_DRIVER:driver|line_count[8]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.087      ;
; 0.869 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.088      ;
; 0.869 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.087      ;
; 0.870 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[1]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.088      ;
; 0.871 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.090      ;
; 0.872 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.090      ;
; 0.875 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.094      ;
; 0.875 ; VGA_DRIVER:driver|pixel_count[8] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.093      ;
; 0.876 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.095      ;
; 0.877 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.095      ;
; 0.877 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.096      ;
; 0.878 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[1]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.097      ;
; 0.878 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.097      ;
; 0.879 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.097      ;
; 0.879 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.097      ;
; 0.880 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.099      ;
; 0.881 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.099      ;
; 0.889 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.310      ; 1.386      ;
; 0.946 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.318      ; 1.451      ;
; 0.953 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.333      ; 1.473      ;
; 0.961 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.180      ;
; 0.962 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.333      ; 1.482      ;
; 0.964 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.182      ;
; 0.964 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.183      ;
; 0.966 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.184      ;
; 0.966 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.185      ;
; 0.966 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.184      ;
; 0.967 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.333      ; 1.487      ;
; 0.968 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.186      ;
; 0.970 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.189      ;
; 0.971 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.189      ;
; 0.972 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.191      ;
; 0.973 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.192      ;
; 0.977 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.333      ; 1.497      ;
; 0.979 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.197      ;
; 0.981 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.200      ;
; 0.981 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.199      ;
; 0.982 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.200      ;
; 0.983 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.312      ; 1.482      ;
; 0.983 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.202      ;
; 0.984 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.202      ;
; 0.987 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.205      ;
; 0.987 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.206      ;
; 0.988 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.207      ;
; 0.989 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.207      ;
; 0.990 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.333      ; 1.510      ;
; 0.990 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.209      ;
; 0.990 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.209      ;
; 0.991 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.318      ; 1.496      ;
; 0.991 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.335      ; 1.513      ;
; 0.991 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.209      ;
; 0.991 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.209      ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                             ;
+-------+------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                                                                                                    ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; 1.476 ; W_EN       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.639      ; 4.380      ;
; 1.477 ; W_EN       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.377      ;
; 1.477 ; W_EN       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.377      ;
; 1.497 ; W_EN       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.638      ; 4.400      ;
; 1.498 ; W_EN       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.634      ; 4.397      ;
; 1.498 ; W_EN       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.634      ; 4.397      ;
; 1.533 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.639      ; 4.437      ;
; 1.534 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.434      ;
; 1.534 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.434      ;
; 1.542 ; X_ADDR[14] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.639      ; 4.446      ;
; 1.543 ; X_ADDR[14] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.443      ;
; 1.543 ; X_ADDR[14] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.443      ;
; 1.554 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.638      ; 4.457      ;
; 1.555 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.634      ; 4.454      ;
; 1.555 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.634      ; 4.454      ;
; 1.563 ; X_ADDR[14] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.638      ; 4.466      ;
; 1.564 ; X_ADDR[14] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.634      ; 4.463      ;
; 1.564 ; X_ADDR[14] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.634      ; 4.463      ;
; 1.574 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.640      ; 4.479      ;
; 1.575 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.636      ; 4.476      ;
; 1.575 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.636      ; 4.476      ;
; 1.590 ; Y_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.639      ; 4.494      ;
; 1.591 ; Y_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.491      ;
; 1.591 ; Y_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.491      ;
; 1.595 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.639      ; 4.499      ;
; 1.596 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.496      ;
; 1.596 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.496      ;
; 1.605 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.639      ; 4.509      ;
; 1.606 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.506      ;
; 1.606 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.506      ;
; 1.607 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.507      ;
; 1.608 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.639      ; 4.512      ;
; 1.609 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.509      ;
; 1.609 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.509      ;
; 1.611 ; Y_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.638      ; 4.514      ;
; 1.612 ; Y_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.634      ; 4.511      ;
; 1.612 ; Y_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.634      ; 4.511      ;
; 1.616 ; X_ADDR[13] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.639      ; 4.520      ;
; 1.616 ; X_ADDR[14] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.516      ;
; 1.617 ; X_ADDR[13] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.517      ;
; 1.617 ; X_ADDR[13] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.517      ;
; 1.620 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.520      ;
; 1.625 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.636      ; 4.526      ;
; 1.626 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.638      ; 4.529      ;
; 1.627 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.634      ; 4.526      ;
; 1.627 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.634      ; 4.526      ;
; 1.629 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.638      ; 4.532      ;
; 1.630 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.634      ; 4.529      ;
; 1.630 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.634      ; 4.529      ;
; 1.634 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.633      ; 4.532      ;
; 1.635 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.640      ; 4.540      ;
; 1.636 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.636      ; 4.537      ;
; 1.637 ; X_ADDR[13] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.638      ; 4.540      ;
; 1.638 ; X_ADDR[13] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.634      ; 4.537      ;
; 1.638 ; X_ADDR[13] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.634      ; 4.537      ;
; 1.641 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.541      ;
; 1.641 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.626      ; 4.532      ;
; 1.642 ; X_ADDR[7]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.542      ;
; 1.643 ; X_ADDR[14] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.633      ; 4.541      ;
; 1.644 ; Y_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.639      ; 4.548      ;
; 1.645 ; Y_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.545      ;
; 1.645 ; Y_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.545      ;
; 1.646 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.627      ; 4.538      ;
; 1.647 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.634      ; 4.546      ;
; 1.648 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.636      ; 4.549      ;
; 1.649 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.549      ;
; 1.650 ; X_ADDR[14] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.550      ;
; 1.650 ; X_ADDR[14] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.626      ; 4.541      ;
; 1.652 ; X_ADDR[7]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.634      ; 4.551      ;
; 1.653 ; W_EN       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.625      ; 4.543      ;
; 1.654 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.627      ; 4.546      ;
; 1.656 ; X_ADDR[14] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.634      ; 4.555      ;
; 1.657 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.633      ; 4.555      ;
; 1.657 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.626      ; 4.548      ;
; 1.657 ; X_ADDR[7]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.632      ; 4.554      ;
; 1.660 ; X_ADDR[7]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.560      ;
; 1.660 ; X_ADDR[7]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.639      ; 4.564      ;
; 1.660 ; W_EN       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.560      ;
; 1.661 ; X_ADDR[7]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.561      ;
; 1.661 ; X_ADDR[7]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.561      ;
; 1.663 ; X_ADDR[13] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.563      ;
; 1.664 ; Y_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.564      ;
; 1.665 ; Y_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.638      ; 4.568      ;
; 1.665 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.626      ; 4.556      ;
; 1.666 ; X_ADDR[10] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.639      ; 4.570      ;
; 1.666 ; Y_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.634      ; 4.565      ;
; 1.666 ; Y_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.634      ; 4.565      ;
; 1.667 ; X_ADDR[7]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.630      ; 4.562      ;
; 1.667 ; X_ADDR[7]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.624      ; 4.556      ;
; 1.667 ; X_ADDR[10] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.567      ;
; 1.667 ; X_ADDR[10] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.567      ;
; 1.668 ; X_ADDR[7]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.568      ;
; 1.669 ; X_ADDR[7]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.626      ; 4.560      ;
; 1.671 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.626      ; 4.562      ;
; 1.672 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.626      ; 4.563      ;
; 1.673 ; X_ADDR[7]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.627      ; 4.565      ;
; 1.673 ; X_ADDR[7]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.627      ; 4.565      ;
; 1.673 ; X_ADDR[7]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.633      ; 4.571      ;
; 1.673 ; X_ADDR[13] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.639      ; 4.577      ;
; 1.674 ; X_ADDR[13] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.635      ; 4.574      ;
+-------+------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                               ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 129.58 MHz ; 129.58 MHz      ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 253.55 MHz ; 253.55 MHz      ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; CLOCK_50                                                  ; -3.053 ; -213.842      ;
; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 32.283 ; 0.000         ;
; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 37.722 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.320 ; 0.000         ;
; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.389 ; 0.000         ;
; CLOCK_50                                                  ; 1.443 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; CLOCK_50                                                  ; 9.489  ; 0.000         ;
; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.743 ; 0.000         ;
; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.576 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                             ;
+--------+-----------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                    ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; -3.053 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.864      ; 6.531      ;
; -3.053 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.860      ; 6.527      ;
; -3.053 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.860      ; 6.527      ;
; -3.052 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.865      ; 6.531      ;
; -3.042 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.863      ; 6.519      ;
; -3.042 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.859      ; 6.515      ;
; -3.042 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.859      ; 6.515      ;
; -3.035 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.865      ; 6.514      ;
; -3.030 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.866      ; 6.510      ;
; -3.030 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.862      ; 6.506      ;
; -3.030 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.862      ; 6.506      ;
; -3.001 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.860      ; 6.475      ;
; -2.997 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.864      ; 6.475      ;
; -2.997 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.860      ; 6.471      ;
; -2.997 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.860      ; 6.471      ;
; -2.994 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.870      ; 6.478      ;
; -2.986 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.864      ; 6.464      ;
; -2.986 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.863      ; 6.463      ;
; -2.986 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.859      ; 6.459      ;
; -2.986 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.859      ; 6.459      ;
; -2.984 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.860      ; 6.458      ;
; -2.984 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.864      ; 6.462      ;
; -2.984 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.860      ; 6.458      ;
; -2.984 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.860      ; 6.458      ;
; -2.980 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.865      ; 6.459      ;
; -2.977 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.870      ; 6.461      ;
; -2.974 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.866      ; 6.454      ;
; -2.974 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.862      ; 6.450      ;
; -2.974 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.862      ; 6.450      ;
; -2.973 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.863      ; 6.450      ;
; -2.973 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.859      ; 6.446      ;
; -2.973 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.859      ; 6.446      ;
; -2.969 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.870      ; 6.453      ;
; -2.969 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.866      ; 6.449      ;
; -2.969 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.866      ; 6.449      ;
; -2.969 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.864      ; 6.447      ;
; -2.966 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.864      ; 6.444      ;
; -2.966 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.860      ; 6.440      ;
; -2.961 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.866      ; 6.441      ;
; -2.961 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.862      ; 6.437      ;
; -2.961 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.862      ; 6.437      ;
; -2.955 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.870      ; 6.439      ;
; -2.955 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.866      ; 6.435      ;
; -2.955 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.866      ; 6.435      ;
; -2.955 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.863      ; 6.432      ;
; -2.955 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.859      ; 6.428      ;
; -2.955 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.859      ; 6.428      ;
; -2.954 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.865      ; 6.433      ;
; -2.954 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.865      ; 6.433      ;
; -2.954 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.872      ; 6.440      ;
; -2.953 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.869      ; 6.436      ;
; -2.953 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.864      ; 6.431      ;
; -2.953 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.860      ; 6.427      ;
; -2.948 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.864      ; 6.426      ;
; -2.948 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.860      ; 6.422      ;
; -2.948 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.860      ; 6.422      ;
; -2.943 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.866      ; 6.423      ;
; -2.943 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.862      ; 6.419      ;
; -2.943 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.862      ; 6.419      ;
; -2.942 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.863      ; 6.419      ;
; -2.942 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.859      ; 6.415      ;
; -2.942 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.859      ; 6.415      ;
; -2.937 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.863      ; 6.414      ;
; -2.937 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.859      ; 6.410      ;
; -2.937 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.859      ; 6.410      ;
; -2.937 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.872      ; 6.423      ;
; -2.930 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.866      ; 6.410      ;
; -2.930 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.862      ; 6.406      ;
; -2.930 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.862      ; 6.406      ;
; -2.925 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.866      ; 6.405      ;
; -2.925 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.862      ; 6.401      ;
; -2.925 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.862      ; 6.401      ;
; -2.924 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.867      ; 6.405      ;
; -2.922 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.870      ; 6.406      ;
; -2.921 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.866      ; 6.401      ;
; -2.921 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.866      ; 6.401      ;
; -2.920 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.865      ; 6.399      ;
; -2.920 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.870      ; 6.404      ;
; -2.918 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.865      ; 6.397      ;
; -2.917 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.869      ; 6.400      ;
; -2.916 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.866      ; 6.396      ;
; -2.916 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.866      ; 6.396      ;
; -2.915 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.867      ; 6.396      ;
; -2.915 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.870      ; 6.399      ;
; -2.914 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.864      ; 6.392      ;
; -2.913 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.870      ; 6.397      ;
; -2.913 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.866      ; 6.393      ;
; -2.913 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.866      ; 6.393      ;
; -2.907 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.867      ; 6.388      ;
; -2.904 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.866      ; 6.384      ;
; -2.904 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.866      ; 6.384      ;
; -2.903 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.870      ; 6.387      ;
; -2.901 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.865      ; 6.380      ;
; -2.900 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.869      ; 6.383      ;
; -2.900 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.870      ; 6.384      ;
; -2.900 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.866      ; 6.380      ;
; -2.900 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.866      ; 6.380      ;
; -2.899 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.870      ; 6.383      ;
; -2.899 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.866      ; 6.379      ;
; -2.899 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.866      ; 6.379      ;
+--------+-----------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 32.283 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.169      ; 7.906      ;
; 32.291 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 7.895      ;
; 32.340 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.169      ; 7.849      ;
; 32.348 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 7.838      ;
; 32.371 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.169      ; 7.818      ;
; 32.379 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 7.807      ;
; 32.393 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.169      ; 7.796      ;
; 32.401 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 7.785      ;
; 32.463 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.169      ; 7.726      ;
; 32.471 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 7.715      ;
; 32.529 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.169      ; 7.660      ;
; 32.532 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.169      ; 7.657      ;
; 32.537 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 7.649      ;
; 32.538 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.169      ; 7.651      ;
; 32.540 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 7.646      ;
; 32.546 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 7.640      ;
; 32.653 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.159      ; 7.526      ;
; 32.710 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.159      ; 7.469      ;
; 32.741 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.159      ; 7.438      ;
; 32.763 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.159      ; 7.416      ;
; 32.833 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.159      ; 7.346      ;
; 32.845 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 7.341      ;
; 32.896 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.159      ; 7.283      ;
; 32.899 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.159      ; 7.280      ;
; 32.902 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.159      ; 7.277      ;
; 32.902 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 7.284      ;
; 32.908 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.159      ; 7.271      ;
; 32.933 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 7.253      ;
; 32.953 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.159      ; 7.226      ;
; 32.955 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 7.231      ;
; 32.984 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.159      ; 7.195      ;
; 33.006 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.159      ; 7.173      ;
; 33.025 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 7.161      ;
; 33.076 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.159      ; 7.103      ;
; 33.091 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 7.095      ;
; 33.094 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 7.092      ;
; 33.098 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 7.087      ;
; 33.100 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 7.086      ;
; 33.110 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 7.076      ;
; 33.129 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 7.056      ;
; 33.141 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 7.045      ;
; 33.142 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.167      ; 7.045      ;
; 33.142 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.159      ; 7.037      ;
; 33.145 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.159      ; 7.034      ;
; 33.151 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.159      ; 7.028      ;
; 33.155 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 7.030      ;
; 33.167 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 7.019      ;
; 33.186 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 6.999      ;
; 33.186 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 6.999      ;
; 33.188 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.159      ; 6.991      ;
; 33.198 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 6.988      ;
; 33.198 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 6.988      ;
; 33.199 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.167      ; 6.988      ;
; 33.208 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 6.977      ;
; 33.217 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 6.968      ;
; 33.220 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 6.966      ;
; 33.229 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 6.957      ;
; 33.230 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.167      ; 6.957      ;
; 33.239 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 6.946      ;
; 33.245 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.159      ; 6.934      ;
; 33.251 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 6.935      ;
; 33.252 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.167      ; 6.935      ;
; 33.276 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.159      ; 6.903      ;
; 33.278 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 6.907      ;
; 33.290 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 6.896      ;
; 33.298 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.159      ; 6.881      ;
; 33.309 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 6.876      ;
; 33.321 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 6.865      ;
; 33.322 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.167      ; 6.865      ;
; 33.336 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 6.857      ;
; 33.344 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 6.841      ;
; 33.346 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 6.832      ;
; 33.347 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 6.838      ;
; 33.353 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 6.832      ;
; 33.356 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 6.830      ;
; 33.359 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 6.827      ;
; 33.365 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 6.821      ;
; 33.368 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.159      ; 6.811      ;
; 33.375 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 6.810      ;
; 33.378 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 6.807      ;
; 33.384 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.165      ; 6.801      ;
; 33.387 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 6.799      ;
; 33.388 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.167      ; 6.799      ;
; 33.390 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 6.796      ;
; 33.391 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.167      ; 6.796      ;
; 33.393 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 6.800      ;
; 33.396 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.166      ; 6.790      ;
; 33.397 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.167      ; 6.790      ;
; 33.399 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.167      ; 6.788      ;
; 33.403 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 6.775      ;
; 33.410 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.167      ; 6.777      ;
; 33.412 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.167      ; 6.775      ;
; 33.424 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 6.769      ;
; 33.434 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.159      ; 6.745      ;
; 33.434 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 6.744      ;
; 33.437 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.159      ; 6.742      ;
; 33.443 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.159      ; 6.736      ;
; 33.446 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.173      ; 6.747      ;
; 33.456 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.167      ; 6.731      ;
; 33.456 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.158      ; 6.722      ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                     ;
+--------+------------+----------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node              ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+----------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 37.722 ; Y_ADDR[8]  ; Y_ADDR[7]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.409     ; 3.530      ;
; 37.722 ; Y_ADDR[8]  ; Y_ADDR[6]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.409     ; 3.530      ;
; 37.722 ; Y_ADDR[8]  ; Y_ADDR[5]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.409     ; 3.530      ;
; 37.722 ; Y_ADDR[8]  ; Y_ADDR[4]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.409     ; 3.530      ;
; 37.722 ; Y_ADDR[8]  ; Y_ADDR[3]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.409     ; 3.530      ;
; 37.722 ; Y_ADDR[8]  ; Y_ADDR[2]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.409     ; 3.530      ;
; 37.722 ; Y_ADDR[8]  ; Y_ADDR[1]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.409     ; 3.530      ;
; 37.722 ; Y_ADDR[8]  ; Y_ADDR[0]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.409     ; 3.530      ;
; 37.949 ; Y_ADDR[2]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.284      ; 3.996      ;
; 37.992 ; Y_ADDR[4]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.284      ; 3.953      ;
; 37.996 ; Y_ADDR[4]  ; Y_ADDR[7]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.610      ;
; 37.996 ; Y_ADDR[4]  ; Y_ADDR[6]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.610      ;
; 37.996 ; Y_ADDR[4]  ; Y_ADDR[5]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.610      ;
; 37.996 ; Y_ADDR[4]  ; Y_ADDR[4]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.610      ;
; 37.996 ; Y_ADDR[4]  ; Y_ADDR[3]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.610      ;
; 37.996 ; Y_ADDR[4]  ; Y_ADDR[2]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.610      ;
; 37.996 ; Y_ADDR[4]  ; Y_ADDR[1]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.610      ;
; 37.996 ; Y_ADDR[4]  ; Y_ADDR[0]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.610      ;
; 38.047 ; Y_ADDR[5]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.284      ; 3.898      ;
; 38.061 ; Y_ADDR[8]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.070     ; 3.530      ;
; 38.135 ; Y_ADDR[5]  ; Y_ADDR[7]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.471      ;
; 38.135 ; Y_ADDR[5]  ; Y_ADDR[6]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.471      ;
; 38.135 ; Y_ADDR[5]  ; Y_ADDR[5]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.471      ;
; 38.135 ; Y_ADDR[5]  ; Y_ADDR[4]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.471      ;
; 38.135 ; Y_ADDR[5]  ; Y_ADDR[3]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.471      ;
; 38.135 ; Y_ADDR[5]  ; Y_ADDR[2]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.471      ;
; 38.135 ; Y_ADDR[5]  ; Y_ADDR[1]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.471      ;
; 38.135 ; Y_ADDR[5]  ; Y_ADDR[0]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.471      ;
; 38.177 ; Y_ADDR[8]  ; Y_ADDR[12]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.410     ; 3.074      ;
; 38.177 ; Y_ADDR[8]  ; Y_ADDR[13]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.410     ; 3.074      ;
; 38.177 ; Y_ADDR[8]  ; Y_ADDR[14]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.410     ; 3.074      ;
; 38.177 ; Y_ADDR[8]  ; Y_ADDR[11]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.410     ; 3.074      ;
; 38.177 ; Y_ADDR[8]  ; Y_ADDR[10]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.410     ; 3.074      ;
; 38.177 ; Y_ADDR[8]  ; Y_ADDR[9]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.410     ; 3.074      ;
; 38.338 ; Y_ADDR[9]  ; Y_ADDR[7]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.054     ; 3.269      ;
; 38.338 ; Y_ADDR[9]  ; Y_ADDR[6]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.054     ; 3.269      ;
; 38.338 ; Y_ADDR[9]  ; Y_ADDR[5]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.054     ; 3.269      ;
; 38.338 ; Y_ADDR[9]  ; Y_ADDR[4]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.054     ; 3.269      ;
; 38.338 ; Y_ADDR[9]  ; Y_ADDR[3]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.054     ; 3.269      ;
; 38.338 ; Y_ADDR[9]  ; Y_ADDR[2]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.054     ; 3.269      ;
; 38.338 ; Y_ADDR[9]  ; Y_ADDR[1]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.054     ; 3.269      ;
; 38.338 ; Y_ADDR[9]  ; Y_ADDR[0]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.054     ; 3.269      ;
; 38.350 ; W_EN       ; pixel_data_RGB332[5] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.285      ; 3.596      ;
; 38.442 ; Y_ADDR[10] ; Y_ADDR[7]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.054     ; 3.165      ;
; 38.442 ; Y_ADDR[10] ; Y_ADDR[6]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.054     ; 3.165      ;
; 38.442 ; Y_ADDR[10] ; Y_ADDR[5]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.054     ; 3.165      ;
; 38.442 ; Y_ADDR[10] ; Y_ADDR[4]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.054     ; 3.165      ;
; 38.442 ; Y_ADDR[10] ; Y_ADDR[3]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.054     ; 3.165      ;
; 38.442 ; Y_ADDR[10] ; Y_ADDR[2]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.054     ; 3.165      ;
; 38.442 ; Y_ADDR[10] ; Y_ADDR[1]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.054     ; 3.165      ;
; 38.442 ; Y_ADDR[10] ; Y_ADDR[0]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.054     ; 3.165      ;
; 38.460 ; Y_ADDR[7]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.284      ; 3.485      ;
; 38.468 ; Y_ADDR[2]  ; Y_ADDR[7]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.138      ;
; 38.477 ; Y_ADDR[4]  ; Y_ADDR[12]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 3.128      ;
; 38.477 ; Y_ADDR[4]  ; Y_ADDR[13]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 3.128      ;
; 38.477 ; Y_ADDR[4]  ; Y_ADDR[14]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 3.128      ;
; 38.477 ; Y_ADDR[4]  ; Y_ADDR[11]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 3.128      ;
; 38.477 ; Y_ADDR[4]  ; Y_ADDR[10]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 3.128      ;
; 38.477 ; Y_ADDR[4]  ; Y_ADDR[9]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 3.128      ;
; 38.548 ; Y_ADDR[6]  ; Y_ADDR[7]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.058      ;
; 38.548 ; Y_ADDR[6]  ; Y_ADDR[6]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.058      ;
; 38.548 ; Y_ADDR[6]  ; Y_ADDR[5]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.058      ;
; 38.548 ; Y_ADDR[6]  ; Y_ADDR[4]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.058      ;
; 38.548 ; Y_ADDR[6]  ; Y_ADDR[3]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.058      ;
; 38.548 ; Y_ADDR[6]  ; Y_ADDR[2]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.058      ;
; 38.548 ; Y_ADDR[6]  ; Y_ADDR[1]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.058      ;
; 38.548 ; Y_ADDR[6]  ; Y_ADDR[0]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.058      ;
; 38.556 ; Y_ADDR[11] ; Y_ADDR[7]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.054     ; 3.051      ;
; 38.556 ; Y_ADDR[11] ; Y_ADDR[6]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.054     ; 3.051      ;
; 38.556 ; Y_ADDR[11] ; Y_ADDR[5]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.054     ; 3.051      ;
; 38.556 ; Y_ADDR[11] ; Y_ADDR[4]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.054     ; 3.051      ;
; 38.556 ; Y_ADDR[11] ; Y_ADDR[3]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.054     ; 3.051      ;
; 38.556 ; Y_ADDR[11] ; Y_ADDR[2]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.054     ; 3.051      ;
; 38.556 ; Y_ADDR[11] ; Y_ADDR[1]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.054     ; 3.051      ;
; 38.556 ; Y_ADDR[11] ; Y_ADDR[0]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.054     ; 3.051      ;
; 38.578 ; Y_ADDR[2]  ; Y_ADDR[6]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 3.028      ;
; 38.587 ; Y_ADDR[1]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.284      ; 3.358      ;
; 38.616 ; Y_ADDR[5]  ; Y_ADDR[12]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 2.989      ;
; 38.616 ; Y_ADDR[5]  ; Y_ADDR[13]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 2.989      ;
; 38.616 ; Y_ADDR[5]  ; Y_ADDR[14]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 2.989      ;
; 38.616 ; Y_ADDR[5]  ; Y_ADDR[11]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 2.989      ;
; 38.616 ; Y_ADDR[5]  ; Y_ADDR[10]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 2.989      ;
; 38.616 ; Y_ADDR[5]  ; Y_ADDR[9]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 2.989      ;
; 38.623 ; Y_ADDR[0]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.284      ; 3.322      ;
; 38.665 ; Y_ADDR[3]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.284      ; 3.280      ;
; 38.666 ; Y_ADDR[7]  ; Y_ADDR[7]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.940      ;
; 38.666 ; Y_ADDR[7]  ; Y_ADDR[6]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.940      ;
; 38.666 ; Y_ADDR[7]  ; Y_ADDR[5]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.940      ;
; 38.666 ; Y_ADDR[7]  ; Y_ADDR[4]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.940      ;
; 38.666 ; Y_ADDR[7]  ; Y_ADDR[3]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.940      ;
; 38.666 ; Y_ADDR[7]  ; Y_ADDR[2]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.940      ;
; 38.666 ; Y_ADDR[7]  ; Y_ADDR[1]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.940      ;
; 38.666 ; Y_ADDR[7]  ; Y_ADDR[0]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.940      ;
; 38.677 ; Y_ADDR[9]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.285      ; 3.269      ;
; 38.702 ; Y_ADDR[6]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.284      ; 3.243      ;
; 38.707 ; Y_ADDR[2]  ; Y_ADDR[2]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.899      ;
; 38.744 ; Y_ADDR[2]  ; Y_ADDR[5]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 2.862      ;
; 38.762 ; Y_ADDR[14] ; Y_ADDR[7]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.054     ; 2.845      ;
; 38.762 ; Y_ADDR[14] ; Y_ADDR[6]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.054     ; 2.845      ;
; 38.762 ; Y_ADDR[14] ; Y_ADDR[5]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.054     ; 2.845      ;
+--------+------------+----------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+-------+------------+------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.320 ; W_EN       ; W_EN       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.512 ; X_ADDR[12] ; X_ADDR[12] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; X_ADDR[5]  ; X_ADDR[5]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; Y_ADDR[12] ; Y_ADDR[12] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; X_ADDR[2]  ; X_ADDR[2]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; X_ADDR[14] ; X_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; X_ADDR[10] ; X_ADDR[10] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; Y_ADDR[14] ; Y_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; Y_ADDR[10] ; Y_ADDR[10] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; X_ADDR[4]  ; X_ADDR[4]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; X_ADDR[1]  ; X_ADDR[1]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; X_ADDR[13] ; X_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; X_ADDR[11] ; X_ADDR[11] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; Y_ADDR[13] ; Y_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; Y_ADDR[11] ; Y_ADDR[11] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; X_ADDR[3]  ; X_ADDR[3]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; X_ADDR[9]  ; X_ADDR[9]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; X_ADDR[7]  ; X_ADDR[7]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.517 ; X_ADDR[8]  ; X_ADDR[8]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; X_ADDR[6]  ; X_ADDR[6]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.524 ; X_ADDR[0]  ; X_ADDR[0]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.723      ;
; 0.642 ; Y_ADDR[9]  ; Y_ADDR[9]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.841      ;
; 0.678 ; W_EN       ; X_ADDR[0]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.877      ;
; 0.756 ; X_ADDR[5]  ; X_ADDR[6]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.758 ; X_ADDR[1]  ; X_ADDR[2]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.957      ;
; 0.759 ; X_ADDR[11] ; X_ADDR[12] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; Y_ADDR[11] ; Y_ADDR[12] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; X_ADDR[13] ; X_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; Y_ADDR[13] ; Y_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; X_ADDR[3]  ; X_ADDR[4]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; X_ADDR[9]  ; X_ADDR[10] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; X_ADDR[7]  ; X_ADDR[8]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.761 ; X_ADDR[12] ; X_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.761 ; Y_ADDR[12] ; Y_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.761 ; X_ADDR[2]  ; X_ADDR[3]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.762 ; X_ADDR[4]  ; X_ADDR[5]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; X_ADDR[10] ; X_ADDR[11] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; Y_ADDR[10] ; Y_ADDR[11] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.763 ; X_ADDR[0]  ; X_ADDR[1]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.766 ; X_ADDR[8]  ; X_ADDR[9]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.766 ; X_ADDR[6]  ; X_ADDR[7]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.768 ; X_ADDR[12] ; X_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.967      ;
; 0.768 ; Y_ADDR[12] ; Y_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.967      ;
; 0.768 ; X_ADDR[2]  ; X_ADDR[4]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.967      ;
; 0.769 ; X_ADDR[4]  ; X_ADDR[6]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.769 ; X_ADDR[10] ; X_ADDR[12] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.769 ; Y_ADDR[10] ; Y_ADDR[12] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.770 ; X_ADDR[0]  ; X_ADDR[2]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.969      ;
; 0.773 ; X_ADDR[8]  ; X_ADDR[10] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.773 ; X_ADDR[6]  ; X_ADDR[8]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.845 ; X_ADDR[5]  ; X_ADDR[7]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.044      ;
; 0.847 ; X_ADDR[1]  ; X_ADDR[3]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.046      ;
; 0.848 ; X_ADDR[11] ; X_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.047      ;
; 0.848 ; Y_ADDR[11] ; Y_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.047      ;
; 0.848 ; X_ADDR[3]  ; X_ADDR[5]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.047      ;
; 0.849 ; X_ADDR[9]  ; X_ADDR[11] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.048      ;
; 0.849 ; X_ADDR[7]  ; X_ADDR[9]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.048      ;
; 0.852 ; X_ADDR[5]  ; X_ADDR[8]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.051      ;
; 0.854 ; X_ADDR[1]  ; X_ADDR[4]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.053      ;
; 0.855 ; X_ADDR[11] ; X_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.054      ;
; 0.855 ; Y_ADDR[11] ; Y_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.054      ;
; 0.855 ; X_ADDR[3]  ; X_ADDR[6]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.054      ;
; 0.856 ; X_ADDR[9]  ; X_ADDR[12] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.055      ;
; 0.856 ; X_ADDR[7]  ; X_ADDR[10] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.055      ;
; 0.857 ; X_ADDR[2]  ; X_ADDR[5]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.056      ;
; 0.858 ; X_ADDR[4]  ; X_ADDR[7]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.057      ;
; 0.858 ; X_ADDR[10] ; X_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.057      ;
; 0.858 ; Y_ADDR[10] ; Y_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.057      ;
; 0.859 ; X_ADDR[0]  ; X_ADDR[3]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.058      ;
; 0.862 ; X_ADDR[8]  ; X_ADDR[11] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.061      ;
; 0.862 ; X_ADDR[6]  ; X_ADDR[9]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.061      ;
; 0.864 ; X_ADDR[2]  ; X_ADDR[6]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.063      ;
; 0.865 ; X_ADDR[4]  ; X_ADDR[8]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.064      ;
; 0.865 ; X_ADDR[10] ; X_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.064      ;
; 0.865 ; Y_ADDR[10] ; Y_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.064      ;
; 0.866 ; X_ADDR[0]  ; X_ADDR[4]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.065      ;
; 0.869 ; X_ADDR[8]  ; X_ADDR[12] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.068      ;
; 0.869 ; X_ADDR[6]  ; X_ADDR[10] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.068      ;
; 0.886 ; Y_ADDR[9]  ; Y_ADDR[10] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.085      ;
; 0.913 ; W_EN       ; X_ADDR[1]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.112      ;
; 0.920 ; W_EN       ; X_ADDR[2]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.119      ;
; 0.941 ; X_ADDR[5]  ; X_ADDR[9]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.140      ;
; 0.943 ; X_ADDR[1]  ; X_ADDR[5]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.142      ;
; 0.944 ; X_ADDR[3]  ; X_ADDR[7]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.143      ;
; 0.945 ; X_ADDR[9]  ; X_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.144      ;
; 0.945 ; X_ADDR[7]  ; X_ADDR[11] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.144      ;
; 0.948 ; X_ADDR[5]  ; X_ADDR[10] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.147      ;
; 0.950 ; X_ADDR[1]  ; X_ADDR[6]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.149      ;
; 0.951 ; X_ADDR[3]  ; X_ADDR[8]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.150      ;
; 0.952 ; X_ADDR[9]  ; X_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.151      ;
; 0.952 ; X_ADDR[7]  ; X_ADDR[12] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.151      ;
; 0.953 ; X_ADDR[2]  ; X_ADDR[7]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.152      ;
; 0.954 ; X_ADDR[4]  ; X_ADDR[9]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.153      ;
; 0.955 ; X_ADDR[0]  ; X_ADDR[5]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.154      ;
; 0.958 ; X_ADDR[8]  ; X_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.157      ;
; 0.958 ; X_ADDR[6]  ; X_ADDR[11] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.157      ;
; 0.960 ; X_ADDR[2]  ; X_ADDR[8]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.159      ;
; 0.961 ; X_ADDR[4]  ; X_ADDR[10] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.160      ;
; 0.962 ; X_ADDR[0]  ; X_ADDR[6]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.161      ;
; 0.965 ; X_ADDR[8]  ; X_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.164      ;
+-------+------------+------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                 ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.389 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.277      ; 0.835      ;
; 0.428 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.277      ; 0.874      ;
; 0.442 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.277      ; 0.888      ;
; 0.518 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.299      ; 0.986      ;
; 0.519 ; VGA_DRIVER:driver|line_count[9]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.717      ;
; 0.519 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.717      ;
; 0.519 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[1]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.718      ;
; 0.520 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.719      ;
; 0.521 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.720      ;
; 0.522 ; VGA_DRIVER:driver|line_count[8]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.720      ;
; 0.522 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[1]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.720      ;
; 0.523 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.721      ;
; 0.524 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.722      ;
; 0.524 ; VGA_DRIVER:driver|pixel_count[9] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.723      ;
; 0.524 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.723      ;
; 0.528 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.726      ;
; 0.528 ; VGA_DRIVER:driver|pixel_count[8] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.727      ;
; 0.529 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.728      ;
; 0.530 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.729      ;
; 0.531 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.729      ;
; 0.538 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[0]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.737      ;
; 0.546 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[0]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.744      ;
; 0.589 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.277      ; 1.035      ;
; 0.635 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.274      ; 1.078      ;
; 0.641 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.839      ;
; 0.642 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.279      ; 1.090      ;
; 0.649 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.281      ; 1.099      ;
; 0.651 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.280      ; 1.100      ;
; 0.651 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.850      ;
; 0.654 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.274      ; 1.097      ;
; 0.663 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.280      ; 1.112      ;
; 0.665 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.274      ; 1.108      ;
; 0.668 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.281      ; 1.118      ;
; 0.670 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.274      ; 1.113      ;
; 0.672 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.279      ; 1.120      ;
; 0.673 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.281      ; 1.123      ;
; 0.674 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.280      ; 1.123      ;
; 0.682 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.281      ; 1.132      ;
; 0.682 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.281      ; 1.132      ;
; 0.687 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.279      ; 1.135      ;
; 0.690 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.274      ; 1.133      ;
; 0.763 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.962      ;
; 0.763 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.961      ;
; 0.766 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.965      ;
; 0.767 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.965      ;
; 0.768 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.966      ;
; 0.768 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.967      ;
; 0.769 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.968      ;
; 0.771 ; VGA_DRIVER:driver|line_count[8]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.969      ;
; 0.771 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[1]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.970      ;
; 0.772 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.970      ;
; 0.776 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.975      ;
; 0.777 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.975      ;
; 0.777 ; VGA_DRIVER:driver|pixel_count[8] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.976      ;
; 0.778 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.977      ;
; 0.778 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.977      ;
; 0.779 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.977      ;
; 0.779 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.978      ;
; 0.780 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.978      ;
; 0.780 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[1]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.978      ;
; 0.784 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.982      ;
; 0.785 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.984      ;
; 0.786 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.985      ;
; 0.787 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.985      ;
; 0.787 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.985      ;
; 0.843 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.274      ; 1.286      ;
; 0.852 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.051      ;
; 0.852 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.050      ;
; 0.855 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.054      ;
; 0.856 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.054      ;
; 0.857 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.055      ;
; 0.857 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.056      ;
; 0.859 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.058      ;
; 0.862 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.061      ;
; 0.863 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.061      ;
; 0.864 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.062      ;
; 0.865 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.064      ;
; 0.867 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.066      ;
; 0.868 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.066      ;
; 0.872 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.071      ;
; 0.873 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.071      ;
; 0.874 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.073      ;
; 0.874 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.073      ;
; 0.875 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.074      ;
; 0.875 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.073      ;
; 0.876 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.074      ;
; 0.876 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.074      ;
; 0.882 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.081      ;
; 0.883 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.081      ;
; 0.883 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.081      ;
; 0.885 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 1.083      ;
; 0.893 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.281      ; 1.343      ;
; 0.895 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 1.094      ;
; 0.900 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.364      ;
; 0.908 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.372      ;
; 0.913 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.377      ;
; 0.923 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.387      ;
; 0.931 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.281      ; 1.381      ;
; 0.931 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.274      ; 1.374      ;
; 0.934 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.398      ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                              ;
+-------+------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                                                                                                    ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; 1.443 ; W_EN       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.316      ; 4.006      ;
; 1.445 ; W_EN       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.004      ;
; 1.445 ; W_EN       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.004      ;
; 1.453 ; W_EN       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.315      ; 4.015      ;
; 1.455 ; W_EN       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.311      ; 4.013      ;
; 1.455 ; W_EN       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.311      ; 4.013      ;
; 1.464 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.316      ; 4.027      ;
; 1.466 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.025      ;
; 1.466 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.025      ;
; 1.474 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.315      ; 4.036      ;
; 1.476 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.311      ; 4.034      ;
; 1.476 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.311      ; 4.034      ;
; 1.502 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.061      ;
; 1.503 ; X_ADDR[14] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.316      ; 4.066      ;
; 1.505 ; X_ADDR[14] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.064      ;
; 1.505 ; X_ADDR[14] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.064      ;
; 1.513 ; X_ADDR[14] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.315      ; 4.075      ;
; 1.515 ; X_ADDR[14] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.311      ; 4.073      ;
; 1.515 ; X_ADDR[14] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.311      ; 4.073      ;
; 1.516 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.317      ; 4.080      ;
; 1.516 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.316      ; 4.079      ;
; 1.517 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.313      ; 4.077      ;
; 1.517 ; Y_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.316      ; 4.080      ;
; 1.518 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.313      ; 4.078      ;
; 1.518 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.077      ;
; 1.518 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.313      ; 4.078      ;
; 1.518 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.077      ;
; 1.519 ; Y_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.078      ;
; 1.519 ; Y_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.078      ;
; 1.522 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.310      ; 4.079      ;
; 1.526 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.316      ; 4.089      ;
; 1.526 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.315      ; 4.088      ;
; 1.527 ; Y_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.315      ; 4.089      ;
; 1.528 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.087      ;
; 1.528 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.311      ; 4.086      ;
; 1.528 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.087      ;
; 1.528 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.311      ; 4.086      ;
; 1.529 ; Y_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.311      ; 4.087      ;
; 1.529 ; Y_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.311      ; 4.087      ;
; 1.537 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.317      ; 4.101      ;
; 1.538 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.097      ;
; 1.539 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.313      ; 4.099      ;
; 1.541 ; X_ADDR[14] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.100      ;
; 1.543 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.311      ; 4.101      ;
; 1.543 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.316      ; 4.106      ;
; 1.545 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.104      ;
; 1.545 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.104      ;
; 1.553 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.315      ; 4.115      ;
; 1.554 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.313      ; 4.114      ;
; 1.554 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.113      ;
; 1.555 ; Y_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.114      ;
; 1.555 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.311      ; 4.113      ;
; 1.555 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.311      ; 4.113      ;
; 1.557 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.304      ; 4.108      ;
; 1.561 ; X_ADDR[14] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.310      ; 4.118      ;
; 1.563 ; Y_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.316      ; 4.126      ;
; 1.565 ; Y_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.124      ;
; 1.565 ; Y_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.124      ;
; 1.573 ; Y_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.315      ; 4.135      ;
; 1.574 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.311      ; 4.132      ;
; 1.574 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.310      ; 4.131      ;
; 1.575 ; X_ADDR[13] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.316      ; 4.138      ;
; 1.575 ; Y_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.310      ; 4.132      ;
; 1.575 ; Y_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.311      ; 4.133      ;
; 1.575 ; Y_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.311      ; 4.133      ;
; 1.577 ; X_ADDR[13] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.136      ;
; 1.577 ; X_ADDR[13] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.136      ;
; 1.577 ; X_ADDR[14] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.136      ;
; 1.580 ; X_ADDR[7]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.316      ; 4.143      ;
; 1.581 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.140      ;
; 1.582 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.141      ;
; 1.582 ; X_ADDR[7]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.141      ;
; 1.582 ; X_ADDR[7]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.141      ;
; 1.582 ; X_ADDR[14] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.311      ; 4.140      ;
; 1.583 ; X_ADDR[13] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.142      ;
; 1.585 ; X_ADDR[13] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.315      ; 4.147      ;
; 1.585 ; W_EN       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.144      ;
; 1.587 ; X_ADDR[13] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.311      ; 4.145      ;
; 1.587 ; X_ADDR[13] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.311      ; 4.145      ;
; 1.588 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.304      ; 4.139      ;
; 1.589 ; W_EN       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.303      ; 4.139      ;
; 1.590 ; X_ADDR[7]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.315      ; 4.152      ;
; 1.590 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.313      ; 4.150      ;
; 1.590 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.149      ;
; 1.591 ; W_EN       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.305      ; 4.143      ;
; 1.591 ; Y_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.150      ;
; 1.592 ; X_ADDR[7]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.311      ; 4.150      ;
; 1.592 ; X_ADDR[7]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.311      ; 4.150      ;
; 1.595 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.304      ; 4.146      ;
; 1.595 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.154      ;
; 1.595 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.311      ; 4.153      ;
; 1.596 ; Y_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.311      ; 4.154      ;
; 1.596 ; X_ADDR[14] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.304      ; 4.147      ;
; 1.599 ; W_EN       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.310      ; 4.156      ;
; 1.599 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.304      ; 4.150      ;
; 1.601 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.160      ;
; 1.601 ; Y_ADDR[1]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.312      ; 4.160      ;
; 1.601 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.310      ; 4.158      ;
; 1.602 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.303      ; 4.152      ;
; 1.603 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 2.304      ; 4.154      ;
+-------+------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; CLOCK_50                                                  ; -1.454 ; -88.112       ;
; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 34.976 ; 0.000         ;
; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 39.097 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.194 ; 0.000         ;
; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.211 ; 0.000         ;
; CLOCK_50                                                  ; 0.720 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; CLOCK_50                                                  ; 9.208  ; 0.000         ;
; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.754 ; 0.000         ;
; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.615 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                             ;
+--------+-----------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                    ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; -1.454 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.255      ; 4.312      ;
; -1.441 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.255      ; 4.299      ;
; -1.437 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.251      ; 4.291      ;
; -1.430 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.258      ; 4.291      ;
; -1.424 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.251      ; 4.278      ;
; -1.419 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.254      ; 4.276      ;
; -1.417 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.258      ; 4.278      ;
; -1.406 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.254      ; 4.263      ;
; -1.396 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.259      ; 4.258      ;
; -1.383 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.259      ; 4.245      ;
; -1.378 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.253      ; 4.234      ;
; -1.367 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.255      ; 4.225      ;
; -1.365 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.253      ; 4.221      ;
; -1.358 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.256      ; 4.217      ;
; -1.350 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.251      ; 4.204      ;
; -1.345 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.256      ; 4.204      ;
; -1.343 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.258      ; 4.204      ;
; -1.341 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.255      ; 4.199      ;
; -1.332 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.257      ; 4.192      ;
; -1.332 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.254      ; 4.189      ;
; -1.324 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.251      ; 4.178      ;
; -1.319 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.257      ; 4.179      ;
; -1.317 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.258      ; 4.178      ;
; -1.311 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.257      ; 4.171      ;
; -1.309 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.259      ; 4.171      ;
; -1.306 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.254      ; 4.163      ;
; -1.302 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.261      ; 4.166      ;
; -1.300 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.260      ; 4.163      ;
; -1.300 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.253      ; 4.156      ;
; -1.298 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.256      ; 4.157      ;
; -1.298 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.257      ; 4.158      ;
; -1.297 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.262      ; 4.162      ;
; -1.297 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.261      ; 4.161      ;
; -1.289 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.261      ; 4.153      ;
; -1.289 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.261      ; 4.153      ;
; -1.288 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.260      ; 4.151      ;
; -1.287 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.260      ; 4.150      ;
; -1.285 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.256      ; 4.144      ;
; -1.285 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.256      ; 4.144      ;
; -1.284 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.262      ; 4.149      ;
; -1.284 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.262      ; 4.149      ;
; -1.284 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.262      ; 4.149      ;
; -1.284 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.261      ; 4.148      ;
; -1.283 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.262      ; 4.148      ;
; -1.283 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.259      ; 4.145      ;
; -1.282 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.253      ; 4.138      ;
; -1.275 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.260      ; 4.138      ;
; -1.273 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.248      ; 4.124      ;
; -1.271 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.256      ; 4.130      ;
; -1.271 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.261      ; 4.135      ;
; -1.271 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.262      ; 4.136      ;
; -1.271 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.262      ; 4.136      ;
; -1.271 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.260      ; 4.134      ;
; -1.270 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.262      ; 4.135      ;
; -1.270 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.262      ; 4.135      ;
; -1.269 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.251      ; 4.123      ;
; -1.267 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.254      ; 4.124      ;
; -1.267 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.256      ; 4.126      ;
; -1.266 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.262      ; 4.131      ;
; -1.266 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.258      ; 4.127      ;
; -1.265 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.252      ; 4.120      ;
; -1.265 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.253      ; 4.121      ;
; -1.264 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.260      ; 4.127      ;
; -1.263 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.256      ; 4.122      ;
; -1.260 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.248      ; 4.111      ;
; -1.258 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.256      ; 4.117      ;
; -1.258 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.261      ; 4.122      ;
; -1.256 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.251      ; 4.110      ;
; -1.256 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.251      ; 4.110      ;
; -1.255 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.248      ; 4.106      ;
; -1.255 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.248      ; 4.106      ;
; -1.254 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.251      ; 4.108      ;
; -1.254 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.251      ; 4.108      ;
; -1.254 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.254      ; 4.111      ;
; -1.254 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.254      ; 4.111      ;
; -1.253 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.251      ; 4.107      ;
; -1.253 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.261      ; 4.117      ;
; -1.253 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.262      ; 4.118      ;
; -1.253 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.260      ; 4.116      ;
; -1.252 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.262      ; 4.117      ;
; -1.252 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.254      ; 4.109      ;
; -1.252 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.252      ; 4.107      ;
; -1.250 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.256      ; 4.109      ;
; -1.250 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.256      ; 4.109      ;
; -1.246 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.260      ; 4.109      ;
; -1.245 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.252      ; 4.100      ;
; -1.245 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.252      ; 4.100      ;
; -1.245 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.257      ; 4.105      ;
; -1.245 ; Y_ADDR[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.256      ; 4.104      ;
; -1.243 ; Y_ADDR[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.255      ; 4.101      ;
; -1.241 ; Y_ADDR[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.255      ; 4.099      ;
; -1.241 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.252      ; 4.096      ;
; -1.241 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.259      ; 4.103      ;
; -1.240 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.261      ; 4.104      ;
; -1.240 ; Y_ADDR[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.261      ; 4.104      ;
; -1.240 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.261      ; 4.104      ;
; -1.238 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.251      ; 4.092      ;
; -1.238 ; Y_ADDR[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.251      ; 4.092      ;
; -1.237 ; Y_ADDR[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.256      ; 4.096      ;
; -1.236 ; Y_ADDR[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 1.674        ; 1.255      ; 4.094      ;
+--------+-----------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 34.976 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.105      ; 5.138      ;
; 34.978 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.101      ; 5.132      ;
; 35.008 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.105      ; 5.106      ;
; 35.010 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.101      ; 5.100      ;
; 35.029 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.105      ; 5.085      ;
; 35.031 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.101      ; 5.079      ;
; 35.043 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.105      ; 5.071      ;
; 35.045 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.101      ; 5.065      ;
; 35.090 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.105      ; 5.024      ;
; 35.092 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.101      ; 5.018      ;
; 35.124 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.105      ; 4.990      ;
; 35.126 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.101      ; 4.984      ;
; 35.139 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.105      ; 4.975      ;
; 35.139 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.105      ; 4.975      ;
; 35.141 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.101      ; 4.969      ;
; 35.141 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.101      ; 4.969      ;
; 35.238 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.100      ; 4.871      ;
; 35.270 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.100      ; 4.839      ;
; 35.291 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.100      ; 4.818      ;
; 35.305 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.100      ; 4.804      ;
; 35.352 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.100      ; 4.757      ;
; 35.386 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.100      ; 4.723      ;
; 35.401 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.100      ; 4.708      ;
; 35.401 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.100      ; 4.708      ;
; 35.416 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.100      ; 4.693      ;
; 35.448 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.100      ; 4.661      ;
; 35.456 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.104      ; 4.657      ;
; 35.469 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.100      ; 4.640      ;
; 35.483 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.100      ; 4.626      ;
; 35.488 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.104      ; 4.625      ;
; 35.509 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.104      ; 4.604      ;
; 35.523 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.104      ; 4.590      ;
; 35.530 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.100      ; 4.579      ;
; 35.564 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.100      ; 4.545      ;
; 35.570 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.104      ; 4.543      ;
; 35.579 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.100      ; 4.530      ;
; 35.579 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.100      ; 4.530      ;
; 35.604 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.104      ; 4.509      ;
; 35.617 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.102      ; 4.494      ;
; 35.619 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.104      ; 4.494      ;
; 35.619 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.104      ; 4.494      ;
; 35.621 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.099      ; 4.487      ;
; 35.625 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.103      ; 4.487      ;
; 35.642 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.103      ; 4.470      ;
; 35.649 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.102      ; 4.462      ;
; 35.653 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.099      ; 4.455      ;
; 35.656 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.104      ; 4.457      ;
; 35.657 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.103      ; 4.455      ;
; 35.662 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.105      ; 4.452      ;
; 35.670 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.102      ; 4.441      ;
; 35.674 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.099      ; 4.434      ;
; 35.674 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.103      ; 4.438      ;
; 35.678 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.103      ; 4.434      ;
; 35.684 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.102      ; 4.427      ;
; 35.688 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.104      ; 4.425      ;
; 35.688 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.099      ; 4.420      ;
; 35.692 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.103      ; 4.420      ;
; 35.694 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.105      ; 4.420      ;
; 35.695 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.103      ; 4.417      ;
; 35.709 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.104      ; 4.404      ;
; 35.709 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.103      ; 4.403      ;
; 35.715 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.105      ; 4.399      ;
; 35.723 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.104      ; 4.390      ;
; 35.729 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.105      ; 4.385      ;
; 35.731 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.102      ; 4.380      ;
; 35.735 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.099      ; 4.373      ;
; 35.739 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.103      ; 4.373      ;
; 35.756 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.103      ; 4.356      ;
; 35.765 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.102      ; 4.346      ;
; 35.769 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.099      ; 4.339      ;
; 35.770 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.099      ; 4.338      ;
; 35.770 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.104      ; 4.343      ;
; 35.772 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.105      ; 4.342      ;
; 35.773 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.103      ; 4.339      ;
; 35.776 ; VGA_DRIVER:driver|line_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.105      ; 4.338      ;
; 35.780 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.102      ; 4.331      ;
; 35.780 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.102      ; 4.331      ;
; 35.782 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.109      ; 4.336      ;
; 35.784 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.099      ; 4.324      ;
; 35.784 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.099      ; 4.324      ;
; 35.788 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.103      ; 4.324      ;
; 35.788 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.103      ; 4.324      ;
; 35.790 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.103      ; 4.322      ;
; 35.802 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.099      ; 4.306      ;
; 35.804 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.104      ; 4.309      ;
; 35.804 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.105      ; 4.310      ;
; 35.805 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.103      ; 4.307      ;
; 35.805 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a11~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.103      ; 4.307      ;
; 35.810 ; VGA_DRIVER:driver|line_count[4] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.105      ; 4.304      ;
; 35.814 ; VGA_DRIVER:driver|line_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.109      ; 4.304      ;
; 35.819 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.104      ; 4.294      ;
; 35.819 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.104      ; 4.294      ;
; 35.823 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.099      ; 4.285      ;
; 35.825 ; VGA_DRIVER:driver|line_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.105      ; 4.289      ;
; 35.825 ; VGA_DRIVER:driver|line_count[6] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.105      ; 4.289      ;
; 35.825 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.105      ; 4.289      ;
; 35.827 ; VGA_DRIVER:driver|line_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.104      ; 4.286      ;
; 35.835 ; VGA_DRIVER:driver|line_count[5] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.109      ; 4.283      ;
; 35.837 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.099      ; 4.271      ;
; 35.839 ; VGA_DRIVER:driver|line_count[7] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a17~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.105      ; 4.275      ;
+--------+---------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                     ;
+--------+------------+----------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node              ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+----------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 39.097 ; Y_ADDR[8]  ; Y_ADDR[7]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.246     ; 2.310      ;
; 39.097 ; Y_ADDR[8]  ; Y_ADDR[6]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.246     ; 2.310      ;
; 39.097 ; Y_ADDR[8]  ; Y_ADDR[5]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.246     ; 2.310      ;
; 39.097 ; Y_ADDR[8]  ; Y_ADDR[4]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.246     ; 2.310      ;
; 39.097 ; Y_ADDR[8]  ; Y_ADDR[3]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.246     ; 2.310      ;
; 39.097 ; Y_ADDR[8]  ; Y_ADDR[2]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.246     ; 2.310      ;
; 39.097 ; Y_ADDR[8]  ; Y_ADDR[1]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.246     ; 2.310      ;
; 39.097 ; Y_ADDR[8]  ; Y_ADDR[0]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.246     ; 2.310      ;
; 39.230 ; Y_ADDR[2]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.164      ; 2.587      ;
; 39.244 ; Y_ADDR[4]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.164      ; 2.573      ;
; 39.282 ; Y_ADDR[4]  ; Y_ADDR[7]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.334      ;
; 39.282 ; Y_ADDR[4]  ; Y_ADDR[6]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.334      ;
; 39.282 ; Y_ADDR[4]  ; Y_ADDR[5]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.334      ;
; 39.282 ; Y_ADDR[4]  ; Y_ADDR[4]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.334      ;
; 39.282 ; Y_ADDR[4]  ; Y_ADDR[3]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.334      ;
; 39.282 ; Y_ADDR[4]  ; Y_ADDR[2]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.334      ;
; 39.282 ; Y_ADDR[4]  ; Y_ADDR[1]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.334      ;
; 39.282 ; Y_ADDR[4]  ; Y_ADDR[0]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.334      ;
; 39.298 ; Y_ADDR[8]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.045     ; 2.310      ;
; 39.307 ; Y_ADDR[5]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.164      ; 2.510      ;
; 39.365 ; W_EN       ; pixel_data_RGB332[5] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.164      ; 2.452      ;
; 39.427 ; Y_ADDR[8]  ; Y_ADDR[12]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.246     ; 1.980      ;
; 39.427 ; Y_ADDR[8]  ; Y_ADDR[13]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.246     ; 1.980      ;
; 39.427 ; Y_ADDR[8]  ; Y_ADDR[14]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.246     ; 1.980      ;
; 39.427 ; Y_ADDR[8]  ; Y_ADDR[11]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.246     ; 1.980      ;
; 39.427 ; Y_ADDR[8]  ; Y_ADDR[10]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.246     ; 1.980      ;
; 39.427 ; Y_ADDR[8]  ; Y_ADDR[9]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.246     ; 1.980      ;
; 39.451 ; Y_ADDR[5]  ; Y_ADDR[7]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.165      ;
; 39.451 ; Y_ADDR[5]  ; Y_ADDR[6]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.165      ;
; 39.451 ; Y_ADDR[5]  ; Y_ADDR[5]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.165      ;
; 39.451 ; Y_ADDR[5]  ; Y_ADDR[4]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.165      ;
; 39.451 ; Y_ADDR[5]  ; Y_ADDR[3]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.165      ;
; 39.451 ; Y_ADDR[5]  ; Y_ADDR[2]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.165      ;
; 39.451 ; Y_ADDR[5]  ; Y_ADDR[1]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.165      ;
; 39.451 ; Y_ADDR[5]  ; Y_ADDR[0]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.165      ;
; 39.529 ; Y_ADDR[9]  ; Y_ADDR[7]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.087      ;
; 39.529 ; Y_ADDR[9]  ; Y_ADDR[6]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.087      ;
; 39.529 ; Y_ADDR[9]  ; Y_ADDR[5]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.087      ;
; 39.529 ; Y_ADDR[9]  ; Y_ADDR[4]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.087      ;
; 39.529 ; Y_ADDR[9]  ; Y_ADDR[3]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.087      ;
; 39.529 ; Y_ADDR[9]  ; Y_ADDR[2]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.087      ;
; 39.529 ; Y_ADDR[9]  ; Y_ADDR[1]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.087      ;
; 39.529 ; Y_ADDR[9]  ; Y_ADDR[0]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.087      ;
; 39.589 ; Y_ADDR[7]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.164      ; 2.228      ;
; 39.602 ; Y_ADDR[10] ; Y_ADDR[7]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.014      ;
; 39.602 ; Y_ADDR[10] ; Y_ADDR[6]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.014      ;
; 39.602 ; Y_ADDR[10] ; Y_ADDR[5]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.014      ;
; 39.602 ; Y_ADDR[10] ; Y_ADDR[4]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.014      ;
; 39.602 ; Y_ADDR[10] ; Y_ADDR[3]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.014      ;
; 39.602 ; Y_ADDR[10] ; Y_ADDR[2]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.014      ;
; 39.602 ; Y_ADDR[10] ; Y_ADDR[1]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.014      ;
; 39.602 ; Y_ADDR[10] ; Y_ADDR[0]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.014      ;
; 39.612 ; Y_ADDR[4]  ; Y_ADDR[12]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.004      ;
; 39.612 ; Y_ADDR[4]  ; Y_ADDR[13]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.004      ;
; 39.612 ; Y_ADDR[4]  ; Y_ADDR[14]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.004      ;
; 39.612 ; Y_ADDR[4]  ; Y_ADDR[11]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.004      ;
; 39.612 ; Y_ADDR[4]  ; Y_ADDR[10]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.004      ;
; 39.612 ; Y_ADDR[4]  ; Y_ADDR[9]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.004      ;
; 39.669 ; Y_ADDR[11] ; Y_ADDR[7]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.947      ;
; 39.669 ; Y_ADDR[11] ; Y_ADDR[6]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.947      ;
; 39.669 ; Y_ADDR[11] ; Y_ADDR[5]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.947      ;
; 39.669 ; Y_ADDR[11] ; Y_ADDR[4]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.947      ;
; 39.669 ; Y_ADDR[11] ; Y_ADDR[3]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.947      ;
; 39.669 ; Y_ADDR[11] ; Y_ADDR[2]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.947      ;
; 39.669 ; Y_ADDR[11] ; Y_ADDR[1]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.947      ;
; 39.669 ; Y_ADDR[11] ; Y_ADDR[0]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.947      ;
; 39.671 ; Y_ADDR[2]  ; Y_ADDR[7]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.945      ;
; 39.678 ; Y_ADDR[1]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.164      ; 2.139      ;
; 39.685 ; Y_ADDR[6]  ; Y_ADDR[7]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.931      ;
; 39.685 ; Y_ADDR[6]  ; Y_ADDR[6]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.931      ;
; 39.685 ; Y_ADDR[6]  ; Y_ADDR[5]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.931      ;
; 39.685 ; Y_ADDR[6]  ; Y_ADDR[4]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.931      ;
; 39.685 ; Y_ADDR[6]  ; Y_ADDR[3]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.931      ;
; 39.685 ; Y_ADDR[6]  ; Y_ADDR[2]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.931      ;
; 39.685 ; Y_ADDR[6]  ; Y_ADDR[1]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.931      ;
; 39.685 ; Y_ADDR[6]  ; Y_ADDR[0]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.931      ;
; 39.688 ; Y_ADDR[2]  ; Y_ADDR[6]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.928      ;
; 39.704 ; Y_ADDR[0]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.164      ; 2.113      ;
; 39.730 ; Y_ADDR[9]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.164      ; 2.087      ;
; 39.732 ; Y_ADDR[3]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.164      ; 2.085      ;
; 39.734 ; Y_ADDR[2]  ; Y_ADDR[2]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.882      ;
; 39.759 ; Y_ADDR[7]  ; Y_ADDR[7]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.857      ;
; 39.759 ; Y_ADDR[7]  ; Y_ADDR[6]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.857      ;
; 39.759 ; Y_ADDR[7]  ; Y_ADDR[5]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.857      ;
; 39.759 ; Y_ADDR[7]  ; Y_ADDR[4]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.857      ;
; 39.759 ; Y_ADDR[7]  ; Y_ADDR[3]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.857      ;
; 39.759 ; Y_ADDR[7]  ; Y_ADDR[2]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.857      ;
; 39.759 ; Y_ADDR[7]  ; Y_ADDR[1]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.857      ;
; 39.759 ; Y_ADDR[7]  ; Y_ADDR[0]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.857      ;
; 39.761 ; Y_ADDR[6]  ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.164      ; 2.056      ;
; 39.781 ; Y_ADDR[5]  ; Y_ADDR[12]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.835      ;
; 39.781 ; Y_ADDR[5]  ; Y_ADDR[13]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.835      ;
; 39.781 ; Y_ADDR[5]  ; Y_ADDR[14]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.835      ;
; 39.781 ; Y_ADDR[5]  ; Y_ADDR[11]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.835      ;
; 39.781 ; Y_ADDR[5]  ; Y_ADDR[10]           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.835      ;
; 39.781 ; Y_ADDR[5]  ; Y_ADDR[9]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.835      ;
; 39.803 ; Y_ADDR[10] ; Y_ADDR[8]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; 0.164      ; 2.014      ;
; 39.814 ; Y_ADDR[14] ; Y_ADDR[7]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.802      ;
; 39.814 ; Y_ADDR[14] ; Y_ADDR[6]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.802      ;
; 39.814 ; Y_ADDR[14] ; Y_ADDR[5]            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 1.802      ;
+--------+------------+----------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+-------+------------+------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.194 ; W_EN       ; W_EN       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.304 ; Y_ADDR[14] ; Y_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; X_ADDR[14] ; X_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; X_ADDR[5]  ; X_ADDR[5]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Y_ADDR[12] ; Y_ADDR[12] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Y_ADDR[13] ; Y_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Y_ADDR[10] ; Y_ADDR[10] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; X_ADDR[13] ; X_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; X_ADDR[12] ; X_ADDR[12] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; X_ADDR[10] ; X_ADDR[10] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; X_ADDR[7]  ; X_ADDR[7]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Y_ADDR[11] ; Y_ADDR[11] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; X_ADDR[4]  ; X_ADDR[4]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; X_ADDR[3]  ; X_ADDR[3]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; X_ADDR[2]  ; X_ADDR[2]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; X_ADDR[1]  ; X_ADDR[1]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; X_ADDR[11] ; X_ADDR[11] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; X_ADDR[9]  ; X_ADDR[9]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; X_ADDR[8]  ; X_ADDR[8]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; X_ADDR[6]  ; X_ADDR[6]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.311 ; X_ADDR[0]  ; X_ADDR[0]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.372 ; Y_ADDR[9]  ; Y_ADDR[9]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.493      ;
; 0.390 ; W_EN       ; X_ADDR[0]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.510      ;
; 0.454 ; Y_ADDR[13] ; Y_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; X_ADDR[5]  ; X_ADDR[6]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; X_ADDR[13] ; X_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; Y_ADDR[11] ; Y_ADDR[12] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; X_ADDR[3]  ; X_ADDR[4]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; X_ADDR[1]  ; X_ADDR[2]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; X_ADDR[7]  ; X_ADDR[8]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; X_ADDR[11] ; X_ADDR[12] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; X_ADDR[9]  ; X_ADDR[10] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.463 ; Y_ADDR[12] ; Y_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; Y_ADDR[10] ; Y_ADDR[11] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; X_ADDR[4]  ; X_ADDR[5]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; X_ADDR[12] ; X_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; X_ADDR[2]  ; X_ADDR[3]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; X_ADDR[0]  ; X_ADDR[1]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; X_ADDR[10] ; X_ADDR[11] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; X_ADDR[6]  ; X_ADDR[7]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; X_ADDR[8]  ; X_ADDR[9]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; Y_ADDR[12] ; Y_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; Y_ADDR[10] ; Y_ADDR[12] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; X_ADDR[4]  ; X_ADDR[6]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; X_ADDR[12] ; X_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; X_ADDR[2]  ; X_ADDR[4]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; X_ADDR[0]  ; X_ADDR[2]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; X_ADDR[10] ; X_ADDR[12] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; X_ADDR[6]  ; X_ADDR[8]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; X_ADDR[8]  ; X_ADDR[10] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.517 ; X_ADDR[5]  ; X_ADDR[7]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; Y_ADDR[11] ; Y_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; X_ADDR[3]  ; X_ADDR[5]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; X_ADDR[1]  ; X_ADDR[3]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; X_ADDR[7]  ; X_ADDR[9]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; X_ADDR[11] ; X_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; X_ADDR[9]  ; X_ADDR[11] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; X_ADDR[5]  ; X_ADDR[8]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; Y_ADDR[9]  ; Y_ADDR[10] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; Y_ADDR[11] ; Y_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; X_ADDR[3]  ; X_ADDR[6]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; X_ADDR[1]  ; X_ADDR[4]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; X_ADDR[7]  ; X_ADDR[10] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; X_ADDR[11] ; X_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; X_ADDR[9]  ; X_ADDR[12] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.529 ; Y_ADDR[10] ; Y_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; X_ADDR[4]  ; X_ADDR[7]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; X_ADDR[2]  ; X_ADDR[5]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; X_ADDR[0]  ; X_ADDR[3]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; X_ADDR[10] ; X_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; X_ADDR[6]  ; X_ADDR[9]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; X_ADDR[8]  ; X_ADDR[11] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; Y_ADDR[10] ; Y_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; X_ADDR[4]  ; X_ADDR[8]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; X_ADDR[2]  ; X_ADDR[6]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; X_ADDR[0]  ; X_ADDR[4]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; X_ADDR[10] ; X_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; X_ADDR[6]  ; X_ADDR[10] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; X_ADDR[8]  ; X_ADDR[12] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.542 ; W_EN       ; X_ADDR[1]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.662      ;
; 0.545 ; W_EN       ; X_ADDR[2]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.665      ;
; 0.583 ; X_ADDR[5]  ; X_ADDR[9]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.703      ;
; 0.584 ; Y_ADDR[9]  ; Y_ADDR[11] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.705      ;
; 0.584 ; X_ADDR[3]  ; X_ADDR[7]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.704      ;
; 0.584 ; X_ADDR[1]  ; X_ADDR[5]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.704      ;
; 0.584 ; X_ADDR[7]  ; X_ADDR[11] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.704      ;
; 0.585 ; X_ADDR[9]  ; X_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.705      ;
; 0.586 ; X_ADDR[5]  ; X_ADDR[10] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.587 ; Y_ADDR[9]  ; Y_ADDR[12] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.708      ;
; 0.587 ; X_ADDR[3]  ; X_ADDR[8]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.587 ; X_ADDR[1]  ; X_ADDR[6]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.587 ; X_ADDR[7]  ; X_ADDR[12] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.588 ; X_ADDR[9]  ; X_ADDR[14] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.596 ; X_ADDR[4]  ; X_ADDR[9]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.716      ;
; 0.596 ; X_ADDR[2]  ; X_ADDR[7]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.716      ;
; 0.596 ; X_ADDR[0]  ; X_ADDR[5]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.716      ;
; 0.597 ; X_ADDR[6]  ; X_ADDR[11] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.717      ;
; 0.597 ; X_ADDR[8]  ; X_ADDR[13] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.717      ;
; 0.599 ; X_ADDR[4]  ; X_ADDR[10] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.719      ;
; 0.599 ; X_ADDR[2]  ; X_ADDR[8]  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.719      ;
+-------+------------+------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                 ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.211 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 0.492      ;
; 0.229 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 0.510      ;
; 0.237 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 0.518      ;
; 0.287 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a16~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 0.584      ;
; 0.308 ; VGA_DRIVER:driver|line_count[9]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; VGA_DRIVER:driver|line_count[8]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[1]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[1]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.313 ; VGA_DRIVER:driver|pixel_count[9] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.433      ;
; 0.314 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; VGA_DRIVER:driver|pixel_count[8] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.435      ;
; 0.317 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.323 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[0]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.443      ;
; 0.324 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 0.605      ;
; 0.326 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[0]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.446      ;
; 0.367 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.650      ;
; 0.369 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.489      ;
; 0.370 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 0.647      ;
; 0.376 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 0.656      ;
; 0.378 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.661      ;
; 0.378 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.498      ;
; 0.379 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.663      ;
; 0.379 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 0.656      ;
; 0.381 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.666      ;
; 0.383 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.667      ;
; 0.383 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 0.660      ;
; 0.387 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 0.667      ;
; 0.387 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.180      ; 0.671      ;
; 0.388 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.179      ; 0.671      ;
; 0.388 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.673      ;
; 0.390 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.675      ;
; 0.396 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.681      ;
; 0.397 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.682      ;
; 0.458 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.580      ;
; 0.463 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.584      ;
; 0.468 ; VGA_DRIVER:driver|line_count[8]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[1]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.591      ;
; 0.472 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.593      ;
; 0.473 ; VGA_DRIVER:driver|pixel_count[8] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.593      ;
; 0.473 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.593      ;
; 0.473 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.593      ;
; 0.473 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[2]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.593      ;
; 0.475 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[1]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.595      ;
; 0.475 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.595      ;
; 0.476 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.596      ;
; 0.476 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.596      ;
; 0.476 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.596      ;
; 0.478 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[2]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.598      ;
; 0.478 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.598      ;
; 0.484 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.173      ; 0.761      ;
; 0.518 ; VGA_DRIVER:driver|line_count[3]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.638      ;
; 0.521 ; VGA_DRIVER:driver|line_count[7]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.809      ;
; 0.525 ; VGA_DRIVER:driver|pixel_count[1] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; VGA_DRIVER:driver|line_count[1]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.646      ;
; 0.526 ; VGA_DRIVER:driver|pixel_count[3] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.646      ;
; 0.527 ; VGA_DRIVER:driver|pixel_count[7] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; VGA_DRIVER:driver|pixel_count[5] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.647      ;
; 0.529 ; VGA_DRIVER:driver|line_count[5]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.649      ;
; 0.534 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[5]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.176      ; 0.815      ;
; 0.535 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[5]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.655      ;
; 0.536 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[3]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.656      ;
; 0.537 ; VGA_DRIVER:driver|pixel_count[2] ; VGA_DRIVER:driver|pixel_count[6]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.657      ;
; 0.538 ; VGA_DRIVER:driver|line_count[2]  ; VGA_DRIVER:driver|line_count[6]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.658      ;
; 0.539 ; VGA_DRIVER:driver|pixel_count[1] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a22~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.189      ; 0.832      ;
; 0.539 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[7]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.659      ;
; 0.539 ; VGA_DRIVER:driver|line_count[6]  ; VGA_DRIVER:driver|line_count[9]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.659      ;
; 0.539 ; VGA_DRIVER:driver|pixel_count[0] ; VGA_DRIVER:driver|pixel_count[4]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.659      ;
; 0.539 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[7]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.659      ;
; 0.541 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[3]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.661      ;
; 0.541 ; VGA_DRIVER:driver|pixel_count[6] ; VGA_DRIVER:driver|pixel_count[9]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.661      ;
; 0.542 ; VGA_DRIVER:driver|pixel_count[4] ; VGA_DRIVER:driver|pixel_count[8]                                                                           ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.662      ;
; 0.542 ; VGA_DRIVER:driver|line_count[4]  ; VGA_DRIVER:driver|line_count[8]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.662      ;
; 0.543 ; VGA_DRIVER:driver|pixel_count[2] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.839      ;
; 0.544 ; VGA_DRIVER:driver|line_count[0]  ; VGA_DRIVER:driver|line_count[4]                                                                            ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.664      ;
; 0.547 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.832      ;
; 0.551 ; VGA_DRIVER:driver|pixel_count[0] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.847      ;
; 0.551 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~portb_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.192      ; 0.847      ;
; 0.554 ; VGA_DRIVER:driver|pixel_count[3] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~portb_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.839      ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                              ;
+-------+------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                                                                                                    ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.720 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.568      ; 2.470      ;
; 0.720 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.566      ; 2.468      ;
; 0.720 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.566      ; 2.468      ;
; 0.720 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.565      ; 2.467      ;
; 0.727 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.567      ; 2.476      ;
; 0.727 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.565      ; 2.474      ;
; 0.727 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.565      ; 2.474      ;
; 0.743 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.559      ; 2.484      ;
; 0.745 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.567      ; 2.494      ;
; 0.745 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.560      ; 2.487      ;
; 0.745 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.565      ; 2.492      ;
; 0.748 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.560      ; 2.490      ;
; 0.750 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.560      ; 2.492      ;
; 0.752 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.568      ; 2.502      ;
; 0.752 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.566      ; 2.500      ;
; 0.752 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.566      ; 2.500      ;
; 0.756 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a8~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.566      ; 2.504      ;
; 0.760 ; W_EN       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.567      ; 2.509      ;
; 0.760 ; W_EN       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.565      ; 2.507      ;
; 0.760 ; W_EN       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.565      ; 2.507      ;
; 0.760 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.567      ; 2.509      ;
; 0.760 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.565      ; 2.507      ;
; 0.760 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.565      ; 2.507      ;
; 0.766 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.565      ; 2.513      ;
; 0.766 ; Y_ADDR[10] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.568      ; 2.516      ;
; 0.766 ; Y_ADDR[10] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.566      ; 2.514      ;
; 0.766 ; Y_ADDR[10] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.566      ; 2.514      ;
; 0.768 ; W_EN       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.566      ; 2.516      ;
; 0.768 ; W_EN       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.564      ; 2.514      ;
; 0.768 ; W_EN       ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.564      ; 2.514      ;
; 0.770 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.559      ; 2.511      ;
; 0.770 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.565      ; 2.517      ;
; 0.771 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a7~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.559      ; 2.512      ;
; 0.773 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.559      ; 2.514      ;
; 0.773 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.565      ; 2.520      ;
; 0.773 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.560      ; 2.515      ;
; 0.774 ; Y_ADDR[10] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.567      ; 2.523      ;
; 0.774 ; Y_ADDR[10] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.565      ; 2.521      ;
; 0.774 ; Y_ADDR[10] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.565      ; 2.521      ;
; 0.776 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.554      ; 2.512      ;
; 0.776 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a18~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.560      ; 2.518      ;
; 0.778 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a23~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.560      ; 2.520      ;
; 0.778 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.568      ; 2.528      ;
; 0.778 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.566      ; 2.526      ;
; 0.778 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.566      ; 2.526      ;
; 0.779 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.559      ; 2.520      ;
; 0.780 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.563      ; 2.525      ;
; 0.782 ; Y_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.563      ; 2.527      ;
; 0.783 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.557      ; 2.522      ;
; 0.783 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.558      ; 2.523      ;
; 0.783 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.567      ; 2.532      ;
; 0.783 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.565      ; 2.530      ;
; 0.783 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.565      ; 2.530      ;
; 0.784 ; Y_ADDR[10] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.565      ; 2.531      ;
; 0.786 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.567      ; 2.535      ;
; 0.786 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.565      ; 2.533      ;
; 0.786 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.565      ; 2.533      ;
; 0.787 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a21~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.555      ; 2.524      ;
; 0.787 ; Y_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.568      ; 2.537      ;
; 0.787 ; Y_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.566      ; 2.535      ;
; 0.787 ; Y_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.566      ; 2.535      ;
; 0.788 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.559      ; 2.529      ;
; 0.791 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.563      ; 2.536      ;
; 0.791 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.566      ; 2.539      ;
; 0.791 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.564      ; 2.537      ;
; 0.791 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.564      ; 2.537      ;
; 0.794 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.559      ; 2.535      ;
; 0.794 ; Y_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.564      ; 2.540      ;
; 0.795 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.563      ; 2.540      ;
; 0.795 ; Y_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_datain_reg0   ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.567      ; 2.544      ;
; 0.795 ; Y_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.565      ; 2.542      ;
; 0.795 ; Y_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a9~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.565      ; 2.542      ;
; 0.796 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a24~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.565      ; 2.543      ;
; 0.796 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.565      ; 2.543      ;
; 0.797 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a14~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.559      ; 2.538      ;
; 0.797 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a20~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.551      ; 2.530      ;
; 0.798 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.564      ; 2.544      ;
; 0.798 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a15~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.559      ; 2.539      ;
; 0.801 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.564      ; 2.547      ;
; 0.801 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.564      ; 2.547      ;
; 0.801 ; Y_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.564      ; 2.547      ;
; 0.801 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.564      ; 2.547      ;
; 0.801 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a3~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.559      ; 2.542      ;
; 0.802 ; Y_ADDR[6]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a5~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.564      ; 2.548      ;
; 0.803 ; X_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a19~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.559      ; 2.544      ;
; 0.804 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a13~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.554      ; 2.540      ;
; 0.805 ; X_ADDR[14] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.567      ; 2.554      ;
; 0.805 ; X_ADDR[14] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.565      ; 2.552      ;
; 0.805 ; X_ADDR[14] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.565      ; 2.552      ;
; 0.805 ; Y_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.565      ; 2.552      ;
; 0.807 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.559      ; 2.548      ;
; 0.809 ; Y_ADDR[10] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a0~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.563      ; 2.554      ;
; 0.811 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a12~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.557      ; 2.550      ;
; 0.811 ; Y_ADDR[4]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a4~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.558      ; 2.551      ;
; 0.812 ; Y_ADDR[9]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a2~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.559      ; 2.553      ;
; 0.812 ; Y_ADDR[10] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a6~porta_we_reg        ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.564      ; 2.558      ;
; 0.813 ; Y_ADDR[0]  ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a1~porta_address_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.565      ; 2.560      ;
; 0.813 ; X_ADDR[13] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_datain_reg0  ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.567      ; 2.562      ;
; 0.813 ; X_ADDR[13] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_we_reg       ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.565      ; 2.560      ;
; 0.813 ; X_ADDR[13] ; Dual_Port_RAM_M9K:mem|altsyncram:mem_rtl_0|altsyncram_j5f1:auto_generated|ram_block1a10~porta_address_reg0 ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.008        ; 1.565      ; 2.560      ;
+-------+------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                      ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                           ; -3.537   ; 0.194 ; N/A      ; N/A     ; 9.208               ;
;  CLOCK_50                                                  ; -3.537   ; 0.720 ; N/A      ; N/A     ; 9.208               ;
;  sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 37.256   ; 0.194 ; N/A      ; N/A     ; 20.576              ;
;  sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 31.327   ; 0.211 ; N/A      ; N/A     ; 19.743              ;
; Design-wide TNS                                            ; -249.774 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                  ; -249.774 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin          ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; GPIO_0_D[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[18] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[19] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[20] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[21] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[22] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[23] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[24] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[25] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[26] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[27] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[28] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[29] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[30] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[31] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[32] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[33] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------+
; Input Transition Times                                          ;
+--------------+--------------+-----------------+-----------------+
; Pin          ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------+--------------+-----------------+-----------------+
; GPIO_1_D[0]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[1]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[2]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[3]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[4]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[5]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[6]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[7]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[9]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[11] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[13] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[15] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[17] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[19] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[21] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[23] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[25] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[26] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[27] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[28] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[29] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[30] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[31] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[32] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[33] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[24] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[22] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[20] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[18] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[12] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[10] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[8]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[16] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[14] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+--------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO_0_D[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0_D[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[24] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[25] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[26] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[27] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0_D[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[33] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO_0_D[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0_D[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[24] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[25] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[26] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[27] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0_D[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[33] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO_0_D[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0_D[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[24] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[25] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[26] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[27] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0_D[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[33] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                  ; 50630    ; 0        ; 0        ; 0        ;
; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 429      ; 0        ; 0        ; 0        ;
; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 18758    ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                  ; 50630    ; 0        ; 0        ; 0        ;
; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 429      ; 0        ; 0        ; 0        ;
; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 18758    ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 58    ; 58   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 160   ; 160  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                            ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; Target                                                    ; Clock                                                     ; Type      ; Status      ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; CLOCK_50                                                  ; CLOCK_50                                                  ; Base      ; Constrained ;
; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; GPIO_1_D[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; GPIO_0_D[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; GPIO_1_D[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_1_D[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; GPIO_0_D[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_D[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Oct 29 22:17:18 2018
Info: Command: quartus_sta DE0_NANO -c DE0_NANO
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'DE0_NANO.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {sweetPLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0]} {sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {sweetPLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1]} {sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.537
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.537            -249.774 CLOCK_50 
    Info (332119):    31.327               0.000 sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    37.256               0.000 sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.361
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.361               0.000 sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.397               0.000 sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.476               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.488
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.488               0.000 CLOCK_50 
    Info (332119):    19.747               0.000 sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    20.580               0.000 sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.053
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.053            -213.842 CLOCK_50 
    Info (332119):    32.283               0.000 sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    37.722               0.000 sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.320
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.320               0.000 sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.389               0.000 sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.443               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.489
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.489               0.000 CLOCK_50 
    Info (332119):    19.743               0.000 sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    20.576               0.000 sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.454
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.454             -88.112 CLOCK_50 
    Info (332119):    34.976               0.000 sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    39.097               0.000 sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.194
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.194               0.000 sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.211               0.000 sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.720               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.208
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.208               0.000 CLOCK_50 
    Info (332119):    19.754               0.000 sweetPLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    20.615               0.000 sweetPLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 669 megabytes
    Info: Processing ended: Mon Oct 29 22:17:20 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


