// Seed: 1100627647
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = 1;
endmodule
module module_1 (
    output tri id_0,
    output tri id_1,
    input supply0 id_2,
    input wor id_3,
    input uwire id_4,
    output wand id_5,
    output uwire id_6,
    output wor id_7
);
  assign id_1 = id_2;
  id_9(
      .id_0(id_0), .id_1(id_2), .id_2(1 ~^ id_0)
  );
  wire id_10;
  assign id_0 = id_4;
  wire id_11;
  initial begin
    wait (1 - 1'b0);
  end
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11, id_10, id_11, id_10
  );
endmodule
