

================================================================
== Vitis HLS Report for 'scoring_product_Pipeline_VITIS_LOOP_15_1'
================================================================
* Date:           Wed Mar 27 18:58:10 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_scoring
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       15|        ?|  49.995 ns|         ?|   15|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_15_1  |       13|        ?|        14|          7|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       69|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      124|    -|
|Register             |        -|     -|      233|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      233|      193|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_1_fu_116_p2                     |         +|   0|  0|  38|          31|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |icmp_ln15_fu_110_p2               |      icmp|   0|  0|  19|          31|          31|
    |ap_block_state2_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  69|          71|          42|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |add5_i_fu_54                  |   9|          2|   32|         64|
    |ap_NS_fsm                     |  43|          8|    1|          8|
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_sig_allocacmp_add5_i_load  |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_load       |   9|          2|   31|         62|
    |i_fu_50                       |   9|          2|   31|         62|
    |in1_stream_blk_n              |   9|          2|    1|          2|
    |in2_stream_blk_n              |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 124|         26|  132|        270|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add5_i_fu_54                 |  32|   0|   32|          0|
    |add_i_reg_200                |  32|   0|   32|          0|
    |ap_CS_fsm                    |   7|   0|    7|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_1_reg_165                  |  31|   0|   31|          0|
    |i_fu_50                      |  31|   0|   31|          0|
    |icmp_ln15_reg_161            |   1|   0|    1|          0|
    |in1_stream_read_reg_170      |  32|   0|   32|          0|
    |in2_stream_read_reg_175      |  32|   0|   32|          0|
    |mul_i_reg_190                |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 233|   0|  233|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_ext_blocking_n          |  out|    1|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_str_blocking_n          |  out|    1|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|ap_int_blocking_n          |  out|    1|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|grp_fu_90_p_din0           |  out|   32|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|grp_fu_90_p_din1           |  out|   32|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|grp_fu_90_p_opcode         |  out|    2|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|grp_fu_90_p_dout0          |   in|   32|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|grp_fu_90_p_ce             |  out|    1|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|grp_fu_94_p_din0           |  out|   32|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|grp_fu_94_p_din1           |  out|   32|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|grp_fu_94_p_dout0          |   in|   32|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|grp_fu_94_p_ce             |  out|    1|  ap_ctrl_hs|  scoring_product_Pipeline_VITIS_LOOP_15_1|  return value|
|result_load                |   in|   32|     ap_none|                               result_load|        scalar|
|size                       |   in|   31|     ap_none|                                      size|        scalar|
|add5_i_out                 |  out|   32|      ap_vld|                                add5_i_out|       pointer|
|add5_i_out_ap_vld          |  out|    1|      ap_vld|                                add5_i_out|       pointer|
|in1_stream_dout            |   in|   32|     ap_fifo|                                in1_stream|       pointer|
|in1_stream_num_data_valid  |   in|    2|     ap_fifo|                                in1_stream|       pointer|
|in1_stream_fifo_cap        |   in|    2|     ap_fifo|                                in1_stream|       pointer|
|in1_stream_empty_n         |   in|    1|     ap_fifo|                                in1_stream|       pointer|
|in1_stream_read            |  out|    1|     ap_fifo|                                in1_stream|       pointer|
|in2_stream_dout            |   in|   32|     ap_fifo|                                in2_stream|       pointer|
|in2_stream_num_data_valid  |   in|    2|     ap_fifo|                                in2_stream|       pointer|
|in2_stream_fifo_cap        |   in|    2|     ap_fifo|                                in2_stream|       pointer|
|in2_stream_empty_n         |   in|    1|     ap_fifo|                                in2_stream|       pointer|
|in2_stream_read            |  out|    1|     ap_fifo|                                in2_stream|       pointer|
+---------------------------+-----+-----+------------+------------------------------------------+--------------+

