SCHM0106

HEADER
{
 FREEID 3327
 VARIABLES
 {
  #ARCHITECTURE="insidePipeline"
  #BLOCKTABLE_FILE=""
  #BLOCKTABLE_INCLUDED="1"
  #DEFAULT_RANGE0="<range<index=\"0\"><name=\"bus1247\"><left=\"7\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE1="<range<index=\"0\"><name=\"bus1792\"><left=\"7\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE2="<range<index=\"0\"><name=\"bus2121\"><left=\"7\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE3="<range<index=\"0\"><name=\"initinsts\"><left=\"\"><direction=\"unconstrained\"><right=\"\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE4="<range<index=\"0\"><name=\"net1425\"><left=\"15\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE5="<range<index=\"0\"><name=\"net1429\"><left=\"15\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #ENTITY="Fub2"
  #LANGUAGE="VHDL"
  AUTHOR=""
  COMPANY=""
  CREATIONDATE="7/9/2023"
  PAGECOUNT="2"
  TITLE=""
 }
 SYMBOL "#default" "DecoderUnit2" "DecoderUnit2"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #HDL_ENTRIES=
"library ieee,Pipeline;\n"+
"use ieee.std_logic_1164.all,Pipeline.p_avg.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1688963268"
    #MODIFIED_USEC="650264"
    #NAME="DecoderUnit2"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8d04d426-6c93-4d79-a2fb-8432b57ae122"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,420,1120)
    FREEID 78
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,400,1120)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,48,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,124,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,39,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,40,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,228,41,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,268,42,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,308,219,332)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,348,206,372)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,388,177,412)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,428,246,452)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (214,28,395,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (214,68,395,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (262,108,395,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (266,148,395,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (273,188,395,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (69,228,395,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 34
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (172,268,395,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 36
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (209,308,395,332)
     ALIGN 4
     MARGINS (1,1)
     PARENT 38
    }
    TEXT  41, 0, 0
    {
     TEXT "$#NAME"
     RECT (196,348,395,372)
     ALIGN 4
     MARGINS (1,1)
     PARENT 40
    }
    TEXT  43, 0, 0
    {
     TEXT "$#NAME"
     RECT (316,388,395,412)
     ALIGN 4
     MARGINS (1,1)
     PARENT 42
    }
    TEXT  45, 0, 0
    {
     TEXT "$#NAME"
     RECT (304,428,395,452)
     ALIGN 4
     MARGINS (1,1)
     PARENT 44
    }
    TEXT  47, 0, 0
    {
     TEXT "$#NAME"
     RECT (275,468,395,492)
     ALIGN 4
     MARGINS (1,1)
     PARENT 46
    }
    TEXT  49, 0, 0
    {
     TEXT "$#NAME"
     RECT (276,508,395,532)
     ALIGN 4
     MARGINS (1,1)
     PARENT 48
    }
    TEXT  51, 0, 0
    {
     TEXT "$#NAME"
     RECT (254,548,395,572)
     ALIGN 4
     MARGINS (1,1)
     PARENT 50
    }
    TEXT  53, 0, 0
    {
     TEXT "$#NAME"
     RECT (254,588,395,612)
     ALIGN 4
     MARGINS (1,1)
     PARENT 52
    }
    TEXT  55, 0, 0
    {
     TEXT "$#NAME"
     RECT (292,628,395,652)
     ALIGN 4
     MARGINS (1,1)
     PARENT 54
    }
    TEXT  57, 0, 0
    {
     TEXT "$#NAME"
     RECT (241,668,395,692)
     ALIGN 4
     MARGINS (1,1)
     PARENT 56
    }
    TEXT  59, 0, 0
    {
     TEXT "$#NAME"
     RECT (208,708,395,732)
     ALIGN 4
     MARGINS (1,1)
     PARENT 58
    }
    TEXT  61, 0, 0
    {
     TEXT "$#NAME"
     RECT (282,748,395,772)
     ALIGN 4
     MARGINS (1,1)
     PARENT 60
    }
    TEXT  63, 0, 0
    {
     TEXT "$#NAME"
     RECT (230,788,395,812)
     ALIGN 4
     MARGINS (1,1)
     PARENT 62
    }
    TEXT  65, 0, 0
    {
     TEXT "$#NAME"
     RECT (261,828,395,852)
     ALIGN 4
     MARGINS (1,1)
     PARENT 64
    }
    TEXT  67, 0, 0
    {
     TEXT "$#NAME"
     RECT (355,868,395,892)
     ALIGN 4
     MARGINS (1,1)
     PARENT 66
    }
    TEXT  69, 0, 0
    {
     TEXT "$#NAME"
     RECT (354,908,395,932)
     ALIGN 4
     MARGINS (1,1)
     PARENT 68
    }
    TEXT  71, 0, 0
    {
     TEXT "$#NAME"
     RECT (353,948,395,972)
     ALIGN 4
     MARGINS (1,1)
     PARENT 70
    }
    TEXT  73, 0, 0
    {
     TEXT "$#NAME"
     RECT (352,988,395,1012)
     ALIGN 4
     MARGINS (1,1)
     PARENT 72
    }
    TEXT  75, 0, 0
    {
     TEXT "$#NAME"
     RECT (121,1028,395,1052)
     ALIGN 4
     MARGINS (1,1)
     PARENT 74
    }
    TEXT  77, 0, 0
    {
     TEXT "$#NAME"
     RECT (291,1068,395,1092)
     ALIGN 4
     MARGINS (1,1)
     PARENT 76
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rst"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="RegWriteIn"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="Z"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="N"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="C"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="O"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="Instruction(CPUSize-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="PC_next(CPUSize-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="writeRegister(3:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,440)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="writeDataIN(CPUSize-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (420,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="Read1(CPUSize-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (420,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="Read2(CPUSize-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (420,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="RDregister(3:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (420,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="Rsregister(3:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (420,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="WriteReg(3:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (420,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="SigneExtendedAddress(CPUSize-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (420,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="ShiftedData(CPUSize-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (420,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="BranchDest(CPUSize-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  40, 0, 0
    {
     COORD (420,360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="JumpingDest(CPUSize-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  42, 0, 0
    {
     COORD (420,400)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="JumpOut"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  44, 0, 0
    {
     COORD (420,440)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="BranchOut"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  46, 0, 0
    {
     COORD (420,480)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemReadOut"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  48, 0, 0
    {
     COORD (420,520)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemWriteOut"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  50, 0, 0
    {
     COORD (420,560)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="AlUSrcOut1(1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  52, 0, 0
    {
     COORD (420,600)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="AlUSrcOut2(1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  54, 0, 0
    {
     COORD (420,640)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="BAWriteOut"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  56, 0, 0
    {
     COORD (420,680)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemDataSRCOut"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  58, 0, 0
    {
     COORD (420,720)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemAddressSRCOut"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  60, 0, 0
    {
     COORD (420,760)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="RegWriteOut"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  62, 0, 0
    {
     COORD (420,800)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemtoRegOut(1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  64, 0, 0
    {
     COORD (420,840)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="ALUOpOut(3:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  66, 0, 0
    {
     COORD (420,880)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="Zout"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  68, 0, 0
    {
     COORD (420,920)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="Nout"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  70, 0, 0
    {
     COORD (420,960)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="Cout"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  72, 0, 0
    {
     COORD (420,1000)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="Oout"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  74, 0, 0
    {
     COORD (420,1040)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="MemCLRaddress(CPUSize-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  76, 0, 0
    {
     COORD (420,1080)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="ZandBranch"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "ExecuteUnit" "ExecuteUnit"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #HDL_ENTRIES=
"library ieee,Pipeline;\n"+
"use ieee.std_logic_1164.all,Pipeline.p_avg.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1688924915"
    #MODIFIED_USEC="260439"
    #NAME="ExecuteUnit"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="f952e28d-8faf-4c2b-9732-a12f7e08fa20"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,440,440)
    FREEID 34
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,420,440)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,48,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,206,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,206,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,351,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,228,248,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,268,145,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,308,145,332)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,348,98,372)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,388,121,412)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (234,28,415,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (208,68,415,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (372,108,415,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (373,148,415,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (375,188,415,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (374,228,415,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 32
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rst"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="Read1(CPUSize-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="Read2(CPUSize-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="SigneExtendedAddress(CPUSize-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="ShiftedData(CPUSize-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="AluSRC1(1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="AluSRC2(1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="BAWrite"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="AluOP(3:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (440,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="AluOut(CPUSize-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (440,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="Reg_data(CPUSize-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (440,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="Oout"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (440,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="Cout"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (440,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="Zout"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (440,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="Nout"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "EX_Mem_reg" "EX_Mem_reg"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #HDL_ENTRIES=
"library ieee,Pipeline;\n"+
"use ieee.std_logic_1164.all,Pipeline.p_avg.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1688925498"
    #MODIFIED_USEC="644011"
    #NAME="EX_Mem_reg"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="529f8db6-6714-44f4-a769-ae91b750b62b"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,440,680)
    FREEID 60
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,420,680)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,48,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,163,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,174,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,170,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,228,131,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,268,127,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,308,267,332)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,348,165,372)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,388,198,412)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,428,196,452)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,468,124,492)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,508,176,532)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,548,243,572)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,588,217,612)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,628,251,652)
     ALIGN 4
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (252,28,415,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 34
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (256,68,415,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 36
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (295,108,415,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 38
    }
    TEXT  41, 0, 0
    {
     TEXT "$#NAME"
     RECT (296,148,415,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 40
    }
    TEXT  43, 0, 0
    {
     TEXT "$#NAME"
     RECT (302,188,415,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 42
    }
    TEXT  45, 0, 0
    {
     TEXT "$#NAME"
     RECT (250,228,415,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 44
    }
    TEXT  47, 0, 0
    {
     TEXT "$#NAME"
     RECT (137,268,415,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 46
    }
    TEXT  49, 0, 0
    {
     TEXT "$#NAME"
     RECT (277,308,415,332)
     ALIGN 4
     MARGINS (1,1)
     PARENT 48
    }
    TEXT  51, 0, 0
    {
     TEXT "$#NAME"
     RECT (228,348,415,372)
     ALIGN 4
     MARGINS (1,1)
     PARENT 50
    }
    TEXT  53, 0, 0
    {
     TEXT "$#NAME"
     RECT (227,388,415,412)
     ALIGN 4
     MARGINS (1,1)
     PARENT 52
    }
    TEXT  55, 0, 0
    {
     TEXT "$#NAME"
     RECT (206,428,415,452)
     ALIGN 4
     MARGINS (1,1)
     PARENT 54
    }
    TEXT  57, 0, 0
    {
     TEXT "$#NAME"
     RECT (175,468,415,492)
     ALIGN 4
     MARGINS (1,1)
     PARENT 56
    }
    TEXT  59, 0, 0
    {
     TEXT "$#NAME"
     RECT (223,508,415,532)
     ALIGN 4
     MARGINS (1,1)
     PARENT 58
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rst"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="EX_MEM_Write"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="RDregisterIn(3:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="RsregisterIn(3:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MemReadIn"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MemWriteIn"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="MemCLRaddressIn(CPUSize-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MemDataSRCIn"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MemAddressSRCIn"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,440)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="WriteRegisterIn(3:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (0,480)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="RegWriteIn"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (0,520)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MemtoRegIn(1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (0,560)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="RD_DataIn(CPUSize-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (0,600)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="AluOut1(CPUSize-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (0,640)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="Reg_DataIn(CPUSize-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (440,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="RDregisterOut(3:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (440,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="RsregisterOut(3:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (440,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemReadOut"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  40, 0, 0
    {
     COORD (440,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemWriteOut"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  42, 0, 0
    {
     COORD (440,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="RegWriteOut"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  44, 0, 0
    {
     COORD (440,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemtoRegOut(1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  46, 0, 0
    {
     COORD (440,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="MemCLRaddressOut(CPUSize-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  48, 0, 0
    {
     COORD (440,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemDataSRCOut"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  50, 0, 0
    {
     COORD (440,360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemAddressSRCOut"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  52, 0, 0
    {
     COORD (440,400)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="WriteRegisterOut(3:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  54, 0, 0
    {
     COORD (440,440)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="RD_DataOut(CPUSize-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  56, 0, 0
    {
     COORD (440,480)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="Reg_DataOut(CPUSize-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  58, 0, 0
    {
     COORD (440,520)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="AluOut2(CPUSize-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "ID_EX_reg" "ID_EX_reg"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #HDL_ENTRIES=
"library ieee,work;\n"+
"use ieee.std_logic_1164.all,work.p_avg.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1688922357"
    #NAME="ID_EX_reg"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="6e07867c-a2a8-49be-8ef3-2cdc9d0060dc"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,440,880)
    FREEID 80
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,420,880)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,48,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,140,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,222,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,167,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,228,173,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,268,170,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,308,302,332)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,348,264,372)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,388,199,412)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,428,131,452)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,468,130,492)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,508,152,532)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,548,152,572)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,588,114,612)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,628,165,652)
     ALIGN 4
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,668,198,692)
     ALIGN 4
     MARGINS (1,1)
     PARENT 34
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,708,123,732)
     ALIGN 4
     MARGINS (1,1)
     PARENT 36
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,748,176,772)
     ALIGN 4
     MARGINS (1,1)
     PARENT 38
    }
    TEXT  41, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,788,145,812)
     ALIGN 4
     MARGINS (1,1)
     PARENT 40
    }
    TEXT  43, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,828,315,852)
     ALIGN 4
     MARGINS (1,1)
     PARENT 42
    }
    TEXT  45, 0, 0
    {
     TEXT "$#NAME"
     RECT (204,28,415,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 44
    }
    TEXT  47, 0, 0
    {
     TEXT "$#NAME"
     RECT (204,68,415,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 46
    }
    TEXT  49, 0, 0
    {
     TEXT "$#NAME"
     RECT (252,108,415,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 48
    }
    TEXT  51, 0, 0
    {
     TEXT "$#NAME"
     RECT (256,148,415,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 50
    }
    TEXT  53, 0, 0
    {
     TEXT "$#NAME"
     RECT (177,188,415,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 52
    }
    TEXT  55, 0, 0
    {
     TEXT "$#NAME"
     RECT (183,228,415,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 54
    }
    TEXT  57, 0, 0
    {
     TEXT "$#NAME"
     RECT (227,268,415,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 56
    }
    TEXT  59, 0, 0
    {
     TEXT "$#NAME"
     RECT (312,308,415,332)
     ALIGN 4
     MARGINS (1,1)
     PARENT 58
    }
    TEXT  61, 0, 0
    {
     TEXT "$#NAME"
     RECT (296,348,415,372)
     ALIGN 4
     MARGINS (1,1)
     PARENT 60
    }
    TEXT  63, 0, 0
    {
     TEXT "$#NAME"
     RECT (274,388,415,412)
     ALIGN 4
     MARGINS (1,1)
     PARENT 62
    }
    TEXT  65, 0, 0
    {
     TEXT "$#NAME"
     RECT (274,428,415,452)
     ALIGN 4
     MARGINS (1,1)
     PARENT 64
    }
    TEXT  67, 0, 0
    {
     TEXT "$#NAME"
     RECT (312,468,415,492)
     ALIGN 4
     MARGINS (1,1)
     PARENT 66
    }
    TEXT  69, 0, 0
    {
     TEXT "$#NAME"
     RECT (261,508,415,532)
     ALIGN 4
     MARGINS (1,1)
     PARENT 68
    }
    TEXT  71, 0, 0
    {
     TEXT "$#NAME"
     RECT (228,548,415,572)
     ALIGN 4
     MARGINS (1,1)
     PARENT 70
    }
    TEXT  73, 0, 0
    {
     TEXT "$#NAME"
     RECT (302,588,415,612)
     ALIGN 4
     MARGINS (1,1)
     PARENT 72
    }
    TEXT  75, 0, 0
    {
     TEXT "$#NAME"
     RECT (250,628,415,652)
     ALIGN 4
     MARGINS (1,1)
     PARENT 74
    }
    TEXT  77, 0, 0
    {
     TEXT "$#NAME"
     RECT (281,668,415,692)
     ALIGN 4
     MARGINS (1,1)
     PARENT 76
    }
    TEXT  79, 0, 0
    {
     TEXT "$#NAME"
     RECT (133,708,415,732)
     ALIGN 4
     MARGINS (1,1)
     PARENT 78
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rst"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="ID_EX_Write"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="ReadIn1(CPUSize-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="ReadIn2(CPUSize-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="RDregisterIn(3:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="RsregisterIn(3:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="SigneExtendedAddressIn(CPUSize-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="ShiftedDataIn(CPUSize-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="WriteRegisterIn(3:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,440)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MemReadIn"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (0,480)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MemWriteIn"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (0,520)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="AlUSrcIn1(1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (0,560)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="AlUSrcIn2(1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (0,600)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="BAWriteIn"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (0,640)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MemDataSRCIn"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (0,680)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MemAddressSRCIn"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (0,720)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="RegWriteIn"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (0,760)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MemtoRegIn(1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  40, 0, 0
    {
     COORD (0,800)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="ALUOpIn(3:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  42, 0, 0
    {
     COORD (0,840)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="MemCLRaddressIn(CPUSize-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  44, 0, 0
    {
     COORD (440,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="ReadOut1(CPUSize-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  46, 0, 0
    {
     COORD (440,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="ReadOut2(CPUSize-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  48, 0, 0
    {
     COORD (440,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="RDregisterOut(3:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  50, 0, 0
    {
     COORD (440,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="RsregisterOut(3:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  52, 0, 0
    {
     COORD (440,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="SigneExtendedAddressOut(CPUSize-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  54, 0, 0
    {
     COORD (440,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="ShiftedDataOut(CPUSize-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  56, 0, 0
    {
     COORD (440,280)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="WriteRegisterOut(3:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  58, 0, 0
    {
     COORD (440,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemReadOut"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  60, 0, 0
    {
     COORD (440,360)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemWriteOut"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  62, 0, 0
    {
     COORD (440,400)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="AlUSrcOut1(1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  64, 0, 0
    {
     COORD (440,440)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="AlUSrcOut2(1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  66, 0, 0
    {
     COORD (440,480)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="BAWriteOut"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  68, 0, 0
    {
     COORD (440,520)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemDataSRCOut"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  70, 0, 0
    {
     COORD (440,560)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemAddressSRCOut"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  72, 0, 0
    {
     COORD (440,600)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="RegWriteOut"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  74, 0, 0
    {
     COORD (440,640)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemtoRegOut(1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  76, 0, 0
    {
     COORD (440,680)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="ALUOpOut(3:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  78, 0, 0
    {
     COORD (440,720)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="MemCLRaddressOut(CPUSize-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "IF_ID_Register" "IF_ID_Register"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #HDL_ENTRIES=
"library ieee,work;\n"+
"use ieee.std_logic_1164.all,work.p_avg.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1688921962"
    #NAME="IF_ID_Register"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="e4dc2cc5-dc47-48b3-b33c-de0504f2df0a"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,340,240)
    FREEID 16
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,320,240)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,73,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,132,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,255,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,202,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (78,28,315,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (128,68,315,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="Flush"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="IF_ID_Write"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="Next_PC_IN(CPUSize-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="Ins_In(CPUSize-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (340,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="Next_PC_out(CPUSize-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (340,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="Ins_out(CPUSize-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "IF_Unit2" "IF_Unit2"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #HDL_ENTRIES=
"library ieee,Pipeline;\n"+
"use ieee.std_logic_1164.all,Pipeline.p_avg.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1688961270"
    #MODIFIED_USEC="194878"
    #NAME="IF_Unit2"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="6bf445c4-6339-4157-abe1-59a3311e98eb"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,320,320)
    FREEID 22
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,300,320)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,48,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,129,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,74,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,273,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,228,261,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,268,147,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (103,28,295,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (115,68,295,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (231,108,295,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rst"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="ZandBranch"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="Jump"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="BranchingDest(CPUSize-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="JumpingDest(CPUSize-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #IS_UNCONSTRAINED_PORT="1"
      #LENGTH="20"
      #MDA_BASE_TYPE="STD_LOGIC_VECTOR"
      #MDA_KIND="UNCONSTR"
      #MDA_RECORD_TOKEN="MDA"
      #NAME="initInstructions"
      #SIDE="left"
      #VHDL_TYPE="Mem_Array"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (320,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="PC_Out(CPUSize-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (320,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="InsOut(CPUSize-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (320,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="IsFlush"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "Mem_WB_reg" "Mem_WB_reg"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #HDL_ENTRIES=
"library ieee,Pipeline;\n"+
"use ieee.std_logic_1164.all,Pipeline.p_avg.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1688927449"
    #MODIFIED_USEC="962807"
    #NAME="Mem_WB_reg"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="cde76832-8ded-4aa2-a4b0-eb76cfc0147e"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,440,400)
    FREEID 32
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,420,400)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,48,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,169,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,175,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,222,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,228,209,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,268,163,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,308,124,332)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,348,254,372)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (251,28,415,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (204,68,415,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (193,108,415,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (263,148,415,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (302,188,415,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (219,228,415,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 30
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rst"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MEM_WB_Write"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MemToregIn(1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="AluOutIn(CPUSize-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="MemoutIn(CPUSize-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="WriteRegIn(3:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="RegWriteIn"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="RD_Data_In(CPUSize-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (440,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="MemToregOut(1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (440,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="AluOutOut(CPUSize-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (440,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="MemoutOut(CPUSize-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (440,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="WriteRegOut(3:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (440,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #NAME="RegWriteOut"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (440,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="RD_Data_Out(CPUSize-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "MemoryUnit" "MemoryUnit"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #HDL_ENTRIES=
"library ieee,Pipeline;\n"+
"use ieee.std_logic_1164.all,Pipeline.p_avg.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1688927181"
    #MODIFIED_USEC="634786"
    #NAME="MemoryUnit"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="5ffcbbc5-5e15-4b40-9db6-89e8ac31a789"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,340,400)
    FREEID 22
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,320,400)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,48,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,115,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,114,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,149,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,228,182,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,268,224,292)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,308,206,332)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,348,273,372)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (64,28,315,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rst"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MemRead"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MemWrite"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MemDataSRC"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MemAddressSRC"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="RegData(CPUSize-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="AluOut(CPUSize-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="CLRaddressIn(CPUSize-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (340,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="MemReadData(CPUSize-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "WriteBackUnit" "WriteBackUnit"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #HDL_ENTRIES=
"library ieee,Pipeline;\n"+
"use ieee.std_logic_1164.all,Pipeline.p_avg.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1688927769"
    #MODIFIED_USEC="317648"
    #NAME="WriteBackUnit"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d6d40db8-9a22-4294-a6e2-f4face62e3cc"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,320,280)
    FREEID 16
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,300,280)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,28,50,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,68,48,92)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,108,167,132)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,148,227,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,188,247,212)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,228,206,252)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (70,28,295,52)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="clk"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="rst"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #NAME="MemToReg(1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="RD_Data(CPUSize-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="MemoryOut(CPUSize-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="AluOut(CPUSize-1:0)"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (320,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #NAME="DAtaToReg(CPUSize-1:0)"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  1, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #LANGUAGE="VHDL"
  }
 }
 
 BODY
 {
  INSTANCE  1, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #ORDER="0"
    #REFERENCE="clk"
    #SYMBOL="Input"
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (4040,-1980)
  }
  TEXT  2, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3947,-1997,3985,-1962)
   ALIGN 6
   MARGINS (1,1)
   PARENT 1
  }
  INSTANCE  3, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #LIBRARY="#terminals"
    #ORDER="1"
    #REFERENCE="rst"
    #SYMBOL="Input"
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (4700,-1960)
  }
  TEXT  4, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4610,-1977,4645,-1942)
   ALIGN 6
   MARGINS (1,1)
   PARENT 3
  }
  INSTANCE  5, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #IS_UNCONSTRAINED_PORT="1"
    #LIBRARY="#terminals"
    #MDA_BASE_TYPE="STD_LOGIC_VECTOR"
    #MDA_KIND="UNCONSTR"
    #MDA_RECORD_TOKEN="MDA"
    #ORDER="2"
    #REFERENCE="initInsts"
    #SYMBOL="BusInput"
    #VHDL_TYPE="Mem_Array"
   }
   COORD (4700,-1900)
   VERTEXES ( (2,2781) )
  }
  TEXT  6, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4544,-1917,4645,-1882)
   ALIGN 6
   MARGINS (1,1)
   PARENT 5
  }
  INSTANCE  7, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #ORDER="3"
    #REFERENCE="Oout"
    #SYMBOL="Output"
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (6580,-720)
   VERTEXES ( (2,3164) )
  }
  TEXT  8, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (6635,-737,6700,-702)
   ALIGN 4
   MARGINS (1,1)
   PARENT 7
  }
  INSTANCE  9, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #ORDER="4"
    #REFERENCE="Cout"
    #SYMBOL="Output"
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (6580,-760)
   VERTEXES ( (2,3166) )
  }
  TEXT  10, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (6635,-777,6698,-742)
   ALIGN 4
   MARGINS (1,1)
   PARENT 9
  }
  INSTANCE  11, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #ORDER="5"
    #REFERENCE="Zout"
    #SYMBOL="Output"
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (6580,-840)
   VERTEXES ( (2,3170) )
  }
  TEXT  12, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (6635,-857,6695,-822)
   ALIGN 4
   MARGINS (1,1)
   PARENT 11
  }
  INSTANCE  13, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #LIBRARY="#terminals"
    #ORDER="6"
    #REFERENCE="Nout"
    #SYMBOL="Output"
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (6580,-800)
   VERTEXES ( (2,3168) )
  }
  TEXT  14, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (6635,-817,6698,-782)
   ALIGN 4
   MARGINS (1,1)
   PARENT 13
  }
  VHDLDESIGNUNITHDR  15, 0, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"library IEEE;\n"+
"library work;\n"+
"use IEEE.std_logic_1164.all;\n"+
"use work.p_avg.all;\n"+
"use IEEE.std_logic_arith.all;\n"+
"use IEEE.std_logic_signed.all;\n"+
"use IEEE.std_logic_unsigned.all;"
   RECT (3800,-2240,4260,-1960)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
  }
  INSTANCE  611, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="IF_ID_Register"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U3"
    #SYMBOL="IF_ID_Register"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="e4dc2cc5-dc47-48b3-b33c-de0504f2df0a"
   }
   COORD (5460,-1420)
   VERTEXES ( (4,2500), (8,2562), (10,2498), (12,980), (14,978) )
  }
  TEXT  612, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (5460,-1456,5499,-1421)
   ALIGN 8
   MARGINS (1,1)
   PARENT 611
  }
  TEXT  613, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (5460,-1180,5656,-1145)
   MARGINS (1,1)
   PARENT 611
  }
  INSTANCE  618, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Global"
    #LIBRARY="#connectors"
    #REFERENCE="clk"
    #SYMBOL="Global"
    #VHDL_TYPE="STD_LOGIC"
   }
   COORD (4680,-1740)
  }
  TEXT  619, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4695,-1757,4733,-1722)
   ALIGN 4
   MARGINS (1,1)
   PARENT 618
  }
  NET WIRE  624, 0, 0
  NET BUS  637, 0, 0
  NET BUS  649, 0, 0
  NET BUS  676, 0, 0
  NET BUS  689, 0, 0
  INSTANCE  691, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="ID_EX_reg"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U6"
    #SYMBOL="ID_EX_reg"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="6e07867c-a2a8-49be-8ef3-2cdc9d0060dc"
   }
   COORD (7040,-1680)
   VERTEXES ( (8,3210), (10,3208), (12,3206), (14,3204), (16,3200), (18,3198), (20,3202), (22,3190), (24,3188), (26,3186), (28,3184), (30,3182), (32,3180), (34,3178), (36,3176), (38,3174), (40,3172), (42,3162), (44,1730), (46,1424), (48,1617), (50,1628), (52,1428), (54,1695), (56,1640), (58,1918), (60,1930), (62,1707), (64,1714), (66,1460), (68,1889), (70,1881), (72,1863), (74,1873), (76,1723), (78,1901) )
  }
  TEXT  692, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (7040,-1716,7079,-1681)
   ALIGN 8
   MARGINS (1,1)
   PARENT 691
  }
  TEXT  693, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (7040,-800,7182,-765)
   MARGINS (1,1)
   PARENT 691
  }
  NET WIRE  768, 0, 0
  NET WIRE  776, 0, 0
  NET WIRE  815, 0, 0
  NET WIRE  827, 0, 0
  NET WIRE  847, 0, 0
  NET WIRE  851, 0, 0
  VTX  978, 0, 0
  {
   COORD (5800,-1340)
  }
  VTX  979, 0, 0
  {
   COORD (6120,-1400)
  }
  VTX  980, 0, 0
  {
   COORD (5800,-1380)
  }
  VTX  981, 0, 0
  {
   COORD (6120,-1360)
  }
  VTX  1037, 0, 0
  {
   COORD (5960,-1340)
  }
  BUS  1038, 0, 0
  {
   NET 676
   VTX 978, 1037
  }
  VTX  1039, 0, 0
  {
   COORD (5960,-1400)
  }
  BUS  1040, 0, 0
  {
   NET 676
   VTX 1037, 1039
  }
  BUS  1041, 0, 0
  {
   NET 676
   VTX 1039, 979
  }
  VTX  1042, 0, 0
  {
   COORD (5940,-1380)
  }
  BUS  1043, 0, 0
  {
   NET 689
   VTX 980, 1042
  }
  VTX  1044, 0, 0
  {
   COORD (5940,-1260)
  }
  BUS  1045, 0, 0
  {
   NET 689
   VTX 1042, 1044
  }
  VTX  1046, 0, 0
  {
   COORD (6100,-1260)
  }
  BUS  1047, 0, 0
  {
   NET 689
   VTX 1044, 1046
  }
  VTX  1048, 0, 0
  {
   COORD (6100,-1360)
  }
  BUS  1049, 0, 0
  {
   NET 689
   VTX 1046, 1048
  }
  BUS  1050, 0, 0
  {
   NET 689
   VTX 1048, 981
  }
  NET WIRE  1175, 0, 0
  NET BUS  1333, 0, 0
  {
   VARIABLES
   {
    #NAME="BUS1247(7:0)"
   }
  }
  NET BUS  1334, 0, 0
  {
   VARIABLES
   {
    #NAME="BUS1247(7:0)"
   }
  }
  NET MDARRAY  1391, 0, 0
  {
   VARIABLES
   {
    #IS_UNCONSTRAINED_PORT="1"
    #MDA_BASE_TYPE="STD_LOGIC_VECTOR"
    #MDA_KIND="UNCONSTR"
    #MDA_RECORD_TOKEN="MDA"
    #NAME="initInsts"
    #VHDL_TYPE="Mem_Array"
   }
  }
  TEXT  1397, 0, 0
  {
   TEXT "$#NAME"
   RECT (4858,-1150,4942,-1121)
   ALIGN 9
   MARGINS (1,1)
   PARENT 2787
  }
  TEXT  1398, 0, 0
  {
   TEXT "@DECLARATION"
   RECT (4821,-1119,4979,-1090)
   ALIGN 1
   MARGINS (1,1)
   PARENT 2787
  }
  INSTANCE  1416, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="ExecuteUnit"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U1"
    #SYMBOL="ExecuteUnit"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="f952e28d-8faf-4c2b-9732-a12f7e08fa20"
   }
   COORD (7820,-1760)
   VERTEXES ( (6,1731), (8,1423), (10,1427), (12,1694), (14,1706), (16,1715), (18,1459), (20,1722), (22,1601), (24,1608), (26,1475), (28,1487), (30,1534), (32,1526) )
  }
  TEXT  1417, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (7820,-1796,7859,-1761)
   ALIGN 8
   MARGINS (1,1)
   PARENT 1416
  }
  TEXT  1418, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (7820,-1320,7977,-1285)
   MARGINS (1,1)
   PARENT 1416
  }
  VTX  1423, 0, 0
  {
   COORD (7820,-1600)
  }
  VTX  1424, 0, 0
  {
   COORD (7480,-1600)
  }
  BUS  1426, 0, 0
  {
   NET 1688
   VTX 1423, 1424
  }
  VTX  1427, 0, 0
  {
   COORD (7820,-1560)
  }
  VTX  1428, 0, 0
  {
   COORD (7480,-1480)
  }
  NET BUS  1429, 0, 0
  {
   VARIABLES
   {
    #NAME="NET1429(15:0)"
   }
  }
  VTX  1430, 0, 0
  {
   COORD (7540,-1560)
  }
  BUS  1431, 0, 0
  {
   NET 1429
   VTX 1427, 1430
  }
  VTX  1432, 0, 0
  {
   COORD (7540,-1480)
  }
  BUS  1433, 0, 0
  {
   NET 1429
   VTX 1430, 1432
  }
  BUS  1434, 0, 0
  {
   NET 1429
   VTX 1432, 1428
  }
  VTX  1459, 0, 0
  {
   COORD (7820,-1400)
  }
  VTX  1460, 0, 0
  {
   COORD (7480,-1200)
  }
  NET WIRE  1461, 0, 0
  VTX  1462, 0, 0
  {
   COORD (7620,-1400)
  }
  WIRE  1463, 0, 0
  {
   NET 1461
   VTX 1459, 1462
  }
  VTX  1464, 0, 0
  {
   COORD (7620,-1200)
  }
  WIRE  1465, 0, 0
  {
   NET 1461
   VTX 1462, 1464
  }
  WIRE  1466, 0, 0
  {
   NET 1461
   VTX 1464, 1460
  }
  VTX  1475, 0, 0
  {
   COORD (8260,-1640)
  }
  VTX  1476, 0, 0
  {
   COORD (6120,-1480)
  }
  VTX  1478, 0, 0
  {
   COORD (8400,-1640)
  }
  WIRE  1479, 0, 0
  {
   NET 1512
   VTX 1475, 1478
  }
  VTX  1480, 0, 0
  {
   COORD (8400,-1900)
  }
  WIRE  1481, 0, 0
  {
   NET 1512
   VTX 1478, 1480
  }
  VTX  1482, 0, 0
  {
   COORD (6060,-1900)
  }
  WIRE  1483, 0, 0
  {
   NET 1512
   VTX 1480, 1482
  }
  VTX  1487, 0, 0
  {
   COORD (8260,-1600)
  }
  VTX  1490, 0, 0
  {
   COORD (8380,-1600)
  }
  WIRE  1491, 0, 0
  {
   NET 1511
   VTX 1487, 1490
  }
  VTX  1492, 0, 0
  {
   COORD (8380,-1880)
  }
  WIRE  1493, 0, 0
  {
   NET 1511
   VTX 1490, 1492
  }
  VTX  1494, 0, 0
  {
   COORD (6020,-1880)
  }
  WIRE  1495, 0, 0
  {
   NET 1511
   VTX 1492, 1494
  }
  VTX  1496, 0, 0
  {
   COORD (6020,-1900)
  }
  WIRE  1497, 0, 0
  {
   NET 1511
   VTX 1494, 1496
  }
  VTX  1498, 0, 0
  {
   COORD (6040,-1900)
  }
  WIRE  1499, 0, 0
  {
   NET 1511
   VTX 1496, 1498
  }
  VTX  1500, 0, 0
  {
   COORD (6040,-1480)
  }
  WIRE  1501, 0, 0
  {
   NET 1511
   VTX 1498, 1500
  }
  NET WIRE  1511, 0, 0
  {
   VARIABLES
   {
    #NAME="NET1507"
   }
  }
  NET WIRE  1512, 0, 0
  {
   VARIABLES
   {
    #NAME="NET1507"
   }
  }
  WIRE  1513, 0, 0
  {
   NET 1511
   VTX 1476, 1500
  }
  VTX  1514, 0, 0
  {
   COORD (6120,-1440)
  }
  VTX  1515, 0, 0
  {
   COORD (6060,-1440)
  }
  WIRE  1516, 0, 0
  {
   NET 1512
   VTX 1482, 1515
  }
  WIRE  1517, 0, 0
  {
   NET 1512
   VTX 1515, 1514
  }
  VTX  1518, 0, 0
  {
   COORD (6120,-1520)
  }
  VTX  1519, 0, 0
  {
   COORD (7020,-1920)
  }
  NET WIRE  1520, 0, 0
  VTX  1521, 0, 0
  {
   COORD (6000,-1520)
  }
  WIRE  1522, 0, 0
  {
   NET 1520
   VTX 1518, 1521
  }
  VTX  1523, 0, 0
  {
   COORD (6000,-1920)
  }
  WIRE  1524, 0, 0
  {
   NET 1520
   VTX 1521, 1523
  }
  WIRE  1525, 0, 0
  {
   NET 1520
   VTX 1523, 1519
  }
  VTX  1526, 0, 0
  {
   COORD (8260,-1520)
  }
  VTX  1527, 0, 0
  {
   COORD (8440,-1520)
  }
  WIRE  1528, 0, 0
  {
   NET 1520
   VTX 1526, 1527
  }
  VTX  1529, 0, 0
  {
   COORD (8440,-1940)
  }
  WIRE  1530, 0, 0
  {
   NET 1520
   VTX 1527, 1529
  }
  VTX  1531, 0, 0
  {
   COORD (7020,-1940)
  }
  WIRE  1532, 0, 0
  {
   NET 1520
   VTX 1529, 1531
  }
  WIRE  1533, 0, 0
  {
   NET 1520
   VTX 1531, 1519
  }
  VTX  1534, 0, 0
  {
   COORD (8260,-1560)
  }
  VTX  1535, 0, 0
  {
   COORD (6120,-1560)
  }
  NET WIRE  1536, 0, 0
  VTX  1537, 0, 0
  {
   COORD (8480,-1560)
  }
  WIRE  1538, 0, 0
  {
   NET 1536
   VTX 1534, 1537
  }
  VTX  1539, 0, 0
  {
   COORD (8480,-1980)
  }
  WIRE  1540, 0, 0
  {
   NET 1536
   VTX 1537, 1539
  }
  VTX  1541, 0, 0
  {
   COORD (5960,-1980)
  }
  WIRE  1542, 0, 0
  {
   NET 1536
   VTX 1539, 1541
  }
  VTX  1543, 0, 0
  {
   COORD (5960,-1560)
  }
  WIRE  1544, 0, 0
  {
   NET 1536
   VTX 1541, 1543
  }
  WIRE  1545, 0, 0
  {
   NET 1536
   VTX 1543, 1535
  }
  INSTANCE  1597, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="EX_Mem_reg"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U4"
    #SYMBOL="EX_Mem_reg"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="529f8db6-6714-44f4-a769-ae91b750b62b"
   }
   COORD (8620,-1380)
   VERTEXES ( (8,1616), (10,1629), (12,1912), (14,1931), (16,1900), (18,1888), (20,1880), (22,1641), (24,1862), (26,1872), (28,1660), (30,1600), (32,1609), (38,1968), (40,1972), (42,2055), (44,2248), (46,1977), (48,1985), (50,2264), (52,2063), (54,2075), (56,2005), (58,2022) )
  }
  TEXT  1598, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (8620,-1416,8659,-1381)
   ALIGN 8
   MARGINS (1,1)
   PARENT 1597
  }
  TEXT  1599, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (8620,-700,8798,-665)
   MARGINS (1,1)
   PARENT 1597
  }
  VTX  1600, 0, 0
  {
   COORD (8620,-780)
  }
  VTX  1601, 0, 0
  {
   COORD (8260,-1720)
  }
  NET BUS  1602, 0, 0
  VTX  1603, 0, 0
  {
   COORD (8420,-780)
  }
  BUS  1604, 0, 0
  {
   NET 1602
   VTX 1600, 1603
  }
  VTX  1605, 0, 0
  {
   COORD (8420,-1720)
  }
  BUS  1606, 0, 0
  {
   NET 1602
   VTX 1603, 1605
  }
  BUS  1607, 0, 0
  {
   NET 1602
   VTX 1605, 1601
  }
  VTX  1608, 0, 0
  {
   COORD (8260,-1680)
  }
  VTX  1609, 0, 0
  {
   COORD (8620,-740)
  }
  NET BUS  1610, 0, 0
  VTX  1611, 0, 0
  {
   COORD (8440,-1680)
  }
  BUS  1612, 0, 0
  {
   NET 1610
   VTX 1608, 1611
  }
  VTX  1613, 0, 0
  {
   COORD (8440,-740)
  }
  BUS  1614, 0, 0
  {
   NET 1610
   VTX 1611, 1613
  }
  BUS  1615, 0, 0
  {
   NET 1610
   VTX 1613, 1609
  }
  VTX  1616, 0, 0
  {
   COORD (8620,-1220)
  }
  VTX  1617, 0, 0
  {
   COORD (7480,-1560)
  }
  NET BUS  1618, 0, 0
  VTX  1619, 0, 0
  {
   COORD (7720,-1220)
  }
  BUS  1620, 0, 0
  {
   NET 1618
   VTX 1616, 1619
  }
  VTX  1621, 0, 0
  {
   COORD (7720,-1820)
  }
  BUS  1622, 0, 0
  {
   NET 1618
   VTX 1619, 1621
  }
  VTX  1623, 0, 0
  {
   COORD (7520,-1820)
  }
  BUS  1624, 0, 0
  {
   NET 1618
   VTX 1621, 1623
  }
  VTX  1625, 0, 0
  {
   COORD (7520,-1560)
  }
  BUS  1626, 0, 0
  {
   NET 1618
   VTX 1623, 1625
  }
  BUS  1627, 0, 0
  {
   NET 1618
   VTX 1625, 1617
  }
  VTX  1628, 0, 0
  {
   COORD (7480,-1520)
  }
  VTX  1629, 0, 0
  {
   COORD (8620,-1180)
  }
  NET BUS  1630, 0, 0
  VTX  1631, 0, 0
  {
   COORD (7700,-1520)
  }
  BUS  1632, 0, 0
  {
   NET 1630
   VTX 1628, 1631
  }
  VTX  1633, 0, 0
  {
   COORD (7700,-1200)
  }
  BUS  1634, 0, 0
  {
   NET 1630
   VTX 1631, 1633
  }
  VTX  1635, 0, 0
  {
   COORD (8600,-1200)
  }
  BUS  1636, 0, 0
  {
   NET 1630
   VTX 1633, 1635
  }
  VTX  1637, 0, 0
  {
   COORD (8600,-1180)
  }
  BUS  1638, 0, 0
  {
   NET 1630
   VTX 1635, 1637
  }
  BUS  1639, 0, 0
  {
   NET 1630
   VTX 1637, 1629
  }
  VTX  1640, 0, 0
  {
   COORD (7480,-1400)
  }
  VTX  1641, 0, 0
  {
   COORD (8620,-940)
  }
  NET BUS  1642, 0, 0
  VTX  1643, 0, 0
  {
   COORD (7560,-1400)
  }
  BUS  1644, 0, 0
  {
   NET 1642
   VTX 1640, 1643
  }
  VTX  1645, 0, 0
  {
   COORD (7560,-1420)
  }
  BUS  1646, 0, 0
  {
   NET 1642
   VTX 1643, 1645
  }
  VTX  1647, 0, 0
  {
   COORD (7740,-1420)
  }
  BUS  1648, 0, 0
  {
   NET 1642
   VTX 1645, 1647
  }
  VTX  1649, 0, 0
  {
   COORD (7740,-1180)
  }
  BUS  1650, 0, 0
  {
   NET 1642
   VTX 1647, 1649
  }
  VTX  1651, 0, 0
  {
   COORD (8460,-1180)
  }
  BUS  1652, 0, 0
  {
   NET 1642
   VTX 1649, 1651
  }
  VTX  1653, 0, 0
  {
   COORD (8460,-920)
  }
  BUS  1654, 0, 0
  {
   NET 1642
   VTX 1651, 1653
  }
  VTX  1655, 0, 0
  {
   COORD (8600,-920)
  }
  BUS  1656, 0, 0
  {
   NET 1642
   VTX 1653, 1655
  }
  VTX  1657, 0, 0
  {
   COORD (8600,-940)
  }
  BUS  1658, 0, 0
  {
   NET 1642
   VTX 1655, 1657
  }
  BUS  1659, 0, 0
  {
   NET 1642
   VTX 1657, 1641
  }
  VTX  1660, 0, 0
  {
   COORD (8620,-820)
  }
  VTX  1661, 0, 0
  {
   COORD (7640,-1600)
  }
  NET BUS  1662, 0, 0
  VTX  1663, 0, 0
  {
   COORD (8400,-820)
  }
  BUS  1664, 0, 0
  {
   NET 1662
   VTX 1660, 1663
  }
  VTX  1665, 0, 0
  {
   COORD (8400,-1160)
  }
  BUS  1666, 0, 0
  {
   NET 1662
   VTX 1663, 1665
  }
  VTX  1667, 0, 0
  {
   COORD (7640,-1160)
  }
  BUS  1668, 0, 0
  {
   NET 1662
   VTX 1665, 1667
  }
  BUS  1669, 0, 0
  {
   NET 1662
   VTX 1667, 1661
  }
  TEXT  1687, 0, 0
  {
   TEXT "$#NAME"
   RECT (7569,-1630,7732,-1601)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1426
  }
  NET BUS  1688, 0, 0
  {
   VARIABLES
   {
    #NAME="NET1425(15:0)"
   }
  }
  TEXT  1693, 0, 0
  {
   TEXT "$#NAME"
   RECT (7599,-1590,7762,-1561)
   ALIGN 9
   MARGINS (1,1)
   PARENT 1431
  }
  VTX  1694, 0, 0
  {
   COORD (7820,-1520)
  }
  VTX  1695, 0, 0
  {
   COORD (7480,-1440)
  }
  NET BUS  1696, 0, 0
  VTX  1697, 0, 0
  {
   COORD (7740,-1520)
  }
  BUS  1698, 0, 0
  {
   NET 1696
   VTX 1694, 1697
  }
  VTX  1699, 0, 0
  {
   COORD (7740,-1540)
  }
  BUS  1700, 0, 0
  {
   NET 1696
   VTX 1697, 1699
  }
  VTX  1701, 0, 0
  {
   COORD (7560,-1540)
  }
  BUS  1702, 0, 0
  {
   NET 1696
   VTX 1699, 1701
  }
  VTX  1703, 0, 0
  {
   COORD (7560,-1440)
  }
  BUS  1704, 0, 0
  {
   NET 1696
   VTX 1701, 1703
  }
  BUS  1705, 0, 0
  {
   NET 1696
   VTX 1703, 1695
  }
  VTX  1706, 0, 0
  {
   COORD (7820,-1480)
  }
  VTX  1707, 0, 0
  {
   COORD (7480,-1280)
  }
  NET BUS  1708, 0, 0
  VTX  1709, 0, 0
  {
   COORD (7580,-1480)
  }
  BUS  1710, 0, 0
  {
   NET 1708
   VTX 1706, 1709
  }
  VTX  1711, 0, 0
  {
   COORD (7580,-1280)
  }
  BUS  1712, 0, 0
  {
   NET 1708
   VTX 1709, 1711
  }
  BUS  1713, 0, 0
  {
   NET 1708
   VTX 1711, 1707
  }
  VTX  1714, 0, 0
  {
   COORD (7480,-1240)
  }
  VTX  1715, 0, 0
  {
   COORD (7820,-1440)
  }
  NET BUS  1716, 0, 0
  VTX  1717, 0, 0
  {
   COORD (7600,-1240)
  }
  BUS  1718, 0, 0
  {
   NET 1716
   VTX 1714, 1717
  }
  VTX  1719, 0, 0
  {
   COORD (7600,-1440)
  }
  BUS  1720, 0, 0
  {
   NET 1716
   VTX 1717, 1719
  }
  BUS  1721, 0, 0
  {
   NET 1716
   VTX 1719, 1715
  }
  VTX  1722, 0, 0
  {
   COORD (7820,-1360)
  }
  VTX  1723, 0, 0
  {
   COORD (7480,-1000)
  }
  NET BUS  1724, 0, 0
  VTX  1725, 0, 0
  {
   COORD (7680,-1360)
  }
  BUS  1726, 0, 0
  {
   NET 1724
   VTX 1722, 1725
  }
  VTX  1727, 0, 0
  {
   COORD (7680,-1000)
  }
  BUS  1728, 0, 0
  {
   NET 1724
   VTX 1725, 1727
  }
  BUS  1729, 0, 0
  {
   NET 1724
   VTX 1727, 1723
  }
  VTX  1730, 0, 0
  {
   COORD (7480,-1640)
  }
  VTX  1731, 0, 0
  {
   COORD (7820,-1640)
  }
  NET BUS  1732, 0, 0
  BUS  1733, 0, 0
  {
   NET 1732
   VTX 1730, 1731
  }
  NET BUS  1742, 0, 0
  NET BUS  1750, 0, 0
  NET BUS  1766, 0, 0
  NET BUS  1774, 0, 0
  NET BUS  1793, 0, 0
  {
   VARIABLES
   {
    #NAME="BUS1792(7:0)"
   }
  }
  NET BUS  1794, 0, 0
  {
   VARIABLES
   {
    #NAME="BUS1792(7:0)"
   }
  }
  NET BUS  1805, 0, 0
  NET BUS  1815, 0, 0
  NET BUS  1819, 0, 0
  NET BUS  1823, 0, 0
  NET BUS  1827, 0, 0
  NET BUS  1831, 0, 0
  VTX  1862, 0, 0
  {
   COORD (8620,-900)
  }
  VTX  1863, 0, 0
  {
   COORD (7480,-1080)
  }
  NET WIRE  1864, 0, 0
  VTX  1865, 0, 0
  {
   COORD (8380,-900)
  }
  WIRE  1866, 0, 0
  {
   NET 1864
   VTX 1862, 1865
  }
  VTX  1867, 0, 0
  {
   COORD (8380,-1060)
  }
  WIRE  1868, 0, 0
  {
   NET 1864
   VTX 1865, 1867
  }
  VTX  1869, 0, 0
  {
   COORD (7480,-1060)
  }
  WIRE  1870, 0, 0
  {
   NET 1864
   VTX 1867, 1869
  }
  WIRE  1871, 0, 0
  {
   NET 1864
   VTX 1869, 1863
  }
  VTX  1872, 0, 0
  {
   COORD (8620,-860)
  }
  VTX  1873, 0, 0
  {
   COORD (7480,-1040)
  }
  NET BUS  1874, 0, 0
  VTX  1875, 0, 0
  {
   COORD (8360,-860)
  }
  BUS  1876, 0, 0
  {
   NET 1874
   VTX 1872, 1875
  }
  VTX  1877, 0, 0
  {
   COORD (8360,-1040)
  }
  BUS  1878, 0, 0
  {
   NET 1874
   VTX 1875, 1877
  }
  BUS  1879, 0, 0
  {
   NET 1874
   VTX 1877, 1873
  }
  VTX  1880, 0, 0
  {
   COORD (8620,-980)
  }
  VTX  1881, 0, 0
  {
   COORD (7480,-1120)
  }
  NET WIRE  1882, 0, 0
  VTX  1883, 0, 0
  {
   COORD (8320,-980)
  }
  WIRE  1884, 0, 0
  {
   NET 1882
   VTX 1880, 1883
  }
  VTX  1885, 0, 0
  {
   COORD (8320,-1120)
  }
  WIRE  1886, 0, 0
  {
   NET 1882
   VTX 1883, 1885
  }
  WIRE  1887, 0, 0
  {
   NET 1882
   VTX 1885, 1881
  }
  VTX  1888, 0, 0
  {
   COORD (8620,-1020)
  }
  VTX  1889, 0, 0
  {
   COORD (7480,-1160)
  }
  NET WIRE  1890, 0, 0
  VTX  1891, 0, 0
  {
   COORD (8300,-1020)
  }
  WIRE  1892, 0, 0
  {
   NET 1890
   VTX 1888, 1891
  }
  VTX  1893, 0, 0
  {
   COORD (8300,-1140)
  }
  WIRE  1894, 0, 0
  {
   NET 1890
   VTX 1891, 1893
  }
  VTX  1895, 0, 0
  {
   COORD (7600,-1140)
  }
  WIRE  1896, 0, 0
  {
   NET 1890
   VTX 1893, 1895
  }
  VTX  1897, 0, 0
  {
   COORD (7600,-1160)
  }
  WIRE  1898, 0, 0
  {
   NET 1890
   VTX 1895, 1897
  }
  WIRE  1899, 0, 0
  {
   NET 1890
   VTX 1897, 1889
  }
  VTX  1900, 0, 0
  {
   COORD (8620,-1060)
  }
  VTX  1901, 0, 0
  {
   COORD (7480,-960)
  }
  NET BUS  1902, 0, 0
  VTX  1903, 0, 0
  {
   COORD (8480,-1060)
  }
  BUS  1904, 0, 0
  {
   NET 1902
   VTX 1900, 1903
  }
  VTX  1905, 0, 0
  {
   COORD (8480,-1100)
  }
  BUS  1906, 0, 0
  {
   NET 1902
   VTX 1903, 1905
  }
  VTX  1907, 0, 0
  {
   COORD (7700,-1100)
  }
  BUS  1908, 0, 0
  {
   NET 1902
   VTX 1905, 1907
  }
  VTX  1909, 0, 0
  {
   COORD (7700,-960)
  }
  BUS  1910, 0, 0
  {
   NET 1902
   VTX 1907, 1909
  }
  BUS  1911, 0, 0
  {
   NET 1902
   VTX 1909, 1901
  }
  VTX  1912, 0, 0
  {
   COORD (8620,-1140)
  }
  NET WIRE  1914, 0, 0
  VTX  1915, 0, 0
  {
   COORD (8320,-1140)
  }
  WIRE  1916, 0, 0
  {
   NET 1914
   VTX 1912, 1915
  }
  VTX  1918, 0, 0
  {
   COORD (7480,-1360)
  }
  VTX  1919, 0, 0
  {
   COORD (8320,-1280)
  }
  WIRE  1920, 0, 0
  {
   NET 1914
   VTX 1915, 1919
  }
  VTX  1921, 0, 0
  {
   COORD (7780,-1280)
  }
  WIRE  1922, 0, 0
  {
   NET 1914
   VTX 1919, 1921
  }
  VTX  1923, 0, 0
  {
   COORD (7780,-1340)
  }
  WIRE  1924, 0, 0
  {
   NET 1914
   VTX 1921, 1923
  }
  VTX  1925, 0, 0
  {
   COORD (7560,-1340)
  }
  WIRE  1926, 0, 0
  {
   NET 1914
   VTX 1923, 1925
  }
  VTX  1927, 0, 0
  {
   COORD (7560,-1360)
  }
  WIRE  1928, 0, 0
  {
   NET 1914
   VTX 1925, 1927
  }
  WIRE  1929, 0, 0
  {
   NET 1914
   VTX 1927, 1918
  }
  VTX  1930, 0, 0
  {
   COORD (7480,-1320)
  }
  VTX  1931, 0, 0
  {
   COORD (8620,-1100)
  }
  NET WIRE  1932, 0, 0
  VTX  1933, 0, 0
  {
   COORD (7820,-1320)
  }
  WIRE  1934, 0, 0
  {
   NET 1932
   VTX 1930, 1933
  }
  VTX  1935, 0, 0
  {
   COORD (7820,-1080)
  }
  WIRE  1936, 0, 0
  {
   NET 1932
   VTX 1933, 1935
  }
  VTX  1937, 0, 0
  {
   COORD (8580,-1080)
  }
  WIRE  1938, 0, 0
  {
   NET 1932
   VTX 1935, 1937
  }
  VTX  1939, 0, 0
  {
   COORD (8580,-1100)
  }
  WIRE  1940, 0, 0
  {
   NET 1932
   VTX 1937, 1939
  }
  WIRE  1941, 0, 0
  {
   NET 1932
   VTX 1939, 1931
  }
  INSTANCE  1959, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="MemoryUnit"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U7"
    #SYMBOL="MemoryUnit"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="5ffcbbc5-5e15-4b40-9db6-89e8ac31a789"
   }
   COORD (9300,-1380)
   VERTEXES ( (6,1969), (8,1973), (10,1984), (12,2275), (14,2006), (16,2021), (18,1976), (20,2035) )
  }
  TEXT  1960, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (9300,-1416,9339,-1381)
   ALIGN 8
   MARGINS (1,1)
   PARENT 1959
  }
  TEXT  1961, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (9300,-980,9457,-945)
   MARGINS (1,1)
   PARENT 1959
  }
  VTX  1968, 0, 0
  {
   COORD (9060,-1260)
  }
  VTX  1969, 0, 0
  {
   COORD (9300,-1260)
  }
  NET WIRE  1970, 0, 0
  WIRE  1971, 0, 0
  {
   NET 1970
   VTX 1968, 1969
  }
  VTX  1972, 0, 0
  {
   COORD (9060,-1220)
  }
  VTX  1973, 0, 0
  {
   COORD (9300,-1220)
  }
  NET WIRE  1974, 0, 0
  WIRE  1975, 0, 0
  {
   NET 1974
   VTX 1972, 1973
  }
  VTX  1976, 0, 0
  {
   COORD (9300,-1020)
  }
  VTX  1977, 0, 0
  {
   COORD (9060,-1100)
  }
  NET BUS  1978, 0, 0
  VTX  1979, 0, 0
  {
   COORD (9180,-1020)
  }
  BUS  1980, 0, 0
  {
   NET 1978
   VTX 1976, 1979
  }
  VTX  1981, 0, 0
  {
   COORD (9180,-1100)
  }
  BUS  1982, 0, 0
  {
   NET 1978
   VTX 1979, 1981
  }
  BUS  1983, 0, 0
  {
   NET 1978
   VTX 1981, 1977
  }
  VTX  1984, 0, 0
  {
   COORD (9300,-1180)
  }
  VTX  1985, 0, 0
  {
   COORD (9060,-1060)
  }
  NET WIRE  1986, 0, 0
  VTX  1987, 0, 0
  {
   COORD (9160,-1180)
  }
  WIRE  1988, 0, 0
  {
   NET 1986
   VTX 1984, 1987
  }
  VTX  1989, 0, 0
  {
   COORD (9160,-1060)
  }
  WIRE  1990, 0, 0
  {
   NET 1986
   VTX 1987, 1989
  }
  WIRE  1991, 0, 0
  {
   NET 1986
   VTX 1989, 1985
  }
  VTX  1999, 0, 0
  {
   COORD (9140,-1140)
  }
  VTX  2001, 0, 0
  {
   COORD (9140,-1020)
  }
  WIRE  2002, 0, 0
  {
   NET 2273
   VTX 1999, 2001
  }
  VTX  2005, 0, 0
  {
   COORD (9060,-900)
  }
  VTX  2006, 0, 0
  {
   COORD (9300,-1100)
  }
  VTX  2008, 0, 0
  {
   COORD (9200,-900)
  }
  BUS  2009, 0, 0
  {
   NET 2019
   VTX 2005, 2008
  }
  VTX  2010, 0, 0
  {
   COORD (9200,-1100)
  }
  BUS  2012, 0, 0
  {
   NET 2019
   VTX 2010, 2006
  }
  NET BUS  2019, 0, 0
  BUS  2020, 0, 0
  {
   NET 2019
   VTX 2008, 2010
  }
  VTX  2021, 0, 0
  {
   COORD (9300,-1060)
  }
  VTX  2022, 0, 0
  {
   COORD (9060,-860)
  }
  NET BUS  2023, 0, 0
  VTX  2024, 0, 0
  {
   COORD (9220,-1060)
  }
  BUS  2025, 0, 0
  {
   NET 2023
   VTX 2021, 2024
  }
  VTX  2026, 0, 0
  {
   COORD (9220,-860)
  }
  BUS  2027, 0, 0
  {
   NET 2023
   VTX 2024, 2026
  }
  BUS  2028, 0, 0
  {
   NET 2023
   VTX 2026, 2022
  }
  INSTANCE  2032, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Mem_WB_reg"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U9"
    #SYMBOL="Mem_WB_reg"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="cde76832-8ded-4aa2-a4b0-eb76cfc0147e"
   }
   COORD (9420,-560)
   VERTEXES ( (8,2249), (10,2071), (12,2036), (14,2064), (16,2056), (18,2076), (20,2095), (22,2100), (24,2108), (26,2182), (28,2166), (30,2142) )
  }
  TEXT  2033, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (9420,-596,9459,-561)
   ALIGN 8
   MARGINS (1,1)
   PARENT 2032
  }
  TEXT  2034, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (9420,-160,9609,-125)
   MARGINS (1,1)
   PARENT 2032
  }
  VTX  2035, 0, 0
  {
   COORD (9640,-1340)
  }
  VTX  2036, 0, 0
  {
   COORD (9420,-320)
  }
  NET BUS  2037, 0, 0
  VTX  2038, 0, 0
  {
   COORD (9680,-1340)
  }
  BUS  2039, 0, 0
  {
   NET 2037
   VTX 2035, 2038
  }
  VTX  2040, 0, 0
  {
   COORD (9680,-620)
  }
  BUS  2041, 0, 0
  {
   NET 2037
   VTX 2038, 2040
  }
  VTX  2042, 0, 0
  {
   COORD (9320,-620)
  }
  BUS  2043, 0, 0
  {
   NET 2037
   VTX 2040, 2042
  }
  VTX  2044, 0, 0
  {
   COORD (9320,-320)
  }
  BUS  2045, 0, 0
  {
   NET 2037
   VTX 2042, 2044
  }
  BUS  2046, 0, 0
  {
   NET 2037
   VTX 2044, 2036
  }
  NET BUS  2049, 0, 0
  VTX  2055, 0, 0
  {
   COORD (9060,-1180)
  }
  VTX  2056, 0, 0
  {
   COORD (9420,-240)
  }
  NET WIRE  2057, 0, 0
  VTX  2058, 0, 0
  {
   COORD (9140,-1180)
  }
  WIRE  2059, 0, 0
  {
   NET 2057
   VTX 2055, 2058
  }
  VTX  2060, 0, 0
  {
   COORD (9140,-240)
  }
  WIRE  2061, 0, 0
  {
   NET 2057
   VTX 2058, 2060
  }
  WIRE  2062, 0, 0
  {
   NET 2057
   VTX 2060, 2056
  }
  VTX  2063, 0, 0
  {
   COORD (9060,-980)
  }
  VTX  2064, 0, 0
  {
   COORD (9420,-280)
  }
  NET BUS  2065, 0, 0
  VTX  2066, 0, 0
  {
   COORD (9180,-980)
  }
  BUS  2067, 0, 0
  {
   NET 2065
   VTX 2063, 2066
  }
  VTX  2068, 0, 0
  {
   COORD (9180,-280)
  }
  BUS  2069, 0, 0
  {
   NET 2065
   VTX 2066, 2068
  }
  BUS  2070, 0, 0
  {
   NET 2065
   VTX 2068, 2064
  }
  VTX  2071, 0, 0
  {
   COORD (9420,-360)
  }
  VTX  2072, 0, 0
  {
   COORD (9220,-360)
  }
  BUS  2073, 0, 0
  {
   NET 2023
   VTX 2071, 2072
  }
  BUS  2074, 0, 0
  {
   NET 2023
   VTX 2072, 2026
  }
  VTX  2075, 0, 0
  {
   COORD (9060,-940)
  }
  VTX  2076, 0, 0
  {
   COORD (9420,-200)
  }
  VTX  2078, 0, 0
  {
   COORD (9240,-940)
  }
  BUS  2079, 0, 0
  {
   NET 2139
   VTX 2075, 2078
  }
  VTX  2080, 0, 0
  {
   COORD (9240,-200)
  }
  BUS  2082, 0, 0
  {
   NET 2139
   VTX 2080, 2076
  }
  INSTANCE  2092, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="WriteBackUnit"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U11"
    #SYMBOL="WriteBackUnit"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d6d40db8-9a22-4294-a6e2-f4face62e3cc"
   }
   COORD (9960,-640)
   VERTEXES ( (6,2096), (8,2111), (10,2107), (12,2099), (14,2146) )
  }
  TEXT  2093, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (9960,-676,10015,-641)
   ALIGN 8
   MARGINS (1,1)
   PARENT 2092
  }
  TEXT  2094, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (9960,-360,10149,-325)
   MARGINS (1,1)
   PARENT 2092
  }
  VTX  2095, 0, 0
  {
   COORD (9860,-520)
  }
  VTX  2096, 0, 0
  {
   COORD (9960,-520)
  }
  NET BUS  2097, 0, 0
  BUS  2098, 0, 0
  {
   NET 2097
   VTX 2095, 2096
  }
  VTX  2099, 0, 0
  {
   COORD (9960,-400)
  }
  VTX  2100, 0, 0
  {
   COORD (9860,-480)
  }
  NET BUS  2101, 0, 0
  VTX  2102, 0, 0
  {
   COORD (9900,-400)
  }
  BUS  2103, 0, 0
  {
   NET 2101
   VTX 2099, 2102
  }
  VTX  2104, 0, 0
  {
   COORD (9900,-480)
  }
  BUS  2105, 0, 0
  {
   NET 2101
   VTX 2102, 2104
  }
  BUS  2106, 0, 0
  {
   NET 2101
   VTX 2104, 2100
  }
  VTX  2107, 0, 0
  {
   COORD (9960,-440)
  }
  VTX  2108, 0, 0
  {
   COORD (9860,-440)
  }
  NET BUS  2109, 0, 0
  BUS  2110, 0, 0
  {
   NET 2109
   VTX 2107, 2108
  }
  VTX  2111, 0, 0
  {
   COORD (9960,-480)
  }
  VTX  2114, 0, 0
  {
   COORD (9920,-480)
  }
  BUS  2115, 0, 0
  {
   NET 2140
   VTX 2111, 2114
  }
  NET BUS  2139, 0, 0
  {
   VARIABLES
   {
    #NAME="BUS2121(7:0)"
   }
  }
  NET BUS  2140, 0, 0
  {
   VARIABLES
   {
    #NAME="BUS2121(7:0)"
   }
  }
  BUS  2141, 0, 0
  {
   NET 2139
   VTX 2078, 2080
  }
  VTX  2142, 0, 0
  {
   COORD (9860,-320)
  }
  VTX  2143, 0, 0
  {
   COORD (9920,-320)
  }
  BUS  2144, 0, 0
  {
   NET 2140
   VTX 2114, 2143
  }
  BUS  2145, 0, 0
  {
   NET 2140
   VTX 2143, 2142
  }
  VTX  2146, 0, 0
  {
   COORD (10280,-600)
  }
  VTX  2147, 0, 0
  {
   COORD (6980,-720)
  }
  NET BUS  2148, 0, 0
  VTX  2149, 0, 0
  {
   COORD (10340,-600)
  }
  BUS  2150, 0, 0
  {
   NET 2148
   VTX 2146, 2149
  }
  VTX  2151, 0, 0
  {
   COORD (10340,-700)
  }
  BUS  2152, 0, 0
  {
   NET 2148
   VTX 2149, 2151
  }
  VTX  2153, 0, 0
  {
   COORD (6980,-700)
  }
  BUS  2154, 0, 0
  {
   NET 2148
   VTX 2151, 2153
  }
  BUS  2155, 0, 0
  {
   NET 2148
   VTX 2153, 2147
  }
  VTX  2156, 0, 0
  {
   COORD (6120,-1280)
  }
  VTX  2157, 0, 0
  {
   COORD (7000,-720)
  }
  BUS  2158, 0, 0
  {
   NET 2148
   VTX 2147, 2157
  }
  VTX  2159, 0, 0
  {
   COORD (7000,-360)
  }
  BUS  2160, 0, 0
  {
   NET 2148
   VTX 2157, 2159
  }
  VTX  2161, 0, 0
  {
   COORD (6020,-360)
  }
  BUS  2162, 0, 0
  {
   NET 2148
   VTX 2159, 2161
  }
  VTX  2163, 0, 0
  {
   COORD (6020,-1280)
  }
  BUS  2164, 0, 0
  {
   NET 2148
   VTX 2161, 2163
  }
  BUS  2165, 0, 0
  {
   NET 2148
   VTX 2163, 2156
  }
  VTX  2166, 0, 0
  {
   COORD (9860,-360)
  }
  VTX  2167, 0, 0
  {
   COORD (6120,-1600)
  }
  NET WIRE  2168, 0, 0
  VTX  2169, 0, 0
  {
   COORD (9900,-360)
  }
  WIRE  2170, 0, 0
  {
   NET 2168
   VTX 2166, 2169
  }
  VTX  2171, 0, 0
  {
   COORD (9900,-40)
  }
  WIRE  2172, 0, 0
  {
   NET 2168
   VTX 2169, 2171
  }
  VTX  2173, 0, 0
  {
   COORD (5960,-40)
  }
  WIRE  2174, 0, 0
  {
   NET 2168
   VTX 2171, 2173
  }
  VTX  2175, 0, 0
  {
   COORD (5960,-1300)
  }
  WIRE  2176, 0, 0
  {
   NET 2168
   VTX 2173, 2175
  }
  VTX  2177, 0, 0
  {
   COORD (5900,-1300)
  }
  WIRE  2178, 0, 0
  {
   NET 2168
   VTX 2175, 2177
  }
  VTX  2179, 0, 0
  {
   COORD (5900,-1600)
  }
  WIRE  2180, 0, 0
  {
   NET 2168
   VTX 2177, 2179
  }
  WIRE  2181, 0, 0
  {
   NET 2168
   VTX 2179, 2167
  }
  VTX  2182, 0, 0
  {
   COORD (9860,-400)
  }
  VTX  2183, 0, 0
  {
   COORD (6120,-1320)
  }
  NET BUS  2184, 0, 0
  VTX  2185, 0, 0
  {
   COORD (9880,-400)
  }
  BUS  2186, 0, 0
  {
   NET 2184
   VTX 2182, 2185
  }
  VTX  2187, 0, 0
  {
   COORD (9880,-60)
  }
  BUS  2188, 0, 0
  {
   NET 2184
   VTX 2185, 2187
  }
  VTX  2189, 0, 0
  {
   COORD (5980,-60)
  }
  BUS  2190, 0, 0
  {
   NET 2184
   VTX 2187, 2189
  }
  VTX  2191, 0, 0
  {
   COORD (5980,-80)
  }
  BUS  2192, 0, 0
  {
   NET 2184
   VTX 2189, 2191
  }
  VTX  2193, 0, 0
  {
   COORD (6060,-80)
  }
  BUS  2194, 0, 0
  {
   NET 2184
   VTX 2191, 2193
  }
  VTX  2195, 0, 0
  {
   COORD (6060,-1320)
  }
  BUS  2196, 0, 0
  {
   NET 2184
   VTX 2193, 2195
  }
  BUS  2197, 0, 0
  {
   NET 2184
   VTX 2195, 2183
  }
  VTX  2248, 0, 0
  {
   COORD (9060,-1140)
  }
  VTX  2249, 0, 0
  {
   COORD (9420,-400)
  }
  VTX  2250, 0, 0
  {
   COORD (9100,-1140)
  }
  BUS  2251, 0, 0
  {
   NET 2049
   VTX 2248, 2250
  }
  VTX  2252, 0, 0
  {
   COORD (9100,-1120)
  }
  BUS  2253, 0, 0
  {
   NET 2049
   VTX 2250, 2252
  }
  VTX  2254, 0, 0
  {
   COORD (9260,-1120)
  }
  BUS  2255, 0, 0
  {
   NET 2049
   VTX 2252, 2254
  }
  VTX  2256, 0, 0
  {
   COORD (9260,-760)
  }
  BUS  2257, 0, 0
  {
   NET 2049
   VTX 2254, 2256
  }
  VTX  2258, 0, 0
  {
   COORD (9300,-760)
  }
  BUS  2259, 0, 0
  {
   NET 2049
   VTX 2256, 2258
  }
  VTX  2260, 0, 0
  {
   COORD (9300,-400)
  }
  BUS  2261, 0, 0
  {
   NET 2049
   VTX 2258, 2260
  }
  BUS  2262, 0, 0
  {
   NET 2049
   VTX 2260, 2249
  }
  VTX  2264, 0, 0
  {
   COORD (9060,-1020)
  }
  VTX  2269, 0, 0
  {
   COORD (9120,-1020)
  }
  WIRE  2271, 0, 0
  {
   NET 2274
   VTX 2269, 2264
  }
  NET WIRE  2273, 0, 0
  {
   VARIABLES
   {
    #NAME="NET2272"
   }
  }
  NET WIRE  2274, 0, 0
  {
   VARIABLES
   {
    #NAME="NET2272"
   }
  }
  VTX  2275, 0, 0
  {
   COORD (9300,-1140)
  }
  VTX  2276, 0, 0
  {
   COORD (9180,-1140)
  }
  WIRE  2277, 0, 0
  {
   NET 2274
   VTX 2275, 2276
  }
  VTX  2278, 0, 0
  {
   COORD (9180,-1280)
  }
  WIRE  2279, 0, 0
  {
   NET 2274
   VTX 2276, 2278
  }
  VTX  2280, 0, 0
  {
   COORD (9120,-1280)
  }
  WIRE  2281, 0, 0
  {
   NET 2274
   VTX 2278, 2280
  }
  WIRE  2283, 0, 0
  {
   NET 2274
   VTX 2269, 2280
  }
  NET WIRE  2318, 0, 0
  NET WIRE  2322, 0, 0
  NET WIRE  2326, 0, 0
  INSTANCE  2478, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="IF_Unit2"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U10"
    #SYMBOL="IF_Unit2"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="6bf445c4-6339-4157-abe1-59a3311e98eb"
   }
   COORD (5020,-1400)
   VERTEXES ( (6,3160), (8,3192), (10,3196), (12,3194), (14,2782), (16,2563), (18,2499), (20,2501) )
  }
  TEXT  2479, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (5020,-1436,5075,-1401)
   ALIGN 8
   MARGINS (1,1)
   PARENT 2478
  }
  TEXT  2480, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (5020,-1080,5131,-1045)
   MARGINS (1,1)
   PARENT 2478
  }
  VTX  2498, 0, 0
  {
   COORD (5460,-1220)
  }
  VTX  2499, 0, 0
  {
   COORD (5340,-1320)
  }
  VTX  2500, 0, 0
  {
   COORD (5460,-1340)
  }
  VTX  2501, 0, 0
  {
   COORD (5340,-1280)
  }
  VTX  2551, 0, 0
  {
   COORD (5380,-1220)
  }
  BUS  2552, 0, 0
  {
   NET 637
   VTX 2498, 2551
  }
  VTX  2553, 0, 0
  {
   COORD (5380,-1320)
  }
  BUS  2554, 0, 0
  {
   NET 637
   VTX 2551, 2553
  }
  BUS  2555, 0, 0
  {
   NET 637
   VTX 2553, 2499
  }
  VTX  2556, 0, 0
  {
   COORD (5360,-1340)
  }
  WIRE  2557, 0, 0
  {
   NET 624
   VTX 2500, 2556
  }
  VTX  2558, 0, 0
  {
   COORD (5360,-1280)
  }
  WIRE  2559, 0, 0
  {
   NET 624
   VTX 2556, 2558
  }
  WIRE  2560, 0, 0
  {
   NET 624
   VTX 2558, 2501
  }
  VTX  2562, 0, 0
  {
   COORD (5460,-1260)
  }
  VTX  2563, 0, 0
  {
   COORD (5340,-1360)
  }
  VTX  2564, 0, 0
  {
   COORD (5400,-1260)
  }
  BUS  2565, 0, 0
  {
   NET 649
   VTX 2562, 2564
  }
  VTX  2566, 0, 0
  {
   COORD (5400,-1360)
  }
  BUS  2567, 0, 0
  {
   NET 649
   VTX 2564, 2566
  }
  BUS  2568, 0, 0
  {
   NET 649
   VTX 2566, 2563
  }
  VTX  2781, 0, 0
  {
   COORD (4700,-1900)
  }
  VTX  2782, 0, 0
  {
   COORD (5020,-1120)
  }
  VTX  2783, 0, 0
  {
   COORD (4780,-1900)
  }
  MDARRAY  2784, 0, 0
  {
   NET 1391
   VTX 2781, 2783
  }
  VTX  2785, 0, 0
  {
   COORD (4780,-1120)
  }
  MDARRAY  2786, 0, 0
  {
   NET 1391
   VTX 2783, 2785
  }
  MDARRAY  2787, 0, 0
  {
   NET 1391
   VTX 2785, 2782
  }
  INSTANCE  2790, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="DecoderUnit2"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U12"
    #SYMBOL="DecoderUnit2"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8d04d426-6c93-4d79-a2fb-8432b57ae122"
   }
   COORD (6120,-1720)
   VERTEXES ( (6,2167), (8,1535), (10,1518), (12,1476), (14,1514), (16,979), (18,981), (20,2183), (22,2156), (24,3211), (26,3209), (28,3207), (30,3205), (32,3203), (34,3201), (36,3199), (38,3197), (40,3195), (42,3193), (46,3191), (48,3189), (50,3187), (52,3185), (54,3183), (56,3181), (58,3179), (60,3177), (62,3175), (64,3173), (66,3171), (68,3169), (70,3167), (72,3165), (74,3163), (76,3161) )
  }
  TEXT  2791, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (6120,-1756,6175,-1721)
   ALIGN 8
   MARGINS (1,1)
   PARENT 2790
  }
  TEXT  2792, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (6120,-600,6300,-565)
   MARGINS (1,1)
   PARENT 2790
  }
  NET WIRE  3116, 0, 0
  NET WIRE  3128, 0, 0
  VTX  3160, 0, 0
  {
   COORD (5020,-1280)
  }
  VTX  3161, 0, 0
  {
   COORD (6540,-640)
  }
  VTX  3162, 0, 0
  {
   COORD (7040,-840)
  }
  VTX  3163, 0, 0
  {
   COORD (6540,-680)
  }
  VTX  3164, 0, 0
  {
   COORD (6580,-720)
  }
  VTX  3165, 0, 0
  {
   COORD (6540,-720)
  }
  VTX  3166, 0, 0
  {
   COORD (6580,-760)
  }
  VTX  3167, 0, 0
  {
   COORD (6540,-760)
  }
  VTX  3168, 0, 0
  {
   COORD (6580,-800)
  }
  VTX  3169, 0, 0
  {
   COORD (6540,-800)
  }
  VTX  3170, 0, 0
  {
   COORD (6580,-840)
  }
  VTX  3171, 0, 0
  {
   COORD (6540,-840)
  }
  VTX  3172, 0, 0
  {
   COORD (7040,-880)
  }
  VTX  3173, 0, 0
  {
   COORD (6540,-880)
  }
  VTX  3174, 0, 0
  {
   COORD (7040,-920)
  }
  VTX  3175, 0, 0
  {
   COORD (6540,-920)
  }
  VTX  3176, 0, 0
  {
   COORD (7040,-960)
  }
  VTX  3177, 0, 0
  {
   COORD (6540,-960)
  }
  VTX  3178, 0, 0
  {
   COORD (7040,-1000)
  }
  VTX  3179, 0, 0
  {
   COORD (6540,-1000)
  }
  VTX  3180, 0, 0
  {
   COORD (7040,-1040)
  }
  VTX  3181, 0, 0
  {
   COORD (6540,-1040)
  }
  VTX  3182, 0, 0
  {
   COORD (7040,-1080)
  }
  VTX  3183, 0, 0
  {
   COORD (6540,-1080)
  }
  VTX  3184, 0, 0
  {
   COORD (7040,-1120)
  }
  VTX  3185, 0, 0
  {
   COORD (6540,-1120)
  }
  VTX  3186, 0, 0
  {
   COORD (7040,-1160)
  }
  VTX  3187, 0, 0
  {
   COORD (6540,-1160)
  }
  VTX  3188, 0, 0
  {
   COORD (7040,-1200)
  }
  VTX  3189, 0, 0
  {
   COORD (6540,-1200)
  }
  VTX  3190, 0, 0
  {
   COORD (7040,-1240)
  }
  VTX  3191, 0, 0
  {
   COORD (6540,-1240)
  }
  VTX  3192, 0, 0
  {
   COORD (5020,-1240)
  }
  VTX  3193, 0, 0
  {
   COORD (6540,-1320)
  }
  VTX  3194, 0, 0
  {
   COORD (5020,-1160)
  }
  VTX  3195, 0, 0
  {
   COORD (6540,-1360)
  }
  VTX  3196, 0, 0
  {
   COORD (5020,-1200)
  }
  VTX  3197, 0, 0
  {
   COORD (6540,-1400)
  }
  VTX  3198, 0, 0
  {
   COORD (7040,-1320)
  }
  VTX  3199, 0, 0
  {
   COORD (6540,-1440)
  }
  VTX  3200, 0, 0
  {
   COORD (7040,-1360)
  }
  VTX  3201, 0, 0
  {
   COORD (6540,-1480)
  }
  VTX  3202, 0, 0
  {
   COORD (7040,-1280)
  }
  VTX  3203, 0, 0
  {
   COORD (6540,-1520)
  }
  VTX  3204, 0, 0
  {
   COORD (7040,-1400)
  }
  VTX  3205, 0, 0
  {
   COORD (6540,-1560)
  }
  VTX  3206, 0, 0
  {
   COORD (7040,-1440)
  }
  VTX  3207, 0, 0
  {
   COORD (6540,-1600)
  }
  VTX  3208, 0, 0
  {
   COORD (7040,-1480)
  }
  VTX  3209, 0, 0
  {
   COORD (6540,-1640)
  }
  VTX  3210, 0, 0
  {
   COORD (7040,-1520)
  }
  VTX  3211, 0, 0
  {
   COORD (6540,-1680)
  }
  VTX  3212, 0, 0
  {
   COORD (4800,-1280)
  }
  WIRE  3213, 0, 0
  {
   NET 3128
   VTX 3160, 3212
  }
  VTX  3214, 0, 0
  {
   COORD (4800,-520)
  }
  WIRE  3215, 0, 0
  {
   NET 3128
   VTX 3212, 3214
  }
  VTX  3216, 0, 0
  {
   COORD (6620,-520)
  }
  WIRE  3217, 0, 0
  {
   NET 3128
   VTX 3214, 3216
  }
  VTX  3218, 0, 0
  {
   COORD (6620,-640)
  }
  WIRE  3219, 0, 0
  {
   NET 3128
   VTX 3216, 3218
  }
  WIRE  3220, 0, 0
  {
   NET 3128
   VTX 3218, 3161
  }
  VTX  3221, 0, 0
  {
   COORD (6900,-840)
  }
  BUS  3222, 0, 0
  {
   NET 1831
   VTX 3162, 3221
  }
  VTX  3223, 0, 0
  {
   COORD (6900,-680)
  }
  BUS  3224, 0, 0
  {
   NET 1831
   VTX 3221, 3223
  }
  BUS  3225, 0, 0
  {
   NET 1831
   VTX 3223, 3163
  }
  WIRE  3226, 0, 0
  {
   NET 2326
   VTX 3164, 3165
  }
  WIRE  3227, 0, 0
  {
   NET 2322
   VTX 3166, 3167
  }
  WIRE  3228, 0, 0
  {
   NET 2318
   VTX 3168, 3169
  }
  WIRE  3229, 0, 0
  {
   NET 3116
   VTX 3170, 3171
  }
  BUS  3230, 0, 0
  {
   NET 1827
   VTX 3172, 3173
  }
  BUS  3231, 0, 0
  {
   NET 1823
   VTX 3174, 3175
  }
  WIRE  3232, 0, 0
  {
   NET 827
   VTX 3176, 3177
  }
  WIRE  3233, 0, 0
  {
   NET 815
   VTX 3178, 3179
  }
  WIRE  3234, 0, 0
  {
   NET 776
   VTX 3180, 3181
  }
  WIRE  3235, 0, 0
  {
   NET 768
   VTX 3182, 3183
  }
  BUS  3236, 0, 0
  {
   NET 1819
   VTX 3184, 3185
  }
  BUS  3237, 0, 0
  {
   NET 1815
   VTX 3186, 3187
  }
  WIRE  3238, 0, 0
  {
   NET 847
   VTX 3188, 3189
  }
  WIRE  3239, 0, 0
  {
   NET 851
   VTX 3190, 3191
  }
  VTX  3240, 0, 0
  {
   COORD (4820,-1240)
  }
  WIRE  3241, 0, 0
  {
   NET 1175
   VTX 3192, 3240
  }
  VTX  3242, 0, 0
  {
   COORD (4820,-560)
  }
  WIRE  3243, 0, 0
  {
   NET 1175
   VTX 3240, 3242
  }
  VTX  3244, 0, 0
  {
   COORD (6720,-560)
  }
  WIRE  3245, 0, 0
  {
   NET 1175
   VTX 3242, 3244
  }
  VTX  3246, 0, 0
  {
   COORD (6720,-1320)
  }
  WIRE  3247, 0, 0
  {
   NET 1175
   VTX 3244, 3246
  }
  WIRE  3248, 0, 0
  {
   NET 1175
   VTX 3246, 3193
  }
  VTX  3249, 0, 0
  {
   COORD (4880,-1160)
  }
  BUS  3250, 0, 0
  {
   NET 1334
   VTX 3194, 3249
  }
  VTX  3251, 0, 0
  {
   COORD (4880,-480)
  }
  BUS  3252, 0, 0
  {
   NET 1334
   VTX 3249, 3251
  }
  VTX  3253, 0, 0
  {
   COORD (6660,-480)
  }
  BUS  3254, 0, 0
  {
   NET 1334
   VTX 3251, 3253
  }
  VTX  3255, 0, 0
  {
   COORD (6660,-1360)
  }
  BUS  3256, 0, 0
  {
   NET 1334
   VTX 3253, 3255
  }
  BUS  3257, 0, 0
  {
   NET 1334
   VTX 3255, 3195
  }
  VTX  3258, 0, 0
  {
   COORD (4860,-1200)
  }
  BUS  3259, 0, 0
  {
   NET 1333
   VTX 3196, 3258
  }
  VTX  3260, 0, 0
  {
   COORD (4860,-460)
  }
  BUS  3261, 0, 0
  {
   NET 1333
   VTX 3258, 3260
  }
  VTX  3262, 0, 0
  {
   COORD (6680,-460)
  }
  BUS  3263, 0, 0
  {
   NET 1333
   VTX 3260, 3262
  }
  VTX  3264, 0, 0
  {
   COORD (6680,-1400)
  }
  BUS  3265, 0, 0
  {
   NET 1333
   VTX 3262, 3264
  }
  BUS  3266, 0, 0
  {
   NET 1333
   VTX 3264, 3197
  }
  VTX  3267, 0, 0
  {
   COORD (6820,-1320)
  }
  BUS  3268, 0, 0
  {
   NET 1794
   VTX 3198, 3267
  }
  VTX  3269, 0, 0
  {
   COORD (6820,-1440)
  }
  BUS  3270, 0, 0
  {
   NET 1794
   VTX 3267, 3269
  }
  BUS  3271, 0, 0
  {
   NET 1794
   VTX 3269, 3199
  }
  VTX  3272, 0, 0
  {
   COORD (6900,-1360)
  }
  BUS  3273, 0, 0
  {
   NET 1805
   VTX 3200, 3272
  }
  VTX  3274, 0, 0
  {
   COORD (6900,-1460)
  }
  BUS  3275, 0, 0
  {
   NET 1805
   VTX 3272, 3274
  }
  VTX  3276, 0, 0
  {
   COORD (6550,-1460)
  }
  BUS  3277, 0, 0
  {
   NET 1805
   VTX 3274, 3276
  }
  VTX  3278, 0, 0
  {
   COORD (6550,-1480)
  }
  BUS  3279, 0, 0
  {
   NET 1805
   VTX 3276, 3278
  }
  BUS  3280, 0, 0
  {
   NET 1805
   VTX 3278, 3201
  }
  VTX  3281, 0, 0
  {
   COORD (6880,-1280)
  }
  BUS  3282, 0, 0
  {
   NET 1774
   VTX 3202, 3281
  }
  VTX  3283, 0, 0
  {
   COORD (6880,-1500)
  }
  BUS  3284, 0, 0
  {
   NET 1774
   VTX 3281, 3283
  }
  VTX  3285, 0, 0
  {
   COORD (6780,-1500)
  }
  BUS  3286, 0, 0
  {
   NET 1774
   VTX 3283, 3285
  }
  VTX  3287, 0, 0
  {
   COORD (6780,-1520)
  }
  BUS  3288, 0, 0
  {
   NET 1774
   VTX 3285, 3287
  }
  BUS  3289, 0, 0
  {
   NET 1774
   VTX 3287, 3203
  }
  VTX  3290, 0, 0
  {
   COORD (6860,-1400)
  }
  BUS  3291, 0, 0
  {
   NET 1766
   VTX 3204, 3290
  }
  VTX  3292, 0, 0
  {
   COORD (6860,-1560)
  }
  BUS  3293, 0, 0
  {
   NET 1766
   VTX 3290, 3292
  }
  BUS  3294, 0, 0
  {
   NET 1766
   VTX 3292, 3205
  }
  VTX  3295, 0, 0
  {
   COORD (6840,-1440)
  }
  BUS  3296, 0, 0
  {
   NET 1793
   VTX 3206, 3295
  }
  VTX  3297, 0, 0
  {
   COORD (6840,-1600)
  }
  BUS  3298, 0, 0
  {
   NET 1793
   VTX 3295, 3297
  }
  BUS  3299, 0, 0
  {
   NET 1793
   VTX 3297, 3207
  }
  VTX  3300, 0, 0
  {
   COORD (6820,-1480)
  }
  BUS  3301, 0, 0
  {
   NET 1750
   VTX 3208, 3300
  }
  VTX  3302, 0, 0
  {
   COORD (6820,-1640)
  }
  BUS  3303, 0, 0
  {
   NET 1750
   VTX 3300, 3302
  }
  BUS  3304, 0, 0
  {
   NET 1750
   VTX 3302, 3209
  }
  VTX  3305, 0, 0
  {
   COORD (6800,-1520)
  }
  BUS  3306, 0, 0
  {
   NET 1742
   VTX 3210, 3305
  }
  VTX  3307, 0, 0
  {
   COORD (6800,-1680)
  }
  BUS  3308, 0, 0
  {
   NET 1742
   VTX 3305, 3307
  }
  BUS  3309, 0, 0
  {
   NET 1742
   VTX 3307, 3211
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1608146646"
   PAGENAME=""
   PAGENUMBER="1"
   REVISION="1.0"
  }
 }
 
 BODY
 {
  TEXT  3310, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Created:"
   RECT (1140,1266,1257,1319)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  3311, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (1314,1262,1984,1322)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,1,0,"Arial")
   UPDATE 0
  }
  TEXT  3312, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (1138,1326,1209,1379)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  3313, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (1311,1322,1981,1382)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,1,0,"Arial")
   UPDATE 0
  }
  TEXT  3314, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"(C)ALDEC. Inc\n"+
"2260 Corporate Circle\n"+
"Henderson, NV 89074"
   RECT (1340,1140,1635,1241)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,1,0,"Arial")
   MULTILINE
  }
  TEXT  3315, 0, 0
  {
   PAGEALIGN 10
   TEXT "Page:"
   RECT (1138,1444,1217,1497)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  3316, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$PAGENUMBER / $PAGECOUNT     $PAGENAME"
   RECT (1310,1440,1980,1500)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,1,0,"Arial")
   UPDATE 0
  }
  TEXT  3317, 0, 0
  {
   PAGEALIGN 10
   TEXT "Revision:"
   RECT (1136,1384,1264,1437)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,1,0,"Arial")
  }
  TEXT  3318, 0, 0
  {
   PAGEALIGN 10
   TEXT "$Revision"
   RECT (1310,1394,1970,1429)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,700,0,204,0,"Arial")
   UPDATE 0
  }
  GROUP  3319, 0, 0
  {
   PAGEALIGN 10
   RECT (1120,1120,2001,1501)
   FREEID 595
   LINE  594, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (880,380), (880,0), (0,0), (0,380), (880,380) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  3320, 0, 0
  {
   PAGEALIGN 10
   RECT (1120,1320,2001,1321)
   FREEID 579
   LINE  578, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  3321, 0, 0
  {
   PAGEALIGN 10
   RECT (1120,1260,2001,1261)
   FREEID 578
   LINE  577, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  3322, 0, 0
  {
   PAGEALIGN 10
   RECT (1120,1380,2001,1381)
   FREEID 584
   LINE  583, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  3323, 0, 0
  {
   PAGEALIGN 10
   RECT (1120,1440,2001,1441)
   FREEID 583
   LINE  582, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (880,0) )
    FILL (1,(0,0,0),0)
   }
  }
  GROUP  3324, 0, 0
  {
   PAGEALIGN 10
   RECT (1300,1120,1301,1261)
   FREEID 582
   LINE  581, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (0,140) )
   }
  }
  GROUP  3325, 0, 0
  {
   PAGEALIGN 10
   RECT (1300,1260,1301,1501)
   FREEID 580
   LINE  579, 0, 0
   {
    OUTLINE 0,1, (128,128,128)
    POINTS ( (0,0), (0,240) )
   }
  }
  BMPPICT  3326, 0, 0
  {
   PAGEALIGN 10
   RECT (1140,1180,1279,1225)
   TEXT
   "ezE1QTMzOEZELTk0QjYtNGZmNC1BMUUwLTZCREEwNTg1QzkwRH0A/EkAACgAAACLAAAALQAAAAEAGAAAAAAA1kkAABILAAASCwAAAAAAAAAAAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////8+vX28OHu5Mji0KDYv37QsmTLqlTKqFHNrFjStWrbxInn16/y6tT69u3///////////////////////////////////////////////////////////////////8AAAD///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////749Onw5sziz5/Wu3bPsGHNrFjLqlTKp07GoULBmTO+kye5ixazgQKygAC3iBDHo0bbxIju5Mj8+vX///////////////////////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////+/vz28eLt4sXr377v5cr38uX+/fv////////////////////69+7x6NDm1avVunXDnDmygACygACzgQLGoUPfy5b69u3///////////////////////////////////////////////8AAAD///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////78+/b+/vz////////////////////////////////////////////////////7+PHu48bStWu4ihSygACygAC+lCjhzZr9+/f///////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////179/Wu3a3iBGygACygADGoULw5sz///////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////v5MnIpEmygACygAC5ixbhzpz///////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////9/frZwIC0gweygACygADWu3b+/fv///////////////////////8AAAD////q3Ljv5cr////n2LHx6NH////m1q328ODq3LjXvHnWvHjy6dP////////k0qXYv3/fy5b59er////m1avXvnzYv37r377cxYrbxIn48+f07dvm1av////w5s3awYPcxYv07Nnu5Mju48f////p2rXq3bv////////////x6NDfy5b////9/PjfypXXvHnbxInz69bm1av9+/fo2bPw5szn2LD07drl1ar+/fv////t4sTr377////q3LjXvXviz57p27fu48b////z69fn167y6tXo2bL////w5szq3Lj////v5cvYvn3iz57+/vz1797o2bL////x6NDk0qT+/vz////////49Ojdx47XvXvx6ND9/frfypTZwYLz69b8+vXm1av69+7q3Lj69u3s37/w5szn2LH179/////p2rXw5sz////x6NHo2bLs4MDw5s3////m1avt4sX////n167z7Nj////////////////////////////////////k06a3iBGygACygADUuHD9/fr///////////////////8AAAD////Orl3awoX////Jpkziz5/////Ho0bp27bMq1bStGnm1qz28OD////+/fvAly7awoTWu3fHo0f69+/GoULUuHDo2bPr3r3gzJjWvHjNrVvm1qzKp0/t4cLAly/fy5bQsmTVuXPZwIHbxIj59eq3iBHUuHH////////////Ttm2ygAD07dv59uy9kSPfypXq3brp2rXFoED179/EnTvp27fIpEjm1avEnj3////////Wu3bVunTm1avAmDDdx47n2LHdx47Jpk338uTQsWPWu3bk06bJpkz////cxYrRs2fw5s3CmjTeyZLNrVvWu3fn2LDLqlT+/vzEnjzEnTr9/Pj////69+7GoEHPsGDhzZrv5cvQsmTPr1/eyJHFnz/r3r3Jpk3t4sW4iRPp27fTt27eyZPJpkzo2bL////dxo3LqlT38uTNrVvawYPVunXdyJD49OiygAHawoX////IpEjl1Kn////////////////////////////////////////n2LG2hw6ygACygADYv3////////////////////8AAAD////Rs2bcxoz////NrVrPr1/l1KjCmjTs4MHOr17UuXLq3Lj7+fP////9/frEnTvy6tX////IpUrhzp3NrFnXvHnp27f///759uzUuXLNrFjo2bLOrlzQsmXawoX9/PnLqlTUuXLbxIneyJHawoW8kCHawYP////////38uXKp07MqlXbw4f8+/bAly7hzpzu48fu5MjAly/Orl3NrFj8+/bHo0fo2rTDnDjgy5fx6NDbxIjVunXIpUrm1qz////////28OHAly7MqlW5jBjx58/m1q3Mq1b////dyJDVunTWvHjVunT////28OHDnDjcxYrUt2/m1au9kiXOr178+vT////j0aLFnz/////////v5cu/lSv6+PD////StWvStWrStGndxo3BmTLawoTTtmzk06bLqVPKp07j0aLx58++lCnKqFC7jx7w5szXvXrgy5fVuXO+kyfeyZP////GoUPk06f////////////////////////////////////////////l1Km0hAiygACygADk06f///////////////8AAAD////TtmzeyZP////Pr1/EnjzVunW9kiXt4sXPsGDMqlXgy5f59uz////9/frEnTvy6dP////Pr1/cxYvOrl3Orlzhzp3x6NHGoULUuHD38uXn16/NrVrRs2bcxoz9/Pnn2LH07dvcxYvLqVLNrFjbw4fWu3b////////o2rTKp07v5MnIpUr7+PHAly/Wu3bo2bLt4sXCmjXcxYrMq1fy6tTJpk3p2rXCmzbYvn3t4sTcxYrVunTIpEnr3rz////////////QsWLeyZLJpk39/Pnn167NrVr////eyZPVunXUuXLZwID////69u3DnDjcxYrNrFjJpUvfypXNrFn7+fL////hzp3Ho0f////////u48fAmDD9+/f////Wu3fRs2bUt2/GoEHk0qXStGnHokTo2bLLqlTeyZPNrFncxYrTtm3dyJDKp0/8+vTZwYLKp0/QsWPawYPcxoz07du+kyfQsmT////////////////////////////////////////////////aw4aygACygAC6jhz07Nn///////////8AAADy6dPGoUPPsGH17t3JpUvhzpz////GoUPq3LjLqVPawoXy6tX7+fL////+/fu/lizk06fm1qzAli3x58/HokXcxYvz7Njn16++lCns37/48+fk06fJpUvr377BmDHl1Knw5s39+/faw4aygADs4MHdx4/QsmX////////NrVvWvHj////DnDnl1arBmTPp27f17t3r377BmTPs37/BmTPp2rXHo0fm1q3BmTLt4sX38ePWu3fVunTiz5/FoEDq3Lnt4cP+/v3iz5+2hw7XvHn38ePVunTCmzby6tXZwYLStWrs37/Cmzbr3rzWu3bMq1fq3buygADcxYrs4MHGoUL7+fL////38+bEnTrawoXt4sXz69fKqFDYv3/q3brAmDDs4MHLqVO4ihT7+fPYv3+zgQPs4MHHokTj0aPQsWLawoThzp23iBHYv37////UuXKygADx6NDcxYvWu3fNrFnhzpzNrVrhzZr////////////////////////////////////////////+/vzJpUuygACygADNrFj+/v3///////8AAADVunXNrVvMq1beyZPfypTt4sX////dx47y6tThzpzMqlXPr1/z69b////////bxIjQsmTTtm3s37/////cxozNrVrQsWL07dvj0KHMq1fn16/x6dLcxoz////q3brQsmTOrl3z7Njp27fVunX////p27fk0qT///////7ZwIHw5sz////hzp3l1KnXvXrNrVvWvHj179/UuXLQsWLi0KD8+vXcxYry6tTUuHHMq1bfypXn2LDl1Kj////hzp3OrlzVunX9+/f48+fPsGHx6NDiz5/NrFjNrFnXvXrk0qTj0aP////o2bLPsGDVunT49On07NnPsGD8+vT07Nndx479+/f////////07NnUuHDNrFnr37759uzVunXPr1/n167////cxozawoX////y6dPRtGj28OHgzJjPsGDZwID6+PD07tzRs2bx6ND////j0aLbw4f////q3LndyJDYvn39/Pjt4cPbw4f///7////////////////////////////////////////////x6dK4ihWygAC0gwbp27b///////8AAAD///////////////////////////////////////////////////////////////////7///////////////////////////////////////////////////////////////////////////////////////////////7///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////7////////////////////////////////////////////////XvnyygACygADHo0f///7///8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////38uW6jRqygACzgQLt4sX///8AAADs37/n2LHo2rTo2rTo2rTn16/z7Nj////////////////////////////////////////////////////////49Ojo2bLo2rTo2rTo2rTo2rTp27b49Onq3bro2bPo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2bL07Nn////t4sXn2LDo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTr3rzy6tX+/vz////////////////8+vXr377n2LHo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2rTo2bPq3Ln8+vX////////////////9/Pnt4cPi0KDdx47bw4fZwIDYvn3Yvn3Yvn3Yvn3Yvn3XvnzZwIDbw4fdx47hzpzq3Lj48+f////////////w587l1arp2rX9+/f////////////////////////////////////UuHCygACygADStWv///8AAADYv36zggS0gwe0gwe0gwe0ggXBmTL48+f////////////////////////////////////////////////////Wu3a0gwa0gwe0gwe0gwe0gwfCmjTw5866jRu0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwbStWr////Ho0e0gwa0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe1hQq4ihTBmDHdx479+/f////////48+fAli20gwa0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe0gwe1hAnx58/////////////o2bPCmjW2hg2ygACygACygACygACygACygACygACygACygACygACygACygACygACygAC1hAm6jhzStWr49Oj59uzeyJHbxIjcxYrp27f////////////////////////////////////v5cuzgQOygADAli369+4AAAD48+e/lSqygACygACygACygACygADVunX////////////////////////////////////////////////69u26jBmygACygACygACygACygADZwYL7+fK9kiWygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADKp07////NrVuygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADIpUr49On////9/frBmTKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACy"+
"gACygACygADq3br////////l1aq1hAmygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADBmDHo2bLm1qzTtmziz5/l1ar////////////////////////////////////8+vTDnDmygAC2hgzs4MEAAAD////k0qSzgQKygACygACygACygAC2hg3q3bv38uX28OH28OH28OH28OH179/07Nnz7Njz7Njz7Nj17t3dx4+ygACygACygACygACygAC3hw/v5cv////Enj2ygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADEnTr////VunSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADStGn////////JpUuygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADk06b////59eu8kCCygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADIpEjk0qXdx47cxYr07dr////////////////////////////////////////UuXKygACygADgzJgAAAD////////IpEiygACygACygACygACygAC0gwa3iRK3iBC3iBC3iBC3iBC3hw+1hQu1hQq1hQq1hQq1hQuzgQKygACygACygACygACygADHokT+/v3///7LqVKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC7jx7+/v3cxYuygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC0ggXx6dL////PsGGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADbxIj////j0KGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADr3rz49Oj69+/////////////////////////////////////////////j0aOygACygADUuHAAAAD////////v5cu2hgyygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADfypX////////Rs2aygACygACygACygACygAC6jBm9kya9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO8kCHCmjX7+fLk0qWygACygACygACygACygAC2hgy7jh26jRu6jRu6jRu6jRu5ixe5ixa6jRu6jRq0gweygACygACygACygACygACygACygADawYP////Wu3eygACygACygACygACygAC5ixa9kya9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO9kSO7jx/awoX////Wu3aygACygACygACygACygACygACygACzggS9kSPAli2/liy/liy/lizAli2+lCm3iRKygACygACygACygACygACygACygADVunT////////////////////////////////////////////////////s4MG2hgyygADNrFgAAAD////////////UuHCygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC4iRP38+b////////XvHmygACygACygACygACygADgzJj38uX38uT38uT38uT38uT38uT38uT38uT38uT38eP38uX+/v3q3bqzggSygACygACygACygADMq1b28OD28OD28OD28OD28OD179717t328OD179/y6dPYv361hQuygACygACygACygACygADJpkz////dx46ygACygACygACygACygADZwIH38uX38uT38uT38uT38uT38uT38uT38uT38uT38uT38uT38uT38uT28eL69+/////Rs2aygACygACygACygACygACygAHRtGjx58/38eP49Oj49Oj49Oj49Oj49Oj38+b07dvj0aK7jx+ygACygACygACygACygADHokT////////////////////////////////////////////////////z69a7jh2ygADIpUoAAAD////////////28OG9kiSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADPsGD////////////eyJGygACygACygACygACygADfypT////////////////////////////////////////////////x58+0gweygACygACygACygADKqFD////////////////////////////////////////////dxo2zgQKygACygACygACygADAly/////l1KmygACygACygACygACygADXvXr////////////////////////////////////////////////////////////////StWuygACygACygACygACygADEnjz///7////////////////////////////////////////k0qSzgQKygACygACygACygAC9kiX9/Pj////////////////////////////////////////////////38eO+kyeygADGoEEAAAD////////////////fypWygACygACygACygACygACygAC2hg23hw+2hgy1hQu0gwa0ggW0gwa0gweygACygACygACygACygACygADp27f////////////k06eygACygACygACygACygADXvXr////////////////////////////////////////////////38eO3hw+ygACygACygACygADCmzb+/v3////////////////////////////////////////69+66jRqygACygACygACygAC7jx/7+fPt4cKzgQKygACygACygACygADPr1/////////////////////////////////////////////////////////////////Yvn2ygACygACygACygACygADTtmz////////////////////////////////////////////38uW7jx61hAm2hgy2hgy0hAi9kyb59uz////////////////////////////////////////////////38+a+lCiygADIpEgAAAD////////////////+/fvEnjyygACygACygACygACygADPr1/38uX17t307dvy6tTy6tT07drRs2aygACygACygACygACygADAly/69u3////////////p27e0gweygACygACygACygADQsWP////////////////////////////////////////////////7+fO8kCGygACygACygACygAC9kiT6+PD////////////////////////////////////////////Enj2ygACygACygACygAC5ixb07tz07du0gwaygACygACygACygAC4iRPFnz/Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7Fnz7DnDjQsmX7+fP////eyZOygACygACygACygACygADTtm3////////////////////////////////////////////////28OD07dv07tz07tz07dv28OD+/fv////////////////////////////////////////////////38uW+kyeygADMqlUAAAD////////////////////r3r21hAmygACygACygACygAC5jBjy6tT////////////////////BmTKygACygACygACygACygADXvXv////////////////u5Mi4ihSygACygACygACygADIpUr+/fv///////////////////////////////////////////////7CmjSygACygACygACygAC6jRv179/////////////////////////////////////////////LqlSygACygACygACygAC2hw7u48f7+PG4ihSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC7jh338uX////l1aqzgQOygACygACygACygADMq1f////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////07du8kCCygADStWoAAAD///////////////////////7QsWKygACygACygACygACygADNrFj////////////////s4MCzgQOygACygACygACygAC2hw7u5Mj////////////////07dq8kCGygACygACygACygADCmjT9+/f////////////////////////////////////////////////IpUqygACygACygACygAC3iRLv5cv////////////////////////////////////////////TtmyygACygACygACygAC0gwbn2LH///69kiWygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC3iBH1797////s4MG0hAiygACygACygACygADFnz/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////u5Mi3iBCygADdxo0AAAD////////////////////////07Nm6jRuygACygACygACygACzgQLq3Ln////////////TtmyygACygACygACygACygADGoUL////////////////////59eu/liyygACygACygACygAC8kCD7+PH////////////////////////////////////////////////QsWOygACygACygACygAC0hAjp27b////////////////////////////////////////////awoWygACygACygACygACygADhzpz////EnTqygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADu5Mj////z7Ni2hgyygACygACygACygAC/lSr9/Pj////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////n166ygACzggTp27cAAAD////////////////////////////bxIiygACygACygACygACygADGoEH8+vT////59evAli2ygACygACygACygACygADgzJj////////////////////9/frDnDmygACygACygACygAC3hw/28OH////////////////////////////////////////////////XvXuygACygACygACygACygAHk0qT////////////////////////////////////////////hzp2ygACygACygACygACygADbxIn////KqFGygACygACygACygACzggTCmjXIpUrHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bHo0bGoUPv5cv////49Om5ixaygACygACygACygAC6jRv38+b////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////awoSygAC8kSL38eMAAAD////////////////////////////8+vTBmDGygACygACygACygACygADi0KD////m1q2zgQKygACygACygACygAC4ihT38+b////////////////////////Jpk2ygACygACygACygACygAHw587////////////////////////////////////////////////eyZOygACygACygACygACygADdyJD////////////////////////////////////////////fy5aygACygACygACygACygADUuHH////StWuygACygACygACygAC0hAjn2LD9/Pj9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f9+/f8+/b+/vz////9/Pm+lCiygACygACygACygAC1hQvs4MD////////////////////////////////////////////q3brVuXPWu3fWu3fWu3bWu3bu48f////////////////////////////////////////////9/frKp06ygADLqlT///8AAAD////////////////////////////////n1660hAiygACygACygACygAC/lSr6+PDRtGiygACygACygACygACygADQsWL///7////////////////////////QsmWygACygACygACygACygADp27f////////////////////////////////////////////////l1KmygACygACygACygACygADXvnz////////////////////////////////////////8+vXFnz6ygACygACygACygACygADOrlz////awoSygACygACygACygACygADk06b////////////////////////////////////////////////////////////////Ho0aygACygACygACygACygADUt2/////////////////////////////////////////////StGmygACygACygACygACygADZwIH////////////////////////////////////////////179+4iROygADl1Kj///8AAAD////////////////////////////////9/frLqlSygACygACygACygACygADPsGC8kSKygACygACygACygACzgQLo2bL////////////////////////////XvHmygACygACygACygACygADi0KD////////////////////////////////////////////////s37+ygACygACygACygACygADLqlTz69by6tXy6tTy6tTx6NDx58/y6tTy6tXx6NHk06bHokWygACygACygACygACygACygADMq1b////hzZqygACygACygACygACygADYv3/69+738+b38uX38uX38uX38uX38uX38uX38uX38uX38uX38uX38uX38uT7+fP////Wu3aygACygACygACygACygAC1hQvWvHjx6ND69u38+vT8+vT8+vT8+vT8+vT8+vX69+/n16+5jBiygACygACygACygACygADVunX////////////////////////////////////////////hzpyygAC9kiX7+fP///8AAAD////////////////////////////////////x6NG3iBCygACygACygACygACygACygACygACygACygACygADBmTL59uz////////////////////////////eyJGygACygACygACygACygADbxIj////////////////////////////////////////////////x6dK1hQuygACygACygACygACzgQK0hAi0hAi0gwe0gwe0gwe0gwe0gwe0hAi0gweygACygACygACygACygACygACygACygADRs2b////n2LCygACygACygACygACygAC1hAm4ihW4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO4iRO3iRK2hgzZwID////q3LiygACygACygACygACygACygACygAC0hAi6jBm9kSO8kSK8kSK8kSK8kSK9kiS6jRqzgQKygACygACygACygACygACygADUuHD////////////////////////////////////////+/vzDnDiygADdx4////////8AAAD////////////////////////////////////////XvXqygACygACygACygACygACygACygACygACygACygADXvHn////////////////////////////////l1KmygACygACygACygACygADTt27////////////////////////////////////////////////07ty6jhyygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADfy5b////t4cKzgQKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADOrlz////7+fLBmTOygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADZwYL////////////////////////////////////////o2bOygAG9kiX59er///////8AAAD////////////////////////////////////////49Oi+lCmygACygACygACygACygACygACygACygAC1hQrx58/////////////////////////////////s4MCzgQKygACygACygACygADNrFn////////////////////////////////////////////////48+fAly+ygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC8kSL48+f////x6NG3iBGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADIpUr///7////k06eygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAHp27b////////////////////////////////////9/PjFoECygADj0aP///////////8AAAD////////////////////////////////////////////i0KCzggSygACygACygACygACygACygACygADGoUL////////////////////////////////////z69a0gwaygACygACygACygADGoUL////////////////////////////////////////////////7+fLGoEGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC8kCHr"+
"3r3////////17t28kSKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADEnTv7+fL////////bxIi0hAiygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygADJpk39/fr////////////////////////////////////hzpyygADMq1b///////////////8AAAD////////////////////////////////////////////8+/bIpEiygACygACygACygACygACygACygADhzpz////////////////////////////////////49Om3iBGygACygACygACygAC/lSr8+/b////////////////////////////////////////////+/v3LqVKygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC2hg3BmTLXvnz07Nn////////////49OjBmDGygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC+lCn38eP////////////q3LjNrFm4ihSygACygACygACygACygACygACygACygACygACygACygACygACygACygACygAC3iBHQsmX48+f////////////////////////////////////17963iRK+lCn38uT///////////////8AAAD////////////////////////////////////////////////38uTr3rzq3bvo2rTo2bPo2bPo2bLo2rT8+vT////////////////////////////////////+/v3t4sXq3bvr3r3r3r3q3bvu48b+/fv////////////////////////////////////////////////z69bq3brr3r3r3r3r3r3r3r3r3r3r3r3r3r3r377p27fp27br377r3r3r3r3r3rzr377w5sz28OH8+vX////////////////////+/vzw5szq3bvr3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3r3q3bvt4sT8+vX///////////////////738+br377i0KDcxYraw4bbw4fbw4fbw4fbw4fbw4fbw4fbw4faw4bcxYvhzZvp27f28eL////////////////////////////////////////9/PjFoEC1hQrt4sX///////////////////8AAAD///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////7RtGi0gwbp27b///////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////VunS3iRLo2bL///////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////9/PnStGm+lCjt4sX///////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////28OHMq1fKqFH179////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////9/Pjp2rXNrFjgy5f+/fv///////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////07driz5/dx47179////////////////////////////////////////////////8AAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////+/vz17t3t4sX17t3///////////////////////////////////////////////////////8AAAA="
  }
 }
 
}

