TimeQuest Timing Analyzer report for QUSBEVB_REVA_EP2C20_Template
Mon Jun 18 18:59:13 2012
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'ifclk'
 12. Slow Model Setup: 'control_disparo:inst|EA[0]'
 13. Slow Model Setup: 'inst1|altpll_component|pll|clk[0]'
 14. Slow Model Setup: 'inst1|altpll_component|pll|clk[1]'
 15. Slow Model Hold: 'control_disparo:inst|EA[0]'
 16. Slow Model Hold: 'ifclk'
 17. Slow Model Hold: 'inst1|altpll_component|pll|clk[0]'
 18. Slow Model Hold: 'inst1|altpll_component|pll|clk[1]'
 19. Slow Model Recovery: 'ifclk'
 20. Slow Model Removal: 'ifclk'
 21. Slow Model Minimum Pulse Width: 'control_disparo:inst|EA[0]'
 22. Slow Model Minimum Pulse Width: 'ifclk'
 23. Slow Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[1]'
 24. Slow Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[0]'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Propagation Delay
 30. Minimum Propagation Delay
 31. Fast Model Setup Summary
 32. Fast Model Hold Summary
 33. Fast Model Recovery Summary
 34. Fast Model Removal Summary
 35. Fast Model Minimum Pulse Width Summary
 36. Fast Model Setup: 'ifclk'
 37. Fast Model Setup: 'control_disparo:inst|EA[0]'
 38. Fast Model Setup: 'inst1|altpll_component|pll|clk[0]'
 39. Fast Model Setup: 'inst1|altpll_component|pll|clk[1]'
 40. Fast Model Hold: 'control_disparo:inst|EA[0]'
 41. Fast Model Hold: 'ifclk'
 42. Fast Model Hold: 'inst1|altpll_component|pll|clk[0]'
 43. Fast Model Hold: 'inst1|altpll_component|pll|clk[1]'
 44. Fast Model Recovery: 'ifclk'
 45. Fast Model Removal: 'ifclk'
 46. Fast Model Minimum Pulse Width: 'control_disparo:inst|EA[0]'
 47. Fast Model Minimum Pulse Width: 'ifclk'
 48. Fast Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[1]'
 49. Fast Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[0]'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Propagation Delay
 55. Minimum Propagation Delay
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Progagation Delay
 62. Minimum Progagation Delay
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name      ; QUSBEVB_REVA_EP2C20_Template                     ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F256C7                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                  ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; Clock Name                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                              ; Targets                               ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; control_disparo:inst|EA[0]        ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { control_disparo:inst|EA[0] }        ;
; ifclk                             ; Base      ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { ifclk }                             ;
; inst1|altpll_component|pll|clk[0] ; Generated ; 66.665 ; 15.0 MHz   ; 0.000 ; 33.332 ; 50.00      ; 16        ; 5           ;       ;        ;           ;            ; false    ; ifclk  ; inst1|altpll_component|pll|inclk[0] ; { inst1|altpll_component|pll|clk[0] } ;
; inst1|altpll_component|pll|clk[1] ; Generated ; 19.999 ; 50.0 MHz   ; 0.000 ; 9.999  ; 50.00      ; 24        ; 25          ;       ;        ;           ;            ; false    ; ifclk  ; inst1|altpll_component|pll|inclk[0] ; { inst1|altpll_component|pll|clk[1] } ;
+-----------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                  ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                                  ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
; 126.39 MHz ; 126.39 MHz      ; ifclk                             ;                                                       ;
; 171.35 MHz ; 171.35 MHz      ; control_disparo:inst|EA[0]        ;                                                       ;
; 212.72 MHz ; 212.72 MHz      ; inst1|altpll_component|pll|clk[0] ;                                                       ;
; 963.39 MHz ; 449.84 MHz      ; inst1|altpll_component|pll|clk[1] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; ifclk                             ; -5.363 ; -10.655       ;
; control_disparo:inst|EA[0]        ; -4.836 ; -2099.607     ;
; inst1|altpll_component|pll|clk[0] ; -1.772 ; -20.009       ;
; inst1|altpll_component|pll|clk[1] ; 18.961 ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_disparo:inst|EA[0]        ; -1.328 ; -2.655        ;
; ifclk                             ; 0.445  ; 0.000         ;
; inst1|altpll_component|pll|clk[0] ; 0.445  ; 0.000         ;
; inst1|altpll_component|pll|clk[1] ; 0.622  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------+
; Slow Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; ifclk ; 7.924 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; ifclk ; 11.587 ; 0.000         ;
+-------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_disparo:inst|EA[0]        ; -2.098 ; -2086.320     ;
; ifclk                             ; 7.852  ; 0.000         ;
; inst1|altpll_component|pll|clk[1] ; 8.888  ; 0.000         ;
; inst1|altpll_component|pll|clk[0] ; 32.221 ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ifclk'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -5.363 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                                       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -2.583     ; 2.819      ;
; -5.298 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                                       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -2.583     ; 2.754      ;
; -5.292 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                                       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -2.584     ; 2.747      ;
; -5.162 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4_Duplicate_27 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -2.584     ; 2.617      ;
; -5.124 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -2.583     ; 2.580      ;
; -5.100 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                                       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -2.583     ; 2.556      ;
; -5.080 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -2.583     ; 2.536      ;
; -5.040 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -2.583     ; 2.496      ;
; -5.012 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -2.583     ; 2.468      ;
; -5.000 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                                       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -2.583     ; 2.456      ;
; -4.990 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2_Duplicate_30 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -2.583     ; 2.446      ;
; -4.852 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                                       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -2.583     ; 2.308      ;
; -4.805 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5_Duplicate_29 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -2.583     ; 2.261      ;
; -4.797 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5_Duplicate_26 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -2.584     ; 2.252      ;
; -4.286 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -2.583     ; 1.742      ;
; -4.025 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -2.583     ; 1.481      ;
; 12.921 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk                      ; ifclk       ; 20.833       ; 0.000      ; 7.950      ;
; 13.020 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.093      ; 7.866      ;
; 13.140 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.085      ; 7.738      ;
; 13.146 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk                      ; ifclk       ; 20.833       ; 0.003      ; 7.728      ;
; 13.187 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.100      ; 7.706      ;
; 13.216 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.097      ; 7.674      ;
; 13.302 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.086      ; 7.577      ;
; 13.310 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ; ifclk                      ; ifclk       ; 20.833       ; 0.084      ; 7.567      ;
; 13.310 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ; ifclk                      ; ifclk       ; 20.833       ; 0.084      ; 7.567      ;
; 13.310 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ; ifclk                      ; ifclk       ; 20.833       ; 0.084      ; 7.567      ;
; 13.310 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ; ifclk                      ; ifclk       ; 20.833       ; 0.084      ; 7.567      ;
; 13.310 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ; ifclk                      ; ifclk       ; 20.833       ; 0.084      ; 7.567      ;
; 13.310 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ; ifclk                      ; ifclk       ; 20.833       ; 0.084      ; 7.567      ;
; 13.310 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ; ifclk                      ; ifclk       ; 20.833       ; 0.084      ; 7.567      ;
; 13.310 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ; ifclk                      ; ifclk       ; 20.833       ; 0.084      ; 7.567      ;
; 13.310 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ; ifclk                      ; ifclk       ; 20.833       ; 0.084      ; 7.567      ;
; 13.310 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.084      ; 7.567      ;
; 13.310 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ; ifclk                      ; ifclk       ; 20.833       ; 0.084      ; 7.567      ;
; 13.310 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.084      ; 7.567      ;
; 13.315 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.103      ; 7.581      ;
; 13.322 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.079      ; 7.550      ;
; 13.334 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.092      ; 7.551      ;
; 13.336 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.089      ; 7.546      ;
; 13.343 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.078      ; 7.528      ;
; 13.382 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.092      ; 7.503      ;
; 13.422 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.078      ; 7.449      ;
; 13.425 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.101      ; 7.469      ;
; 13.433 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.096      ; 7.456      ;
; 13.435 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.095      ; 7.453      ;
; 13.463 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.070      ; 7.400      ;
; 13.480 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.086      ; 7.399      ;
; 13.502 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.084      ; 7.375      ;
; 13.518 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.083      ; 7.358      ;
; 13.553 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.088      ; 7.328      ;
; 13.572 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.093      ; 7.314      ;
; 13.592 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg0  ; ifclk                      ; ifclk       ; 20.833       ; 0.076      ; 7.277      ;
; 13.592 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg1  ; ifclk                      ; ifclk       ; 20.833       ; 0.076      ; 7.277      ;
; 13.592 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg2  ; ifclk                      ; ifclk       ; 20.833       ; 0.076      ; 7.277      ;
; 13.592 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg3  ; ifclk                      ; ifclk       ; 20.833       ; 0.076      ; 7.277      ;
; 13.592 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg4  ; ifclk                      ; ifclk       ; 20.833       ; 0.076      ; 7.277      ;
; 13.592 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg5  ; ifclk                      ; ifclk       ; 20.833       ; 0.076      ; 7.277      ;
; 13.592 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg6  ; ifclk                      ; ifclk       ; 20.833       ; 0.076      ; 7.277      ;
; 13.592 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg7  ; ifclk                      ; ifclk       ; 20.833       ; 0.076      ; 7.277      ;
; 13.592 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg8  ; ifclk                      ; ifclk       ; 20.833       ; 0.076      ; 7.277      ;
; 13.592 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.076      ; 7.277      ;
; 13.592 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg10 ; ifclk                      ; ifclk       ; 20.833       ; 0.076      ; 7.277      ;
; 13.592 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.076      ; 7.277      ;
; 13.604 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.072      ; 7.261      ;
; 13.606 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg0  ; ifclk                      ; ifclk       ; 20.833       ; 0.085      ; 7.272      ;
; 13.606 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg1  ; ifclk                      ; ifclk       ; 20.833       ; 0.085      ; 7.272      ;
; 13.606 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg2  ; ifclk                      ; ifclk       ; 20.833       ; 0.085      ; 7.272      ;
; 13.606 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg3  ; ifclk                      ; ifclk       ; 20.833       ; 0.085      ; 7.272      ;
; 13.606 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg4  ; ifclk                      ; ifclk       ; 20.833       ; 0.085      ; 7.272      ;
; 13.606 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg5  ; ifclk                      ; ifclk       ; 20.833       ; 0.085      ; 7.272      ;
; 13.606 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg6  ; ifclk                      ; ifclk       ; 20.833       ; 0.085      ; 7.272      ;
; 13.606 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg7  ; ifclk                      ; ifclk       ; 20.833       ; 0.085      ; 7.272      ;
; 13.606 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg8  ; ifclk                      ; ifclk       ; 20.833       ; 0.085      ; 7.272      ;
; 13.606 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.085      ; 7.272      ;
; 13.606 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ; ifclk                      ; ifclk       ; 20.833       ; 0.085      ; 7.272      ;
; 13.606 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.085      ; 7.272      ;
; 13.617 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.089      ; 7.265      ;
; 13.627 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.087      ; 7.253      ;
; 13.637 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.100      ; 7.256      ;
; 13.645 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.064      ; 7.212      ;
; 13.684 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.078      ; 7.187      ;
; 13.704 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.093      ; 7.182      ;
; 13.718 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.087      ; 7.162      ;
; 13.727 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                                                              ; ifclk                      ; ifclk       ; 20.833       ; 0.005      ; 7.149      ;
; 13.728 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.099      ; 7.164      ;
; 13.732 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~porta_address_reg9   ; ifclk                      ; ifclk       ; 20.833       ; 0.100      ; 7.161      ;
; 13.735 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.082      ; 7.140      ;
; 13.737 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg9   ; ifclk                      ; ifclk       ; 20.833       ; 0.103      ; 7.159      ;
; 13.743 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.101      ; 7.151      ;
; 13.747 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.079      ; 7.125      ;
; 13.753 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.097      ; 7.137      ;
; 13.757 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.096      ; 7.132      ;
; 13.757 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.092      ; 7.128      ;
; 13.763 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.097      ; 7.127      ;
; 13.767 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~porta_address_reg9   ; ifclk                      ; ifclk       ; 20.833       ; 0.099      ; 7.125      ;
; 13.768 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.103      ; 7.128      ;
; 13.786 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.100      ; 7.107      ;
; 13.802 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.102      ; 7.093      ;
; 13.810 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.086      ; 7.069      ;
; 13.846 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4                      ; ifclk                      ; ifclk       ; 20.833       ; 0.065      ; 7.012      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'control_disparo:inst|EA[0]'                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -4.836 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.101      ; 5.897      ;
; -4.836 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.083      ; 5.879      ;
; -4.836 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.101      ; 5.897      ;
; -4.836 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.101      ; 5.897      ;
; -4.836 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.101      ; 5.897      ;
; -4.836 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.101      ; 5.897      ;
; -4.836 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.101      ; 5.897      ;
; -4.836 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.101      ; 5.897      ;
; -4.836 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.101      ; 5.897      ;
; -4.836 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.101      ; 5.897      ;
; -4.836 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.101      ; 5.897      ;
; -4.836 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.101      ; 5.897      ;
; -4.836 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg10 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.101      ; 5.897      ;
; -4.836 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg11 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.101      ; 5.897      ;
; -4.759 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.101      ; 5.820      ;
; -4.759 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.083      ; 5.802      ;
; -4.759 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.101      ; 5.820      ;
; -4.759 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.101      ; 5.820      ;
; -4.759 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.101      ; 5.820      ;
; -4.759 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.101      ; 5.820      ;
; -4.759 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.101      ; 5.820      ;
; -4.759 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.101      ; 5.820      ;
; -4.759 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.101      ; 5.820      ;
; -4.759 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.101      ; 5.820      ;
; -4.759 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.101      ; 5.820      ;
; -4.759 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.101      ; 5.820      ;
; -4.759 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg10 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.101      ; 5.820      ;
; -4.759 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg11 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.101      ; 5.820      ;
; -4.710 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.099      ; 5.769      ;
; -4.710 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.081      ; 5.751      ;
; -4.710 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.099      ; 5.769      ;
; -4.710 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.099      ; 5.769      ;
; -4.710 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.099      ; 5.769      ;
; -4.710 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.099      ; 5.769      ;
; -4.710 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.099      ; 5.769      ;
; -4.710 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.099      ; 5.769      ;
; -4.710 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.099      ; 5.769      ;
; -4.710 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.099      ; 5.769      ;
; -4.710 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.099      ; 5.769      ;
; -4.710 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.099      ; 5.769      ;
; -4.710 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg10 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.099      ; 5.769      ;
; -4.710 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg11 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.099      ; 5.769      ;
; -4.703 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.097      ; 5.760      ;
; -4.703 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.079      ; 5.742      ;
; -4.703 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.097      ; 5.760      ;
; -4.703 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.097      ; 5.760      ;
; -4.703 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.097      ; 5.760      ;
; -4.703 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.097      ; 5.760      ;
; -4.703 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.097      ; 5.760      ;
; -4.703 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.097      ; 5.760      ;
; -4.703 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.097      ; 5.760      ;
; -4.703 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.097      ; 5.760      ;
; -4.703 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.097      ; 5.760      ;
; -4.703 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.097      ; 5.760      ;
; -4.703 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.097      ; 5.760      ;
; -4.703 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.097      ; 5.760      ;
; -4.703 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_we_reg         ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.094      ; 5.757      ;
; -4.703 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.076      ; 5.739      ;
; -4.703 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.094      ; 5.757      ;
; -4.703 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg1   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.094      ; 5.757      ;
; -4.703 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg2   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.094      ; 5.757      ;
; -4.703 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg3   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.094      ; 5.757      ;
; -4.703 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg4   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.094      ; 5.757      ;
; -4.703 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg5   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.094      ; 5.757      ;
; -4.703 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg6   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.094      ; 5.757      ;
; -4.703 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg7   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.094      ; 5.757      ;
; -4.703 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg8   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.094      ; 5.757      ;
; -4.703 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg9   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.094      ; 5.757      ;
; -4.703 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg10  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.094      ; 5.757      ;
; -4.703 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg11  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.094      ; 5.757      ;
; -4.633 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.099      ; 5.692      ;
; -4.633 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.081      ; 5.674      ;
; -4.633 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.099      ; 5.692      ;
; -4.633 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.099      ; 5.692      ;
; -4.633 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.099      ; 5.692      ;
; -4.633 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.099      ; 5.692      ;
; -4.633 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.099      ; 5.692      ;
; -4.633 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.099      ; 5.692      ;
; -4.633 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.099      ; 5.692      ;
; -4.633 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.099      ; 5.692      ;
; -4.633 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.099      ; 5.692      ;
; -4.633 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.099      ; 5.692      ;
; -4.633 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg10 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.099      ; 5.692      ;
; -4.633 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg11 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.099      ; 5.692      ;
; -4.626 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.097      ; 5.683      ;
; -4.626 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.079      ; 5.665      ;
; -4.626 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.097      ; 5.683      ;
; -4.626 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.097      ; 5.683      ;
; -4.626 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.097      ; 5.683      ;
; -4.626 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.097      ; 5.683      ;
; -4.626 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.097      ; 5.683      ;
; -4.626 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.097      ; 5.683      ;
; -4.626 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.097      ; 5.683      ;
; -4.626 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.097      ; 5.683      ;
; -4.626 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.097      ; 5.683      ;
; -4.626 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.097      ; 5.683      ;
; -4.626 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.097      ; 5.683      ;
; -4.626 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.097      ; 5.683      ;
; -4.626 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_we_reg         ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.094      ; 5.680      ;
; -4.626 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.076      ; 5.662      ;
+--------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst1|altpll_component|pll|clk[0]'                                                                                                                                             ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.772 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.076      ; 2.168      ;
; -1.772 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.076      ; 2.168      ;
; -1.772 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.076      ; 2.168      ;
; -1.772 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.076      ; 2.168      ;
; -1.772 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.076      ; 2.168      ;
; -1.772 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.076      ; 2.168      ;
; -1.772 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.076      ; 2.168      ;
; -1.772 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.076      ; 2.168      ;
; -1.772 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.076      ; 2.168      ;
; -1.772 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.076      ; 2.168      ;
; -1.772 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.076      ; 2.168      ;
; -1.772 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.076      ; 2.168      ;
; -1.772 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.076      ; 2.168      ;
; -1.772 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.076      ; 2.168      ;
; -1.748 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.076      ; 2.144      ;
; -1.748 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.076      ; 2.144      ;
; -1.525 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.076      ; 1.921      ;
; -1.525 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.076      ; 1.921      ;
; -1.525 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.076      ; 1.921      ;
; -1.525 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.076      ; 1.921      ;
; -1.408 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[2]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.076      ; 1.804      ;
; -1.408 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[2]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.076      ; 1.804      ;
; -1.399 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.076      ; 1.795      ;
; -1.399 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.076      ; 1.795      ;
; 3.473  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.000      ; 3.233      ;
; 3.473  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.000      ; 3.233      ;
; 3.473  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.000      ; 3.233      ;
; 3.473  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.000      ; 3.233      ;
; 3.473  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.000      ; 3.233      ;
; 3.473  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.000      ; 3.233      ;
; 3.473  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.000      ; 3.233      ;
; 3.720  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.000      ; 2.986      ;
; 3.720  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.000      ; 2.986      ;
; 4.731  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.000      ; 1.975      ;
; 5.031  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|EA[2]         ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.000      ; 1.675      ;
; 5.075  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.000      ; 1.631      ;
; 61.964 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.739      ;
; 61.964 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.739      ;
; 61.964 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.739      ;
; 61.964 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.739      ;
; 61.964 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.739      ;
; 61.964 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.739      ;
; 61.964 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.739      ;
; 62.069 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.634      ;
; 62.069 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.634      ;
; 62.069 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.634      ;
; 62.069 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.634      ;
; 62.069 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.634      ;
; 62.069 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.634      ;
; 62.069 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.634      ;
; 62.147 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.556      ;
; 62.147 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.556      ;
; 62.147 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.556      ;
; 62.147 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.556      ;
; 62.147 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.556      ;
; 62.147 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.556      ;
; 62.147 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.556      ;
; 62.160 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.543      ;
; 62.160 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.543      ;
; 62.160 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.543      ;
; 62.160 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.543      ;
; 62.160 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.543      ;
; 62.160 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.543      ;
; 62.160 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.543      ;
; 62.206 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.497      ;
; 62.206 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.497      ;
; 62.206 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.497      ;
; 62.206 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.497      ;
; 62.206 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.497      ;
; 62.206 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.497      ;
; 62.206 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.497      ;
; 62.211 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.492      ;
; 62.211 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.492      ;
; 62.296 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.407      ;
; 62.296 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.407      ;
; 62.296 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.407      ;
; 62.296 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.407      ;
; 62.296 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.407      ;
; 62.296 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.407      ;
; 62.296 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.407      ;
; 62.311 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.392      ;
; 62.311 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.392      ;
; 62.311 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.392      ;
; 62.311 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.392      ;
; 62.311 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.392      ;
; 62.311 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.392      ;
; 62.311 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.392      ;
; 62.316 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.387      ;
; 62.316 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.387      ;
; 62.394 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.309      ;
; 62.394 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.309      ;
; 62.407 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.296      ;
; 62.407 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.296      ;
; 62.443 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.260      ;
; 62.443 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.260      ;
; 62.443 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.260      ;
; 62.443 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.260      ;
; 62.443 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.260      ;
; 62.443 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.260      ;
; 62.443 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 4.260      ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst1|altpll_component|pll|clk[1]'                                                                                                                                           ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 18.961 ; Retrasar_entrada:inst2|q3_Entrada ; Retrasar_entrada:inst2|q4_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.076      ;
; 18.967 ; Retrasar_entrada:inst2|q2_Entrada ; Retrasar_entrada:inst2|q3_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.070      ;
; 18.985 ; Retrasar_entrada:inst2|q1_Entrada ; Retrasar_entrada:inst2|q2_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.052      ;
; 18.988 ; Retrasar_entrada:inst2|q4_Entrada ; Retrasar_entrada:inst2|q5_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 1.049      ;
; 19.129 ; Retrasar_entrada:inst2|q0_Entrada ; Retrasar_entrada:inst2|q1_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.908      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'control_disparo:inst|EA[0]'                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                              ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -1.328 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 2.583      ; 1.541      ;
; -1.327 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 2.583      ; 1.542      ;
; -1.280 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 2.583      ; 1.589      ;
; -1.274 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 2.583      ; 1.595      ;
; -1.191 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 2.583      ; 1.678      ;
; -0.878 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 2.583      ; 1.991      ;
; -0.846 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 2.583      ; 2.023      ;
; -0.817 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 2.583      ; 2.052      ;
; -0.746 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 2.583      ; 2.123      ;
; -0.686 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                            ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 2.583      ; 2.183      ;
; -0.527 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 2.583      ; 2.342      ;
; -0.220 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 2.583      ; 2.649      ;
; 0.381  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 2.582      ; 3.249      ;
; 0.411  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                            ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 2.582      ; 3.279      ;
; 0.411  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.731      ;
; 0.411  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.731      ;
; 0.411  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.731      ;
; 0.411  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.731      ;
; 0.411  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.731      ;
; 0.411  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.731      ;
; 0.411  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.731      ;
; 0.411  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.731      ;
; 0.411  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.731      ;
; 0.411  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.731      ;
; 0.411  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.731      ;
; 0.411  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.731      ;
; 0.411  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.731      ;
; 0.411  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.731      ;
; 0.411  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.731      ;
; 0.411  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.731      ;
; 0.411  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.731      ;
; 0.411  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.731      ;
; 0.411  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.731      ;
; 0.411  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.731      ;
; 0.411  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.731      ;
; 0.411  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.731      ;
; 0.411  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.731      ;
; 0.591  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.911      ;
; 0.624  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                            ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.944      ;
; 0.625  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.945      ;
; 0.627  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.947      ;
; 0.628  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.948      ;
; 0.633  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.953      ;
; 0.638  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.958      ;
; 0.641  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 0.961      ;
; 0.747  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.067      ;
; 0.753  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.073      ;
; 0.758  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.078      ;
; 0.758  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                          ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.078      ;
; 0.763  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.083      ;
; 0.770  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                            ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.090      ;
; 0.772  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.092      ;
; 0.832  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.035      ; 1.153      ;
; 0.835  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.155      ;
; 0.857  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.177      ;
; 0.865  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.185      ;
; 0.869  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.189      ;
; 0.913  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                            ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.233      ;
; 0.932  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.252      ;
; 0.947  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.267      ;
; 0.949  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a3    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.269      ;
; 0.952  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                          ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.272      ;
; 0.952  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.272      ;
; 0.968  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.288      ;
; 0.969  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.289      ;
; 0.969  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.289      ;
; 0.974  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.294      ;
; 0.974  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                          ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.294      ;
; 0.976  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.296      ;
; 0.984  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.304      ;
; 0.991  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                          ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.311      ;
; 0.994  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.314      ;
; 1.008  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.328      ;
; 1.010  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.330      ;
; 1.022  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.342      ;
; 1.029  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.349      ;
; 1.068  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.388      ;
; 1.075  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.395      ;
; 1.095  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                          ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.036      ; 1.417      ;
; 1.098  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.418      ;
; 1.107  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.035      ; 1.428      ;
; 1.138  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.032      ; 1.456      ;
; 1.150  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                          ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.470      ;
; 1.158  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.036      ; 1.480      ;
; 1.160  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.036      ; 1.482      ;
; 1.166  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.486      ;
; 1.177  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.497      ;
; 1.212  ; control_disparo:inst|dataOut[11]                                                                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; -0.500       ; 0.169      ; 1.131      ;
; 1.216  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.536      ;
; 1.221  ; control_disparo:inst|dataOut[2]                                                                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; -0.500       ; 0.170      ; 1.141      ;
; 1.222  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.033      ; 1.541      ;
; 1.222  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.033      ; 1.541      ;
; 1.237  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]                                          ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.557      ;
; 1.243  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.563      ;
; 1.244  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.034      ; 1.564      ;
; 1.254  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.036      ; 1.576      ;
; 1.269  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.032      ; 1.587      ;
; 1.272  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.032      ; 1.590      ;
; 1.275  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.032      ; 1.593      ;
; 1.278  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.032      ; 1.596      ;
+--------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ifclk'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.731      ;
; 0.628 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.914      ;
; 0.630 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.916      ;
; 0.640 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.926      ;
; 0.771 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.057      ;
; 0.804 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg1 ; ifclk        ; ifclk       ; 0.000        ; 0.083      ; 1.137      ;
; 0.809 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg4 ; ifclk        ; ifclk       ; 0.000        ; 0.083      ; 1.142      ;
; 0.820 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg3 ; ifclk        ; ifclk       ; 0.000        ; 0.083      ; 1.153      ;
; 0.823 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg2 ; ifclk        ; ifclk       ; 0.000        ; 0.083      ; 1.156      ;
; 0.851 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.136      ;
; 0.871 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.156      ;
; 0.903 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.188      ;
; 0.934 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                              ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.220      ;
; 0.935 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.221      ;
; 0.962 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.248      ;
; 0.970 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.256      ;
; 0.985 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.271      ;
; 0.987 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.273      ;
; 0.988 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.274      ;
; 1.005 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|out_address_reg_a[0]              ; ifclk        ; ifclk       ; 0.000        ; 0.006      ; 1.297      ;
; 1.010 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.296      ;
; 1.011 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.297      ;
; 1.054 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.339      ;
; 1.073 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.358      ;
; 1.156 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk        ; ifclk       ; 0.000        ; -0.006     ; 1.436      ;
; 1.160 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.445      ;
; 1.174 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4 ; ifclk        ; ifclk       ; 0.000        ; 0.091      ; 1.515      ;
; 1.174 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~porta_address_reg3  ; ifclk        ; ifclk       ; 0.000        ; 0.092      ; 1.516      ;
; 1.176 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg4 ; ifclk        ; ifclk       ; 0.000        ; 0.097      ; 1.523      ;
; 1.177 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg2 ; ifclk        ; ifclk       ; 0.000        ; 0.091      ; 1.518      ;
; 1.178 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~porta_address_reg2  ; ifclk        ; ifclk       ; 0.000        ; 0.092      ; 1.520      ;
; 1.181 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                                                             ; ifclk        ; ifclk       ; 0.000        ; 0.006      ; 1.473      ;
; 1.182 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg3 ; ifclk        ; ifclk       ; 0.000        ; 0.091      ; 1.523      ;
; 1.184 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~porta_address_reg4  ; ifclk        ; ifclk       ; 0.000        ; 0.092      ; 1.526      ;
; 1.186 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                            ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.471      ;
; 1.187 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg4 ; ifclk        ; ifclk       ; 0.000        ; 0.105      ; 1.542      ;
; 1.188 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg2  ; ifclk        ; ifclk       ; 0.000        ; 0.097      ; 1.535      ;
; 1.196 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg4  ; ifclk        ; ifclk       ; 0.000        ; 0.097      ; 1.543      ;
; 1.197 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg2 ; ifclk        ; ifclk       ; 0.000        ; 0.104      ; 1.551      ;
; 1.202 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.487      ;
; 1.202 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg2 ; ifclk        ; ifclk       ; 0.000        ; 0.105      ; 1.557      ;
; 1.202 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg2 ; ifclk        ; ifclk       ; 0.000        ; 0.097      ; 1.549      ;
; 1.205 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg3  ; ifclk        ; ifclk       ; 0.000        ; 0.102      ; 1.557      ;
; 1.206 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg3 ; ifclk        ; ifclk       ; 0.000        ; 0.097      ; 1.553      ;
; 1.207 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg2 ; ifclk        ; ifclk       ; 0.000        ; 0.101      ; 1.558      ;
; 1.208 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg3 ; ifclk        ; ifclk       ; 0.000        ; 0.105      ; 1.563      ;
; 1.210 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg2  ; ifclk        ; ifclk       ; 0.000        ; 0.102      ; 1.562      ;
; 1.211 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg3 ; ifclk        ; ifclk       ; 0.000        ; 0.101      ; 1.562      ;
; 1.212 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg3  ; ifclk        ; ifclk       ; 0.000        ; 0.097      ; 1.559      ;
; 1.214 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.001      ; 1.501      ;
; 1.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg3 ; ifclk        ; ifclk       ; 0.000        ; 0.104      ; 1.569      ;
; 1.223 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                                                             ; ifclk        ; ifclk       ; 0.000        ; 0.006      ; 1.515      ;
; 1.267 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.553      ;
; 1.268 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.554      ;
; 1.280 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.001      ; 1.567      ;
; 1.293 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.578      ;
; 1.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                              ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.611      ;
; 1.326 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.612      ;
; 1.335 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.620      ;
; 1.336 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.001      ; 1.623      ;
; 1.340 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.625      ;
; 1.360 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                              ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.645      ;
; 1.361 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.646      ;
; 1.472 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                                                             ; ifclk        ; ifclk       ; 0.000        ; 0.005      ; 1.763      ;
; 1.473 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg0  ; ifclk        ; ifclk       ; 0.000        ; 0.103      ; 1.826      ;
; 1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                            ; ifclk        ; ifclk       ; 0.000        ; 0.005      ; 1.769      ;
; 1.480 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.766      ;
; 1.483 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                            ; ifclk        ; ifclk       ; 0.000        ; 0.006      ; 1.775      ;
; 1.487 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg6 ; ifclk        ; ifclk       ; 0.000        ; 0.101      ; 1.838      ;
; 1.488 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg4  ; ifclk        ; ifclk       ; 0.000        ; 0.108      ; 1.846      ;
; 1.490 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.775      ;
; 1.491 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg0 ; ifclk        ; ifclk       ; 0.000        ; 0.106      ; 1.847      ;
; 1.493 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg1 ; ifclk        ; ifclk       ; 0.000        ; 0.101      ; 1.844      ;
; 1.494 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~porta_address_reg0  ; ifclk        ; ifclk       ; 0.000        ; 0.093      ; 1.837      ;
; 1.504 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg4  ; ifclk        ; ifclk       ; 0.000        ; 0.102      ; 1.856      ;
; 1.505 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg1 ; ifclk        ; ifclk       ; 0.000        ; 0.104      ; 1.859      ;
; 1.527 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg3  ; ifclk        ; ifclk       ; 0.000        ; 0.108      ; 1.885      ;
; 1.537 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg4 ; ifclk        ; ifclk       ; 0.000        ; 0.104      ; 1.891      ;
; 1.541 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg4 ; ifclk        ; ifclk       ; 0.000        ; 0.101      ; 1.892      ;
; 1.544 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2 ; ifclk        ; ifclk       ; 0.000        ; 0.106      ; 1.900      ;
; 1.545 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4 ; ifclk        ; ifclk       ; 0.000        ; 0.106      ; 1.901      ;
; 1.545 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]                   ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 1.831      ;
; 1.548 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg2  ; ifclk        ; ifclk       ; 0.000        ; 0.108      ; 1.906      ;
; 1.559 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg2 ; ifclk        ; ifclk       ; 0.000        ; 0.108      ; 1.917      ;
; 1.572 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg4 ; ifclk        ; ifclk       ; 0.000        ; 0.108      ; 1.930      ;
; 1.573 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3 ; ifclk        ; ifclk       ; 0.000        ; 0.106      ; 1.929      ;
; 1.585 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg3 ; ifclk        ; ifclk       ; 0.000        ; 0.108      ; 1.943      ;
; 1.590 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                                                            ; ifclk        ; ifclk       ; 0.000        ; 0.005      ; 1.881      ;
; 1.593 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 1.878      ;
; 1.595 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3  ; ifclk        ; ifclk       ; 0.000        ; 0.108      ; 1.953      ;
; 1.597 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                                                            ; ifclk        ; ifclk       ; 0.000        ; 0.005      ; 1.888      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst1|altpll_component|pll|clk[0]'                                                                                                                                             ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.445 ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.814 ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.100      ;
; 0.960 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.246      ;
; 1.151 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 1.790      ;
; 1.151 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 1.790      ;
; 1.162 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 1.801      ;
; 1.162 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 1.801      ;
; 1.165 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[2]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 1.804      ;
; 1.165 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[2]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 1.804      ;
; 1.203 ; control_disparo:inst|EA[2]         ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.489      ;
; 1.282 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 1.921      ;
; 1.282 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 1.921      ;
; 1.282 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 1.921      ;
; 1.282 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 1.921      ;
; 1.340 ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.000      ; 1.631      ;
; 1.346 ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.000      ; 1.637      ;
; 1.384 ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|EA[2]         ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.000      ; 1.675      ;
; 1.449 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.735      ;
; 1.451 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.737      ;
; 1.482 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.768      ;
; 1.529 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 2.168      ;
; 1.529 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 2.168      ;
; 1.529 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 2.168      ;
; 1.529 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 2.168      ;
; 1.529 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 2.168      ;
; 1.529 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 2.168      ;
; 1.529 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 2.168      ;
; 1.529 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 2.168      ;
; 1.529 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 2.168      ;
; 1.529 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 2.168      ;
; 1.529 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 2.168      ;
; 1.529 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 2.168      ;
; 1.529 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 2.168      ;
; 1.529 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.076      ; 2.168      ;
; 1.557 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.843      ;
; 1.560 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.846      ;
; 1.560 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.846      ;
; 1.707 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.993      ;
; 1.763 ; control_disparo:inst|EA[2]         ; control_disparo:inst|EA[2]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.049      ;
; 1.880 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.166      ;
; 1.885 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.171      ;
; 1.886 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.172      ;
; 1.956 ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[2]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.242      ;
; 1.962 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.248      ;
; 1.964 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.250      ;
; 1.989 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.275      ;
; 2.021 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.307      ;
; 2.027 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.313      ;
; 2.041 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.327      ;
; 2.045 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.331      ;
; 2.053 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.339      ;
; 2.066 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.352      ;
; 2.072 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.358      ;
; 2.124 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.410      ;
; 2.150 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.436      ;
; 2.183 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.469      ;
; 2.186 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.472      ;
; 2.209 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.495      ;
; 2.213 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.499      ;
; 2.227 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.513      ;
; 2.265 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.551      ;
; 2.294 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.580      ;
; 2.294 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.580      ;
; 2.310 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.596      ;
; 2.311 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.597      ;
; 2.342 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.628      ;
; 2.358 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.644      ;
; 2.366 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.652      ;
; 2.369 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.655      ;
; 2.421 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.707      ;
; 2.428 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.714      ;
; 2.451 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.737      ;
; 2.471 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.757      ;
; 2.505 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.791      ;
; 2.507 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.793      ;
; 2.516 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.802      ;
; 2.533 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.819      ;
; 2.541 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.827      ;
; 2.541 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.827      ;
; 2.541 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.827      ;
; 2.541 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.827      ;
; 2.541 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.827      ;
; 2.541 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.827      ;
; 2.541 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.827      ;
; 2.579 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.865      ;
; 2.600 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.886      ;
; 2.607 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.893      ;
; 2.645 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.931      ;
; 2.654 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.940      ;
; 2.677 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.963      ;
; 2.695 ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.000      ; 2.986      ;
; 2.695 ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.000      ; 2.986      ;
; 2.732 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 3.018      ;
; 2.760 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 3.046      ;
; 2.775 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 3.061      ;
; 2.777 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 3.063      ;
; 2.792 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 3.078      ;
; 2.831 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 3.117      ;
; 2.831 ; control_disparo:inst|EA[1]         ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 3.117      ;
; 2.882 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 3.168      ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst1|altpll_component|pll|clk[1]'                                                                                                                                           ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.622 ; Retrasar_entrada:inst2|q0_Entrada ; Retrasar_entrada:inst2|q1_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.908      ;
; 0.763 ; Retrasar_entrada:inst2|q4_Entrada ; Retrasar_entrada:inst2|q5_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.049      ;
; 0.766 ; Retrasar_entrada:inst2|q1_Entrada ; Retrasar_entrada:inst2|q2_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.052      ;
; 0.784 ; Retrasar_entrada:inst2|q2_Entrada ; Retrasar_entrada:inst2|q3_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.070      ;
; 0.790 ; Retrasar_entrada:inst2|q3_Entrada ; Retrasar_entrada:inst2|q4_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.076      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ifclk'                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.924 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; 10.417       ; 0.001      ; 2.532      ;
; 8.757 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 1.697      ;
; 8.757 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 1.697      ;
; 8.757 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 1.697      ;
; 8.757 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 1.697      ;
; 8.757 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 1.697      ;
; 8.757 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 1.697      ;
; 8.998 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.457      ;
; 8.998 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.457      ;
; 8.998 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.457      ;
; 8.998 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.457      ;
; 8.998 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.457      ;
; 8.998 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.457      ;
; 8.998 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.457      ;
; 8.998 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.457      ;
; 8.998 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.457      ;
; 8.998 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.457      ;
; 8.998 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.457      ;
; 8.998 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.457      ;
; 8.998 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 1.457      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ifclk'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.587 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.457      ;
; 11.587 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.457      ;
; 11.587 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.457      ;
; 11.587 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.457      ;
; 11.587 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.457      ;
; 11.587 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.457      ;
; 11.587 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.457      ;
; 11.587 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.457      ;
; 11.587 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.457      ;
; 11.587 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.457      ;
; 11.587 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.457      ;
; 11.587 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.457      ;
; 11.587 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 1.457      ;
; 11.828 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 1.697      ;
; 11.828 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 1.697      ;
; 11.828 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 1.697      ;
; 11.828 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 1.697      ;
; 11.828 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 1.697      ;
; 11.828 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 1.697      ;
; 12.661 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; -10.416      ; 0.001      ; 2.532      ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'control_disparo:inst|EA[0]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -2.098 ; 0.466        ; 2.564          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -2.098 ; 0.466        ; 2.564          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ifclk'                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg4  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg5  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg6  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg7  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg8  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg9  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg10 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3  ;
; 7.852 ; 10.416       ; 2.564          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4  ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[1]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q0_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q1_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q2_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q3_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q4_Entrada             ;
; 8.888  ; 9.999        ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q5_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q0_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q1_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q2_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q3_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q4_Entrada             ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q5_Entrada             ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|inclk[0] ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|outclk   ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q0_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q1_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q2_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q3_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q4_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q5_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q0_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q1_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q2_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q3_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q4_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q5_Entrada|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[0]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[0]                    ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[1]                    ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]                    ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[0]            ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[1]            ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[2]            ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[3]            ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[4]            ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[5]            ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[6]            ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[7]            ;
; 32.221 ; 33.332       ; 1.111          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[8]            ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[0]                    ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[1]                    ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]                    ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[0]            ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[1]            ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[2]            ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[3]            ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[4]            ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[5]            ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[6]            ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[7]            ;
; 32.222 ; 33.333       ; 1.111          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[8]            ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|inclk[0] ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|outclk   ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[0]|clk                                ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[1]|clk                                ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]|clk                                ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[0]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[1]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[2]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[3]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[4]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[5]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[6]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[7]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[8]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|inclk[0] ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|outclk   ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[0]|clk                                ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[1]|clk                                ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]|clk                                ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[0]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[1]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[2]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[3]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[4]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[5]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[6]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[7]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[8]|clk                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+
; data_in[*]   ; control_disparo:inst|EA[0] ; 3.275  ; 3.275  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[0]  ; control_disparo:inst|EA[0] ; 2.734  ; 2.734  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[1]  ; control_disparo:inst|EA[0] ; 2.468  ; 2.468  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[2]  ; control_disparo:inst|EA[0] ; 2.322  ; 2.322  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[3]  ; control_disparo:inst|EA[0] ; 3.275  ; 3.275  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[4]  ; control_disparo:inst|EA[0] ; 2.330  ; 2.330  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[5]  ; control_disparo:inst|EA[0] ; 2.535  ; 2.535  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[6]  ; control_disparo:inst|EA[0] ; 3.043  ; 3.043  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[7]  ; control_disparo:inst|EA[0] ; 2.516  ; 2.516  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[8]  ; control_disparo:inst|EA[0] ; 2.516  ; 2.516  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[9]  ; control_disparo:inst|EA[0] ; 2.000  ; 2.000  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[10] ; control_disparo:inst|EA[0] ; 3.123  ; 3.123  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[11] ; control_disparo:inst|EA[0] ; 2.953  ; 2.953  ; Rise       ; control_disparo:inst|EA[0]        ;
; ren          ; ifclk                      ; 10.688 ; 10.688 ; Rise       ; ifclk                             ;
; IO_E3        ; ifclk                      ; 9.566  ; 9.566  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_E1        ; ifclk                      ; 7.559  ; 7.559  ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+
; data_in[*]   ; control_disparo:inst|EA[0] ; -1.175 ; -1.175 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[0]  ; control_disparo:inst|EA[0] ; -1.904 ; -1.904 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[1]  ; control_disparo:inst|EA[0] ; -1.638 ; -1.638 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[2]  ; control_disparo:inst|EA[0] ; -1.487 ; -1.487 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[3]  ; control_disparo:inst|EA[0] ; -2.245 ; -2.245 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[4]  ; control_disparo:inst|EA[0] ; -1.500 ; -1.500 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[5]  ; control_disparo:inst|EA[0] ; -1.701 ; -1.701 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[6]  ; control_disparo:inst|EA[0] ; -2.208 ; -2.208 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[7]  ; control_disparo:inst|EA[0] ; -1.691 ; -1.691 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[8]  ; control_disparo:inst|EA[0] ; -1.682 ; -1.682 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[9]  ; control_disparo:inst|EA[0] ; -1.175 ; -1.175 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[10] ; control_disparo:inst|EA[0] ; -2.289 ; -2.289 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[11] ; control_disparo:inst|EA[0] ; -1.923 ; -1.923 ; Rise       ; control_disparo:inst|EA[0]        ;
; ren          ; ifclk                      ; -5.663 ; -5.663 ; Rise       ; ifclk                             ;
; IO_E3        ; ifclk                      ; -7.714 ; -7.714 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_E1        ; ifclk                      ; -7.311 ; -7.311 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+-----------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+----------------------------+--------+--------+------------+-----------------------------------+
; IO_C1     ; control_disparo:inst|EA[0] ; 6.503  ; 6.503  ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ;        ; 6.924  ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_C1     ; control_disparo:inst|EA[0] ; 6.503  ; 6.503  ; Fall       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ; 6.924  ;        ; Fall       ; control_disparo:inst|EA[0]        ;
; fd[*]     ; ifclk                      ; 13.159 ; 13.159 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                      ; 13.159 ; 13.159 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                      ; 12.615 ; 12.615 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                      ; 11.580 ; 11.580 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                      ; 12.157 ; 12.157 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                      ; 12.048 ; 12.048 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                      ; 11.880 ; 11.880 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                      ; 11.753 ; 11.753 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                      ; 11.047 ; 11.047 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                      ; 12.362 ; 12.362 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                      ; 12.176 ; 12.176 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                      ; 12.414 ; 12.414 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                      ; 12.414 ; 12.414 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                      ; 11.836 ; 11.836 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                      ; 12.270 ; 12.270 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                      ; 11.910 ; 11.910 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                      ; 11.429 ; 11.429 ; Rise       ; ifclk                             ;
; IO_C1     ; ifclk                      ; 8.935  ; 8.935  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_D2     ; ifclk                      ; 7.745  ; 7.745  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ; 2.886  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ;        ; 2.886  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
; IO_C1     ; ifclk                      ; 6.727  ; 6.727  ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+-----------+----------------------------+--------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+-----------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+----------------------------+--------+--------+------------+-----------------------------------+
; IO_C1     ; control_disparo:inst|EA[0] ; 6.503  ; 6.503  ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ;        ; 6.924  ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_C1     ; control_disparo:inst|EA[0] ; 6.503  ; 6.503  ; Fall       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ; 6.924  ;        ; Fall       ; control_disparo:inst|EA[0]        ;
; fd[*]     ; ifclk                      ; 9.623  ; 9.623  ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                      ; 12.582 ; 12.582 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                      ; 12.214 ; 12.214 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                      ; 9.623  ; 9.623  ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                      ; 10.480 ; 10.480 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                      ; 11.916 ; 11.916 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                      ; 10.463 ; 10.463 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                      ; 9.645  ; 9.645  ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                      ; 10.427 ; 10.427 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                      ; 11.974 ; 11.974 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                      ; 11.256 ; 11.256 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                      ; 11.862 ; 11.862 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                      ; 10.845 ; 10.845 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                      ; 10.538 ; 10.538 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                      ; 10.578 ; 10.578 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                      ; 10.853 ; 10.853 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                      ; 10.101 ; 10.101 ; Rise       ; ifclk                             ;
; IO_C1     ; ifclk                      ; 7.101  ; 7.101  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_D2     ; ifclk                      ; 6.650  ; 6.650  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ; 2.886  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ;        ; 2.886  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
; IO_C1     ; ifclk                      ; 6.727  ; 6.727  ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+-----------+----------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; IO_E3      ; IO_C1       ; 13.532 ;    ;    ; 13.532 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; IO_E3      ; IO_C1       ; 13.532 ;    ;    ; 13.532 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; ifclk                             ; -1.914 ; -3.799        ;
; control_disparo:inst|EA[0]        ; -1.478 ; -554.873      ;
; inst1|altpll_component|pll|clk[0] ; -1.039 ; -11.793       ;
; inst1|altpll_component|pll|clk[1] ; 19.538 ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_disparo:inst|EA[0]        ; -0.396 ; -0.757        ;
; ifclk                             ; 0.215  ; 0.000         ;
; inst1|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; inst1|altpll_component|pll|clk[1] ; 0.241  ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; ifclk ; 9.320 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; ifclk ; 10.998 ; 0.000         ;
+-------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; control_disparo:inst|EA[0]        ; -1.901 ; -1883.312     ;
; ifclk                             ; 8.036  ; 0.000         ;
; inst1|altpll_component|pll|clk[1] ; 8.999  ; 0.000         ;
; inst1|altpll_component|pll|clk[0] ; 32.332 ; 0.000         ;
+-----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ifclk'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -1.914 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                                       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.858     ; 1.089      ;
; -1.909 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[2]                                       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.858     ; 1.084      ;
; -1.885 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[7]                                       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.858     ; 1.060      ;
; -1.844 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4_Duplicate_27 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.858     ; 1.019      ;
; -1.815 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                                       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.858     ; 0.990      ;
; -1.811 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.858     ; 0.986      ;
; -1.808 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.858     ; 0.983      ;
; -1.801 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.858     ; 0.976      ;
; -1.792 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.858     ; 0.967      ;
; -1.756 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                                       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.858     ; 0.931      ;
; -1.755 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2_Duplicate_30 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.857     ; 0.931      ;
; -1.724 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5_Duplicate_29 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.857     ; 0.900      ;
; -1.723 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5_Duplicate_26 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.858     ; 0.898      ;
; -1.708 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[3]                                       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.858     ; 0.883      ;
; -1.521 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~2              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.858     ; 0.696      ;
; -1.432 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[1]                                       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                   ; control_disparo:inst|EA[0] ; ifclk       ; 0.001        ; -0.858     ; 0.607      ;
; 17.786 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.079      ; 3.125      ;
; 17.800 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.073      ; 3.105      ;
; 17.803 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ; ifclk                      ; ifclk       ; 20.833       ; 0.070      ; 3.099      ;
; 17.803 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ; ifclk                      ; ifclk       ; 20.833       ; 0.070      ; 3.099      ;
; 17.803 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ; ifclk                      ; ifclk       ; 20.833       ; 0.070      ; 3.099      ;
; 17.803 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ; ifclk                      ; ifclk       ; 20.833       ; 0.070      ; 3.099      ;
; 17.803 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ; ifclk                      ; ifclk       ; 20.833       ; 0.070      ; 3.099      ;
; 17.803 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ; ifclk                      ; ifclk       ; 20.833       ; 0.070      ; 3.099      ;
; 17.803 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ; ifclk                      ; ifclk       ; 20.833       ; 0.070      ; 3.099      ;
; 17.803 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ; ifclk                      ; ifclk       ; 20.833       ; 0.070      ; 3.099      ;
; 17.803 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ; ifclk                      ; ifclk       ; 20.833       ; 0.070      ; 3.099      ;
; 17.803 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.070      ; 3.099      ;
; 17.803 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ; ifclk                      ; ifclk       ; 20.833       ; 0.070      ; 3.099      ;
; 17.803 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.070      ; 3.099      ;
; 17.814 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk                      ; ifclk       ; 20.833       ; 0.000      ; 3.051      ;
; 17.844 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.084      ; 3.072      ;
; 17.857 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                   ; ifclk                      ; ifclk       ; 20.833       ; 0.003      ; 3.011      ;
; 17.858 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.078      ; 3.052      ;
; 17.860 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                                                              ; ifclk                      ; ifclk       ; 20.833       ; 0.006      ; 3.011      ;
; 17.891 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.066      ; 3.007      ;
; 17.902 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg0  ; ifclk                      ; ifclk       ; 20.833       ; 0.064      ; 2.994      ;
; 17.902 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg1  ; ifclk                      ; ifclk       ; 20.833       ; 0.064      ; 2.994      ;
; 17.902 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg2  ; ifclk                      ; ifclk       ; 20.833       ; 0.064      ; 2.994      ;
; 17.902 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg3  ; ifclk                      ; ifclk       ; 20.833       ; 0.064      ; 2.994      ;
; 17.902 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg4  ; ifclk                      ; ifclk       ; 20.833       ; 0.064      ; 2.994      ;
; 17.902 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg5  ; ifclk                      ; ifclk       ; 20.833       ; 0.064      ; 2.994      ;
; 17.902 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg6  ; ifclk                      ; ifclk       ; 20.833       ; 0.064      ; 2.994      ;
; 17.902 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg7  ; ifclk                      ; ifclk       ; 20.833       ; 0.064      ; 2.994      ;
; 17.902 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg8  ; ifclk                      ; ifclk       ; 20.833       ; 0.064      ; 2.994      ;
; 17.902 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.064      ; 2.994      ;
; 17.902 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg10 ; ifclk                      ; ifclk       ; 20.833       ; 0.064      ; 2.994      ;
; 17.902 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.064      ; 2.994      ;
; 17.903 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.068      ; 2.997      ;
; 17.907 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.074      ; 2.999      ;
; 17.908 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg0  ; ifclk                      ; ifclk       ; 20.833       ; 0.070      ; 2.994      ;
; 17.908 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg1  ; ifclk                      ; ifclk       ; 20.833       ; 0.070      ; 2.994      ;
; 17.908 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg2  ; ifclk                      ; ifclk       ; 20.833       ; 0.070      ; 2.994      ;
; 17.908 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg3  ; ifclk                      ; ifclk       ; 20.833       ; 0.070      ; 2.994      ;
; 17.908 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg4  ; ifclk                      ; ifclk       ; 20.833       ; 0.070      ; 2.994      ;
; 17.908 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg5  ; ifclk                      ; ifclk       ; 20.833       ; 0.070      ; 2.994      ;
; 17.908 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg6  ; ifclk                      ; ifclk       ; 20.833       ; 0.070      ; 2.994      ;
; 17.908 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg7  ; ifclk                      ; ifclk       ; 20.833       ; 0.070      ; 2.994      ;
; 17.908 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg8  ; ifclk                      ; ifclk       ; 20.833       ; 0.070      ; 2.994      ;
; 17.908 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.070      ; 2.994      ;
; 17.908 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ; ifclk                      ; ifclk       ; 20.833       ; 0.070      ; 2.994      ;
; 17.908 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.070      ; 2.994      ;
; 17.913 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.089      ; 3.008      ;
; 17.917 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.062      ; 2.977      ;
; 17.921 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.068      ; 2.979      ;
; 17.924 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2               ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                                                              ; ifclk                      ; ifclk       ; 20.833       ; 0.005      ; 2.946      ;
; 17.927 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.083      ; 2.988      ;
; 17.937 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.079      ; 2.974      ;
; 17.949 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.071      ; 2.954      ;
; 17.951 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.073      ; 2.954      ;
; 17.952 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.087      ; 2.967      ;
; 17.958 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.083      ; 2.957      ;
; 17.967 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                                                              ; ifclk                      ; ifclk       ; 20.833       ; 0.006      ; 2.904      ;
; 17.972 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.077      ; 2.937      ;
; 17.982 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~12             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.081      ; 2.931      ;
; 18.008 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.055      ; 2.879      ;
; 18.012 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.061      ; 2.881      ;
; 18.018 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~13             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~porta_address_reg11  ; ifclk                      ; ifclk       ; 20.833       ; 0.076      ; 2.890      ;
; 18.019 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.087      ; 2.900      ;
; 18.019 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg0  ; ifclk                      ; ifclk       ; 20.833       ; 0.075      ; 2.888      ;
; 18.019 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg1  ; ifclk                      ; ifclk       ; 20.833       ; 0.075      ; 2.888      ;
; 18.019 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg2  ; ifclk                      ; ifclk       ; 20.833       ; 0.075      ; 2.888      ;
; 18.019 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg3  ; ifclk                      ; ifclk       ; 20.833       ; 0.075      ; 2.888      ;
; 18.019 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg4  ; ifclk                      ; ifclk       ; 20.833       ; 0.075      ; 2.888      ;
; 18.019 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg5  ; ifclk                      ; ifclk       ; 20.833       ; 0.075      ; 2.888      ;
; 18.019 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg6  ; ifclk                      ; ifclk       ; 20.833       ; 0.075      ; 2.888      ;
; 18.019 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg7  ; ifclk                      ; ifclk       ; 20.833       ; 0.075      ; 2.888      ;
; 18.019 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg8  ; ifclk                      ; ifclk       ; 20.833       ; 0.075      ; 2.888      ;
; 18.019 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg9  ; ifclk                      ; ifclk       ; 20.833       ; 0.075      ; 2.888      ;
; 18.019 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg10 ; ifclk                      ; ifclk       ; 20.833       ; 0.075      ; 2.888      ;
; 18.019 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.075      ; 2.888      ;
; 18.028 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ; ifclk                      ; ifclk       ; 20.833       ; 0.074      ; 2.878      ;
; 18.031 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ; ifclk                      ; ifclk       ; 20.833       ; 0.067      ; 2.868      ;
; 18.031 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ; ifclk                      ; ifclk       ; 20.833       ; 0.067      ; 2.868      ;
; 18.031 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ; ifclk                      ; ifclk       ; 20.833       ; 0.067      ; 2.868      ;
; 18.031 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ; ifclk                      ; ifclk       ; 20.833       ; 0.067      ; 2.868      ;
; 18.031 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ; ifclk                      ; ifclk       ; 20.833       ; 0.067      ; 2.868      ;
; 18.031 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ; ifclk                      ; ifclk       ; 20.833       ; 0.067      ; 2.868      ;
; 18.031 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ; ifclk                      ; ifclk       ; 20.833       ; 0.067      ; 2.868      ;
; 18.031 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ; ifclk                      ; ifclk       ; 20.833       ; 0.067      ; 2.868      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'control_disparo:inst|EA[0]'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a31~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a30~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a28~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a26~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a25~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a9~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a23~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a6~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a21~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a19~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a3~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a2~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_datain_reg0 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~portb_memory_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.478 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; -0.039     ; 2.438      ;
; -1.339 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.066      ; 2.404      ;
; -1.339 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.064      ; 2.402      ;
; -1.339 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.066      ; 2.404      ;
; -1.339 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.066      ; 2.404      ;
; -1.339 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.066      ; 2.404      ;
; -1.339 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.066      ; 2.404      ;
; -1.339 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.066      ; 2.404      ;
; -1.339 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.066      ; 2.404      ;
; -1.339 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.066      ; 2.404      ;
; -1.339 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.066      ; 2.404      ;
; -1.339 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.066      ; 2.404      ;
; -1.339 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.066      ; 2.404      ;
; -1.339 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg10 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.066      ; 2.404      ;
; -1.339 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg11 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.066      ; 2.404      ;
; -1.329 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.064      ; 2.392      ;
; -1.329 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.062      ; 2.390      ;
; -1.329 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.064      ; 2.392      ;
; -1.329 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.064      ; 2.392      ;
; -1.329 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.064      ; 2.392      ;
; -1.329 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.064      ; 2.392      ;
; -1.329 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.064      ; 2.392      ;
; -1.329 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.064      ; 2.392      ;
; -1.329 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.064      ; 2.392      ;
; -1.329 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.064      ; 2.392      ;
; -1.329 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.064      ; 2.392      ;
; -1.329 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.064      ; 2.392      ;
; -1.329 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg10 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.064      ; 2.392      ;
; -1.329 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a27~portb_address_reg11 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.064      ; 2.392      ;
; -1.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_we_reg         ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.060      ; 2.384      ;
; -1.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_datain_reg0    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.058      ; 2.382      ;
; -1.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.060      ; 2.384      ;
; -1.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg1   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.060      ; 2.384      ;
; -1.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg2   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.060      ; 2.384      ;
; -1.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg3   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.060      ; 2.384      ;
; -1.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg4   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.060      ; 2.384      ;
; -1.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg5   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.060      ; 2.384      ;
; -1.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg6   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.060      ; 2.384      ;
; -1.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg7   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.060      ; 2.384      ;
; -1.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg8   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.060      ; 2.384      ;
; -1.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg9   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.060      ; 2.384      ;
; -1.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg10  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.060      ; 2.384      ;
; -1.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a5~portb_address_reg11  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.060      ; 2.384      ;
; -1.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.066      ; 2.390      ;
; -1.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.064      ; 2.388      ;
; -1.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.066      ; 2.390      ;
; -1.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.066      ; 2.390      ;
; -1.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.066      ; 2.390      ;
; -1.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.066      ; 2.390      ;
; -1.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.066      ; 2.390      ;
; -1.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.066      ; 2.390      ;
; -1.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.066      ; 2.390      ;
; -1.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.066      ; 2.390      ;
; -1.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.066      ; 2.390      ;
; -1.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.066      ; 2.390      ;
; -1.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg10 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.066      ; 2.390      ;
; -1.325 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~6                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a29~portb_address_reg11 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.066      ; 2.390      ;
; -1.320 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_we_reg        ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.063      ; 2.382      ;
; -1.320 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_datain_reg0   ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.061      ; 2.380      ;
; -1.320 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.063      ; 2.382      ;
; -1.320 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.063      ; 2.382      ;
; -1.320 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.063      ; 2.382      ;
; -1.320 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg3  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.063      ; 2.382      ;
; -1.320 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg4  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.063      ; 2.382      ;
; -1.320 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg5  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.063      ; 2.382      ;
; -1.320 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg6  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.063      ; 2.382      ;
; -1.320 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg7  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.063      ; 2.382      ;
; -1.320 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg8  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.063      ; 2.382      ;
; -1.320 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~3                                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg9  ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 1.000        ; 0.063      ; 2.382      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst1|altpll_component|pll|clk[0]'                                                                                                                                             ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.039 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.294     ; 0.923      ;
; -1.039 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.294     ; 0.923      ;
; -1.039 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.294     ; 0.923      ;
; -1.039 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.294     ; 0.923      ;
; -1.039 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.294     ; 0.923      ;
; -1.039 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.294     ; 0.923      ;
; -1.039 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.294     ; 0.923      ;
; -1.039 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.294     ; 0.923      ;
; -1.039 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.294     ; 0.923      ;
; -1.039 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.294     ; 0.923      ;
; -1.039 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.294     ; 0.923      ;
; -1.039 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.294     ; 0.923      ;
; -1.039 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.294     ; 0.923      ;
; -1.039 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.294     ; 0.923      ;
; -0.949 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.295     ; 0.832      ;
; -0.949 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.295     ; 0.832      ;
; -0.949 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.295     ; 0.832      ;
; -0.949 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.295     ; 0.832      ;
; -0.946 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.295     ; 0.829      ;
; -0.946 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.295     ; 0.829      ;
; -0.845 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[2]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.295     ; 0.728      ;
; -0.845 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[2]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.295     ; 0.728      ;
; -0.831 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.295     ; 0.714      ;
; -0.831 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.005        ; -0.295     ; 0.714      ;
; 5.402  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.002      ; 1.300      ;
; 5.402  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.002      ; 1.300      ;
; 5.402  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.002      ; 1.300      ;
; 5.402  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.002      ; 1.300      ;
; 5.402  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.002      ; 1.300      ;
; 5.402  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.002      ; 1.300      ;
; 5.402  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.002      ; 1.300      ;
; 5.492  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.001      ; 1.209      ;
; 5.492  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.001      ; 1.209      ;
; 5.932  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.001      ; 0.769      ;
; 5.984  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|EA[2]         ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.001      ; 0.717      ;
; 6.048  ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 6.668        ; 0.001      ; 0.653      ;
; 64.844 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.853      ;
; 64.844 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.853      ;
; 64.844 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.853      ;
; 64.844 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.853      ;
; 64.844 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.853      ;
; 64.844 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.853      ;
; 64.844 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.853      ;
; 64.881 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.816      ;
; 64.881 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.816      ;
; 64.881 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.816      ;
; 64.881 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.816      ;
; 64.881 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.816      ;
; 64.881 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.816      ;
; 64.881 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.816      ;
; 64.912 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.785      ;
; 64.912 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.785      ;
; 64.912 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.785      ;
; 64.912 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.785      ;
; 64.912 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.785      ;
; 64.912 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.785      ;
; 64.912 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.785      ;
; 64.920 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.777      ;
; 64.920 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.777      ;
; 64.920 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.777      ;
; 64.920 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.777      ;
; 64.920 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.777      ;
; 64.920 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.777      ;
; 64.920 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.777      ;
; 64.921 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 1.777      ;
; 64.921 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 1.777      ;
; 64.921 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 1.777      ;
; 64.921 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 1.777      ;
; 64.921 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 1.777      ;
; 64.921 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 1.777      ;
; 64.921 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 1.777      ;
; 64.934 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.762      ;
; 64.934 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.762      ;
; 64.963 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.734      ;
; 64.963 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.734      ;
; 64.963 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.734      ;
; 64.963 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.734      ;
; 64.963 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.734      ;
; 64.963 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.734      ;
; 64.963 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.734      ;
; 64.971 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.725      ;
; 64.971 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.725      ;
; 64.991 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 1.707      ;
; 64.991 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 1.707      ;
; 64.991 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 1.707      ;
; 64.991 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 1.707      ;
; 64.991 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 1.707      ;
; 64.991 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 1.707      ;
; 64.991 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.001      ; 1.707      ;
; 65.002 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.694      ;
; 65.002 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.694      ;
; 65.010 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.686      ;
; 65.010 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; -0.001     ; 1.686      ;
; 65.011 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.686      ;
; 65.011 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.686      ;
; 65.031 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.666      ;
; 65.031 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.666      ;
; 65.031 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.666      ;
; 65.031 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.666      ;
; 65.031 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 66.665       ; 0.000      ; 1.666      ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst1|altpll_component|pll|clk[1]'                                                                                                                                           ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 19.538 ; Retrasar_entrada:inst2|q3_Entrada ; Retrasar_entrada:inst2|q4_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.493      ;
; 19.543 ; Retrasar_entrada:inst2|q2_Entrada ; Retrasar_entrada:inst2|q3_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.488      ;
; 19.552 ; Retrasar_entrada:inst2|q1_Entrada ; Retrasar_entrada:inst2|q2_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.479      ;
; 19.555 ; Retrasar_entrada:inst2|q4_Entrada ; Retrasar_entrada:inst2|q5_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.476      ;
; 19.638 ; Retrasar_entrada:inst2|q0_Entrada ; Retrasar_entrada:inst2|q1_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 19.999       ; 0.000      ; 0.393      ;
+--------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'control_disparo:inst|EA[0]'                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                                                               ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.396 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[6]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.858      ; 0.614      ;
; -0.361 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[12]                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.858      ; 0.649      ;
; -0.346 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[13]                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.858      ; 0.664      ;
; -0.340 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[11]                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.858      ; 0.670      ;
; -0.309 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[4]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.858      ; 0.701      ;
; -0.182 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[3]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.858      ; 0.828      ;
; -0.182 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[0]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.858      ; 0.828      ;
; -0.173 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[5]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.858      ; 0.837      ;
; -0.150 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[2]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.858      ; 0.860      ;
; -0.133 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.858      ; 0.877      ;
; -0.072 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[9]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.858      ; 0.938      ;
; 0.045  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[8]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.858      ; 1.055      ;
; 0.194  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.367      ;
; 0.194  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.367      ;
; 0.194  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[2]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.367      ;
; 0.194  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.367      ;
; 0.194  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.367      ;
; 0.194  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.367      ;
; 0.194  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.367      ;
; 0.194  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.367      ;
; 0.194  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                            ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.367      ;
; 0.194  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a0                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.367      ;
; 0.194  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.367      ;
; 0.194  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.367      ;
; 0.194  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.367      ;
; 0.194  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.367      ;
; 0.194  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.367      ;
; 0.194  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.367      ;
; 0.194  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.367      ;
; 0.194  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.367      ;
; 0.194  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.367      ;
; 0.194  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.367      ;
; 0.194  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.367      ;
; 0.194  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.367      ;
; 0.194  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~4                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.367      ;
; 0.224  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.397      ;
; 0.230  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.857      ; 1.239      ;
; 0.237  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.410      ;
; 0.237  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.410      ;
; 0.239  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.412      ;
; 0.239  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.412      ;
; 0.241  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                             ; ifclk                      ; control_disparo:inst|EA[0] ; 0.000        ; 0.857      ; 1.250      ;
; 0.242  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.415      ;
; 0.247  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.420      ;
; 0.249  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.422      ;
; 0.277  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a2    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.450      ;
; 0.278  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.451      ;
; 0.279  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.452      ;
; 0.279  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.452      ;
; 0.289  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.462      ;
; 0.311  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.484      ;
; 0.311  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.484      ;
; 0.311  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.484      ;
; 0.316  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.489      ;
; 0.321  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.494      ;
; 0.337  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.510      ;
; 0.345  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~4  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                            ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.518      ;
; 0.346  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.519      ;
; 0.346  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.519      ;
; 0.346  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a3    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.519      ;
; 0.351  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.524      ;
; 0.353  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.526      ;
; 0.353  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.526      ;
; 0.353  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a8~0                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.526      ;
; 0.354  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.527      ;
; 0.355  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.528      ;
; 0.358  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[7]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.531      ;
; 0.358  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a7                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.531      ;
; 0.358  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.531      ;
; 0.358  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.531      ;
; 0.359  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11                                                    ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.532      ;
; 0.360  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[8]~1                                             ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.533      ;
; 0.366  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.539      ;
; 0.369  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.542      ;
; 0.370  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a1                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.543      ;
; 0.377  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.550      ;
; 0.389  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a5                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.562      ;
; 0.394  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~5  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                            ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.567      ;
; 0.400  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[0]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.023      ; 0.575      ;
; 0.406  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7                                            ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.023      ; 0.581      ;
; 0.406  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[1]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.579      ;
; 0.422  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.595      ;
; 0.428  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|parity9          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a1                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.019      ; 0.599      ;
; 0.428  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~3    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.601      ;
; 0.434  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a6       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[1]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.607      ;
; 0.438  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a4                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.023      ; 0.613      ;
; 0.439  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~5    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.612      ;
; 0.439  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~1                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.612      ;
; 0.439  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.612      ;
; 0.441  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a2       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a3                                                 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.023      ; 0.616      ;
; 0.457  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[3]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|sub_parity12a0                                              ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.022      ; 0.631      ;
; 0.477  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[12]~7  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[13]~0                                            ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.650      ;
; 0.481  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a13~0    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[3]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.654      ;
; 0.484  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|parity11          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]                                               ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.657      ;
; 0.492  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|counter8a12~2    ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_h2c:wrptr_g1p|sub_parity10a[2]                                           ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.021      ; 0.665      ;
; 0.505  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[0]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[0]                                                                     ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.020      ; 0.677      ;
; 0.506  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[5]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[5]                                                                     ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.020      ; 0.678      ;
; 0.507  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[6]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[6]                                                                     ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.020      ; 0.679      ;
; 0.507  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|delayed_wrptr_g[4]                                                                     ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.020      ; 0.679      ;
; 0.507  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_g2c:wrptr_gp|counter13a[4]     ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~portb_address_reg4 ; control_disparo:inst|EA[0] ; control_disparo:inst|EA[0] ; 0.000        ; 0.092      ; 0.737      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ifclk'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.395      ;
; 0.246 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.398      ;
; 0.249 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.401      ;
; 0.276 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg1 ; ifclk        ; ifclk       ; 0.000        ; 0.071      ; 0.485      ;
; 0.282 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg4 ; ifclk        ; ifclk       ; 0.000        ; 0.071      ; 0.491      ;
; 0.284 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg2 ; ifclk        ; ifclk       ; 0.000        ; 0.071      ; 0.493      ;
; 0.285 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg3 ; ifclk        ; ifclk       ; 0.000        ; 0.071      ; 0.494      ;
; 0.291 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.443      ;
; 0.323 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                                            ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 0.474      ;
; 0.335 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                                            ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 0.486      ;
; 0.347 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 0.498      ;
; 0.356 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|addr_store_a[0]  ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.508      ;
; 0.365 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.520      ;
; 0.370 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.522      ;
; 0.388 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                              ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.540      ;
; 0.389 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~7                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.541      ;
; 0.404 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 0.555      ;
; 0.409 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 0.560      ;
; 0.412 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|out_address_reg_a[0]              ; ifclk        ; ifclk       ; 0.000        ; 0.007      ; 0.571      ;
; 0.418 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~porta_address_reg2  ; ifclk        ; ifclk       ; 0.000        ; 0.078      ; 0.634      ;
; 0.418 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~porta_address_reg3  ; ifclk        ; ifclk       ; 0.000        ; 0.078      ; 0.634      ;
; 0.419 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg2 ; ifclk        ; ifclk       ; 0.000        ; 0.077      ; 0.634      ;
; 0.422 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4 ; ifclk        ; ifclk       ; 0.000        ; 0.077      ; 0.637      ;
; 0.423 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg3 ; ifclk        ; ifclk       ; 0.000        ; 0.077      ; 0.638      ;
; 0.425 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~porta_address_reg4  ; ifclk        ; ifclk       ; 0.000        ; 0.078      ; 0.641      ;
; 0.426 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg4 ; ifclk        ; ifclk       ; 0.000        ; 0.083      ; 0.647      ;
; 0.430 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg2  ; ifclk        ; ifclk       ; 0.000        ; 0.082      ; 0.650      ;
; 0.435 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg2 ; ifclk        ; ifclk       ; 0.000        ; 0.083      ; 0.656      ;
; 0.436 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg4 ; ifclk        ; ifclk       ; 0.000        ; 0.090      ; 0.664      ;
; 0.437 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg4  ; ifclk        ; ifclk       ; 0.000        ; 0.082      ; 0.657      ;
; 0.438 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg2 ; ifclk        ; ifclk       ; 0.000        ; 0.089      ; 0.665      ;
; 0.440 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg2 ; ifclk        ; ifclk       ; 0.000        ; 0.086      ; 0.664      ;
; 0.440 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg2 ; ifclk        ; ifclk       ; 0.000        ; 0.090      ; 0.668      ;
; 0.440 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a17~porta_address_reg3 ; ifclk        ; ifclk       ; 0.000        ; 0.083      ; 0.661      ;
; 0.442 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[1]                                                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                  ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.594      ;
; 0.442 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg3  ; ifclk        ; ifclk       ; 0.000        ; 0.087      ; 0.667      ;
; 0.443 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg2  ; ifclk        ; ifclk       ; 0.000        ; 0.087      ; 0.668      ;
; 0.444 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a8~porta_address_reg3  ; ifclk        ; ifclk       ; 0.000        ; 0.082      ; 0.664      ;
; 0.444 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg3 ; ifclk        ; ifclk       ; 0.000        ; 0.090      ; 0.672      ;
; 0.446 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~10                                           ; ifclk        ; ifclk       ; 0.000        ; -0.006     ; 0.592      ;
; 0.447 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg3 ; ifclk        ; ifclk       ; 0.000        ; 0.086      ; 0.671      ;
; 0.449 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.001      ; 0.602      ;
; 0.450 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~14                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                                                             ; ifclk        ; ifclk       ; 0.000        ; 0.007      ; 0.609      ;
; 0.450 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg3 ; ifclk        ; ifclk       ; 0.000        ; 0.089      ; 0.677      ;
; 0.461 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~11                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                            ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.613      ;
; 0.463 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.615      ;
; 0.463 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                                                             ; ifclk        ; ifclk       ; 0.000        ; 0.007      ; 0.622      ;
; 0.464 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.616      ;
; 0.472 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.001      ; 0.625      ;
; 0.482 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 0.633      ;
; 0.492 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 0.643      ;
; 0.493 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.001      ; 0.646      ;
; 0.503 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~1                                             ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 0.654      ;
; 0.508 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                              ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 0.659      ;
; 0.509 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 0.660      ;
; 0.509 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                                           ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 0.660      ;
; 0.517 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                              ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~9                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|address_reg_a[0]                  ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.670      ;
; 0.540 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg0  ; ifclk        ; ifclk       ; 0.000        ; 0.088      ; 0.766      ;
; 0.544 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg4  ; ifclk        ; ifclk       ; 0.000        ; 0.092      ; 0.774      ;
; 0.545 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                             ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                                    ; ifclk        ; ifclk       ; 0.000        ; 0.000      ; 0.697      ;
; 0.546 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a4~porta_address_reg0  ; ifclk        ; ifclk       ; 0.000        ; 0.079      ; 0.763      ;
; 0.546 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                            ; ifclk        ; ifclk       ; 0.000        ; 0.006      ; 0.704      ;
; 0.548 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0                            ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[7]                                                                             ; ifclk        ; ifclk       ; 0.000        ; 0.006      ; 0.706      ;
; 0.549 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg1 ; ifclk        ; ifclk       ; 0.000        ; 0.086      ; 0.773      ;
; 0.549 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a18~porta_address_reg0 ; ifclk        ; ifclk       ; 0.000        ; 0.091      ; 0.778      ;
; 0.549 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1                                              ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 0.700      ;
; 0.550 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg6 ; ifclk        ; ifclk       ; 0.000        ; 0.086      ; 0.774      ;
; 0.557 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg1 ; ifclk        ; ifclk       ; 0.000        ; 0.089      ; 0.784      ;
; 0.562 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a7~porta_address_reg4  ; ifclk        ; ifclk       ; 0.000        ; 0.087      ; 0.787      ;
; 0.564 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~15                          ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|rdptr_g[10]                                                                            ; ifclk        ; ifclk       ; 0.000        ; 0.007      ; 0.723      ;
; 0.566 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg3  ; ifclk        ; ifclk       ; 0.000        ; 0.092      ; 0.796      ;
; 0.567 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a20~porta_address_reg4 ; ifclk        ; ifclk       ; 0.000        ; 0.086      ; 0.791      ;
; 0.569 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a24~porta_address_reg4 ; ifclk        ; ifclk       ; 0.000        ; 0.089      ; 0.796      ;
; 0.573 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4 ; ifclk        ; ifclk       ; 0.000        ; 0.091      ; 0.802      ;
; 0.574 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1~porta_address_reg2  ; ifclk        ; ifclk       ; 0.000        ; 0.092      ; 0.804      ;
; 0.574 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2 ; ifclk        ; ifclk       ; 0.000        ; 0.091      ; 0.803      ;
; 0.583 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg2 ; ifclk        ; ifclk       ; 0.000        ; 0.093      ; 0.814      ;
; 0.592 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg4 ; ifclk        ; ifclk       ; 0.000        ; 0.093      ; 0.823      ;
; 0.592 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3 ; ifclk        ; ifclk       ; 0.000        ; 0.091      ; 0.821      ;
; 0.603 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a22~porta_address_reg3 ; ifclk        ; ifclk       ; 0.000        ; 0.093      ; 0.834      ;
; 0.611 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3  ; ifclk        ; ifclk       ; 0.000        ; 0.093      ; 0.842      ;
; 0.618 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                              ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0                                              ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 0.769      ;
; 0.623 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.001      ; 0.776      ;
; 0.624 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5                                   ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]                                               ; ifclk        ; ifclk       ; 0.000        ; 0.001      ; 0.777      ;
; 0.625 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8                           ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3                                              ; ifclk        ; ifclk       ; 0.000        ; -0.001     ; 0.776      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst1|altpll_component|pll|clk[0]'                                                                                                                                             ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.215 ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.309 ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.461      ;
; 0.353 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.505      ;
; 0.479 ; control_disparo:inst|EA[2]         ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.631      ;
; 0.495 ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.001      ; 0.653      ;
; 0.498 ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.001      ; 0.656      ;
; 0.527 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.679      ;
; 0.530 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.682      ;
; 0.536 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.688      ;
; 0.559 ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|EA[2]         ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.001      ; 0.717      ;
; 0.603 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.755      ;
; 0.606 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.758      ;
; 0.606 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.758      ;
; 0.661 ; control_disparo:inst|EA[2]         ; control_disparo:inst|EA[2]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.813      ;
; 0.661 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.813      ;
; 0.665 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.817      ;
; 0.668 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.820      ;
; 0.670 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.822      ;
; 0.701 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.853      ;
; 0.703 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.855      ;
; 0.708 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.295     ; 0.706      ;
; 0.708 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.295     ; 0.706      ;
; 0.714 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.295     ; 0.712      ;
; 0.714 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.295     ; 0.712      ;
; 0.730 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.730 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[2]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.295     ; 0.728      ;
; 0.730 ; control_disparo:inst|EA[0]         ; control_disparo:inst|EA[2]         ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.295     ; 0.728      ;
; 0.736 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.888      ;
; 0.737 ; control_disparo:inst|EA[1]         ; control_disparo:inst|EA[2]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.889      ;
; 0.738 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.890      ;
; 0.742 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.894      ;
; 0.751 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.903      ;
; 0.769 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.921      ;
; 0.773 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.925      ;
; 0.775 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.927      ;
; 0.779 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.932      ;
; 0.779 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.931      ;
; 0.798 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.950      ;
; 0.813 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.965      ;
; 0.818 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.971      ;
; 0.833 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.985      ;
; 0.834 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.295     ; 0.832      ;
; 0.834 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.295     ; 0.832      ;
; 0.834 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.295     ; 0.832      ;
; 0.834 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.295     ; 0.832      ;
; 0.839 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.991      ;
; 0.846 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.998      ;
; 0.847 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.000      ;
; 0.864 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.015      ;
; 0.871 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.023      ;
; 0.882 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.035      ;
; 0.883 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.035      ;
; 0.888 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.041      ;
; 0.894 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.045      ;
; 0.895 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.046      ;
; 0.904 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.056      ;
; 0.916 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.916 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.924 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.294     ; 0.923      ;
; 0.924 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.294     ; 0.923      ;
; 0.924 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.294     ; 0.923      ;
; 0.924 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.294     ; 0.923      ;
; 0.924 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.294     ; 0.923      ;
; 0.924 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.294     ; 0.923      ;
; 0.924 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.294     ; 0.923      ;
; 0.924 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.294     ; 0.923      ;
; 0.924 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.294     ; 0.923      ;
; 0.924 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.294     ; 0.923      ;
; 0.924 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.294     ; 0.923      ;
; 0.924 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.294     ; 0.923      ;
; 0.924 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.294     ; 0.923      ;
; 0.924 ; control_disparo:inst|EA[0]         ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.294     ; 0.923      ;
; 0.925 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.076      ;
; 0.936 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.088      ;
; 0.943 ; control_disparo:inst|cuenta_180[0] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.095      ;
; 0.944 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.095      ;
; 0.945 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.096      ;
; 0.951 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.102      ;
; 0.968 ; control_disparo:inst|cuenta_180[5] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.119      ;
; 0.975 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.126      ;
; 0.991 ; control_disparo:inst|cuenta_180[8] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.143      ;
; 0.992 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.145      ;
; 1.006 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[4] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.159      ;
; 1.006 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[3] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.159      ;
; 1.006 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[2] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.159      ;
; 1.006 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[7] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.159      ;
; 1.006 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[6] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.159      ;
; 1.006 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[5] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.159      ;
; 1.006 ; control_disparo:inst|EA[2]         ; control_disparo:inst|cuenta_180[0] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.159      ;
; 1.006 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.157      ;
; 1.013 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.164      ;
; 1.014 ; control_disparo:inst|cuenta_180[6] ; control_disparo:inst|EA[0]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.165      ;
; 1.019 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.170      ;
; 1.039 ; control_disparo:inst|cuenta_180[3] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.190      ;
; 1.051 ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[1] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.001      ; 1.209      ;
; 1.051 ; Retrasar_entrada:inst2|q5_Entrada  ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 0.005        ; 0.001      ; 1.209      ;
; 1.061 ; control_disparo:inst|cuenta_180[1] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.213      ;
; 1.062 ; control_disparo:inst|cuenta_180[7] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.213      ;
; 1.070 ; control_disparo:inst|cuenta_180[4] ; control_disparo:inst|EA[1]         ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.221      ;
; 1.076 ; control_disparo:inst|cuenta_180[2] ; control_disparo:inst|cuenta_180[8] ; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.227      ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst1|altpll_component|pll|clk[1]'                                                                                                                                           ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.241 ; Retrasar_entrada:inst2|q0_Entrada ; Retrasar_entrada:inst2|q1_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.324 ; Retrasar_entrada:inst2|q4_Entrada ; Retrasar_entrada:inst2|q5_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.476      ;
; 0.327 ; Retrasar_entrada:inst2|q1_Entrada ; Retrasar_entrada:inst2|q2_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.479      ;
; 0.336 ; Retrasar_entrada:inst2|q2_Entrada ; Retrasar_entrada:inst2|q3_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.488      ;
; 0.341 ; Retrasar_entrada:inst2|q3_Entrada ; Retrasar_entrada:inst2|q4_Entrada ; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.493      ;
+-------+-----------------------------------+-----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ifclk'                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.320 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; 10.417       ; 0.003      ; 1.132      ;
; 9.628 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 0.820      ;
; 9.628 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 0.820      ;
; 9.628 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 0.820      ;
; 9.628 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 0.820      ;
; 9.628 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 0.820      ;
; 9.628 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; 10.417       ; -0.001     ; 0.820      ;
; 9.715 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.734      ;
; 9.715 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.734      ;
; 9.715 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.734      ;
; 9.715 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.734      ;
; 9.715 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.734      ;
; 9.715 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.734      ;
; 9.715 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.734      ;
; 9.715 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.734      ;
; 9.715 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.734      ;
; 9.715 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.734      ;
; 9.715 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.734      ;
; 9.715 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.734      ;
; 9.715 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; 10.417       ; 0.000      ; 0.734      ;
+-------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ifclk'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                    ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.998 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[1]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.734      ;
; 10.998 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[2]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.734      ;
; 10.998 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[3]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.734      ;
; 10.998 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[4]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.734      ;
; 10.998 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[5]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.734      ;
; 10.998 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[6]    ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.734      ;
; 10.998 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[7]~0  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.734      ;
; 10.998 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[8]~2  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.734      ;
; 10.998 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[9]~3  ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.734      ;
; 10.998 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[10]~4 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.734      ;
; 10.998 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[11]~5 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.734      ;
; 10.998 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[13]~6 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.734      ;
; 10.998 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[12]~8 ; ifclk        ; ifclk       ; -10.416      ; 0.000      ; 0.734      ;
; 11.085 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|counter7a[0]    ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 0.820      ;
; 11.085 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|parity5         ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 0.820      ;
; 11.085 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a2   ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 0.820      ;
; 11.085 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a3   ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 0.820      ;
; 11.085 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a0   ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 0.820      ;
; 11.085 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity6a1   ; ifclk        ; ifclk       ; -10.416      ; -0.001     ; 0.820      ;
; 11.393 ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|dffpipe_c2e:rdaclr|dffe20a[0] ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|p0addr                                      ; ifclk        ; ifclk       ; -10.416      ; 0.003      ; 1.132      ;
+--------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'control_disparo:inst|EA[0]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg0   ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg1   ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg10  ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg11  ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg2   ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg3   ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg4   ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg5   ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg6   ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg7   ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg8   ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_address_reg9   ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_datain_reg0    ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_memory_reg0    ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~portb_we_reg         ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg0  ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg1  ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg10 ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg11 ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg2  ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg3  ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg4  ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg5  ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg6  ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg7  ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg8  ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_address_reg9  ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_datain_reg0   ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_memory_reg0   ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~portb_we_reg        ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg0  ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg1  ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg10 ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg11 ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg2  ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg3  ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg4  ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg5  ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg6  ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg7  ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg8  ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_address_reg9  ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_datain_reg0   ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_memory_reg0   ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~portb_we_reg        ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg0  ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg1  ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg10 ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg11 ;
; -1.901 ; 0.479        ; 2.380          ; High Pulse Width ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
; -1.901 ; 0.479        ; 2.380          ; Low Pulse Width  ; control_disparo:inst|EA[0] ; Fall       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ifclk'                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0                      ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg0   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg1   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg10  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg11  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg2   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg3   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg4   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg5   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg6   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg7   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg8   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a0~porta_address_reg9   ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a1                      ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a10~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a11~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a12~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a13~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a14~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg4  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg5  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg6  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg7  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg8  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a15~porta_address_reg9  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16                     ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg0  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg1  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg10 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg11 ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg2  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg3  ;
; 8.036 ; 10.416       ; 2.380          ; High Pulse Width ; ifclk ; Rise       ; fifo0:inst3|dcfifo:dcfifo_component|dcfifo_hnj1:auto_generated|altsyncram_1qu:fifo_ram|altsyncram_cec1:altsyncram14|ram_block15a16~porta_address_reg4  ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[1]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q0_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q1_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q2_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q3_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q4_Entrada             ;
; 8.999  ; 9.999        ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q5_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q0_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q1_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q2_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q3_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q4_Entrada             ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; Retrasar_entrada:inst2|q5_Entrada             ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|inclk[0] ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|outclk   ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q0_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q1_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q2_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q3_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q4_Entrada|clk                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q5_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst1|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q0_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q1_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q2_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q3_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q4_Entrada|clk                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[1] ; Rise       ; inst2|q5_Entrada|clk                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst1|altpll_component|pll|clk[0]'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[0]                    ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[1]                    ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]                    ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[0]            ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[1]            ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[2]            ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[3]            ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[4]            ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[5]            ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[6]            ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[7]            ;
; 32.332 ; 33.332       ; 1.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[8]            ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[0]                    ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[1]                    ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|EA[2]                    ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[0]            ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[1]            ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[2]            ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[3]            ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[4]            ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[5]            ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[6]            ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[7]            ;
; 32.333 ; 33.333       ; 1.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; control_disparo:inst|cuenta_180[8]            ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|inclk[0] ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|outclk   ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[0]|clk                                ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[1]|clk                                ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]|clk                                ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[0]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[1]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[2]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[3]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[4]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[5]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[6]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[7]|clk                        ;
; 33.332 ; 33.332       ; 0.000          ; High Pulse Width ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[8]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|inclk[0] ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst1|altpll_component|_clk0~clkctrl|outclk   ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[0]|clk                                ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[1]|clk                                ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|EA[2]|clk                                ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[0]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[1]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[2]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[3]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[4]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[5]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[6]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[7]|clk                        ;
; 33.333 ; 33.333       ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|pll|clk[0] ; Rise       ; inst|cuenta_180[8]|clk                        ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+--------------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port    ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+--------------+----------------------------+-------+-------+------------+-----------------------------------+
; data_in[*]   ; control_disparo:inst|EA[0] ; 1.769 ; 1.769 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[0]  ; control_disparo:inst|EA[0] ; 1.569 ; 1.569 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[1]  ; control_disparo:inst|EA[0] ; 1.385 ; 1.385 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[2]  ; control_disparo:inst|EA[0] ; 1.321 ; 1.321 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[3]  ; control_disparo:inst|EA[0] ; 1.769 ; 1.769 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[4]  ; control_disparo:inst|EA[0] ; 1.371 ; 1.371 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[5]  ; control_disparo:inst|EA[0] ; 1.441 ; 1.441 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[6]  ; control_disparo:inst|EA[0] ; 1.684 ; 1.684 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[7]  ; control_disparo:inst|EA[0] ; 1.403 ; 1.403 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[8]  ; control_disparo:inst|EA[0] ; 1.438 ; 1.438 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[9]  ; control_disparo:inst|EA[0] ; 1.243 ; 1.243 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[10] ; control_disparo:inst|EA[0] ; 1.724 ; 1.724 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[11] ; control_disparo:inst|EA[0] ; 1.620 ; 1.620 ; Rise       ; control_disparo:inst|EA[0]        ;
; ren          ; ifclk                      ; 4.454 ; 4.454 ; Rise       ; ifclk                             ;
; IO_E3        ; ifclk                      ; 5.032 ; 5.032 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_E1        ; ifclk                      ; 4.267 ; 4.267 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+--------------+----------------------------+-------+-------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+
; data_in[*]   ; control_disparo:inst|EA[0] ; -0.954 ; -0.954 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[0]  ; control_disparo:inst|EA[0] ; -1.277 ; -1.277 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[1]  ; control_disparo:inst|EA[0] ; -1.093 ; -1.093 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[2]  ; control_disparo:inst|EA[0] ; -1.029 ; -1.029 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[3]  ; control_disparo:inst|EA[0] ; -1.410 ; -1.410 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[4]  ; control_disparo:inst|EA[0] ; -1.079 ; -1.079 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[5]  ; control_disparo:inst|EA[0] ; -1.149 ; -1.149 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[6]  ; control_disparo:inst|EA[0] ; -1.392 ; -1.392 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[7]  ; control_disparo:inst|EA[0] ; -1.114 ; -1.114 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[8]  ; control_disparo:inst|EA[0] ; -1.146 ; -1.146 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[9]  ; control_disparo:inst|EA[0] ; -0.954 ; -0.954 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[10] ; control_disparo:inst|EA[0] ; -1.432 ; -1.432 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[11] ; control_disparo:inst|EA[0] ; -1.261 ; -1.261 ; Rise       ; control_disparo:inst|EA[0]        ;
; ren          ; ifclk                      ; -2.499 ; -2.499 ; Rise       ; ifclk                             ;
; IO_E3        ; ifclk                      ; -4.264 ; -4.264 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_E1        ; ifclk                      ; -4.147 ; -4.147 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+
; IO_C1     ; control_disparo:inst|EA[0] ; 2.873 ; 2.873 ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ;       ; 3.012 ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_C1     ; control_disparo:inst|EA[0] ; 2.873 ; 2.873 ; Fall       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ; 3.012 ;       ; Fall       ; control_disparo:inst|EA[0]        ;
; fd[*]     ; ifclk                      ; 6.159 ; 6.159 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                      ; 6.159 ; 6.159 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                      ; 5.985 ; 5.985 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                      ; 5.655 ; 5.655 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                      ; 5.789 ; 5.789 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                      ; 5.810 ; 5.810 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                      ; 5.694 ; 5.694 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                      ; 5.631 ; 5.631 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                      ; 5.374 ; 5.374 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                      ; 5.920 ; 5.920 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                      ; 5.803 ; 5.803 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                      ; 5.882 ; 5.882 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                      ; 5.889 ; 5.889 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                      ; 5.713 ; 5.713 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                      ; 5.868 ; 5.868 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                      ; 5.763 ; 5.763 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                      ; 5.659 ; 5.659 ; Rise       ; ifclk                             ;
; IO_C1     ; ifclk                      ; 3.466 ; 3.466 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_D2     ; ifclk                      ; 3.043 ; 3.043 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ; 1.098 ;       ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ;       ; 1.098 ; Fall       ; inst1|altpll_component|pll|clk[0] ;
; IO_C1     ; ifclk                      ; 2.707 ; 2.707 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+
; IO_C1     ; control_disparo:inst|EA[0] ; 2.873 ; 2.873 ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ;       ; 3.012 ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_C1     ; control_disparo:inst|EA[0] ; 2.873 ; 2.873 ; Fall       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ; 3.012 ;       ; Fall       ; control_disparo:inst|EA[0]        ;
; fd[*]     ; ifclk                      ; 4.829 ; 4.829 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                      ; 5.955 ; 5.955 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                      ; 5.831 ; 5.831 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                      ; 4.848 ; 4.848 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                      ; 5.169 ; 5.169 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                      ; 5.717 ; 5.717 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                      ; 5.161 ; 5.161 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                      ; 4.829 ; 4.829 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                      ; 5.168 ; 5.168 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                      ; 5.770 ; 5.770 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                      ; 5.473 ; 5.473 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                      ; 5.755 ; 5.755 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                      ; 5.308 ; 5.308 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                      ; 5.213 ; 5.213 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                      ; 5.236 ; 5.236 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                      ; 5.354 ; 5.354 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                      ; 5.073 ; 5.073 ; Rise       ; ifclk                             ;
; IO_C1     ; ifclk                      ; 2.804 ; 2.804 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_D2     ; ifclk                      ; 2.676 ; 2.676 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ; 1.098 ;       ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ;       ; 1.098 ; Fall       ; inst1|altpll_component|pll|clk[0] ;
; IO_C1     ; ifclk                      ; 2.707 ; 2.707 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; IO_E3      ; IO_C1       ; 6.603 ;    ;    ; 6.603 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; IO_E3      ; IO_C1       ; 6.603 ;    ;    ; 6.603 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                ;
+------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                              ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                   ; -5.363    ; -1.328 ; 7.924    ; 10.998  ; -2.098              ;
;  control_disparo:inst|EA[0]        ; -4.836    ; -1.328 ; N/A      ; N/A     ; -2.098              ;
;  ifclk                             ; -5.363    ; 0.215  ; 7.924    ; 10.998  ; 7.852               ;
;  inst1|altpll_component|pll|clk[0] ; -1.772    ; 0.215  ; N/A      ; N/A     ; 32.221              ;
;  inst1|altpll_component|pll|clk[1] ; 18.961    ; 0.241  ; N/A      ; N/A     ; 8.888               ;
; Design-wide TNS                    ; -2130.271 ; -2.655 ; 0.0      ; 0.0     ; -2086.32            ;
;  control_disparo:inst|EA[0]        ; -2099.607 ; -2.655 ; N/A      ; N/A     ; -2086.320           ;
;  ifclk                             ; -10.655   ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  inst1|altpll_component|pll|clk[0] ; -20.009   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst1|altpll_component|pll|clk[1] ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+------------------------------------+-----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+
; data_in[*]   ; control_disparo:inst|EA[0] ; 3.275  ; 3.275  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[0]  ; control_disparo:inst|EA[0] ; 2.734  ; 2.734  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[1]  ; control_disparo:inst|EA[0] ; 2.468  ; 2.468  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[2]  ; control_disparo:inst|EA[0] ; 2.322  ; 2.322  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[3]  ; control_disparo:inst|EA[0] ; 3.275  ; 3.275  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[4]  ; control_disparo:inst|EA[0] ; 2.330  ; 2.330  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[5]  ; control_disparo:inst|EA[0] ; 2.535  ; 2.535  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[6]  ; control_disparo:inst|EA[0] ; 3.043  ; 3.043  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[7]  ; control_disparo:inst|EA[0] ; 2.516  ; 2.516  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[8]  ; control_disparo:inst|EA[0] ; 2.516  ; 2.516  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[9]  ; control_disparo:inst|EA[0] ; 2.000  ; 2.000  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[10] ; control_disparo:inst|EA[0] ; 3.123  ; 3.123  ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[11] ; control_disparo:inst|EA[0] ; 2.953  ; 2.953  ; Rise       ; control_disparo:inst|EA[0]        ;
; ren          ; ifclk                      ; 10.688 ; 10.688 ; Rise       ; ifclk                             ;
; IO_E3        ; ifclk                      ; 9.566  ; 9.566  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_E1        ; ifclk                      ; 7.559  ; 7.559  ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port    ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+
; data_in[*]   ; control_disparo:inst|EA[0] ; -0.954 ; -0.954 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[0]  ; control_disparo:inst|EA[0] ; -1.277 ; -1.277 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[1]  ; control_disparo:inst|EA[0] ; -1.093 ; -1.093 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[2]  ; control_disparo:inst|EA[0] ; -1.029 ; -1.029 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[3]  ; control_disparo:inst|EA[0] ; -1.410 ; -1.410 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[4]  ; control_disparo:inst|EA[0] ; -1.079 ; -1.079 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[5]  ; control_disparo:inst|EA[0] ; -1.149 ; -1.149 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[6]  ; control_disparo:inst|EA[0] ; -1.392 ; -1.392 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[7]  ; control_disparo:inst|EA[0] ; -1.114 ; -1.114 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[8]  ; control_disparo:inst|EA[0] ; -1.146 ; -1.146 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[9]  ; control_disparo:inst|EA[0] ; -0.954 ; -0.954 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[10] ; control_disparo:inst|EA[0] ; -1.432 ; -1.432 ; Rise       ; control_disparo:inst|EA[0]        ;
;  data_in[11] ; control_disparo:inst|EA[0] ; -1.261 ; -1.261 ; Rise       ; control_disparo:inst|EA[0]        ;
; ren          ; ifclk                      ; -2.499 ; -2.499 ; Rise       ; ifclk                             ;
; IO_E3        ; ifclk                      ; -4.264 ; -4.264 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_E1        ; ifclk                      ; -4.147 ; -4.147 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+--------------+----------------------------+--------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+-----------+----------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+----------------------------+--------+--------+------------+-----------------------------------+
; IO_C1     ; control_disparo:inst|EA[0] ; 6.503  ; 6.503  ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ;        ; 6.924  ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_C1     ; control_disparo:inst|EA[0] ; 6.503  ; 6.503  ; Fall       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ; 6.924  ;        ; Fall       ; control_disparo:inst|EA[0]        ;
; fd[*]     ; ifclk                      ; 13.159 ; 13.159 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                      ; 13.159 ; 13.159 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                      ; 12.615 ; 12.615 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                      ; 11.580 ; 11.580 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                      ; 12.157 ; 12.157 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                      ; 12.048 ; 12.048 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                      ; 11.880 ; 11.880 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                      ; 11.753 ; 11.753 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                      ; 11.047 ; 11.047 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                      ; 12.362 ; 12.362 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                      ; 12.176 ; 12.176 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                      ; 12.414 ; 12.414 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                      ; 12.414 ; 12.414 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                      ; 11.836 ; 11.836 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                      ; 12.270 ; 12.270 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                      ; 11.910 ; 11.910 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                      ; 11.429 ; 11.429 ; Rise       ; ifclk                             ;
; IO_C1     ; ifclk                      ; 8.935  ; 8.935  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_D2     ; ifclk                      ; 7.745  ; 7.745  ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ; 2.886  ;        ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ;        ; 2.886  ; Fall       ; inst1|altpll_component|pll|clk[0] ;
; IO_C1     ; ifclk                      ; 6.727  ; 6.727  ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+-----------+----------------------------+--------+--------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+
; IO_C1     ; control_disparo:inst|EA[0] ; 2.873 ; 2.873 ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ;       ; 3.012 ; Rise       ; control_disparo:inst|EA[0]        ;
; IO_C1     ; control_disparo:inst|EA[0] ; 2.873 ; 2.873 ; Fall       ; control_disparo:inst|EA[0]        ;
; IO_D2     ; control_disparo:inst|EA[0] ; 3.012 ;       ; Fall       ; control_disparo:inst|EA[0]        ;
; fd[*]     ; ifclk                      ; 4.829 ; 4.829 ; Rise       ; ifclk                             ;
;  fd[0]    ; ifclk                      ; 5.955 ; 5.955 ; Rise       ; ifclk                             ;
;  fd[1]    ; ifclk                      ; 5.831 ; 5.831 ; Rise       ; ifclk                             ;
;  fd[2]    ; ifclk                      ; 4.848 ; 4.848 ; Rise       ; ifclk                             ;
;  fd[3]    ; ifclk                      ; 5.169 ; 5.169 ; Rise       ; ifclk                             ;
;  fd[4]    ; ifclk                      ; 5.717 ; 5.717 ; Rise       ; ifclk                             ;
;  fd[5]    ; ifclk                      ; 5.161 ; 5.161 ; Rise       ; ifclk                             ;
;  fd[6]    ; ifclk                      ; 4.829 ; 4.829 ; Rise       ; ifclk                             ;
;  fd[7]    ; ifclk                      ; 5.168 ; 5.168 ; Rise       ; ifclk                             ;
;  fd[8]    ; ifclk                      ; 5.770 ; 5.770 ; Rise       ; ifclk                             ;
;  fd[9]    ; ifclk                      ; 5.473 ; 5.473 ; Rise       ; ifclk                             ;
;  fd[10]   ; ifclk                      ; 5.755 ; 5.755 ; Rise       ; ifclk                             ;
;  fd[11]   ; ifclk                      ; 5.308 ; 5.308 ; Rise       ; ifclk                             ;
;  fd[12]   ; ifclk                      ; 5.213 ; 5.213 ; Rise       ; ifclk                             ;
;  fd[13]   ; ifclk                      ; 5.236 ; 5.236 ; Rise       ; ifclk                             ;
;  fd[14]   ; ifclk                      ; 5.354 ; 5.354 ; Rise       ; ifclk                             ;
;  fd[15]   ; ifclk                      ; 5.073 ; 5.073 ; Rise       ; ifclk                             ;
; IO_C1     ; ifclk                      ; 2.804 ; 2.804 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; IO_D2     ; ifclk                      ; 2.676 ; 2.676 ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ; 1.098 ;       ; Rise       ; inst1|altpll_component|pll|clk[0] ;
; pa4       ; ifclk                      ;       ; 1.098 ; Fall       ; inst1|altpll_component|pll|clk[0] ;
; IO_C1     ; ifclk                      ; 2.707 ; 2.707 ; Rise       ; inst1|altpll_component|pll|clk[1] ;
+-----------+----------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------+
; Progagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; IO_E3      ; IO_C1       ; 13.532 ;    ;    ; 13.532 ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; IO_E3      ; IO_C1       ; 6.603 ;    ;    ; 6.603 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; control_disparo:inst|EA[0]        ; control_disparo:inst|EA[0]        ; 0        ; 0        ; 24       ; 7868     ;
; ifclk                             ; control_disparo:inst|EA[0]        ; 0        ; 0        ; 28       ; 0        ;
; control_disparo:inst|EA[0]        ; ifclk                             ; 0        ; 28       ; 0        ; 0        ;
; ifclk                             ; ifclk                             ; 2998     ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 14       ; 14       ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 175      ; 0        ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 13       ; 0        ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 5        ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; control_disparo:inst|EA[0]        ; control_disparo:inst|EA[0]        ; 0        ; 0        ; 24       ; 7868     ;
; ifclk                             ; control_disparo:inst|EA[0]        ; 0        ; 0        ; 28       ; 0        ;
; control_disparo:inst|EA[0]        ; ifclk                             ; 0        ; 28       ; 0        ; 0        ;
; ifclk                             ; ifclk                             ; 2998     ; 0        ; 0        ; 0        ;
; control_disparo:inst|EA[0]        ; inst1|altpll_component|pll|clk[0] ; 14       ; 14       ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[0] ; inst1|altpll_component|pll|clk[0] ; 175      ; 0        ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[0] ; 13       ; 0        ; 0        ; 0        ;
; inst1|altpll_component|pll|clk[1] ; inst1|altpll_component|pll|clk[1] ; 5        ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ifclk      ; ifclk    ; 0        ; 20       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; ifclk      ; ifclk    ; 0        ; 20       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 15    ; 15   ;
; Unconstrained Input Port Paths  ; 475   ; 475  ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 72    ; 72   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Mon Jun 18 18:59:05 2012
Info: Command: quartus_sta CSN_fpga_detect_pico -c QUSBEVB_REVA_EP2C20_Template
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "inst|dataOut[11]|combout" is a latch
    Warning (335094): Node "inst|dataOut[10]|combout" is a latch
    Warning (335094): Node "inst|dataOut[9]|combout" is a latch
    Warning (335094): Node "inst|dataOut[8]|combout" is a latch
    Warning (335094): Node "inst|dataOut[7]|combout" is a latch
    Warning (335094): Node "inst|dataOut[6]|combout" is a latch
    Warning (335094): Node "inst|dataOut[5]|combout" is a latch
    Warning (335094): Node "inst|dataOut[4]|combout" is a latch
    Warning (335094): Node "inst|dataOut[3]|combout" is a latch
    Warning (335094): Node "inst|dataOut[2]|combout" is a latch
    Warning (335094): Node "inst|dataOut[1]|combout" is a latch
    Warning (335094): Node "inst|dataOut[0]|combout" is a latch
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_hnj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_e09:dffpipe23|dffe24a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_d09:dffpipe21|dffe22a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *ws_dgrp|dffpipe_e09:dffpipe23|dffe24a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *rs_dgwp|dffpipe_d09:dffpipe21|dffe22a* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is not an object ID
    Info (332050): read_sdc
Critical Warning (332012): Synopsys Design Constraints File file not found: 'QUSBEVB_REVA_EP2C20_Template.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.833 -waveform {0.000 10.416} -name ifclk ifclk
    Info (332110): create_generated_clock -source {inst1|altpll_component|pll|inclk[0]} -divide_by 16 -multiply_by 5 -duty_cycle 50.00 -name {inst1|altpll_component|pll|clk[0]} {inst1|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {inst1|altpll_component|pll|inclk[0]} -divide_by 24 -multiply_by 25 -duty_cycle 50.00 -name {inst1|altpll_component|pll|clk[1]} {inst1|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name control_disparo:inst|EA[0] control_disparo:inst|EA[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.363
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.363       -10.655 ifclk 
    Info (332119):    -4.836     -2099.607 control_disparo:inst|EA[0] 
    Info (332119):    -1.772       -20.009 inst1|altpll_component|pll|clk[0] 
    Info (332119):    18.961         0.000 inst1|altpll_component|pll|clk[1] 
Info (332146): Worst-case hold slack is -1.328
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.328        -2.655 control_disparo:inst|EA[0] 
    Info (332119):     0.445         0.000 ifclk 
    Info (332119):     0.445         0.000 inst1|altpll_component|pll|clk[0] 
    Info (332119):     0.622         0.000 inst1|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 7.924
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.924         0.000 ifclk 
Info (332146): Worst-case removal slack is 11.587
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    11.587         0.000 ifclk 
Info (332146): Worst-case minimum pulse width slack is -2.098
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.098     -2086.320 control_disparo:inst|EA[0] 
    Info (332119):     7.852         0.000 ifclk 
    Info (332119):     8.888         0.000 inst1|altpll_component|pll|clk[1] 
    Info (332119):    32.221         0.000 inst1|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 19 output pins without output pin load capacitance assignment
    Info (306007): Pin "IO_D2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "IO_C1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pa4" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "fd[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.914
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.914        -3.799 ifclk 
    Info (332119):    -1.478      -554.873 control_disparo:inst|EA[0] 
    Info (332119):    -1.039       -11.793 inst1|altpll_component|pll|clk[0] 
    Info (332119):    19.538         0.000 inst1|altpll_component|pll|clk[1] 
Info (332146): Worst-case hold slack is -0.396
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.396        -0.757 control_disparo:inst|EA[0] 
    Info (332119):     0.215         0.000 ifclk 
    Info (332119):     0.215         0.000 inst1|altpll_component|pll|clk[0] 
    Info (332119):     0.241         0.000 inst1|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 9.320
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.320         0.000 ifclk 
Info (332146): Worst-case removal slack is 10.998
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.998         0.000 ifclk 
Info (332146): Worst-case minimum pulse width slack is -1.901
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.901     -1883.312 control_disparo:inst|EA[0] 
    Info (332119):     8.036         0.000 ifclk 
    Info (332119):     8.999         0.000 inst1|altpll_component|pll|clk[1] 
    Info (332119):    32.332         0.000 inst1|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 236 megabytes
    Info: Processing ended: Mon Jun 18 18:59:13 2012
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:06


