#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Jan 28 10:39:41 2015
# Process ID: 1996
# Log file: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/vivado.log
# Journal file: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.xpr
update_compile_order -fileset sources_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
save_constraints
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_design
remove_files C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/archive_project_summary.txt
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
save_constraints
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_design
launch_runs impl_1
wait_on_run impl_1
open_run impl_1
close_design
create_ip -name aurora_8b10b -vendor xilinx.com -library ip -version 10.3 -module_name aurora_8b10b_0
set_property -dict [list CONFIG.C_AURORA_LANES {1} CONFIG.C_LANE_WIDTH {4} CONFIG.C_GT_LOC_5 {1} CONFIG.C_GT_LOC_7 {X} CONFIG.C_GT_CLOCK_1 {GTHQ1}] [get_ips aurora_8b10b_0]
generate_target {instantiation_template} [get_files c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0.xci]
launch_run  aurora_8b10b_0_synth_1
open_example_project -force -dir C:/Users/ZhengchengTao/Documents/aurora8b10b_example [get_ips  aurora_8b10b_0]
set_property -dict [list CONFIG.C_AURORA_LANES {1} CONFIG.C_GT_LOC_15 {1} CONFIG.C_GT_LOC_5 {X} CONFIG.C_GT_CLOCK_1 {GTHQ3}] [get_ips aurora_8b10b_0]
generate_target all [get_files  c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0.xci]
reset_run aurora_8b10b_0_synth_1
launch_run  aurora_8b10b_0_synth_1
create_ip -name aurora_8b10b -vendor xilinx.com -library ip -version 10.3 -module_name aurora_8b10b_1
set_property -dict [list CONFIG.C_LANE_WIDTH {4} CONFIG.C_GT_LOC_16 {1} CONFIG.C_GT_LOC_5 {X} CONFIG.C_GT_CLOCK_1 {GTHQ3}] [get_ips aurora_8b10b_1]
generate_target {instantiation_template} [get_files c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1.xci]
launch_run  aurora_8b10b_1_synth_1
