
12_Trace_Speed.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ce4  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  08007e70  08007e70  00017e70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f80  08007f80  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08007f80  08007f80  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007f80  08007f80  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f80  08007f80  00017f80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007f84  08007f84  00017f84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08007f88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00000344  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200003b4  200003b4  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011dc6  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002a04  00000000  00000000  00031e66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001088  00000000  00000000  00034870  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000f30  00000000  00000000  000358f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c745  00000000  00000000  00036828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000156b8  00000000  00000000  00052f6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a87e0  00000000  00000000  00068625  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00110e05  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000049ac  00000000  00000000  00110e58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000070 	.word	0x20000070
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007e54 	.word	0x08007e54

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000074 	.word	0x20000074
 80001c4:	08007e54 	.word	0x08007e54

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2iz>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa8:	d215      	bcs.n	8000ad6 <__aeabi_d2iz+0x36>
 8000aaa:	d511      	bpl.n	8000ad0 <__aeabi_d2iz+0x30>
 8000aac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d912      	bls.n	8000adc <__aeabi_d2iz+0x3c>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ac6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aca:	bf18      	it	ne
 8000acc:	4240      	negne	r0, r0
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d105      	bne.n	8000ae8 <__aeabi_d2iz+0x48>
 8000adc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	bf08      	it	eq
 8000ae2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ae6:	4770      	bx	lr
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_d2f>:
 8000af0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000af8:	bf24      	itt	cs
 8000afa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000afe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b02:	d90d      	bls.n	8000b20 <__aeabi_d2f+0x30>
 8000b04:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b10:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b18:	bf08      	it	eq
 8000b1a:	f020 0001 	biceq.w	r0, r0, #1
 8000b1e:	4770      	bx	lr
 8000b20:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b24:	d121      	bne.n	8000b6a <__aeabi_d2f+0x7a>
 8000b26:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b2a:	bfbc      	itt	lt
 8000b2c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b30:	4770      	bxlt	lr
 8000b32:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b3a:	f1c2 0218 	rsb	r2, r2, #24
 8000b3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b46:	fa20 f002 	lsr.w	r0, r0, r2
 8000b4a:	bf18      	it	ne
 8000b4c:	f040 0001 	orrne.w	r0, r0, #1
 8000b50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b5c:	ea40 000c 	orr.w	r0, r0, ip
 8000b60:	fa23 f302 	lsr.w	r3, r3, r2
 8000b64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b68:	e7cc      	b.n	8000b04 <__aeabi_d2f+0x14>
 8000b6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b6e:	d107      	bne.n	8000b80 <__aeabi_d2f+0x90>
 8000b70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b74:	bf1e      	ittt	ne
 8000b76:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b7a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b7e:	4770      	bxne	lr
 8000b80:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b84:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b88:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop

08000b90 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b08a      	sub	sp, #40	; 0x28
 8000b94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000b96:	f107 031c 	add.w	r3, r7, #28
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	601a      	str	r2, [r3, #0]
 8000b9e:	605a      	str	r2, [r3, #4]
 8000ba0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000ba2:	1d3b      	adds	r3, r7, #4
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	601a      	str	r2, [r3, #0]
 8000ba8:	605a      	str	r2, [r3, #4]
 8000baa:	609a      	str	r2, [r3, #8]
 8000bac:	60da      	str	r2, [r3, #12]
 8000bae:	611a      	str	r2, [r3, #16]
 8000bb0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000bb2:	4b43      	ldr	r3, [pc, #268]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000bb4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000bb8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000bba:	4b41      	ldr	r3, [pc, #260]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000bbc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000bc0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 8000bc2:	4b3f      	ldr	r3, [pc, #252]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000bc4:	2208      	movs	r2, #8
 8000bc6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000bc8:	4b3d      	ldr	r3, [pc, #244]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000bca:	2201      	movs	r2, #1
 8000bcc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000bce:	4b3c      	ldr	r3, [pc, #240]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000bd4:	4b3a      	ldr	r3, [pc, #232]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000bdc:	4b38      	ldr	r3, [pc, #224]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000be2:	4b37      	ldr	r3, [pc, #220]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000be4:	2201      	movs	r2, #1
 8000be6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000be8:	4b35      	ldr	r3, [pc, #212]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8000bee:	4b34      	ldr	r3, [pc, #208]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000bf0:	2204      	movs	r2, #4
 8000bf2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000bf4:	4b32      	ldr	r3, [pc, #200]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000bfc:	4b30      	ldr	r3, [pc, #192]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000bfe:	2204      	movs	r2, #4
 8000c00:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000c02:	4b2f      	ldr	r3, [pc, #188]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000c08:	4b2d      	ldr	r3, [pc, #180]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c0e:	482c      	ldr	r0, [pc, #176]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000c10:	f001 fc78 	bl	8002504 <HAL_ADC_Init>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d001      	beq.n	8000c1e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000c1a:	f001 f8b3 	bl	8001d84 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000c22:	f107 031c 	add.w	r3, r7, #28
 8000c26:	4619      	mov	r1, r3
 8000c28:	4825      	ldr	r0, [pc, #148]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000c2a:	f002 fa09 	bl	8003040 <HAL_ADCEx_MultiModeConfigChannel>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d001      	beq.n	8000c38 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 8000c34:	f001 f8a6 	bl	8001d84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000c38:	2301      	movs	r3, #1
 8000c3a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c3c:	2301      	movs	r3, #1
 8000c3e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c40:	2300      	movs	r3, #0
 8000c42:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8000c44:	2305      	movs	r3, #5
 8000c46:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c50:	1d3b      	adds	r3, r7, #4
 8000c52:	4619      	mov	r1, r3
 8000c54:	481a      	ldr	r0, [pc, #104]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000c56:	f001 ff33 	bl	8002ac0 <HAL_ADC_ConfigChannel>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d001      	beq.n	8000c64 <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 8000c60:	f001 f890 	bl	8001d84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000c64:	2302      	movs	r3, #2
 8000c66:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000c68:	2302      	movs	r3, #2
 8000c6a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c6c:	1d3b      	adds	r3, r7, #4
 8000c6e:	4619      	mov	r1, r3
 8000c70:	4813      	ldr	r0, [pc, #76]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000c72:	f001 ff25 	bl	8002ac0 <HAL_ADC_ConfigChannel>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d001      	beq.n	8000c80 <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 8000c7c:	f001 f882 	bl	8001d84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000c80:	2304      	movs	r3, #4
 8000c82:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000c84:	2303      	movs	r3, #3
 8000c86:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c88:	1d3b      	adds	r3, r7, #4
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	480c      	ldr	r0, [pc, #48]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000c8e:	f001 ff17 	bl	8002ac0 <HAL_ADC_ConfigChannel>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <MX_ADC1_Init+0x10c>
  {
    Error_Handler();
 8000c98:	f001 f874 	bl	8001d84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000c9c:	230b      	movs	r3, #11
 8000c9e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000ca0:	2304      	movs	r3, #4
 8000ca2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ca4:	1d3b      	adds	r3, r7, #4
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	4805      	ldr	r0, [pc, #20]	; (8000cc0 <MX_ADC1_Init+0x130>)
 8000caa:	f001 ff09 	bl	8002ac0 <HAL_ADC_ConfigChannel>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d001      	beq.n	8000cb8 <MX_ADC1_Init+0x128>
  {
    Error_Handler();
 8000cb4:	f001 f866 	bl	8001d84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000cb8:	bf00      	nop
 8000cba:	3728      	adds	r7, #40	; 0x28
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	2000008c 	.word	0x2000008c

08000cc4 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b086      	sub	sp, #24
 8000cc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000cca:	463b      	mov	r3, r7
 8000ccc:	2200      	movs	r2, #0
 8000cce:	601a      	str	r2, [r3, #0]
 8000cd0:	605a      	str	r2, [r3, #4]
 8000cd2:	609a      	str	r2, [r3, #8]
 8000cd4:	60da      	str	r2, [r3, #12]
 8000cd6:	611a      	str	r2, [r3, #16]
 8000cd8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000cda:	4b3c      	ldr	r3, [pc, #240]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000cdc:	4a3c      	ldr	r2, [pc, #240]	; (8000dd0 <MX_ADC2_Init+0x10c>)
 8000cde:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000ce0:	4b3a      	ldr	r3, [pc, #232]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000ce2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000ce6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_10B;
 8000ce8:	4b38      	ldr	r3, [pc, #224]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000cea:	2208      	movs	r2, #8
 8000cec:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000cee:	4b37      	ldr	r3, [pc, #220]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000cf0:	2201      	movs	r2, #1
 8000cf2:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000cf4:	4b35      	ldr	r3, [pc, #212]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000cfa:	4b34      	ldr	r3, [pc, #208]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d02:	4b32      	ldr	r3, [pc, #200]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d08:	4b30      	ldr	r3, [pc, #192]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d0e:	4b2f      	ldr	r3, [pc, #188]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 4;
 8000d14:	4b2d      	ldr	r3, [pc, #180]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000d16:	2204      	movs	r2, #4
 8000d18:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8000d1a:	4b2c      	ldr	r3, [pc, #176]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d22:	4b2a      	ldr	r3, [pc, #168]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000d24:	2204      	movs	r2, #4
 8000d26:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000d28:	4b28      	ldr	r3, [pc, #160]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000d2e:	4b27      	ldr	r3, [pc, #156]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000d34:	4825      	ldr	r0, [pc, #148]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000d36:	f001 fbe5 	bl	8002504 <HAL_ADC_Init>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <MX_ADC2_Init+0x80>
  {
    Error_Handler();
 8000d40:	f001 f820 	bl	8001d84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000d44:	2301      	movs	r3, #1
 8000d46:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d48:	2301      	movs	r3, #1
 8000d4a:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8000d50:	2305      	movs	r3, #5
 8000d52:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d54:	2300      	movs	r3, #0
 8000d56:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000d5c:	463b      	mov	r3, r7
 8000d5e:	4619      	mov	r1, r3
 8000d60:	481a      	ldr	r0, [pc, #104]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000d62:	f001 fead 	bl	8002ac0 <HAL_ADC_ConfigChannel>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d001      	beq.n	8000d70 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 8000d6c:	f001 f80a 	bl	8001d84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000d70:	2302      	movs	r3, #2
 8000d72:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000d74:	2302      	movs	r3, #2
 8000d76:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000d78:	463b      	mov	r3, r7
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	4813      	ldr	r0, [pc, #76]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000d7e:	f001 fe9f 	bl	8002ac0 <HAL_ADC_ConfigChannel>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d001      	beq.n	8000d8c <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 8000d88:	f000 fffc 	bl	8001d84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000d8c:	2303      	movs	r3, #3
 8000d8e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000d90:	2303      	movs	r3, #3
 8000d92:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000d94:	463b      	mov	r3, r7
 8000d96:	4619      	mov	r1, r3
 8000d98:	480c      	ldr	r0, [pc, #48]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000d9a:	f001 fe91 	bl	8002ac0 <HAL_ADC_ConfigChannel>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 8000da4:	f000 ffee 	bl	8001d84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000da8:	2304      	movs	r3, #4
 8000daa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000dac:	2304      	movs	r3, #4
 8000dae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000db0:	463b      	mov	r3, r7
 8000db2:	4619      	mov	r1, r3
 8000db4:	4805      	ldr	r0, [pc, #20]	; (8000dcc <MX_ADC2_Init+0x108>)
 8000db6:	f001 fe83 	bl	8002ac0 <HAL_ADC_ConfigChannel>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d001      	beq.n	8000dc4 <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 8000dc0:	f000 ffe0 	bl	8001d84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000dc4:	bf00      	nop
 8000dc6:	3718      	adds	r7, #24
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	200000dc 	.word	0x200000dc
 8000dd0:	50000100 	.word	0x50000100

08000dd4 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b08c      	sub	sp, #48	; 0x30
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ddc:	f107 031c 	add.w	r3, r7, #28
 8000de0:	2200      	movs	r2, #0
 8000de2:	601a      	str	r2, [r3, #0]
 8000de4:	605a      	str	r2, [r3, #4]
 8000de6:	609a      	str	r2, [r3, #8]
 8000de8:	60da      	str	r2, [r3, #12]
 8000dea:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000df4:	d16e      	bne.n	8000ed4 <HAL_ADC_MspInit+0x100>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000df6:	4b67      	ldr	r3, [pc, #412]	; (8000f94 <HAL_ADC_MspInit+0x1c0>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	3301      	adds	r3, #1
 8000dfc:	4a65      	ldr	r2, [pc, #404]	; (8000f94 <HAL_ADC_MspInit+0x1c0>)
 8000dfe:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000e00:	4b64      	ldr	r3, [pc, #400]	; (8000f94 <HAL_ADC_MspInit+0x1c0>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	2b01      	cmp	r3, #1
 8000e06:	d10b      	bne.n	8000e20 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000e08:	4b63      	ldr	r3, [pc, #396]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000e0a:	695b      	ldr	r3, [r3, #20]
 8000e0c:	4a62      	ldr	r2, [pc, #392]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000e0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e12:	6153      	str	r3, [r2, #20]
 8000e14:	4b60      	ldr	r3, [pc, #384]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000e16:	695b      	ldr	r3, [r3, #20]
 8000e18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e1c:	61bb      	str	r3, [r7, #24]
 8000e1e:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e20:	4b5d      	ldr	r3, [pc, #372]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000e22:	695b      	ldr	r3, [r3, #20]
 8000e24:	4a5c      	ldr	r2, [pc, #368]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000e26:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e2a:	6153      	str	r3, [r2, #20]
 8000e2c:	4b5a      	ldr	r3, [pc, #360]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000e2e:	695b      	ldr	r3, [r3, #20]
 8000e30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e34:	617b      	str	r3, [r7, #20]
 8000e36:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e38:	4b57      	ldr	r3, [pc, #348]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000e3a:	695b      	ldr	r3, [r3, #20]
 8000e3c:	4a56      	ldr	r2, [pc, #344]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000e3e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e42:	6153      	str	r3, [r2, #20]
 8000e44:	4b54      	ldr	r3, [pc, #336]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000e46:	695b      	ldr	r3, [r3, #20]
 8000e48:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000e4c:	613b      	str	r3, [r7, #16]
 8000e4e:	693b      	ldr	r3, [r7, #16]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA3     ------> ADC1_IN4
    PB0     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3;
 8000e50:	230b      	movs	r3, #11
 8000e52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e54:	2303      	movs	r3, #3
 8000e56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e5c:	f107 031c 	add.w	r3, r7, #28
 8000e60:	4619      	mov	r1, r3
 8000e62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e66:	f002 fd89 	bl	800397c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e6e:	2303      	movs	r3, #3
 8000e70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e72:	2300      	movs	r3, #0
 8000e74:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e76:	f107 031c 	add.w	r3, r7, #28
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	4847      	ldr	r0, [pc, #284]	; (8000f9c <HAL_ADC_MspInit+0x1c8>)
 8000e7e:	f002 fd7d 	bl	800397c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000e82:	4b47      	ldr	r3, [pc, #284]	; (8000fa0 <HAL_ADC_MspInit+0x1cc>)
 8000e84:	4a47      	ldr	r2, [pc, #284]	; (8000fa4 <HAL_ADC_MspInit+0x1d0>)
 8000e86:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e88:	4b45      	ldr	r3, [pc, #276]	; (8000fa0 <HAL_ADC_MspInit+0x1cc>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e8e:	4b44      	ldr	r3, [pc, #272]	; (8000fa0 <HAL_ADC_MspInit+0x1cc>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000e94:	4b42      	ldr	r3, [pc, #264]	; (8000fa0 <HAL_ADC_MspInit+0x1cc>)
 8000e96:	2280      	movs	r2, #128	; 0x80
 8000e98:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000e9a:	4b41      	ldr	r3, [pc, #260]	; (8000fa0 <HAL_ADC_MspInit+0x1cc>)
 8000e9c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ea0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000ea2:	4b3f      	ldr	r3, [pc, #252]	; (8000fa0 <HAL_ADC_MspInit+0x1cc>)
 8000ea4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ea8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000eaa:	4b3d      	ldr	r3, [pc, #244]	; (8000fa0 <HAL_ADC_MspInit+0x1cc>)
 8000eac:	2220      	movs	r2, #32
 8000eae:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000eb0:	4b3b      	ldr	r3, [pc, #236]	; (8000fa0 <HAL_ADC_MspInit+0x1cc>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000eb6:	483a      	ldr	r0, [pc, #232]	; (8000fa0 <HAL_ADC_MspInit+0x1cc>)
 8000eb8:	f002 fbc9 	bl	800364e <HAL_DMA_Init>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d001      	beq.n	8000ec6 <HAL_ADC_MspInit+0xf2>
    {
      Error_Handler();
 8000ec2:	f000 ff5f 	bl	8001d84 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4a35      	ldr	r2, [pc, #212]	; (8000fa0 <HAL_ADC_MspInit+0x1cc>)
 8000eca:	639a      	str	r2, [r3, #56]	; 0x38
 8000ecc:	4a34      	ldr	r2, [pc, #208]	; (8000fa0 <HAL_ADC_MspInit+0x1cc>)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000ed2:	e05a      	b.n	8000f8a <HAL_ADC_MspInit+0x1b6>
  else if(adcHandle->Instance==ADC2)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a33      	ldr	r2, [pc, #204]	; (8000fa8 <HAL_ADC_MspInit+0x1d4>)
 8000eda:	4293      	cmp	r3, r2
 8000edc:	d155      	bne.n	8000f8a <HAL_ADC_MspInit+0x1b6>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000ede:	4b2d      	ldr	r3, [pc, #180]	; (8000f94 <HAL_ADC_MspInit+0x1c0>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	3301      	adds	r3, #1
 8000ee4:	4a2b      	ldr	r2, [pc, #172]	; (8000f94 <HAL_ADC_MspInit+0x1c0>)
 8000ee6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000ee8:	4b2a      	ldr	r3, [pc, #168]	; (8000f94 <HAL_ADC_MspInit+0x1c0>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	2b01      	cmp	r3, #1
 8000eee:	d10b      	bne.n	8000f08 <HAL_ADC_MspInit+0x134>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000ef0:	4b29      	ldr	r3, [pc, #164]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000ef2:	695b      	ldr	r3, [r3, #20]
 8000ef4:	4a28      	ldr	r2, [pc, #160]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000ef6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000efa:	6153      	str	r3, [r2, #20]
 8000efc:	4b26      	ldr	r3, [pc, #152]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000efe:	695b      	ldr	r3, [r3, #20]
 8000f00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f04:	60fb      	str	r3, [r7, #12]
 8000f06:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f08:	4b23      	ldr	r3, [pc, #140]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000f0a:	695b      	ldr	r3, [r3, #20]
 8000f0c:	4a22      	ldr	r2, [pc, #136]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000f0e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f12:	6153      	str	r3, [r2, #20]
 8000f14:	4b20      	ldr	r3, [pc, #128]	; (8000f98 <HAL_ADC_MspInit+0x1c4>)
 8000f16:	695b      	ldr	r3, [r3, #20]
 8000f18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f1c:	60bb      	str	r3, [r7, #8]
 8000f1e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000f20:	23f0      	movs	r3, #240	; 0xf0
 8000f22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f24:	2303      	movs	r3, #3
 8000f26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f2c:	f107 031c 	add.w	r3, r7, #28
 8000f30:	4619      	mov	r1, r3
 8000f32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f36:	f002 fd21 	bl	800397c <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 8000f3a:	4b1c      	ldr	r3, [pc, #112]	; (8000fac <HAL_ADC_MspInit+0x1d8>)
 8000f3c:	4a1c      	ldr	r2, [pc, #112]	; (8000fb0 <HAL_ADC_MspInit+0x1dc>)
 8000f3e:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f40:	4b1a      	ldr	r3, [pc, #104]	; (8000fac <HAL_ADC_MspInit+0x1d8>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f46:	4b19      	ldr	r3, [pc, #100]	; (8000fac <HAL_ADC_MspInit+0x1d8>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000f4c:	4b17      	ldr	r3, [pc, #92]	; (8000fac <HAL_ADC_MspInit+0x1d8>)
 8000f4e:	2280      	movs	r2, #128	; 0x80
 8000f50:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f52:	4b16      	ldr	r3, [pc, #88]	; (8000fac <HAL_ADC_MspInit+0x1d8>)
 8000f54:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000f58:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f5a:	4b14      	ldr	r3, [pc, #80]	; (8000fac <HAL_ADC_MspInit+0x1d8>)
 8000f5c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f60:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8000f62:	4b12      	ldr	r3, [pc, #72]	; (8000fac <HAL_ADC_MspInit+0x1d8>)
 8000f64:	2220      	movs	r2, #32
 8000f66:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8000f68:	4b10      	ldr	r3, [pc, #64]	; (8000fac <HAL_ADC_MspInit+0x1d8>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8000f6e:	480f      	ldr	r0, [pc, #60]	; (8000fac <HAL_ADC_MspInit+0x1d8>)
 8000f70:	f002 fb6d 	bl	800364e <HAL_DMA_Init>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d001      	beq.n	8000f7e <HAL_ADC_MspInit+0x1aa>
      Error_Handler();
 8000f7a:	f000 ff03 	bl	8001d84 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	4a0a      	ldr	r2, [pc, #40]	; (8000fac <HAL_ADC_MspInit+0x1d8>)
 8000f82:	639a      	str	r2, [r3, #56]	; 0x38
 8000f84:	4a09      	ldr	r2, [pc, #36]	; (8000fac <HAL_ADC_MspInit+0x1d8>)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	6253      	str	r3, [r2, #36]	; 0x24
}
 8000f8a:	bf00      	nop
 8000f8c:	3730      	adds	r7, #48	; 0x30
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	200001b4 	.word	0x200001b4
 8000f98:	40021000 	.word	0x40021000
 8000f9c:	48000400 	.word	0x48000400
 8000fa0:	2000012c 	.word	0x2000012c
 8000fa4:	40020008 	.word	0x40020008
 8000fa8:	50000100 	.word	0x50000100
 8000fac:	20000170 	.word	0x20000170
 8000fb0:	4002001c 	.word	0x4002001c

08000fb4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000fba:	4b10      	ldr	r3, [pc, #64]	; (8000ffc <MX_DMA_Init+0x48>)
 8000fbc:	695b      	ldr	r3, [r3, #20]
 8000fbe:	4a0f      	ldr	r2, [pc, #60]	; (8000ffc <MX_DMA_Init+0x48>)
 8000fc0:	f043 0301 	orr.w	r3, r3, #1
 8000fc4:	6153      	str	r3, [r2, #20]
 8000fc6:	4b0d      	ldr	r3, [pc, #52]	; (8000ffc <MX_DMA_Init+0x48>)
 8000fc8:	695b      	ldr	r3, [r3, #20]
 8000fca:	f003 0301 	and.w	r3, r3, #1
 8000fce:	607b      	str	r3, [r7, #4]
 8000fd0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	200b      	movs	r0, #11
 8000fd8:	f002 fb03 	bl	80035e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000fdc:	200b      	movs	r0, #11
 8000fde:	f002 fb1c 	bl	800361a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	200c      	movs	r0, #12
 8000fe8:	f002 fafb 	bl	80035e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000fec:	200c      	movs	r0, #12
 8000fee:	f002 fb14 	bl	800361a <HAL_NVIC_EnableIRQ>

}
 8000ff2:	bf00      	nop
 8000ff4:	3708      	adds	r7, #8
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	40021000 	.word	0x40021000

08001000 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b088      	sub	sp, #32
 8001004:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001006:	f107 030c 	add.w	r3, r7, #12
 800100a:	2200      	movs	r2, #0
 800100c:	601a      	str	r2, [r3, #0]
 800100e:	605a      	str	r2, [r3, #4]
 8001010:	609a      	str	r2, [r3, #8]
 8001012:	60da      	str	r2, [r3, #12]
 8001014:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001016:	4b46      	ldr	r3, [pc, #280]	; (8001130 <MX_GPIO_Init+0x130>)
 8001018:	695b      	ldr	r3, [r3, #20]
 800101a:	4a45      	ldr	r2, [pc, #276]	; (8001130 <MX_GPIO_Init+0x130>)
 800101c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001020:	6153      	str	r3, [r2, #20]
 8001022:	4b43      	ldr	r3, [pc, #268]	; (8001130 <MX_GPIO_Init+0x130>)
 8001024:	695b      	ldr	r3, [r3, #20]
 8001026:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800102a:	60bb      	str	r3, [r7, #8]
 800102c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800102e:	4b40      	ldr	r3, [pc, #256]	; (8001130 <MX_GPIO_Init+0x130>)
 8001030:	695b      	ldr	r3, [r3, #20]
 8001032:	4a3f      	ldr	r2, [pc, #252]	; (8001130 <MX_GPIO_Init+0x130>)
 8001034:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001038:	6153      	str	r3, [r2, #20]
 800103a:	4b3d      	ldr	r3, [pc, #244]	; (8001130 <MX_GPIO_Init+0x130>)
 800103c:	695b      	ldr	r3, [r3, #20]
 800103e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001042:	607b      	str	r3, [r7, #4]
 8001044:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001046:	4b3a      	ldr	r3, [pc, #232]	; (8001130 <MX_GPIO_Init+0x130>)
 8001048:	695b      	ldr	r3, [r3, #20]
 800104a:	4a39      	ldr	r2, [pc, #228]	; (8001130 <MX_GPIO_Init+0x130>)
 800104c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001050:	6153      	str	r3, [r2, #20]
 8001052:	4b37      	ldr	r3, [pc, #220]	; (8001130 <MX_GPIO_Init+0x130>)
 8001054:	695b      	ldr	r3, [r3, #20]
 8001056:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800105a:	603b      	str	r3, [r7, #0]
 800105c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, MOT_EN_Pin|MOT_R_DIR_Pin, GPIO_PIN_RESET);
 800105e:	2200      	movs	r2, #0
 8001060:	2103      	movs	r1, #3
 8001062:	4834      	ldr	r0, [pc, #208]	; (8001134 <MX_GPIO_Init+0x134>)
 8001064:	f002 fe14 	bl	8003c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOT_L_DIR_GPIO_Port, MOT_L_DIR_Pin, GPIO_PIN_RESET);
 8001068:	2200      	movs	r2, #0
 800106a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800106e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001072:	f002 fe0d 	bl	8003c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001076:	2200      	movs	r2, #0
 8001078:	2108      	movs	r1, #8
 800107a:	482f      	ldr	r0, [pc, #188]	; (8001138 <MX_GPIO_Init+0x138>)
 800107c:	f002 fe08 	bl	8003c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MOT_EN_Pin;
 8001080:	2301      	movs	r3, #1
 8001082:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001084:	2301      	movs	r3, #1
 8001086:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001088:	2302      	movs	r3, #2
 800108a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800108c:	2300      	movs	r3, #0
 800108e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MOT_EN_GPIO_Port, &GPIO_InitStruct);
 8001090:	f107 030c 	add.w	r3, r7, #12
 8001094:	4619      	mov	r1, r3
 8001096:	4827      	ldr	r0, [pc, #156]	; (8001134 <MX_GPIO_Init+0x134>)
 8001098:	f002 fc70 	bl	800397c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MOT_R_DIR_Pin;
 800109c:	2302      	movs	r3, #2
 800109e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010a0:	2301      	movs	r3, #1
 80010a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a4:	2300      	movs	r3, #0
 80010a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a8:	2300      	movs	r3, #0
 80010aa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MOT_R_DIR_GPIO_Port, &GPIO_InitStruct);
 80010ac:	f107 030c 	add.w	r3, r7, #12
 80010b0:	4619      	mov	r1, r3
 80010b2:	4820      	ldr	r0, [pc, #128]	; (8001134 <MX_GPIO_Init+0x134>)
 80010b4:	f002 fc62 	bl	800397c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MOT_L_DIR_Pin;
 80010b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80010bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010be:	2301      	movs	r3, #1
 80010c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c2:	2300      	movs	r3, #0
 80010c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c6:	2300      	movs	r3, #0
 80010c8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MOT_L_DIR_GPIO_Port, &GPIO_InitStruct);
 80010ca:	f107 030c 	add.w	r3, r7, #12
 80010ce:	4619      	mov	r1, r3
 80010d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010d4:	f002 fc52 	bl	800397c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SW_DOWN_Pin;
 80010d8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80010dc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010de:	2300      	movs	r3, #0
 80010e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010e2:	2301      	movs	r3, #1
 80010e4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SW_DOWN_GPIO_Port, &GPIO_InitStruct);
 80010e6:	f107 030c 	add.w	r3, r7, #12
 80010ea:	4619      	mov	r1, r3
 80010ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010f0:	f002 fc44 	bl	800397c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 80010f4:	2308      	movs	r3, #8
 80010f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f8:	2301      	movs	r3, #1
 80010fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fc:	2300      	movs	r3, #0
 80010fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001100:	2300      	movs	r3, #0
 8001102:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001104:	f107 030c 	add.w	r3, r7, #12
 8001108:	4619      	mov	r1, r3
 800110a:	480b      	ldr	r0, [pc, #44]	; (8001138 <MX_GPIO_Init+0x138>)
 800110c:	f002 fc36 	bl	800397c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SW_MID_Pin|SW_UP_Pin;
 8001110:	2330      	movs	r3, #48	; 0x30
 8001112:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001114:	2300      	movs	r3, #0
 8001116:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001118:	2301      	movs	r3, #1
 800111a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800111c:	f107 030c 	add.w	r3, r7, #12
 8001120:	4619      	mov	r1, r3
 8001122:	4805      	ldr	r0, [pc, #20]	; (8001138 <MX_GPIO_Init+0x138>)
 8001124:	f002 fc2a 	bl	800397c <HAL_GPIO_Init>

}
 8001128:	bf00      	nop
 800112a:	3720      	adds	r7, #32
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	40021000 	.word	0x40021000
 8001134:	48001400 	.word	0x48001400
 8001138:	48000400 	.word	0x48000400

0800113c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001140:	4b1b      	ldr	r3, [pc, #108]	; (80011b0 <MX_I2C1_Init+0x74>)
 8001142:	4a1c      	ldr	r2, [pc, #112]	; (80011b4 <MX_I2C1_Init+0x78>)
 8001144:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8001146:	4b1a      	ldr	r3, [pc, #104]	; (80011b0 <MX_I2C1_Init+0x74>)
 8001148:	4a1b      	ldr	r2, [pc, #108]	; (80011b8 <MX_I2C1_Init+0x7c>)
 800114a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800114c:	4b18      	ldr	r3, [pc, #96]	; (80011b0 <MX_I2C1_Init+0x74>)
 800114e:	2200      	movs	r2, #0
 8001150:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001152:	4b17      	ldr	r3, [pc, #92]	; (80011b0 <MX_I2C1_Init+0x74>)
 8001154:	2201      	movs	r2, #1
 8001156:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001158:	4b15      	ldr	r3, [pc, #84]	; (80011b0 <MX_I2C1_Init+0x74>)
 800115a:	2200      	movs	r2, #0
 800115c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800115e:	4b14      	ldr	r3, [pc, #80]	; (80011b0 <MX_I2C1_Init+0x74>)
 8001160:	2200      	movs	r2, #0
 8001162:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001164:	4b12      	ldr	r3, [pc, #72]	; (80011b0 <MX_I2C1_Init+0x74>)
 8001166:	2200      	movs	r2, #0
 8001168:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800116a:	4b11      	ldr	r3, [pc, #68]	; (80011b0 <MX_I2C1_Init+0x74>)
 800116c:	2200      	movs	r2, #0
 800116e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001170:	4b0f      	ldr	r3, [pc, #60]	; (80011b0 <MX_I2C1_Init+0x74>)
 8001172:	2200      	movs	r2, #0
 8001174:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001176:	480e      	ldr	r0, [pc, #56]	; (80011b0 <MX_I2C1_Init+0x74>)
 8001178:	f002 fda2 	bl	8003cc0 <HAL_I2C_Init>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001182:	f000 fdff 	bl	8001d84 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001186:	2100      	movs	r1, #0
 8001188:	4809      	ldr	r0, [pc, #36]	; (80011b0 <MX_I2C1_Init+0x74>)
 800118a:	f003 f92d 	bl	80043e8 <HAL_I2CEx_ConfigAnalogFilter>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001194:	f000 fdf6 	bl	8001d84 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001198:	2100      	movs	r1, #0
 800119a:	4805      	ldr	r0, [pc, #20]	; (80011b0 <MX_I2C1_Init+0x74>)
 800119c:	f003 f96f 	bl	800447e <HAL_I2CEx_ConfigDigitalFilter>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80011a6:	f000 fded 	bl	8001d84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011aa:	bf00      	nop
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	200001b8 	.word	0x200001b8
 80011b4:	40005400 	.word	0x40005400
 80011b8:	2000090e 	.word	0x2000090e

080011bc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b08a      	sub	sp, #40	; 0x28
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c4:	f107 0314 	add.w	r3, r7, #20
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	605a      	str	r2, [r3, #4]
 80011ce:	609a      	str	r2, [r3, #8]
 80011d0:	60da      	str	r2, [r3, #12]
 80011d2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a17      	ldr	r2, [pc, #92]	; (8001238 <HAL_I2C_MspInit+0x7c>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d127      	bne.n	800122e <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011de:	4b17      	ldr	r3, [pc, #92]	; (800123c <HAL_I2C_MspInit+0x80>)
 80011e0:	695b      	ldr	r3, [r3, #20]
 80011e2:	4a16      	ldr	r2, [pc, #88]	; (800123c <HAL_I2C_MspInit+0x80>)
 80011e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011e8:	6153      	str	r3, [r2, #20]
 80011ea:	4b14      	ldr	r3, [pc, #80]	; (800123c <HAL_I2C_MspInit+0x80>)
 80011ec:	695b      	ldr	r3, [r3, #20]
 80011ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80011f2:	613b      	str	r3, [r7, #16]
 80011f4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80011f6:	23c0      	movs	r3, #192	; 0xc0
 80011f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011fa:	2312      	movs	r3, #18
 80011fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fe:	2300      	movs	r3, #0
 8001200:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001202:	2303      	movs	r3, #3
 8001204:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001206:	2304      	movs	r3, #4
 8001208:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800120a:	f107 0314 	add.w	r3, r7, #20
 800120e:	4619      	mov	r1, r3
 8001210:	480b      	ldr	r0, [pc, #44]	; (8001240 <HAL_I2C_MspInit+0x84>)
 8001212:	f002 fbb3 	bl	800397c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001216:	4b09      	ldr	r3, [pc, #36]	; (800123c <HAL_I2C_MspInit+0x80>)
 8001218:	69db      	ldr	r3, [r3, #28]
 800121a:	4a08      	ldr	r2, [pc, #32]	; (800123c <HAL_I2C_MspInit+0x80>)
 800121c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001220:	61d3      	str	r3, [r2, #28]
 8001222:	4b06      	ldr	r3, [pc, #24]	; (800123c <HAL_I2C_MspInit+0x80>)
 8001224:	69db      	ldr	r3, [r3, #28]
 8001226:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800122a:	60fb      	str	r3, [r7, #12]
 800122c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800122e:	bf00      	nop
 8001230:	3728      	adds	r7, #40	; 0x28
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	40005400 	.word	0x40005400
 800123c:	40021000 	.word	0x40021000
 8001240:	48000400 	.word	0x48000400

08001244 <LCD_write>:

//------------------------------------------------
// \
//------------------------------------------------
void LCD_write(char lcd_addr, char lcd_data)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b086      	sub	sp, #24
 8001248:	af02      	add	r7, sp, #8
 800124a:	4603      	mov	r3, r0
 800124c:	460a      	mov	r2, r1
 800124e:	71fb      	strb	r3, [r7, #7]
 8001250:	4613      	mov	r3, r2
 8001252:	71bb      	strb	r3, [r7, #6]
    unsigned char lcd_send_data[2];
    lcd_send_data[ 0 ] = lcd_addr;
 8001254:	79fb      	ldrb	r3, [r7, #7]
 8001256:	733b      	strb	r3, [r7, #12]
    lcd_send_data[ 1 ] = lcd_data;
 8001258:	79bb      	ldrb	r3, [r7, #6]
 800125a:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(&hi2c1, 0x7c, lcd_send_data, 2, 1000);
 800125c:	f107 020c 	add.w	r2, r7, #12
 8001260:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001264:	9300      	str	r3, [sp, #0]
 8001266:	2302      	movs	r3, #2
 8001268:	217c      	movs	r1, #124	; 0x7c
 800126a:	4803      	ldr	r0, [pc, #12]	; (8001278 <LCD_write+0x34>)
 800126c:	f002 fdb8 	bl	8003de0 <HAL_I2C_Master_Transmit>
}
 8001270:	bf00      	nop
 8001272:	3710      	adds	r7, #16
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}
 8001278:	200001b8 	.word	0x200001b8

0800127c <LCD_print>:
//------------------------------------------------
// \
//------------------------------------------------

void LCD_print( int line, int LCD_pt, char *pt )
{
 800127c:	b490      	push	{r4, r7}
 800127e:	b084      	sub	sp, #16
 8001280:	af00      	add	r7, sp, #0
 8001282:	60f8      	str	r0, [r7, #12]
 8001284:	60b9      	str	r1, [r7, #8]
 8001286:	607a      	str	r2, [r7, #4]
    if( line == 1 || line == 2 )
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	2b01      	cmp	r3, #1
 800128c:	d012      	beq.n	80012b4 <LCD_print+0x38>
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	2b02      	cmp	r3, #2
 8001292:	d113      	bne.n	80012bc <LCD_print+0x40>
    	while( *pt ) lcd_line[ line - 1 ][ LCD_pt++ ] = *pt++;
 8001294:	e00e      	b.n	80012b4 <LCD_print+0x38>
 8001296:	687a      	ldr	r2, [r7, #4]
 8001298:	1c53      	adds	r3, r2, #1
 800129a:	607b      	str	r3, [r7, #4]
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	1e59      	subs	r1, r3, #1
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	1c58      	adds	r0, r3, #1
 80012a4:	60b8      	str	r0, [r7, #8]
 80012a6:	7814      	ldrb	r4, [r2, #0]
 80012a8:	4807      	ldr	r0, [pc, #28]	; (80012c8 <LCD_print+0x4c>)
 80012aa:	010a      	lsls	r2, r1, #4
 80012ac:	4402      	add	r2, r0
 80012ae:	4413      	add	r3, r2
 80012b0:	4622      	mov	r2, r4
 80012b2:	701a      	strb	r2, [r3, #0]
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d1ec      	bne.n	8001296 <LCD_print+0x1a>
}
 80012bc:	bf00      	nop
 80012be:	3710      	adds	r7, #16
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bc90      	pop	{r4, r7}
 80012c4:	4770      	bx	lr
 80012c6:	bf00      	nop
 80012c8:	2000020c 	.word	0x2000020c

080012cc <LCD_disp>:
//------------------------------------------------
// XV
//------------------------------------------------

void LCD_disp( void )
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
    disp_cnt ++;
 80012d2:	4b25      	ldr	r3, [pc, #148]	; (8001368 <LCD_disp+0x9c>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	3301      	adds	r3, #1
 80012d8:	4a23      	ldr	r2, [pc, #140]	; (8001368 <LCD_disp+0x9c>)
 80012da:	6013      	str	r3, [r2, #0]
    if( disp_cnt == 35 )
 80012dc:	4b22      	ldr	r3, [pc, #136]	; (8001368 <LCD_disp+0x9c>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	2b23      	cmp	r3, #35	; 0x23
 80012e2:	d102      	bne.n	80012ea <LCD_disp+0x1e>
        disp_cnt = 1;
 80012e4:	4b20      	ldr	r3, [pc, #128]	; (8001368 <LCD_disp+0x9c>)
 80012e6:	2201      	movs	r2, #1
 80012e8:	601a      	str	r2, [r3, #0]

    char disp_command;
    char disp_data;
    if( disp_cnt >= 1 && disp_cnt <= 16 ){
 80012ea:	4b1f      	ldr	r3, [pc, #124]	; (8001368 <LCD_disp+0x9c>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	dd0c      	ble.n	800130c <LCD_disp+0x40>
 80012f2:	4b1d      	ldr	r3, [pc, #116]	; (8001368 <LCD_disp+0x9c>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	2b10      	cmp	r3, #16
 80012f8:	dc08      	bgt.n	800130c <LCD_disp+0x40>
        disp_command = DAT_ADD;
 80012fa:	2340      	movs	r3, #64	; 0x40
 80012fc:	71fb      	strb	r3, [r7, #7]
        disp_data = lcd_line[ 0 ][ disp_cnt - 1 ];
 80012fe:	4b1a      	ldr	r3, [pc, #104]	; (8001368 <LCD_disp+0x9c>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	3b01      	subs	r3, #1
 8001304:	4a19      	ldr	r2, [pc, #100]	; (800136c <LCD_disp+0xa0>)
 8001306:	5cd3      	ldrb	r3, [r2, r3]
 8001308:	71bb      	strb	r3, [r7, #6]
 800130a:	e022      	b.n	8001352 <LCD_disp+0x86>
    }
    else if( disp_cnt == 17 ){
 800130c:	4b16      	ldr	r3, [pc, #88]	; (8001368 <LCD_disp+0x9c>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	2b11      	cmp	r3, #17
 8001312:	d104      	bne.n	800131e <LCD_disp+0x52>
        disp_command = COM_ADD;
 8001314:	2300      	movs	r3, #0
 8001316:	71fb      	strb	r3, [r7, #7]
        disp_data = ADD_SET + L2TOP;
 8001318:	23c0      	movs	r3, #192	; 0xc0
 800131a:	71bb      	strb	r3, [r7, #6]
 800131c:	e019      	b.n	8001352 <LCD_disp+0x86>
    }

    else if( disp_cnt >= 18 && disp_cnt <= 33 ){
 800131e:	4b12      	ldr	r3, [pc, #72]	; (8001368 <LCD_disp+0x9c>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	2b11      	cmp	r3, #17
 8001324:	dd0d      	ble.n	8001342 <LCD_disp+0x76>
 8001326:	4b10      	ldr	r3, [pc, #64]	; (8001368 <LCD_disp+0x9c>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	2b21      	cmp	r3, #33	; 0x21
 800132c:	dc09      	bgt.n	8001342 <LCD_disp+0x76>
        disp_command = DAT_ADD;
 800132e:	2340      	movs	r3, #64	; 0x40
 8001330:	71fb      	strb	r3, [r7, #7]
        disp_data = lcd_line[ 1 ][ disp_cnt - 18 ];
 8001332:	4b0d      	ldr	r3, [pc, #52]	; (8001368 <LCD_disp+0x9c>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	3b12      	subs	r3, #18
 8001338:	4a0c      	ldr	r2, [pc, #48]	; (800136c <LCD_disp+0xa0>)
 800133a:	4413      	add	r3, r2
 800133c:	7c1b      	ldrb	r3, [r3, #16]
 800133e:	71bb      	strb	r3, [r7, #6]
 8001340:	e007      	b.n	8001352 <LCD_disp+0x86>
    }

    else if( disp_cnt == 34 ){
 8001342:	4b09      	ldr	r3, [pc, #36]	; (8001368 <LCD_disp+0x9c>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	2b22      	cmp	r3, #34	; 0x22
 8001348:	d103      	bne.n	8001352 <LCD_disp+0x86>
        disp_command = COM_ADD;
 800134a:	2300      	movs	r3, #0
 800134c:	71fb      	strb	r3, [r7, #7]
        disp_data = ADD_SET + L1TOP;
 800134e:	2380      	movs	r3, #128	; 0x80
 8001350:	71bb      	strb	r3, [r7, #6]
    }


    LCD_write( disp_command, disp_data );
 8001352:	79ba      	ldrb	r2, [r7, #6]
 8001354:	79fb      	ldrb	r3, [r7, #7]
 8001356:	4611      	mov	r1, r2
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff ff73 	bl	8001244 <LCD_write>
}
 800135e:	bf00      	nop
 8001360:	3708      	adds	r7, #8
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	2000022c 	.word	0x2000022c
 800136c:	2000020c 	.word	0x2000020c

08001370 <LCD_clear>:

//------------------------------------------------
// LCD@I[NA
//------------------------------------------------
void LCD_clear(int line)
{
 8001370:	b480      	push	{r7}
 8001372:	b087      	sub	sp, #28
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
    if( line == 1 || line == 2 )
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	2b01      	cmp	r3, #1
 800137c:	d002      	beq.n	8001384 <LCD_clear+0x14>
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2b02      	cmp	r3, #2
 8001382:	d112      	bne.n	80013aa <LCD_clear+0x3a>
    	for( int i = 0; i < 16; i++ )
 8001384:	2300      	movs	r3, #0
 8001386:	617b      	str	r3, [r7, #20]
 8001388:	e00b      	b.n	80013a2 <LCD_clear+0x32>
	        lcd_line[ line - 1 ][ i ] = ' ';
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	3b01      	subs	r3, #1
 800138e:	4a17      	ldr	r2, [pc, #92]	; (80013ec <LCD_clear+0x7c>)
 8001390:	011b      	lsls	r3, r3, #4
 8001392:	441a      	add	r2, r3
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	4413      	add	r3, r2
 8001398:	2220      	movs	r2, #32
 800139a:	701a      	strb	r2, [r3, #0]
    	for( int i = 0; i < 16; i++ )
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	3301      	adds	r3, #1
 80013a0:	617b      	str	r3, [r7, #20]
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	2b0f      	cmp	r3, #15
 80013a6:	ddf0      	ble.n	800138a <LCD_clear+0x1a>
 80013a8:	e01a      	b.n	80013e0 <LCD_clear+0x70>
    else
    	for( int j = 0; j < 2; j++ )
 80013aa:	2300      	movs	r3, #0
 80013ac:	613b      	str	r3, [r7, #16]
 80013ae:	e013      	b.n	80013d8 <LCD_clear+0x68>
	    	for( int i = 0; i < 16; i++ )
 80013b0:	2300      	movs	r3, #0
 80013b2:	60fb      	str	r3, [r7, #12]
 80013b4:	e00a      	b.n	80013cc <LCD_clear+0x5c>
	    	    lcd_line[ j ][ i ] = ' ';
 80013b6:	4a0d      	ldr	r2, [pc, #52]	; (80013ec <LCD_clear+0x7c>)
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	011b      	lsls	r3, r3, #4
 80013bc:	441a      	add	r2, r3
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	4413      	add	r3, r2
 80013c2:	2220      	movs	r2, #32
 80013c4:	701a      	strb	r2, [r3, #0]
	    	for( int i = 0; i < 16; i++ )
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	3301      	adds	r3, #1
 80013ca:	60fb      	str	r3, [r7, #12]
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	2b0f      	cmp	r3, #15
 80013d0:	ddf1      	ble.n	80013b6 <LCD_clear+0x46>
    	for( int j = 0; j < 2; j++ )
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	3301      	adds	r3, #1
 80013d6:	613b      	str	r3, [r7, #16]
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	2b01      	cmp	r3, #1
 80013dc:	dde8      	ble.n	80013b0 <LCD_clear+0x40>
}
 80013de:	bf00      	nop
 80013e0:	bf00      	nop
 80013e2:	371c      	adds	r7, #28
 80013e4:	46bd      	mov	sp, r7
 80013e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ea:	4770      	bx	lr
 80013ec:	2000020c 	.word	0x2000020c

080013f0 <LCD_init>:
//------------------------------------------------
// LCD 
//------------------------------------------------

void LCD_init( void )
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b086      	sub	sp, #24
 80013f4:	af00      	add	r7, sp, #0
		char orders[ 9 ] = { 0x38, 0x39, 0x14, 0x73, 0x56, 0x6c, 0x38, 0x01, 0x0c };
 80013f6:	4a1d      	ldr	r2, [pc, #116]	; (800146c <LCD_init+0x7c>)
 80013f8:	1d3b      	adds	r3, r7, #4
 80013fa:	ca07      	ldmia	r2, {r0, r1, r2}
 80013fc:	c303      	stmia	r3!, {r0, r1}
 80013fe:	701a      	strb	r2, [r3, #0]

    HAL_Delay(40);
 8001400:	2028      	movs	r0, #40	; 0x28
 8001402:	f001 f847 	bl	8002494 <HAL_Delay>
    for( int i = 0; i < 6; i++ ){
 8001406:	2300      	movs	r3, #0
 8001408:	617b      	str	r3, [r7, #20]
 800140a:	e00d      	b.n	8001428 <LCD_init+0x38>
        LCD_write( COM_ADD, orders[i] );
 800140c:	1d3a      	adds	r2, r7, #4
 800140e:	697b      	ldr	r3, [r7, #20]
 8001410:	4413      	add	r3, r2
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	4619      	mov	r1, r3
 8001416:	2000      	movs	r0, #0
 8001418:	f7ff ff14 	bl	8001244 <LCD_write>
        HAL_Delay(1);
 800141c:	2001      	movs	r0, #1
 800141e:	f001 f839 	bl	8002494 <HAL_Delay>
    for( int i = 0; i < 6; i++ ){
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	3301      	adds	r3, #1
 8001426:	617b      	str	r3, [r7, #20]
 8001428:	697b      	ldr	r3, [r7, #20]
 800142a:	2b05      	cmp	r3, #5
 800142c:	ddee      	ble.n	800140c <LCD_init+0x1c>
    }
    HAL_Delay(200);
 800142e:	20c8      	movs	r0, #200	; 0xc8
 8001430:	f001 f830 	bl	8002494 <HAL_Delay>
    for( int i = 6; i < 9; i++ ){
 8001434:	2306      	movs	r3, #6
 8001436:	613b      	str	r3, [r7, #16]
 8001438:	e00d      	b.n	8001456 <LCD_init+0x66>
        LCD_write( COM_ADD, orders[i] );
 800143a:	1d3a      	adds	r2, r7, #4
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	4413      	add	r3, r2
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	4619      	mov	r1, r3
 8001444:	2000      	movs	r0, #0
 8001446:	f7ff fefd 	bl	8001244 <LCD_write>
        HAL_Delay(1);
 800144a:	2001      	movs	r0, #1
 800144c:	f001 f822 	bl	8002494 <HAL_Delay>
    for( int i = 6; i < 9; i++ ){
 8001450:	693b      	ldr	r3, [r7, #16]
 8001452:	3301      	adds	r3, #1
 8001454:	613b      	str	r3, [r7, #16]
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	2b08      	cmp	r3, #8
 800145a:	ddee      	ble.n	800143a <LCD_init+0x4a>
    }
    LCD_clear( 0 );
 800145c:	2000      	movs	r0, #0
 800145e:	f7ff ff87 	bl	8001370 <LCD_clear>
    }
 8001462:	bf00      	nop
 8001464:	3718      	adds	r7, #24
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	08007e70 	.word	0x08007e70

08001470 <LCD_dec_out>:
//------------------------------------------------
// LCD \
//------------------------------------------------

void LCD_dec_out( int line, int pt, int x, int n )
{
 8001470:	b480      	push	{r7}
 8001472:	b087      	sub	sp, #28
 8001474:	af00      	add	r7, sp, #0
 8001476:	60f8      	str	r0, [r7, #12]
 8001478:	60b9      	str	r1, [r7, #8]
 800147a:	607a      	str	r2, [r7, #4]
 800147c:	603b      	str	r3, [r7, #0]
    int y;
    if( line == 1 || line == 2 ){
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	2b01      	cmp	r3, #1
 8001482:	d003      	beq.n	800148c <LCD_dec_out+0x1c>
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	2b02      	cmp	r3, #2
 8001488:	f040 8091 	bne.w	80015ae <LCD_dec_out+0x13e>
    	if( n > 4 ){ y = 10000; lcd_line[ line - 1 ][ pt++ ] = '0' + x / y; x = x % y; }
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	2b04      	cmp	r3, #4
 8001490:	dd1d      	ble.n	80014ce <LCD_dec_out+0x5e>
 8001492:	f242 7310 	movw	r3, #10000	; 0x2710
 8001496:	617b      	str	r3, [r7, #20]
 8001498:	687a      	ldr	r2, [r7, #4]
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	fb92 f3f3 	sdiv	r3, r2, r3
 80014a0:	b2d9      	uxtb	r1, r3
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	1e5a      	subs	r2, r3, #1
 80014a6:	68bb      	ldr	r3, [r7, #8]
 80014a8:	1c58      	adds	r0, r3, #1
 80014aa:	60b8      	str	r0, [r7, #8]
 80014ac:	3130      	adds	r1, #48	; 0x30
 80014ae:	b2c8      	uxtb	r0, r1
 80014b0:	4942      	ldr	r1, [pc, #264]	; (80015bc <LCD_dec_out+0x14c>)
 80014b2:	0112      	lsls	r2, r2, #4
 80014b4:	440a      	add	r2, r1
 80014b6:	4413      	add	r3, r2
 80014b8:	4602      	mov	r2, r0
 80014ba:	701a      	strb	r2, [r3, #0]
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	697a      	ldr	r2, [r7, #20]
 80014c0:	fb93 f2f2 	sdiv	r2, r3, r2
 80014c4:	6979      	ldr	r1, [r7, #20]
 80014c6:	fb01 f202 	mul.w	r2, r1, r2
 80014ca:	1a9b      	subs	r3, r3, r2
 80014cc:	607b      	str	r3, [r7, #4]
	    if( n > 3 ){ y = 1000;  lcd_line[ line - 1 ][ pt++ ] = '0' + x / y; x = x % y; }
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	2b03      	cmp	r3, #3
 80014d2:	dd1d      	ble.n	8001510 <LCD_dec_out+0xa0>
 80014d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014d8:	617b      	str	r3, [r7, #20]
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	fb92 f3f3 	sdiv	r3, r2, r3
 80014e2:	b2d9      	uxtb	r1, r3
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	1e5a      	subs	r2, r3, #1
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	1c58      	adds	r0, r3, #1
 80014ec:	60b8      	str	r0, [r7, #8]
 80014ee:	3130      	adds	r1, #48	; 0x30
 80014f0:	b2c8      	uxtb	r0, r1
 80014f2:	4932      	ldr	r1, [pc, #200]	; (80015bc <LCD_dec_out+0x14c>)
 80014f4:	0112      	lsls	r2, r2, #4
 80014f6:	440a      	add	r2, r1
 80014f8:	4413      	add	r3, r2
 80014fa:	4602      	mov	r2, r0
 80014fc:	701a      	strb	r2, [r3, #0]
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	697a      	ldr	r2, [r7, #20]
 8001502:	fb93 f2f2 	sdiv	r2, r3, r2
 8001506:	6979      	ldr	r1, [r7, #20]
 8001508:	fb01 f202 	mul.w	r2, r1, r2
 800150c:	1a9b      	subs	r3, r3, r2
 800150e:	607b      	str	r3, [r7, #4]
	    if( n > 2 ){ y = 100;   lcd_line[ line - 1 ][ pt++ ] = '0' + x / y; x = x % y; }
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	2b02      	cmp	r3, #2
 8001514:	dd1c      	ble.n	8001550 <LCD_dec_out+0xe0>
 8001516:	2364      	movs	r3, #100	; 0x64
 8001518:	617b      	str	r3, [r7, #20]
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001522:	b2d9      	uxtb	r1, r3
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	1e5a      	subs	r2, r3, #1
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	1c58      	adds	r0, r3, #1
 800152c:	60b8      	str	r0, [r7, #8]
 800152e:	3130      	adds	r1, #48	; 0x30
 8001530:	b2c8      	uxtb	r0, r1
 8001532:	4922      	ldr	r1, [pc, #136]	; (80015bc <LCD_dec_out+0x14c>)
 8001534:	0112      	lsls	r2, r2, #4
 8001536:	440a      	add	r2, r1
 8001538:	4413      	add	r3, r2
 800153a:	4602      	mov	r2, r0
 800153c:	701a      	strb	r2, [r3, #0]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	697a      	ldr	r2, [r7, #20]
 8001542:	fb93 f2f2 	sdiv	r2, r3, r2
 8001546:	6979      	ldr	r1, [r7, #20]
 8001548:	fb01 f202 	mul.w	r2, r1, r2
 800154c:	1a9b      	subs	r3, r3, r2
 800154e:	607b      	str	r3, [r7, #4]
	    if( n > 1 ){ y = 10;    lcd_line[ line - 1 ][ pt++ ] = '0' + x / y; x = x % y; }
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	2b01      	cmp	r3, #1
 8001554:	dd1c      	ble.n	8001590 <LCD_dec_out+0x120>
 8001556:	230a      	movs	r3, #10
 8001558:	617b      	str	r3, [r7, #20]
 800155a:	687a      	ldr	r2, [r7, #4]
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001562:	b2d9      	uxtb	r1, r3
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	1e5a      	subs	r2, r3, #1
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	1c58      	adds	r0, r3, #1
 800156c:	60b8      	str	r0, [r7, #8]
 800156e:	3130      	adds	r1, #48	; 0x30
 8001570:	b2c8      	uxtb	r0, r1
 8001572:	4912      	ldr	r1, [pc, #72]	; (80015bc <LCD_dec_out+0x14c>)
 8001574:	0112      	lsls	r2, r2, #4
 8001576:	440a      	add	r2, r1
 8001578:	4413      	add	r3, r2
 800157a:	4602      	mov	r2, r0
 800157c:	701a      	strb	r2, [r3, #0]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	697a      	ldr	r2, [r7, #20]
 8001582:	fb93 f2f2 	sdiv	r2, r3, r2
 8001586:	6979      	ldr	r1, [r7, #20]
 8001588:	fb01 f202 	mul.w	r2, r1, r2
 800158c:	1a9b      	subs	r3, r3, r2
 800158e:	607b      	str	r3, [r7, #4]
	                            lcd_line[ line - 1 ][ pt++ ] = '0' + x;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	b2d9      	uxtb	r1, r3
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	1e5a      	subs	r2, r3, #1
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	1c58      	adds	r0, r3, #1
 800159c:	60b8      	str	r0, [r7, #8]
 800159e:	3130      	adds	r1, #48	; 0x30
 80015a0:	b2c8      	uxtb	r0, r1
 80015a2:	4906      	ldr	r1, [pc, #24]	; (80015bc <LCD_dec_out+0x14c>)
 80015a4:	0112      	lsls	r2, r2, #4
 80015a6:	440a      	add	r2, r1
 80015a8:	4413      	add	r3, r2
 80015aa:	4602      	mov	r2, r0
 80015ac:	701a      	strb	r2, [r3, #0]
    }
}
 80015ae:	bf00      	nop
 80015b0:	371c      	adds	r7, #28
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	2000020c 	.word	0x2000020c

080015c0 <Beep>:
//		freq 	= {gih~jFsb`4g[Hz]
// 		pitch 	= @4{KC5g
// 		len 	= [ms]
//===============================================
void Beep(int freq, int pitch, int len)
{
 80015c0:	b5b0      	push	{r4, r5, r7, lr}
 80015c2:	b086      	sub	sp, #24
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	60f8      	str	r0, [r7, #12]
 80015c8:	60b9      	str	r1, [r7, #8]
 80015ca:	607a      	str	r2, [r7, #4]
  if(freq == 0)
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d104      	bne.n	80015dc <Beep+0x1c>
    HAL_Delay(len);											// 0x
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4618      	mov	r0, r3
 80015d6:	f000 ff5d 	bl	8002494 <HAL_Delay>
    __HAL_TIM_SET_COMPARE( &htim16, TIM_CHANNEL_1, 500-1);	// duty
    HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);				// TIM16 ^C}X^[g
    HAL_Delay(len);
    HAL_TIM_PWM_Stop(&htim16, TIM_CHANNEL_1);				// TIM16 ^C}
  }
}
 80015da:	e03b      	b.n	8001654 <Beep+0x94>
    int beep_freq = freq * pow( 2, pitch - 4 );     		// gvZ
 80015dc:	68f8      	ldr	r0, [r7, #12]
 80015de:	f7fe ff45 	bl	800046c <__aeabi_i2d>
 80015e2:	4604      	mov	r4, r0
 80015e4:	460d      	mov	r5, r1
 80015e6:	68bb      	ldr	r3, [r7, #8]
 80015e8:	3b04      	subs	r3, #4
 80015ea:	4618      	mov	r0, r3
 80015ec:	f7fe ff3e 	bl	800046c <__aeabi_i2d>
 80015f0:	4602      	mov	r2, r0
 80015f2:	460b      	mov	r3, r1
 80015f4:	ec43 2b11 	vmov	d1, r2, r3
 80015f8:	ed9f 0b19 	vldr	d0, [pc, #100]	; 8001660 <Beep+0xa0>
 80015fc:	f005 fd0e 	bl	800701c <pow>
 8001600:	ec53 2b10 	vmov	r2, r3, d0
 8001604:	4620      	mov	r0, r4
 8001606:	4629      	mov	r1, r5
 8001608:	f7fe ff9a 	bl	8000540 <__aeabi_dmul>
 800160c:	4602      	mov	r2, r0
 800160e:	460b      	mov	r3, r1
 8001610:	4610      	mov	r0, r2
 8001612:	4619      	mov	r1, r3
 8001614:	f7ff fa44 	bl	8000aa0 <__aeabi_d2iz>
 8001618:	4603      	mov	r3, r0
 800161a:	617b      	str	r3, [r7, #20]
    int beep_period = 64000 / beep_freq - 1;				// prescalervZ
 800161c:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	fb92 f3f3 	sdiv	r3, r2, r3
 8001626:	3b01      	subs	r3, #1
 8001628:	613b      	str	r3, [r7, #16]
    __HAL_TIM_SET_PRESCALER(&htim16, beep_period);			// prescaler
 800162a:	4b0f      	ldr	r3, [pc, #60]	; (8001668 <Beep+0xa8>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	693a      	ldr	r2, [r7, #16]
 8001630:	629a      	str	r2, [r3, #40]	; 0x28
    __HAL_TIM_SET_COMPARE( &htim16, TIM_CHANNEL_1, 500-1);	// duty
 8001632:	4b0d      	ldr	r3, [pc, #52]	; (8001668 <Beep+0xa8>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f240 12f3 	movw	r2, #499	; 0x1f3
 800163a:	635a      	str	r2, [r3, #52]	; 0x34
    HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);				// TIM16 ^C}X^[g
 800163c:	2100      	movs	r1, #0
 800163e:	480a      	ldr	r0, [pc, #40]	; (8001668 <Beep+0xa8>)
 8001640:	f004 fbc0 	bl	8005dc4 <HAL_TIM_PWM_Start>
    HAL_Delay(len);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	4618      	mov	r0, r3
 8001648:	f000 ff24 	bl	8002494 <HAL_Delay>
    HAL_TIM_PWM_Stop(&htim16, TIM_CHANNEL_1);				// TIM16 ^C}
 800164c:	2100      	movs	r1, #0
 800164e:	4806      	ldr	r0, [pc, #24]	; (8001668 <Beep+0xa8>)
 8001650:	f004 fca4 	bl	8005f9c <HAL_TIM_PWM_Stop>
}
 8001654:	bf00      	nop
 8001656:	3718      	adds	r7, #24
 8001658:	46bd      	mov	sp, r7
 800165a:	bdb0      	pop	{r4, r5, r7, pc}
 800165c:	f3af 8000 	nop.w
 8001660:	00000000 	.word	0x00000000
 8001664:	40000000 	.word	0x40000000
 8001668:	20000364 	.word	0x20000364
 800166c:	00000000 	.word	0x00000000

08001670 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001674:	f000 fea8 	bl	80023c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001678:	f000 f8e0 	bl	800183c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800167c:	f7ff fcc0 	bl	8001000 <MX_GPIO_Init>
  MX_DMA_Init();
 8001680:	f7ff fc98 	bl	8000fb4 <MX_DMA_Init>
  MX_I2C1_Init();
 8001684:	f7ff fd5a 	bl	800113c <MX_I2C1_Init>
  MX_TIM6_Init();
 8001688:	f000 fcc8 	bl	800201c <MX_TIM6_Init>
  MX_TIM16_Init();
 800168c:	f000 fcfc 	bl	8002088 <MX_TIM16_Init>
  MX_ADC1_Init();
 8001690:	f7ff fa7e 	bl	8000b90 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001694:	f7ff fb16 	bl	8000cc4 <MX_ADC2_Init>
  MX_TIM2_Init();
 8001698:	f000 fc0c 	bl	8001eb4 <MX_TIM2_Init>
  MX_TIM3_Init();
 800169c:	f000 fc64 	bl	8001f68 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  LCD_init();								// LCD 
 80016a0:	f7ff fea6 	bl	80013f0 <LCD_init>
  HAL_TIM_Base_Start_IT(&htim6);			// ^C}X^[g
 80016a4:	485a      	ldr	r0, [pc, #360]	; (8001810 <main+0x1a0>)
 80016a6:	f004 fad9 	bl	8005c5c <HAL_TIM_Base_Start_IT>
  HAL_ADCEx_Calibration_Start(&hadc1,ADC_SINGLE_ENDED); // ADC1 Lu[V
 80016aa:	2100      	movs	r1, #0
 80016ac:	4859      	ldr	r0, [pc, #356]	; (8001814 <main+0x1a4>)
 80016ae:	f001 f995 	bl	80029dc <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2,ADC_SINGLE_ENDED); // ADC2 Lu[V
 80016b2:	2100      	movs	r1, #0
 80016b4:	4858      	ldr	r0, [pc, #352]	; (8001818 <main+0x1a8>)
 80016b6:	f001 f991 	bl	80029dc <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc1_val, 4);     // DMA]Jn
 80016ba:	2204      	movs	r2, #4
 80016bc:	4957      	ldr	r1, [pc, #348]	; (800181c <main+0x1ac>)
 80016be:	4855      	ldr	r0, [pc, #340]	; (8001814 <main+0x1a4>)
 80016c0:	f001 f8b2 	bl	8002828 <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc2, (uint32_t *)adc2_val, 4);     // DMA]Jn
 80016c4:	2204      	movs	r2, #4
 80016c6:	4956      	ldr	r1, [pc, #344]	; (8001820 <main+0x1b0>)
 80016c8:	4853      	ldr	r0, [pc, #332]	; (8001818 <main+0x1a8>)
 80016ca:	f001 f8ad 	bl	8002828 <HAL_ADC_Start_DMA>

  // N
  Beep(TONE_RE,6,100);   					// N:5, 100ms
 80016ce:	2264      	movs	r2, #100	; 0x64
 80016d0:	2106      	movs	r1, #6
 80016d2:	f44f 7093 	mov.w	r0, #294	; 0x126
 80016d6:	f7ff ff73 	bl	80015c0 <Beep>
  Beep(TONE_SO,6,100);						// N:5\, 100ms
 80016da:	2264      	movs	r2, #100	; 0x64
 80016dc:	2106      	movs	r1, #6
 80016de:	f44f 70c4 	mov.w	r0, #392	; 0x188
 80016e2:	f7ff ff6d 	bl	80015c0 <Beep>
  LCD_print(1, 0, "Sample12: Speed ");		// LCD1sf[^Zbg
 80016e6:	4a4f      	ldr	r2, [pc, #316]	; (8001824 <main+0x1b4>)
 80016e8:	2100      	movs	r1, #0
 80016ea:	2001      	movs	r0, #1
 80016ec:	f7ff fdc6 	bl	800127c <LCD_print>
  LCD_print(2, 0, "       .  [ V ] ");		// LCD2sf[^Zbg
 80016f0:	4a4d      	ldr	r2, [pc, #308]	; (8001828 <main+0x1b8>)
 80016f2:	2100      	movs	r1, #0
 80016f4:	2002      	movs	r0, #2
 80016f6:	f7ff fdc1 	bl	800127c <LCD_print>

  // dd
  batt = adc1_val[3] * 3.3 / 1023.0 * 10.0; // ldF1/1010{
 80016fa:	4b48      	ldr	r3, [pc, #288]	; (800181c <main+0x1ac>)
 80016fc:	88db      	ldrh	r3, [r3, #6]
 80016fe:	4618      	mov	r0, r3
 8001700:	f7fe feb4 	bl	800046c <__aeabi_i2d>
 8001704:	a33e      	add	r3, pc, #248	; (adr r3, 8001800 <main+0x190>)
 8001706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800170a:	f7fe ff19 	bl	8000540 <__aeabi_dmul>
 800170e:	4602      	mov	r2, r0
 8001710:	460b      	mov	r3, r1
 8001712:	4610      	mov	r0, r2
 8001714:	4619      	mov	r1, r3
 8001716:	a33c      	add	r3, pc, #240	; (adr r3, 8001808 <main+0x198>)
 8001718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800171c:	f7ff f83a 	bl	8000794 <__aeabi_ddiv>
 8001720:	4602      	mov	r2, r0
 8001722:	460b      	mov	r3, r1
 8001724:	4610      	mov	r0, r2
 8001726:	4619      	mov	r1, r3
 8001728:	f04f 0200 	mov.w	r2, #0
 800172c:	4b3f      	ldr	r3, [pc, #252]	; (800182c <main+0x1bc>)
 800172e:	f7fe ff07 	bl	8000540 <__aeabi_dmul>
 8001732:	4602      	mov	r2, r0
 8001734:	460b      	mov	r3, r1
 8001736:	4610      	mov	r0, r2
 8001738:	4619      	mov	r1, r3
 800173a:	f7ff f9d9 	bl	8000af0 <__aeabi_d2f>
 800173e:	4603      	mov	r3, r0
 8001740:	4a3b      	ldr	r2, [pc, #236]	; (8001830 <main+0x1c0>)
 8001742:	6013      	str	r3, [r2, #0]
  LCD_dec_out(2, 5, (int)batt, 2);			// d2\
 8001744:	4b3a      	ldr	r3, [pc, #232]	; (8001830 <main+0x1c0>)
 8001746:	edd3 7a00 	vldr	s15, [r3]
 800174a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800174e:	2302      	movs	r3, #2
 8001750:	ee17 2a90 	vmov	r2, s15
 8001754:	2105      	movs	r1, #5
 8001756:	2002      	movs	r0, #2
 8001758:	f7ff fe8a 	bl	8001470 <LCD_dec_out>
  LCD_dec_out(2, 8, (int)((batt-(int)batt)*10), 1);	// d1\
 800175c:	4b34      	ldr	r3, [pc, #208]	; (8001830 <main+0x1c0>)
 800175e:	ed93 7a00 	vldr	s14, [r3]
 8001762:	4b33      	ldr	r3, [pc, #204]	; (8001830 <main+0x1c0>)
 8001764:	edd3 7a00 	vldr	s15, [r3]
 8001768:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800176c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001770:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001774:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001778:	ee67 7a87 	vmul.f32	s15, s15, s14
 800177c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001780:	2301      	movs	r3, #1
 8001782:	ee17 2a90 	vmov	r2, s15
 8001786:	2108      	movs	r1, #8
 8001788:	2002      	movs	r0, #2
 800178a:	f7ff fe71 	bl	8001470 <LCD_dec_out>
  HAL_Delay( 2000 );
 800178e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001792:	f000 fe7f 	bl	8002494 <HAL_Delay>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    if( HAL_GPIO_ReadPin(SW_UP_GPIO_Port, SW_UP_Pin) == SW_ON ){	// SW_UP
 8001796:	2120      	movs	r1, #32
 8001798:	4826      	ldr	r0, [pc, #152]	; (8001834 <main+0x1c4>)
 800179a:	f002 fa61 	bl	8003c60 <HAL_GPIO_ReadPin>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d107      	bne.n	80017b4 <main+0x144>
      HAL_Delay(SW_WAIT);											// `^Oh~
 80017a4:	20c8      	movs	r0, #200	; 0xc8
 80017a6:	f000 fe75 	bl	8002494 <HAL_Delay>
      mode++;								// [h1
 80017aa:	4b23      	ldr	r3, [pc, #140]	; (8001838 <main+0x1c8>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	3301      	adds	r3, #1
 80017b0:	4a21      	ldr	r2, [pc, #132]	; (8001838 <main+0x1c8>)
 80017b2:	6013      	str	r3, [r2, #0]
	}
    if( HAL_GPIO_ReadPin(SW_DOWN_GPIO_Port, SW_DOWN_Pin) == SW_ON ){// SW_DOWN
 80017b4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80017b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017bc:	f002 fa50 	bl	8003c60 <HAL_GPIO_ReadPin>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d107      	bne.n	80017d6 <main+0x166>
      HAL_Delay(SW_WAIT);											// `^Oh~
 80017c6:	20c8      	movs	r0, #200	; 0xc8
 80017c8:	f000 fe64 	bl	8002494 <HAL_Delay>
      mode--;								// [h1
 80017cc:	4b1a      	ldr	r3, [pc, #104]	; (8001838 <main+0x1c8>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	3b01      	subs	r3, #1
 80017d2:	4a19      	ldr	r2, [pc, #100]	; (8001838 <main+0x1c8>)
 80017d4:	6013      	str	r3, [r2, #0]
	}
    if( HAL_GPIO_ReadPin(SW_MID_GPIO_Port, SW_MID_Pin) == SW_ON ){	// SW_MID
 80017d6:	2110      	movs	r1, #16
 80017d8:	4816      	ldr	r0, [pc, #88]	; (8001834 <main+0x1c4>)
 80017da:	f002 fa41 	bl	8003c60 <HAL_GPIO_ReadPin>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d108      	bne.n	80017f6 <main+0x186>
      HAL_Delay(SW_WAIT);											// `^Oh~
 80017e4:	20c8      	movs	r0, #200	; 0xc8
 80017e6:	f000 fe55 	bl	8002494 <HAL_Delay>
      select_mode( EXEC );					// [hs
 80017ea:	2001      	movs	r0, #1
 80017ec:	f000 f87e 	bl	80018ec <select_mode>
      mode = 0;								// s
 80017f0:	4b11      	ldr	r3, [pc, #68]	; (8001838 <main+0x1c8>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	601a      	str	r2, [r3, #0]
    }
    select_mode( DISP );					// I[h\
 80017f6:	2000      	movs	r0, #0
 80017f8:	f000 f878 	bl	80018ec <select_mode>
    if( HAL_GPIO_ReadPin(SW_UP_GPIO_Port, SW_UP_Pin) == SW_ON ){	// SW_UP
 80017fc:	e7cb      	b.n	8001796 <main+0x126>
 80017fe:	bf00      	nop
 8001800:	66666666 	.word	0x66666666
 8001804:	400a6666 	.word	0x400a6666
 8001808:	00000000 	.word	0x00000000
 800180c:	408ff800 	.word	0x408ff800
 8001810:	20000318 	.word	0x20000318
 8001814:	2000008c 	.word	0x2000008c
 8001818:	200000dc 	.word	0x200000dc
 800181c:	20000260 	.word	0x20000260
 8001820:	20000268 	.word	0x20000268
 8001824:	08007e7c 	.word	0x08007e7c
 8001828:	08007e90 	.word	0x08007e90
 800182c:	40240000 	.word	0x40240000
 8001830:	20000238 	.word	0x20000238
 8001834:	48000400 	.word	0x48000400
 8001838:	2000023c 	.word	0x2000023c

0800183c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b096      	sub	sp, #88	; 0x58
 8001840:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001842:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001846:	2228      	movs	r2, #40	; 0x28
 8001848:	2100      	movs	r1, #0
 800184a:	4618      	mov	r0, r3
 800184c:	f005 fbde 	bl	800700c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001850:	f107 031c 	add.w	r3, r7, #28
 8001854:	2200      	movs	r2, #0
 8001856:	601a      	str	r2, [r3, #0]
 8001858:	605a      	str	r2, [r3, #4]
 800185a:	609a      	str	r2, [r3, #8]
 800185c:	60da      	str	r2, [r3, #12]
 800185e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001860:	1d3b      	adds	r3, r7, #4
 8001862:	2200      	movs	r2, #0
 8001864:	601a      	str	r2, [r3, #0]
 8001866:	605a      	str	r2, [r3, #4]
 8001868:	609a      	str	r2, [r3, #8]
 800186a:	60da      	str	r2, [r3, #12]
 800186c:	611a      	str	r2, [r3, #16]
 800186e:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001870:	2302      	movs	r3, #2
 8001872:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001874:	2301      	movs	r3, #1
 8001876:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001878:	2310      	movs	r3, #16
 800187a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800187c:	2302      	movs	r3, #2
 800187e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001880:	2300      	movs	r3, #0
 8001882:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001884:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001888:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800188a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800188e:	4618      	mov	r0, r3
 8001890:	f002 fe42 	bl	8004518 <HAL_RCC_OscConfig>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <SystemClock_Config+0x62>
  {
    Error_Handler();
 800189a:	f000 fa73 	bl	8001d84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800189e:	230f      	movs	r3, #15
 80018a0:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018a2:	2302      	movs	r3, #2
 80018a4:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018a6:	2300      	movs	r3, #0
 80018a8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018ae:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018b0:	2300      	movs	r3, #0
 80018b2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80018b4:	f107 031c 	add.w	r3, r7, #28
 80018b8:	2102      	movs	r1, #2
 80018ba:	4618      	mov	r0, r3
 80018bc:	f003 fe6a 	bl	8005594 <HAL_RCC_ClockConfig>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d001      	beq.n	80018ca <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80018c6:	f000 fa5d 	bl	8001d84 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80018ca:	2320      	movs	r3, #32
 80018cc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80018ce:	2300      	movs	r3, #0
 80018d0:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018d2:	1d3b      	adds	r3, r7, #4
 80018d4:	4618      	mov	r0, r3
 80018d6:	f004 f843 	bl	8005960 <HAL_RCCEx_PeriphCLKConfig>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 80018e0:	f000 fa50 	bl	8001d84 <Error_Handler>
  }
}
 80018e4:	bf00      	nop
 80018e6:	3758      	adds	r7, #88	; 0x58
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}

080018ec <select_mode>:

/* USER CODE BEGIN 4 */
//==============================================================================
// e[h
//==============================================================================
void select_mode( int mode_com ){
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  //[hF^
  if( mode >= MODE_MAX )  mode = 0;		// [hl0
 80018f4:	4b82      	ldr	r3, [pc, #520]	; (8001b00 <select_mode+0x214>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	2b02      	cmp	r3, #2
 80018fa:	dd02      	ble.n	8001902 <select_mode+0x16>
 80018fc:	4b80      	ldr	r3, [pc, #512]	; (8001b00 <select_mode+0x214>)
 80018fe:	2200      	movs	r2, #0
 8001900:	601a      	str	r2, [r3, #0]
  if( mode < 0 )  mode = MODE_MAX - 1;	// [h[hl
 8001902:	4b7f      	ldr	r3, [pc, #508]	; (8001b00 <select_mode+0x214>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	2b00      	cmp	r3, #0
 8001908:	da02      	bge.n	8001910 <select_mode+0x24>
 800190a:	4b7d      	ldr	r3, [pc, #500]	; (8001b00 <select_mode+0x214>)
 800190c:	2202      	movs	r2, #2
 800190e:	601a      	str	r2, [r3, #0]

  if( mode == 0 ){
 8001910:	4b7b      	ldr	r3, [pc, #492]	; (8001b00 <select_mode+0x214>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d153      	bne.n	80019c0 <select_mode+0xd4>
	//------------------------------------------------
	// Mode0 : ZT`FbN
	//------------------------------------------------
	if( mode_com == DISP ){  			// DISPwF[h^Cg\
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d10a      	bne.n	8001934 <select_mode+0x48>
	  LCD_print( 1, 0, "0: Sensor Check " );
 800191e:	4a79      	ldr	r2, [pc, #484]	; (8001b04 <select_mode+0x218>)
 8001920:	2100      	movs	r1, #0
 8001922:	2001      	movs	r0, #1
 8001924:	f7ff fcaa 	bl	800127c <LCD_print>
	  LCD_print( 2, 0, "                " );
 8001928:	4a77      	ldr	r2, [pc, #476]	; (8001b08 <select_mode+0x21c>)
 800192a:	2100      	movs	r1, #0
 800192c:	2002      	movs	r0, #2
 800192e:	f7ff fca5 	bl	800127c <LCD_print>
	}else if( mode_com == EXEC ){		// EXECwF[hs
	  LCD_print( 2, 0, "    OK!!!!!!    " );
	  HAL_Delay( 1000 );
	}
  }
}
 8001932:	e0e0      	b.n	8001af6 <select_mode+0x20a>
	}else if( mode_com == EXEC ){		// EXECwF[hs
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2b01      	cmp	r3, #1
 8001938:	f040 80dd 	bne.w	8001af6 <select_mode+0x20a>
		LCD_clear(1);
 800193c:	2001      	movs	r0, #1
 800193e:	f7ff fd17 	bl	8001370 <LCD_clear>
			LCD_dec_out( 2, 12, sen_val[1], 3 );	// E[ZTl	~@~@~@~@~@~@Z
 8001942:	4b72      	ldr	r3, [pc, #456]	; (8001b0c <select_mode+0x220>)
 8001944:	685a      	ldr	r2, [r3, #4]
 8001946:	2303      	movs	r3, #3
 8001948:	210c      	movs	r1, #12
 800194a:	2002      	movs	r0, #2
 800194c:	f7ff fd90 	bl	8001470 <LCD_dec_out>
			LCD_dec_out( 1, 10, sen_val[2], 3 );	// E2ZTl	~@~@~@~@~@Z@~
 8001950:	4b6e      	ldr	r3, [pc, #440]	; (8001b0c <select_mode+0x220>)
 8001952:	689a      	ldr	r2, [r3, #8]
 8001954:	2303      	movs	r3, #3
 8001956:	210a      	movs	r1, #10
 8001958:	2001      	movs	r0, #1
 800195a:	f7ff fd89 	bl	8001470 <LCD_dec_out>
			LCD_dec_out( 2,  8, sen_val[3], 3 );	// EZTl	~@~@~@~@Z@~@~
 800195e:	4b6b      	ldr	r3, [pc, #428]	; (8001b0c <select_mode+0x220>)
 8001960:	68da      	ldr	r2, [r3, #12]
 8001962:	2303      	movs	r3, #3
 8001964:	2108      	movs	r1, #8
 8001966:	2002      	movs	r0, #2
 8001968:	f7ff fd82 	bl	8001470 <LCD_dec_out>
			LCD_dec_out( 1,  6, sen_val[4], 3 );	// ZTl	~@~@~@Z@~@~@~
 800196c:	4b67      	ldr	r3, [pc, #412]	; (8001b0c <select_mode+0x220>)
 800196e:	691a      	ldr	r2, [r3, #16]
 8001970:	2303      	movs	r3, #3
 8001972:	2106      	movs	r1, #6
 8001974:	2001      	movs	r0, #1
 8001976:	f7ff fd7b 	bl	8001470 <LCD_dec_out>
			LCD_dec_out( 2,  4, sen_val[5], 3 );	// ZTl	~@~@Z@~@~@~@~
 800197a:	4b64      	ldr	r3, [pc, #400]	; (8001b0c <select_mode+0x220>)
 800197c:	695a      	ldr	r2, [r3, #20]
 800197e:	2303      	movs	r3, #3
 8001980:	2104      	movs	r1, #4
 8001982:	2002      	movs	r0, #2
 8001984:	f7ff fd74 	bl	8001470 <LCD_dec_out>
			LCD_dec_out( 1,  2, sen_val[6], 3 );	// 2ZTl	~@Z@~@~@~@~@~
 8001988:	4b60      	ldr	r3, [pc, #384]	; (8001b0c <select_mode+0x220>)
 800198a:	699a      	ldr	r2, [r3, #24]
 800198c:	2303      	movs	r3, #3
 800198e:	2102      	movs	r1, #2
 8001990:	2001      	movs	r0, #1
 8001992:	f7ff fd6d 	bl	8001470 <LCD_dec_out>
			LCD_dec_out( 2,  0, sen_val[7], 3 );	// [ZTl	Z@~@~@~@~@~@~
 8001996:	4b5d      	ldr	r3, [pc, #372]	; (8001b0c <select_mode+0x220>)
 8001998:	69da      	ldr	r2, [r3, #28]
 800199a:	2303      	movs	r3, #3
 800199c:	2100      	movs	r1, #0
 800199e:	2002      	movs	r0, #2
 80019a0:	f7ff fd66 	bl	8001470 <LCD_dec_out>
		}while( HAL_GPIO_ReadPin(SW_MID_GPIO_Port, SW_MID_Pin) == SW_OFF );
 80019a4:	2110      	movs	r1, #16
 80019a6:	485a      	ldr	r0, [pc, #360]	; (8001b10 <select_mode+0x224>)
 80019a8:	f002 f95a 	bl	8003c60 <HAL_GPIO_ReadPin>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b01      	cmp	r3, #1
 80019b0:	d0c7      	beq.n	8001942 <select_mode+0x56>
		HAL_Delay(SW_WAIT);
 80019b2:	20c8      	movs	r0, #200	; 0xc8
 80019b4:	f000 fd6e 	bl	8002494 <HAL_Delay>
		LCD_clear(2);
 80019b8:	2002      	movs	r0, #2
 80019ba:	f7ff fcd9 	bl	8001370 <LCD_clear>
}
 80019be:	e09a      	b.n	8001af6 <select_mode+0x20a>
  else if( mode == 1 ){
 80019c0:	4b4f      	ldr	r3, [pc, #316]	; (8001b00 <select_mode+0x214>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	d178      	bne.n	8001aba <select_mode+0x1ce>
	if( mode_com == DISP ){  			// DISPwF[h^Cg\
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d10a      	bne.n	80019e4 <select_mode+0xf8>
	  LCD_print( 1, 0, "1: Motor Check  " );
 80019ce:	4a51      	ldr	r2, [pc, #324]	; (8001b14 <select_mode+0x228>)
 80019d0:	2100      	movs	r1, #0
 80019d2:	2001      	movs	r0, #1
 80019d4:	f7ff fc52 	bl	800127c <LCD_print>
	  LCD_print( 2, 0, "                " );
 80019d8:	4a4b      	ldr	r2, [pc, #300]	; (8001b08 <select_mode+0x21c>)
 80019da:	2100      	movs	r1, #0
 80019dc:	2002      	movs	r0, #2
 80019de:	f7ff fc4d 	bl	800127c <LCD_print>
}
 80019e2:	e088      	b.n	8001af6 <select_mode+0x20a>
	}else if( mode_com == EXEC ){		// EXECwF[hs
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2b01      	cmp	r3, #1
 80019e8:	f040 8085 	bne.w	8001af6 <select_mode+0x20a>
		LCD_print( 2, 0, " SPD =          " );
 80019ec:	4a4a      	ldr	r2, [pc, #296]	; (8001b18 <select_mode+0x22c>)
 80019ee:	2100      	movs	r1, #0
 80019f0:	2002      	movs	r0, #2
 80019f2:	f7ff fc43 	bl	800127c <LCD_print>
		HAL_GPIO_WritePin(MOT_EN_GPIO_Port, MOT_EN_Pin, MOT_ON);			// [^Enable
 80019f6:	2201      	movs	r2, #1
 80019f8:	2101      	movs	r1, #1
 80019fa:	4848      	ldr	r0, [pc, #288]	; (8001b1c <select_mode+0x230>)
 80019fc:	f002 f948 	bl	8003c90 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MOT_R_DIR_GPIO_Port, MOT_R_DIR_Pin, MOT_R_FWD);	// E[^w : Oi
 8001a00:	2200      	movs	r2, #0
 8001a02:	2102      	movs	r1, #2
 8001a04:	4845      	ldr	r0, [pc, #276]	; (8001b1c <select_mode+0x230>)
 8001a06:	f002 f943 	bl	8003c90 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(MOT_L_DIR_GPIO_Port, MOT_L_DIR_Pin, MOT_L_FWD);	// [^w : Oi
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a14:	f002 f93c 	bl	8003c90 <HAL_GPIO_WritePin>
	    	LCD_dec_out( 2,  2, target_spd_r, 4 );							// wx\@\E\
 8001a18:	4b41      	ldr	r3, [pc, #260]	; (8001b20 <select_mode+0x234>)
 8001a1a:	681a      	ldr	r2, [r3, #0]
 8001a1c:	2304      	movs	r3, #4
 8001a1e:	2102      	movs	r1, #2
 8001a20:	2002      	movs	r0, #2
 8001a22:	f7ff fd25 	bl	8001470 <LCD_dec_out>
	    	if( HAL_GPIO_ReadPin(SW_UP_GPIO_Port, SW_UP_Pin) == SW_ON ){	// SW_UP
 8001a26:	2120      	movs	r1, #32
 8001a28:	4839      	ldr	r0, [pc, #228]	; (8001b10 <select_mode+0x224>)
 8001a2a:	f002 f919 	bl	8003c60 <HAL_GPIO_ReadPin>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d10c      	bne.n	8001a4e <select_mode+0x162>
	        	HAL_Delay(SW_WAIT);											// `^Oh~
 8001a34:	20c8      	movs	r0, #200	; 0xc8
 8001a36:	f000 fd2d 	bl	8002494 <HAL_Delay>
	        	target_spd_r += 100;										// E
 8001a3a:	4b39      	ldr	r3, [pc, #228]	; (8001b20 <select_mode+0x234>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	3364      	adds	r3, #100	; 0x64
 8001a40:	4a37      	ldr	r2, [pc, #220]	; (8001b20 <select_mode+0x234>)
 8001a42:	6013      	str	r3, [r2, #0]
	        	target_spd_l += 100;										// 
 8001a44:	4b37      	ldr	r3, [pc, #220]	; (8001b24 <select_mode+0x238>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	3364      	adds	r3, #100	; 0x64
 8001a4a:	4a36      	ldr	r2, [pc, #216]	; (8001b24 <select_mode+0x238>)
 8001a4c:	6013      	str	r3, [r2, #0]
	        if( HAL_GPIO_ReadPin(SW_DOWN_GPIO_Port, SW_DOWN_Pin) == SW_ON ){// SW_DOWN
 8001a4e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a56:	f002 f903 	bl	8003c60 <HAL_GPIO_ReadPin>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d10c      	bne.n	8001a7a <select_mode+0x18e>
	        	HAL_Delay(SW_WAIT);											// `^Oh~
 8001a60:	20c8      	movs	r0, #200	; 0xc8
 8001a62:	f000 fd17 	bl	8002494 <HAL_Delay>
	        	target_spd_r -= 100;										// E
 8001a66:	4b2e      	ldr	r3, [pc, #184]	; (8001b20 <select_mode+0x234>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	3b64      	subs	r3, #100	; 0x64
 8001a6c:	4a2c      	ldr	r2, [pc, #176]	; (8001b20 <select_mode+0x234>)
 8001a6e:	6013      	str	r3, [r2, #0]
	        	target_spd_l -= 100;										// 
 8001a70:	4b2c      	ldr	r3, [pc, #176]	; (8001b24 <select_mode+0x238>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	3b64      	subs	r3, #100	; 0x64
 8001a76:	4a2b      	ldr	r2, [pc, #172]	; (8001b24 <select_mode+0x238>)
 8001a78:	6013      	str	r3, [r2, #0]
	        if( HAL_GPIO_ReadPin(SW_MID_GPIO_Port, SW_MID_Pin) == SW_ON ){	// SW_MID
 8001a7a:	2110      	movs	r1, #16
 8001a7c:	4824      	ldr	r0, [pc, #144]	; (8001b10 <select_mode+0x224>)
 8001a7e:	f002 f8ef 	bl	8003c60 <HAL_GPIO_ReadPin>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d1c7      	bne.n	8001a18 <select_mode+0x12c>
	        	HAL_Delay(SW_WAIT);											// `^Oh~
 8001a88:	20c8      	movs	r0, #200	; 0xc8
 8001a8a:	f000 fd03 	bl	8002494 <HAL_Delay>
	        	target_spd_r = 0;											// E~
 8001a8e:	4b24      	ldr	r3, [pc, #144]	; (8001b20 <select_mode+0x234>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	601a      	str	r2, [r3, #0]
	        	target_spd_l = 0;											// ~
 8001a94:	4b23      	ldr	r3, [pc, #140]	; (8001b24 <select_mode+0x238>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	601a      	str	r2, [r3, #0]
	        	while( mot_spd_l != 0 || mot_spd_r != 0 );    				// S~
 8001a9a:	bf00      	nop
 8001a9c:	4b22      	ldr	r3, [pc, #136]	; (8001b28 <select_mode+0x23c>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d1fb      	bne.n	8001a9c <select_mode+0x1b0>
 8001aa4:	4b21      	ldr	r3, [pc, #132]	; (8001b2c <select_mode+0x240>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d1f7      	bne.n	8001a9c <select_mode+0x1b0>
	    	    HAL_GPIO_WritePin(MOT_EN_GPIO_Port, MOT_EN_Pin, MOT_OFF);	// [^Disable
 8001aac:	2200      	movs	r2, #0
 8001aae:	2101      	movs	r1, #1
 8001ab0:	481a      	ldr	r0, [pc, #104]	; (8001b1c <select_mode+0x230>)
 8001ab2:	f002 f8ed 	bl	8003c90 <HAL_GPIO_WritePin>
	    	    break;
 8001ab6:	bf00      	nop
}
 8001ab8:	e01d      	b.n	8001af6 <select_mode+0x20a>
  else if( mode == 2 ){
 8001aba:	4b11      	ldr	r3, [pc, #68]	; (8001b00 <select_mode+0x214>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d119      	bne.n	8001af6 <select_mode+0x20a>
	if( mode_com == DISP ){  			// DISPwF[h^Cg\
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d10a      	bne.n	8001ade <select_mode+0x1f2>
	  LCD_print( 1, 0, "2: mode2        " );
 8001ac8:	4a19      	ldr	r2, [pc, #100]	; (8001b30 <select_mode+0x244>)
 8001aca:	2100      	movs	r1, #0
 8001acc:	2001      	movs	r0, #1
 8001ace:	f7ff fbd5 	bl	800127c <LCD_print>
	  LCD_print( 2, 0, "                " );
 8001ad2:	4a0d      	ldr	r2, [pc, #52]	; (8001b08 <select_mode+0x21c>)
 8001ad4:	2100      	movs	r1, #0
 8001ad6:	2002      	movs	r0, #2
 8001ad8:	f7ff fbd0 	bl	800127c <LCD_print>
}
 8001adc:	e00b      	b.n	8001af6 <select_mode+0x20a>
	}else if( mode_com == EXEC ){		// EXECwF[hs
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2b01      	cmp	r3, #1
 8001ae2:	d108      	bne.n	8001af6 <select_mode+0x20a>
	  LCD_print( 2, 0, "    OK!!!!!!    " );
 8001ae4:	4a13      	ldr	r2, [pc, #76]	; (8001b34 <select_mode+0x248>)
 8001ae6:	2100      	movs	r1, #0
 8001ae8:	2002      	movs	r0, #2
 8001aea:	f7ff fbc7 	bl	800127c <LCD_print>
	  HAL_Delay( 1000 );
 8001aee:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001af2:	f000 fccf 	bl	8002494 <HAL_Delay>
}
 8001af6:	bf00      	nop
 8001af8:	3708      	adds	r7, #8
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	2000023c 	.word	0x2000023c
 8001b04:	08007ea4 	.word	0x08007ea4
 8001b08:	08007eb8 	.word	0x08007eb8
 8001b0c:	20000240 	.word	0x20000240
 8001b10:	48000400 	.word	0x48000400
 8001b14:	08007ecc 	.word	0x08007ecc
 8001b18:	08007ee0 	.word	0x08007ee0
 8001b1c:	48001400 	.word	0x48001400
 8001b20:	20000278 	.word	0x20000278
 8001b24:	2000027c 	.word	0x2000027c
 8001b28:	20000274 	.word	0x20000274
 8001b2c:	20000270 	.word	0x20000270
 8001b30:	08007ef4 	.word	0x08007ef4
 8001b34:	08007f08 	.word	0x08007f08

08001b38 <HAL_TIM_PeriodElapsedCallback>:

//==============================================================================
// TIM : Timer R[obN
//==============================================================================
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b084      	sub	sp, #16
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  // TIM6 : 1KHz = 1ms
  if(htim == &htim6){					// TIM6
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	4a3f      	ldr	r2, [pc, #252]	; (8001c40 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d175      	bne.n	8001c34 <HAL_TIM_PeriodElapsedCallback+0xfc>
		int dev_l = 0, dev_r = 0;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	60fb      	str	r3, [r7, #12]
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	60bb      	str	r3, [r7, #8]
		// JE^[XV
		tick_count++;
 8001b50:	4b3c      	ldr	r3, [pc, #240]	; (8001c44 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	3301      	adds	r3, #1
 8001b56:	4a3b      	ldr	r2, [pc, #236]	; (8001c44 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001b58:	6013      	str	r3, [r2, #0]
		if(tick_count == 1000){							// tick_count1000NA
 8001b5a:	4b3a      	ldr	r3, [pc, #232]	; (8001c44 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001b62:	d107      	bne.n	8001b74 <HAL_TIM_PeriodElapsedCallback+0x3c>
			tick_count = 0;
 8001b64:	4b37      	ldr	r3, [pc, #220]	; (8001c44 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	601a      	str	r2, [r3, #0]
			time_count++;
 8001b6a:	4b37      	ldr	r3, [pc, #220]	; (8001c48 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	3301      	adds	r3, #1
 8001b70:	4a35      	ldr	r2, [pc, #212]	; (8001c48 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001b72:	6013      	str	r3, [r2, #0]
		}

		switch( tick_count % 2 ){						// ^XN
 8001b74:	4b33      	ldr	r3, [pc, #204]	; (8001c44 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	f003 0301 	and.w	r3, r3, #1
 8001b7e:	bfb8      	it	lt
 8001b80:	425b      	neglt	r3, r3
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d002      	beq.n	8001b8c <HAL_TIM_PeriodElapsedCallback+0x54>
 8001b86:	2b01      	cmp	r3, #1
 8001b88:	d003      	beq.n	8001b92 <HAL_TIM_PeriodElapsedCallback+0x5a>
	                // E[^w
	                mot_r_drive();						// xmot_spd_rE[^
	                mot_l_drive();						// xmot_spd_l[^
	                break;

	        default:break;
 8001b8a:	e054      	b.n	8001c36 <HAL_TIM_PeriodElapsedCallback+0xfe>
			case 0:	LCD_disp();							// LCD1XV
 8001b8c:	f7ff fb9e 	bl	80012cc <LCD_disp>
					break;
 8001b90:	e051      	b.n	8001c36 <HAL_TIM_PeriodElapsedCallback+0xfe>
					dev_r = target_spd_r - mot_spd_r;	// Wx
 8001b92:	4b2e      	ldr	r3, [pc, #184]	; (8001c4c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	4b2e      	ldr	r3, [pc, #184]	; (8001c50 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	1ad3      	subs	r3, r2, r3
 8001b9c:	60bb      	str	r3, [r7, #8]
					if( dev_r > 0 )						// xs
 8001b9e:	68bb      	ldr	r3, [r7, #8]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	dd05      	ble.n	8001bb0 <HAL_TIM_PeriodElapsedCallback+0x78>
						mot_spd_r += MOT_ACC;
 8001ba4:	4b2a      	ldr	r3, [pc, #168]	; (8001c50 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	330a      	adds	r3, #10
 8001baa:	4a29      	ldr	r2, [pc, #164]	; (8001c50 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001bac:	6013      	str	r3, [r2, #0]
 8001bae:	e007      	b.n	8001bc0 <HAL_TIM_PeriodElapsedCallback+0x88>
					else if( dev_r < 0 )				// x
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	da04      	bge.n	8001bc0 <HAL_TIM_PeriodElapsedCallback+0x88>
						mot_spd_r -= MOT_ACC;
 8001bb6:	4b26      	ldr	r3, [pc, #152]	; (8001c50 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	3b0a      	subs	r3, #10
 8001bbc:	4a24      	ldr	r2, [pc, #144]	; (8001c50 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001bbe:	6013      	str	r3, [r2, #0]
					dev_l = target_spd_l - mot_spd_l;	// Wx
 8001bc0:	4b24      	ldr	r3, [pc, #144]	; (8001c54 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	4b24      	ldr	r3, [pc, #144]	; (8001c58 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	1ad3      	subs	r3, r2, r3
 8001bca:	60fb      	str	r3, [r7, #12]
					if( dev_l > 0 )						// xs
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	dd05      	ble.n	8001bde <HAL_TIM_PeriodElapsedCallback+0xa6>
						mot_spd_l += MOT_ACC;
 8001bd2:	4b21      	ldr	r3, [pc, #132]	; (8001c58 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	330a      	adds	r3, #10
 8001bd8:	4a1f      	ldr	r2, [pc, #124]	; (8001c58 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001bda:	6013      	str	r3, [r2, #0]
 8001bdc:	e007      	b.n	8001bee <HAL_TIM_PeriodElapsedCallback+0xb6>
					else if( dev_l < 0 )				// x
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	da04      	bge.n	8001bee <HAL_TIM_PeriodElapsedCallback+0xb6>
						mot_spd_l -= MOT_ACC;
 8001be4:	4b1c      	ldr	r3, [pc, #112]	; (8001c58 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	3b0a      	subs	r3, #10
 8001bea:	4a1b      	ldr	r2, [pc, #108]	; (8001c58 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001bec:	6013      	str	r3, [r2, #0]
	                if( mot_spd_r < MOT_SPD_INIT ){		// E[^xNx
 8001bee:	4b18      	ldr	r3, [pc, #96]	; (8001c50 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	2b63      	cmp	r3, #99	; 0x63
 8001bf4:	dc0a      	bgt.n	8001c0c <HAL_TIM_PeriodElapsedCallback+0xd4>
	                    if( target_spd_r == 0 )			// Wx0x0
 8001bf6:	4b15      	ldr	r3, [pc, #84]	; (8001c4c <HAL_TIM_PeriodElapsedCallback+0x114>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d103      	bne.n	8001c06 <HAL_TIM_PeriodElapsedCallback+0xce>
	                        mot_spd_r = 0;
 8001bfe:	4b14      	ldr	r3, [pc, #80]	; (8001c50 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	601a      	str	r2, [r3, #0]
 8001c04:	e002      	b.n	8001c0c <HAL_TIM_PeriodElapsedCallback+0xd4>
	                        mot_spd_r = MOT_SPD_INIT;
 8001c06:	4b12      	ldr	r3, [pc, #72]	; (8001c50 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8001c08:	2264      	movs	r2, #100	; 0x64
 8001c0a:	601a      	str	r2, [r3, #0]
	                if( mot_spd_l < MOT_SPD_INIT ){		// [^xNx
 8001c0c:	4b12      	ldr	r3, [pc, #72]	; (8001c58 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	2b63      	cmp	r3, #99	; 0x63
 8001c12:	dc0a      	bgt.n	8001c2a <HAL_TIM_PeriodElapsedCallback+0xf2>
	                    if( target_spd_l == 0 )			// Wx0x0
 8001c14:	4b0f      	ldr	r3, [pc, #60]	; (8001c54 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d103      	bne.n	8001c24 <HAL_TIM_PeriodElapsedCallback+0xec>
	                        mot_spd_l = 0;
 8001c1c:	4b0e      	ldr	r3, [pc, #56]	; (8001c58 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	601a      	str	r2, [r3, #0]
 8001c22:	e002      	b.n	8001c2a <HAL_TIM_PeriodElapsedCallback+0xf2>
	                        mot_spd_l = MOT_SPD_INIT;
 8001c24:	4b0c      	ldr	r3, [pc, #48]	; (8001c58 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001c26:	2264      	movs	r2, #100	; 0x64
 8001c28:	601a      	str	r2, [r3, #0]
	                mot_r_drive();						// xmot_spd_rE[^
 8001c2a:	f000 f857 	bl	8001cdc <mot_r_drive>
	                mot_l_drive();						// xmot_spd_l[^
 8001c2e:	f000 f87f 	bl	8001d30 <mot_l_drive>
	                break;
 8001c32:	e000      	b.n	8001c36 <HAL_TIM_PeriodElapsedCallback+0xfe>
		}
	}
 8001c34:	bf00      	nop
}
 8001c36:	bf00      	nop
 8001c38:	3710      	adds	r7, #16
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	20000318 	.word	0x20000318
 8001c44:	20000230 	.word	0x20000230
 8001c48:	20000234 	.word	0x20000234
 8001c4c:	20000278 	.word	0x20000278
 8001c50:	20000270 	.word	0x20000270
 8001c54:	2000027c 	.word	0x2000027c
 8001c58:	20000274 	.word	0x20000274

08001c5c <HAL_ADC_ConvCpltCallback>:
//==============================================================================
// ADC1&2 : DMA-ADCR[obN
//==============================================================================
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)		// DMAIo
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b083      	sub	sp, #12
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
	if( hadc == &hadc1 ){
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	4a18      	ldr	r2, [pc, #96]	; (8001cc8 <HAL_ADC_ConvCpltCallback+0x6c>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d10e      	bne.n	8001c8a <HAL_ADC_ConvCpltCallback+0x2e>
		sen_val[1] = adc1_val[0];    	// E[ZTl	~@~@~@~@~@~@Z
 8001c6c:	4b17      	ldr	r3, [pc, #92]	; (8001ccc <HAL_ADC_ConvCpltCallback+0x70>)
 8001c6e:	881b      	ldrh	r3, [r3, #0]
 8001c70:	461a      	mov	r2, r3
 8001c72:	4b17      	ldr	r3, [pc, #92]	; (8001cd0 <HAL_ADC_ConvCpltCallback+0x74>)
 8001c74:	605a      	str	r2, [r3, #4]
		sen_val[2] = adc1_val[1];   	// E2ZTl	~@~@~@~@~@Z@~
 8001c76:	4b15      	ldr	r3, [pc, #84]	; (8001ccc <HAL_ADC_ConvCpltCallback+0x70>)
 8001c78:	885b      	ldrh	r3, [r3, #2]
 8001c7a:	461a      	mov	r2, r3
 8001c7c:	4b14      	ldr	r3, [pc, #80]	; (8001cd0 <HAL_ADC_ConvCpltCallback+0x74>)
 8001c7e:	609a      	str	r2, [r3, #8]
		sen_val[3] = adc1_val[2];   	// EZTl	~@~@~@~@Z@~@~
 8001c80:	4b12      	ldr	r3, [pc, #72]	; (8001ccc <HAL_ADC_ConvCpltCallback+0x70>)
 8001c82:	889b      	ldrh	r3, [r3, #4]
 8001c84:	461a      	mov	r2, r3
 8001c86:	4b12      	ldr	r3, [pc, #72]	; (8001cd0 <HAL_ADC_ConvCpltCallback+0x74>)
 8001c88:	60da      	str	r2, [r3, #12]
	}
	if( hadc == &hadc2 ){
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4a11      	ldr	r2, [pc, #68]	; (8001cd4 <HAL_ADC_ConvCpltCallback+0x78>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d113      	bne.n	8001cba <HAL_ADC_ConvCpltCallback+0x5e>
		sen_val[4] = adc2_val[0];    	// ZTl	~@~@~@Z@~@~@~
 8001c92:	4b11      	ldr	r3, [pc, #68]	; (8001cd8 <HAL_ADC_ConvCpltCallback+0x7c>)
 8001c94:	881b      	ldrh	r3, [r3, #0]
 8001c96:	461a      	mov	r2, r3
 8001c98:	4b0d      	ldr	r3, [pc, #52]	; (8001cd0 <HAL_ADC_ConvCpltCallback+0x74>)
 8001c9a:	611a      	str	r2, [r3, #16]
		sen_val[5] = adc2_val[1];   	// ZTl	~@~@Z@~@~@~@~
 8001c9c:	4b0e      	ldr	r3, [pc, #56]	; (8001cd8 <HAL_ADC_ConvCpltCallback+0x7c>)
 8001c9e:	885b      	ldrh	r3, [r3, #2]
 8001ca0:	461a      	mov	r2, r3
 8001ca2:	4b0b      	ldr	r3, [pc, #44]	; (8001cd0 <HAL_ADC_ConvCpltCallback+0x74>)
 8001ca4:	615a      	str	r2, [r3, #20]
		sen_val[6] = adc2_val[2];   	// 2ZTl	~@Z@~@~@~@~@~
 8001ca6:	4b0c      	ldr	r3, [pc, #48]	; (8001cd8 <HAL_ADC_ConvCpltCallback+0x7c>)
 8001ca8:	889b      	ldrh	r3, [r3, #4]
 8001caa:	461a      	mov	r2, r3
 8001cac:	4b08      	ldr	r3, [pc, #32]	; (8001cd0 <HAL_ADC_ConvCpltCallback+0x74>)
 8001cae:	619a      	str	r2, [r3, #24]
		sen_val[7] = adc2_val[3];   	// [ZTl	Z@~@~@~@~@~@~
 8001cb0:	4b09      	ldr	r3, [pc, #36]	; (8001cd8 <HAL_ADC_ConvCpltCallback+0x7c>)
 8001cb2:	88db      	ldrh	r3, [r3, #6]
 8001cb4:	461a      	mov	r2, r3
 8001cb6:	4b06      	ldr	r3, [pc, #24]	; (8001cd0 <HAL_ADC_ConvCpltCallback+0x74>)
 8001cb8:	61da      	str	r2, [r3, #28]
	}
}
 8001cba:	bf00      	nop
 8001cbc:	370c      	adds	r7, #12
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop
 8001cc8:	2000008c 	.word	0x2000008c
 8001ccc:	20000260 	.word	0x20000260
 8001cd0:	20000240 	.word	0x20000240
 8001cd4:	200000dc 	.word	0x200000dc
 8001cd8:	20000268 	.word	0x20000268

08001cdc <mot_r_drive>:

//==============================================================================
// [^ : E[^ : xmot_spd_r
//==============================================================================
void mot_r_drive( void )
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b082      	sub	sp, #8
 8001ce0:	af00      	add	r7, sp, #0
    if( mot_spd_r <= 0 ){
 8001ce2:	4b11      	ldr	r3, [pc, #68]	; (8001d28 <mot_r_drive+0x4c>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	dc04      	bgt.n	8001cf4 <mot_r_drive+0x18>
        // [^~w
    	HAL_TIM_PWM_Stop_IT( &htim3, TIM_CHANNEL_4 );			// E[^OFF
 8001cea:	210c      	movs	r1, #12
 8001cec:	480f      	ldr	r0, [pc, #60]	; (8001d2c <mot_r_drive+0x50>)
 8001cee:	f004 f9e3 	bl	80060b8 <HAL_TIM_PWM_Stop_IT>
        //  = APB1(64MHz) / CounterPeriod(1000) / prescaler(mot_spd) - 1
        __HAL_TIM_SET_PRESCALER(&htim3, pwm_period);			// prescaler
        __HAL_TIM_SET_COMPARE( &htim3, TIM_CHANNEL_4, 500-1);	// duty
        HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);				// TIM3 ^C}X^[g
    }
}
 8001cf2:	e014      	b.n	8001d1e <mot_r_drive+0x42>
    	int pwm_period = 64000 / mot_spd_r - 1;					// prescalervZ
 8001cf4:	4b0c      	ldr	r3, [pc, #48]	; (8001d28 <mot_r_drive+0x4c>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 8001cfc:	fb92 f3f3 	sdiv	r3, r2, r3
 8001d00:	3b01      	subs	r3, #1
 8001d02:	607b      	str	r3, [r7, #4]
        __HAL_TIM_SET_PRESCALER(&htim3, pwm_period);			// prescaler
 8001d04:	4b09      	ldr	r3, [pc, #36]	; (8001d2c <mot_r_drive+0x50>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	687a      	ldr	r2, [r7, #4]
 8001d0a:	629a      	str	r2, [r3, #40]	; 0x28
        __HAL_TIM_SET_COMPARE( &htim3, TIM_CHANNEL_4, 500-1);	// duty
 8001d0c:	4b07      	ldr	r3, [pc, #28]	; (8001d2c <mot_r_drive+0x50>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f240 12f3 	movw	r2, #499	; 0x1f3
 8001d14:	641a      	str	r2, [r3, #64]	; 0x40
        HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);				// TIM3 ^C}X^[g
 8001d16:	210c      	movs	r1, #12
 8001d18:	4804      	ldr	r0, [pc, #16]	; (8001d2c <mot_r_drive+0x50>)
 8001d1a:	f004 f853 	bl	8005dc4 <HAL_TIM_PWM_Start>
}
 8001d1e:	bf00      	nop
 8001d20:	3708      	adds	r7, #8
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	20000270 	.word	0x20000270
 8001d2c:	200002cc 	.word	0x200002cc

08001d30 <mot_l_drive>:

//==============================================================================
// [^ : [^ : xmot_spd_l
//==============================================================================
void mot_l_drive( void )
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b082      	sub	sp, #8
 8001d34:	af00      	add	r7, sp, #0
    if( mot_spd_l <= 0 ){
 8001d36:	4b11      	ldr	r3, [pc, #68]	; (8001d7c <mot_l_drive+0x4c>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	dc04      	bgt.n	8001d48 <mot_l_drive+0x18>
        // [^~w
    	HAL_TIM_PWM_Stop_IT( &htim2, TIM_CHANNEL_3 );			// [^OFF
 8001d3e:	2108      	movs	r1, #8
 8001d40:	480f      	ldr	r0, [pc, #60]	; (8001d80 <mot_l_drive+0x50>)
 8001d42:	f004 f9b9 	bl	80060b8 <HAL_TIM_PWM_Stop_IT>
        //  = APB1(64MHz) / CounterPeriod(1000) / prescaler(mot_spd) - 1
        __HAL_TIM_SET_PRESCALER(&htim2, pwm_period);			// prescaler
        __HAL_TIM_SET_COMPARE( &htim2, TIM_CHANNEL_3, 500-1);	// duty
        HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);				// TIM2 ^C}X^[g
    }
}
 8001d46:	e014      	b.n	8001d72 <mot_l_drive+0x42>
    	int pwm_period = 64000 / mot_spd_l - 1;					// prescalervZ
 8001d48:	4b0c      	ldr	r3, [pc, #48]	; (8001d7c <mot_l_drive+0x4c>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 8001d50:	fb92 f3f3 	sdiv	r3, r2, r3
 8001d54:	3b01      	subs	r3, #1
 8001d56:	607b      	str	r3, [r7, #4]
        __HAL_TIM_SET_PRESCALER(&htim2, pwm_period);			// prescaler
 8001d58:	4b09      	ldr	r3, [pc, #36]	; (8001d80 <mot_l_drive+0x50>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	687a      	ldr	r2, [r7, #4]
 8001d5e:	629a      	str	r2, [r3, #40]	; 0x28
        __HAL_TIM_SET_COMPARE( &htim2, TIM_CHANNEL_3, 500-1);	// duty
 8001d60:	4b07      	ldr	r3, [pc, #28]	; (8001d80 <mot_l_drive+0x50>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f240 12f3 	movw	r2, #499	; 0x1f3
 8001d68:	63da      	str	r2, [r3, #60]	; 0x3c
        HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);				// TIM2 ^C}X^[g
 8001d6a:	2108      	movs	r1, #8
 8001d6c:	4804      	ldr	r0, [pc, #16]	; (8001d80 <mot_l_drive+0x50>)
 8001d6e:	f004 f829 	bl	8005dc4 <HAL_TIM_PWM_Start>
}
 8001d72:	bf00      	nop
 8001d74:	3708      	adds	r7, #8
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	20000274 	.word	0x20000274
 8001d80:	20000280 	.word	0x20000280

08001d84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d88:	b672      	cpsid	i
}
 8001d8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d8c:	e7fe      	b.n	8001d8c <Error_Handler+0x8>
	...

08001d90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d96:	4b0f      	ldr	r3, [pc, #60]	; (8001dd4 <HAL_MspInit+0x44>)
 8001d98:	699b      	ldr	r3, [r3, #24]
 8001d9a:	4a0e      	ldr	r2, [pc, #56]	; (8001dd4 <HAL_MspInit+0x44>)
 8001d9c:	f043 0301 	orr.w	r3, r3, #1
 8001da0:	6193      	str	r3, [r2, #24]
 8001da2:	4b0c      	ldr	r3, [pc, #48]	; (8001dd4 <HAL_MspInit+0x44>)
 8001da4:	699b      	ldr	r3, [r3, #24]
 8001da6:	f003 0301 	and.w	r3, r3, #1
 8001daa:	607b      	str	r3, [r7, #4]
 8001dac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001dae:	4b09      	ldr	r3, [pc, #36]	; (8001dd4 <HAL_MspInit+0x44>)
 8001db0:	69db      	ldr	r3, [r3, #28]
 8001db2:	4a08      	ldr	r2, [pc, #32]	; (8001dd4 <HAL_MspInit+0x44>)
 8001db4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001db8:	61d3      	str	r3, [r2, #28]
 8001dba:	4b06      	ldr	r3, [pc, #24]	; (8001dd4 <HAL_MspInit+0x44>)
 8001dbc:	69db      	ldr	r3, [r3, #28]
 8001dbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dc2:	603b      	str	r3, [r7, #0]
 8001dc4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dc6:	bf00      	nop
 8001dc8:	370c      	adds	r7, #12
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	40021000 	.word	0x40021000

08001dd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ddc:	e7fe      	b.n	8001ddc <NMI_Handler+0x4>

08001dde <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dde:	b480      	push	{r7}
 8001de0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001de2:	e7fe      	b.n	8001de2 <HardFault_Handler+0x4>

08001de4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001de8:	e7fe      	b.n	8001de8 <MemManage_Handler+0x4>

08001dea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dea:	b480      	push	{r7}
 8001dec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dee:	e7fe      	b.n	8001dee <BusFault_Handler+0x4>

08001df0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001df4:	e7fe      	b.n	8001df4 <UsageFault_Handler+0x4>

08001df6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001df6:	b480      	push	{r7}
 8001df8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001dfa:	bf00      	nop
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr

08001e04 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e08:	bf00      	nop
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr

08001e12 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e12:	b480      	push	{r7}
 8001e14:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e16:	bf00      	nop
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr

08001e20 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e24:	f000 fb16 	bl	8002454 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e28:	bf00      	nop
 8001e2a:	bd80      	pop	{r7, pc}

08001e2c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001e30:	4802      	ldr	r0, [pc, #8]	; (8001e3c <DMA1_Channel1_IRQHandler+0x10>)
 8001e32:	f001 fcb2 	bl	800379a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001e36:	bf00      	nop
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	2000012c 	.word	0x2000012c

08001e40 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001e44:	4802      	ldr	r0, [pc, #8]	; (8001e50 <DMA1_Channel2_IRQHandler+0x10>)
 8001e46:	f001 fca8 	bl	800379a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001e4a:	bf00      	nop
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	20000170 	.word	0x20000170

08001e54 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001e58:	4802      	ldr	r0, [pc, #8]	; (8001e64 <TIM2_IRQHandler+0x10>)
 8001e5a:	f004 fa09 	bl	8006270 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001e5e:	bf00      	nop
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	20000280 	.word	0x20000280

08001e68 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001e6c:	4802      	ldr	r0, [pc, #8]	; (8001e78 <TIM3_IRQHandler+0x10>)
 8001e6e:	f004 f9ff 	bl	8006270 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001e72:	bf00      	nop
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	200002cc 	.word	0x200002cc

08001e7c <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */

  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001e80:	4802      	ldr	r0, [pc, #8]	; (8001e8c <TIM6_DAC1_IRQHandler+0x10>)
 8001e82:	f004 f9f5 	bl	8006270 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */

  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 8001e86:	bf00      	nop
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	20000318 	.word	0x20000318

08001e90 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e94:	4b06      	ldr	r3, [pc, #24]	; (8001eb0 <SystemInit+0x20>)
 8001e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e9a:	4a05      	ldr	r2, [pc, #20]	; (8001eb0 <SystemInit+0x20>)
 8001e9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ea0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ea4:	bf00      	nop
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
 8001eae:	bf00      	nop
 8001eb0:	e000ed00 	.word	0xe000ed00

08001eb4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim16;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b08a      	sub	sp, #40	; 0x28
 8001eb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eba:	f107 031c 	add.w	r3, r7, #28
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	601a      	str	r2, [r3, #0]
 8001ec2:	605a      	str	r2, [r3, #4]
 8001ec4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ec6:	463b      	mov	r3, r7
 8001ec8:	2200      	movs	r2, #0
 8001eca:	601a      	str	r2, [r3, #0]
 8001ecc:	605a      	str	r2, [r3, #4]
 8001ece:	609a      	str	r2, [r3, #8]
 8001ed0:	60da      	str	r2, [r3, #12]
 8001ed2:	611a      	str	r2, [r3, #16]
 8001ed4:	615a      	str	r2, [r3, #20]
 8001ed6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ed8:	4b22      	ldr	r3, [pc, #136]	; (8001f64 <MX_TIM2_Init+0xb0>)
 8001eda:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ede:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 64-1;
 8001ee0:	4b20      	ldr	r3, [pc, #128]	; (8001f64 <MX_TIM2_Init+0xb0>)
 8001ee2:	223f      	movs	r2, #63	; 0x3f
 8001ee4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ee6:	4b1f      	ldr	r3, [pc, #124]	; (8001f64 <MX_TIM2_Init+0xb0>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001eec:	4b1d      	ldr	r3, [pc, #116]	; (8001f64 <MX_TIM2_Init+0xb0>)
 8001eee:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001ef2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ef4:	4b1b      	ldr	r3, [pc, #108]	; (8001f64 <MX_TIM2_Init+0xb0>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001efa:	4b1a      	ldr	r3, [pc, #104]	; (8001f64 <MX_TIM2_Init+0xb0>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001f00:	4818      	ldr	r0, [pc, #96]	; (8001f64 <MX_TIM2_Init+0xb0>)
 8001f02:	f003 ff07 	bl	8005d14 <HAL_TIM_PWM_Init>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8001f0c:	f7ff ff3a 	bl	8001d84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f10:	2300      	movs	r3, #0
 8001f12:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f14:	2300      	movs	r3, #0
 8001f16:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f18:	f107 031c 	add.w	r3, r7, #28
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	4811      	ldr	r0, [pc, #68]	; (8001f64 <MX_TIM2_Init+0xb0>)
 8001f20:	f004 ff46 	bl	8006db0 <HAL_TIMEx_MasterConfigSynchronization>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8001f2a:	f7ff ff2b 	bl	8001d84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f2e:	2360      	movs	r3, #96	; 0x60
 8001f30:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001f32:	2300      	movs	r3, #0
 8001f34:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f36:	2300      	movs	r3, #0
 8001f38:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f3e:	463b      	mov	r3, r7
 8001f40:	2208      	movs	r2, #8
 8001f42:	4619      	mov	r1, r3
 8001f44:	4807      	ldr	r0, [pc, #28]	; (8001f64 <MX_TIM2_Init+0xb0>)
 8001f46:	f004 fab3 	bl	80064b0 <HAL_TIM_PWM_ConfigChannel>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8001f50:	f7ff ff18 	bl	8001d84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001f54:	4803      	ldr	r0, [pc, #12]	; (8001f64 <MX_TIM2_Init+0xb0>)
 8001f56:	f000 f98b 	bl	8002270 <HAL_TIM_MspPostInit>

}
 8001f5a:	bf00      	nop
 8001f5c:	3728      	adds	r7, #40	; 0x28
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	20000280 	.word	0x20000280

08001f68 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b08a      	sub	sp, #40	; 0x28
 8001f6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f6e:	f107 031c 	add.w	r3, r7, #28
 8001f72:	2200      	movs	r2, #0
 8001f74:	601a      	str	r2, [r3, #0]
 8001f76:	605a      	str	r2, [r3, #4]
 8001f78:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f7a:	463b      	mov	r3, r7
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]
 8001f80:	605a      	str	r2, [r3, #4]
 8001f82:	609a      	str	r2, [r3, #8]
 8001f84:	60da      	str	r2, [r3, #12]
 8001f86:	611a      	str	r2, [r3, #16]
 8001f88:	615a      	str	r2, [r3, #20]
 8001f8a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001f8c:	4b21      	ldr	r3, [pc, #132]	; (8002014 <MX_TIM3_Init+0xac>)
 8001f8e:	4a22      	ldr	r2, [pc, #136]	; (8002018 <MX_TIM3_Init+0xb0>)
 8001f90:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 64-1;
 8001f92:	4b20      	ldr	r3, [pc, #128]	; (8002014 <MX_TIM3_Init+0xac>)
 8001f94:	223f      	movs	r2, #63	; 0x3f
 8001f96:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f98:	4b1e      	ldr	r3, [pc, #120]	; (8002014 <MX_TIM3_Init+0xac>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8001f9e:	4b1d      	ldr	r3, [pc, #116]	; (8002014 <MX_TIM3_Init+0xac>)
 8001fa0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001fa4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fa6:	4b1b      	ldr	r3, [pc, #108]	; (8002014 <MX_TIM3_Init+0xac>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fac:	4b19      	ldr	r3, [pc, #100]	; (8002014 <MX_TIM3_Init+0xac>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001fb2:	4818      	ldr	r0, [pc, #96]	; (8002014 <MX_TIM3_Init+0xac>)
 8001fb4:	f003 feae 	bl	8005d14 <HAL_TIM_PWM_Init>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001fbe:	f7ff fee1 	bl	8001d84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001fca:	f107 031c 	add.w	r3, r7, #28
 8001fce:	4619      	mov	r1, r3
 8001fd0:	4810      	ldr	r0, [pc, #64]	; (8002014 <MX_TIM3_Init+0xac>)
 8001fd2:	f004 feed 	bl	8006db0 <HAL_TIMEx_MasterConfigSynchronization>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001fdc:	f7ff fed2 	bl	8001d84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001fe0:	2360      	movs	r3, #96	; 0x60
 8001fe2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001fec:	2300      	movs	r3, #0
 8001fee:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001ff0:	463b      	mov	r3, r7
 8001ff2:	220c      	movs	r2, #12
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	4807      	ldr	r0, [pc, #28]	; (8002014 <MX_TIM3_Init+0xac>)
 8001ff8:	f004 fa5a 	bl	80064b0 <HAL_TIM_PWM_ConfigChannel>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8002002:	f7ff febf 	bl	8001d84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002006:	4803      	ldr	r0, [pc, #12]	; (8002014 <MX_TIM3_Init+0xac>)
 8002008:	f000 f932 	bl	8002270 <HAL_TIM_MspPostInit>

}
 800200c:	bf00      	nop
 800200e:	3728      	adds	r7, #40	; 0x28
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	200002cc 	.word	0x200002cc
 8002018:	40000400 	.word	0x40000400

0800201c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002022:	1d3b      	adds	r3, r7, #4
 8002024:	2200      	movs	r2, #0
 8002026:	601a      	str	r2, [r3, #0]
 8002028:	605a      	str	r2, [r3, #4]
 800202a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800202c:	4b14      	ldr	r3, [pc, #80]	; (8002080 <MX_TIM6_Init+0x64>)
 800202e:	4a15      	ldr	r2, [pc, #84]	; (8002084 <MX_TIM6_Init+0x68>)
 8002030:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 64-1;
 8002032:	4b13      	ldr	r3, [pc, #76]	; (8002080 <MX_TIM6_Init+0x64>)
 8002034:	223f      	movs	r2, #63	; 0x3f
 8002036:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002038:	4b11      	ldr	r3, [pc, #68]	; (8002080 <MX_TIM6_Init+0x64>)
 800203a:	2200      	movs	r2, #0
 800203c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 800203e:	4b10      	ldr	r3, [pc, #64]	; (8002080 <MX_TIM6_Init+0x64>)
 8002040:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002044:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002046:	4b0e      	ldr	r3, [pc, #56]	; (8002080 <MX_TIM6_Init+0x64>)
 8002048:	2200      	movs	r2, #0
 800204a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800204c:	480c      	ldr	r0, [pc, #48]	; (8002080 <MX_TIM6_Init+0x64>)
 800204e:	f003 fdad 	bl	8005bac <HAL_TIM_Base_Init>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d001      	beq.n	800205c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8002058:	f7ff fe94 	bl	8001d84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800205c:	2300      	movs	r3, #0
 800205e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002060:	2300      	movs	r3, #0
 8002062:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002064:	1d3b      	adds	r3, r7, #4
 8002066:	4619      	mov	r1, r3
 8002068:	4805      	ldr	r0, [pc, #20]	; (8002080 <MX_TIM6_Init+0x64>)
 800206a:	f004 fea1 	bl	8006db0 <HAL_TIMEx_MasterConfigSynchronization>
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	d001      	beq.n	8002078 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8002074:	f7ff fe86 	bl	8001d84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002078:	bf00      	nop
 800207a:	3710      	adds	r7, #16
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}
 8002080:	20000318 	.word	0x20000318
 8002084:	40001000 	.word	0x40001000

08002088 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b092      	sub	sp, #72	; 0x48
 800208c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800208e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002092:	2200      	movs	r2, #0
 8002094:	601a      	str	r2, [r3, #0]
 8002096:	605a      	str	r2, [r3, #4]
 8002098:	609a      	str	r2, [r3, #8]
 800209a:	60da      	str	r2, [r3, #12]
 800209c:	611a      	str	r2, [r3, #16]
 800209e:	615a      	str	r2, [r3, #20]
 80020a0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80020a2:	463b      	mov	r3, r7
 80020a4:	222c      	movs	r2, #44	; 0x2c
 80020a6:	2100      	movs	r1, #0
 80020a8:	4618      	mov	r0, r3
 80020aa:	f004 ffaf 	bl	800700c <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80020ae:	4b31      	ldr	r3, [pc, #196]	; (8002174 <MX_TIM16_Init+0xec>)
 80020b0:	4a31      	ldr	r2, [pc, #196]	; (8002178 <MX_TIM16_Init+0xf0>)
 80020b2:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 64-1;
 80020b4:	4b2f      	ldr	r3, [pc, #188]	; (8002174 <MX_TIM16_Init+0xec>)
 80020b6:	223f      	movs	r2, #63	; 0x3f
 80020b8:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020ba:	4b2e      	ldr	r3, [pc, #184]	; (8002174 <MX_TIM16_Init+0xec>)
 80020bc:	2200      	movs	r2, #0
 80020be:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1000-1;
 80020c0:	4b2c      	ldr	r3, [pc, #176]	; (8002174 <MX_TIM16_Init+0xec>)
 80020c2:	f240 32e7 	movw	r2, #999	; 0x3e7
 80020c6:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020c8:	4b2a      	ldr	r3, [pc, #168]	; (8002174 <MX_TIM16_Init+0xec>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80020ce:	4b29      	ldr	r3, [pc, #164]	; (8002174 <MX_TIM16_Init+0xec>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020d4:	4b27      	ldr	r3, [pc, #156]	; (8002174 <MX_TIM16_Init+0xec>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80020da:	4826      	ldr	r0, [pc, #152]	; (8002174 <MX_TIM16_Init+0xec>)
 80020dc:	f003 fd66 	bl	8005bac <HAL_TIM_Base_Init>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 80020e6:	f7ff fe4d 	bl	8001d84 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 80020ea:	4822      	ldr	r0, [pc, #136]	; (8002174 <MX_TIM16_Init+0xec>)
 80020ec:	f003 fe12 	bl	8005d14 <HAL_TIM_PWM_Init>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d001      	beq.n	80020fa <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 80020f6:	f7ff fe45 	bl	8001d84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020fa:	2360      	movs	r3, #96	; 0x60
 80020fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 80020fe:	2300      	movs	r3, #0
 8002100:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002102:	2300      	movs	r3, #0
 8002104:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002106:	2300      	movs	r3, #0
 8002108:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800210a:	2300      	movs	r3, #0
 800210c:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800210e:	2300      	movs	r3, #0
 8002110:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002112:	2300      	movs	r3, #0
 8002114:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002116:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800211a:	2200      	movs	r2, #0
 800211c:	4619      	mov	r1, r3
 800211e:	4815      	ldr	r0, [pc, #84]	; (8002174 <MX_TIM16_Init+0xec>)
 8002120:	f004 f9c6 	bl	80064b0 <HAL_TIM_PWM_ConfigChannel>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d001      	beq.n	800212e <MX_TIM16_Init+0xa6>
  {
    Error_Handler();
 800212a:	f7ff fe2b 	bl	8001d84 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800212e:	2300      	movs	r3, #0
 8002130:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002132:	2300      	movs	r3, #0
 8002134:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002136:	2300      	movs	r3, #0
 8002138:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800213a:	2300      	movs	r3, #0
 800213c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800213e:	2300      	movs	r3, #0
 8002140:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002142:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002146:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002148:	2300      	movs	r3, #0
 800214a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800214c:	2300      	movs	r3, #0
 800214e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8002150:	463b      	mov	r3, r7
 8002152:	4619      	mov	r1, r3
 8002154:	4807      	ldr	r0, [pc, #28]	; (8002174 <MX_TIM16_Init+0xec>)
 8002156:	f004 fe99 	bl	8006e8c <HAL_TIMEx_ConfigBreakDeadTime>
 800215a:	4603      	mov	r3, r0
 800215c:	2b00      	cmp	r3, #0
 800215e:	d001      	beq.n	8002164 <MX_TIM16_Init+0xdc>
  {
    Error_Handler();
 8002160:	f7ff fe10 	bl	8001d84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 8002164:	4803      	ldr	r0, [pc, #12]	; (8002174 <MX_TIM16_Init+0xec>)
 8002166:	f000 f883 	bl	8002270 <HAL_TIM_MspPostInit>

}
 800216a:	bf00      	nop
 800216c:	3748      	adds	r7, #72	; 0x48
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	20000364 	.word	0x20000364
 8002178:	40014400 	.word	0x40014400

0800217c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b084      	sub	sp, #16
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800218c:	d114      	bne.n	80021b8 <HAL_TIM_PWM_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800218e:	4b19      	ldr	r3, [pc, #100]	; (80021f4 <HAL_TIM_PWM_MspInit+0x78>)
 8002190:	69db      	ldr	r3, [r3, #28]
 8002192:	4a18      	ldr	r2, [pc, #96]	; (80021f4 <HAL_TIM_PWM_MspInit+0x78>)
 8002194:	f043 0301 	orr.w	r3, r3, #1
 8002198:	61d3      	str	r3, [r2, #28]
 800219a:	4b16      	ldr	r3, [pc, #88]	; (80021f4 <HAL_TIM_PWM_MspInit+0x78>)
 800219c:	69db      	ldr	r3, [r3, #28]
 800219e:	f003 0301 	and.w	r3, r3, #1
 80021a2:	60fb      	str	r3, [r7, #12]
 80021a4:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80021a6:	2200      	movs	r2, #0
 80021a8:	2100      	movs	r1, #0
 80021aa:	201c      	movs	r0, #28
 80021ac:	f001 fa19 	bl	80035e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80021b0:	201c      	movs	r0, #28
 80021b2:	f001 fa32 	bl	800361a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80021b6:	e018      	b.n	80021ea <HAL_TIM_PWM_MspInit+0x6e>
  else if(tim_pwmHandle->Instance==TIM3)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a0e      	ldr	r2, [pc, #56]	; (80021f8 <HAL_TIM_PWM_MspInit+0x7c>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d113      	bne.n	80021ea <HAL_TIM_PWM_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80021c2:	4b0c      	ldr	r3, [pc, #48]	; (80021f4 <HAL_TIM_PWM_MspInit+0x78>)
 80021c4:	69db      	ldr	r3, [r3, #28]
 80021c6:	4a0b      	ldr	r2, [pc, #44]	; (80021f4 <HAL_TIM_PWM_MspInit+0x78>)
 80021c8:	f043 0302 	orr.w	r3, r3, #2
 80021cc:	61d3      	str	r3, [r2, #28]
 80021ce:	4b09      	ldr	r3, [pc, #36]	; (80021f4 <HAL_TIM_PWM_MspInit+0x78>)
 80021d0:	69db      	ldr	r3, [r3, #28]
 80021d2:	f003 0302 	and.w	r3, r3, #2
 80021d6:	60bb      	str	r3, [r7, #8]
 80021d8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80021da:	2200      	movs	r2, #0
 80021dc:	2100      	movs	r1, #0
 80021de:	201d      	movs	r0, #29
 80021e0:	f001 f9ff 	bl	80035e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80021e4:	201d      	movs	r0, #29
 80021e6:	f001 fa18 	bl	800361a <HAL_NVIC_EnableIRQ>
}
 80021ea:	bf00      	nop
 80021ec:	3710      	adds	r7, #16
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40021000 	.word	0x40021000
 80021f8:	40000400 	.word	0x40000400

080021fc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a16      	ldr	r2, [pc, #88]	; (8002264 <HAL_TIM_Base_MspInit+0x68>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d114      	bne.n	8002238 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800220e:	4b16      	ldr	r3, [pc, #88]	; (8002268 <HAL_TIM_Base_MspInit+0x6c>)
 8002210:	69db      	ldr	r3, [r3, #28]
 8002212:	4a15      	ldr	r2, [pc, #84]	; (8002268 <HAL_TIM_Base_MspInit+0x6c>)
 8002214:	f043 0310 	orr.w	r3, r3, #16
 8002218:	61d3      	str	r3, [r2, #28]
 800221a:	4b13      	ldr	r3, [pc, #76]	; (8002268 <HAL_TIM_Base_MspInit+0x6c>)
 800221c:	69db      	ldr	r3, [r3, #28]
 800221e:	f003 0310 	and.w	r3, r3, #16
 8002222:	60fb      	str	r3, [r7, #12]
 8002224:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 8002226:	2200      	movs	r2, #0
 8002228:	2100      	movs	r1, #0
 800222a:	2036      	movs	r0, #54	; 0x36
 800222c:	f001 f9d9 	bl	80035e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 8002230:	2036      	movs	r0, #54	; 0x36
 8002232:	f001 f9f2 	bl	800361a <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM16_CLK_ENABLE();
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8002236:	e010      	b.n	800225a <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM16)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a0b      	ldr	r2, [pc, #44]	; (800226c <HAL_TIM_Base_MspInit+0x70>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d10b      	bne.n	800225a <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002242:	4b09      	ldr	r3, [pc, #36]	; (8002268 <HAL_TIM_Base_MspInit+0x6c>)
 8002244:	699b      	ldr	r3, [r3, #24]
 8002246:	4a08      	ldr	r2, [pc, #32]	; (8002268 <HAL_TIM_Base_MspInit+0x6c>)
 8002248:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800224c:	6193      	str	r3, [r2, #24]
 800224e:	4b06      	ldr	r3, [pc, #24]	; (8002268 <HAL_TIM_Base_MspInit+0x6c>)
 8002250:	699b      	ldr	r3, [r3, #24]
 8002252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002256:	60bb      	str	r3, [r7, #8]
 8002258:	68bb      	ldr	r3, [r7, #8]
}
 800225a:	bf00      	nop
 800225c:	3710      	adds	r7, #16
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	40001000 	.word	0x40001000
 8002268:	40021000 	.word	0x40021000
 800226c:	40014400 	.word	0x40014400

08002270 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b08a      	sub	sp, #40	; 0x28
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002278:	f107 0314 	add.w	r3, r7, #20
 800227c:	2200      	movs	r2, #0
 800227e:	601a      	str	r2, [r3, #0]
 8002280:	605a      	str	r2, [r3, #4]
 8002282:	609a      	str	r2, [r3, #8]
 8002284:	60da      	str	r2, [r3, #12]
 8002286:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002290:	d11e      	bne.n	80022d0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002292:	4b34      	ldr	r3, [pc, #208]	; (8002364 <HAL_TIM_MspPostInit+0xf4>)
 8002294:	695b      	ldr	r3, [r3, #20]
 8002296:	4a33      	ldr	r2, [pc, #204]	; (8002364 <HAL_TIM_MspPostInit+0xf4>)
 8002298:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800229c:	6153      	str	r3, [r2, #20]
 800229e:	4b31      	ldr	r3, [pc, #196]	; (8002364 <HAL_TIM_MspPostInit+0xf4>)
 80022a0:	695b      	ldr	r3, [r3, #20]
 80022a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022a6:	613b      	str	r3, [r7, #16]
 80022a8:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA9     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = MOT_L_PWM_Pin;
 80022aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80022ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022b0:	2302      	movs	r3, #2
 80022b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b4:	2300      	movs	r3, #0
 80022b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022b8:	2300      	movs	r3, #0
 80022ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM2;
 80022bc:	230a      	movs	r3, #10
 80022be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MOT_L_PWM_GPIO_Port, &GPIO_InitStruct);
 80022c0:	f107 0314 	add.w	r3, r7, #20
 80022c4:	4619      	mov	r1, r3
 80022c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022ca:	f001 fb57 	bl	800397c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 80022ce:	e044      	b.n	800235a <HAL_TIM_MspPostInit+0xea>
  else if(timHandle->Instance==TIM3)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a24      	ldr	r2, [pc, #144]	; (8002368 <HAL_TIM_MspPostInit+0xf8>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d11c      	bne.n	8002314 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022da:	4b22      	ldr	r3, [pc, #136]	; (8002364 <HAL_TIM_MspPostInit+0xf4>)
 80022dc:	695b      	ldr	r3, [r3, #20]
 80022de:	4a21      	ldr	r2, [pc, #132]	; (8002364 <HAL_TIM_MspPostInit+0xf4>)
 80022e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022e4:	6153      	str	r3, [r2, #20]
 80022e6:	4b1f      	ldr	r3, [pc, #124]	; (8002364 <HAL_TIM_MspPostInit+0xf4>)
 80022e8:	695b      	ldr	r3, [r3, #20]
 80022ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022ee:	60fb      	str	r3, [r7, #12]
 80022f0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MOT_R_PWM_Pin;
 80022f2:	2302      	movs	r3, #2
 80022f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022f6:	2302      	movs	r3, #2
 80022f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022fa:	2300      	movs	r3, #0
 80022fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022fe:	2300      	movs	r3, #0
 8002300:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002302:	2302      	movs	r3, #2
 8002304:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MOT_R_PWM_GPIO_Port, &GPIO_InitStruct);
 8002306:	f107 0314 	add.w	r3, r7, #20
 800230a:	4619      	mov	r1, r3
 800230c:	4817      	ldr	r0, [pc, #92]	; (800236c <HAL_TIM_MspPostInit+0xfc>)
 800230e:	f001 fb35 	bl	800397c <HAL_GPIO_Init>
}
 8002312:	e022      	b.n	800235a <HAL_TIM_MspPostInit+0xea>
  else if(timHandle->Instance==TIM16)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a15      	ldr	r2, [pc, #84]	; (8002370 <HAL_TIM_MspPostInit+0x100>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d11d      	bne.n	800235a <HAL_TIM_MspPostInit+0xea>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800231e:	4b11      	ldr	r3, [pc, #68]	; (8002364 <HAL_TIM_MspPostInit+0xf4>)
 8002320:	695b      	ldr	r3, [r3, #20]
 8002322:	4a10      	ldr	r2, [pc, #64]	; (8002364 <HAL_TIM_MspPostInit+0xf4>)
 8002324:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002328:	6153      	str	r3, [r2, #20]
 800232a:	4b0e      	ldr	r3, [pc, #56]	; (8002364 <HAL_TIM_MspPostInit+0xf4>)
 800232c:	695b      	ldr	r3, [r3, #20]
 800232e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002332:	60bb      	str	r3, [r7, #8]
 8002334:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002336:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800233a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233c:	2302      	movs	r3, #2
 800233e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002340:	2300      	movs	r3, #0
 8002342:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002344:	2300      	movs	r3, #0
 8002346:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 8002348:	2301      	movs	r3, #1
 800234a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800234c:	f107 0314 	add.w	r3, r7, #20
 8002350:	4619      	mov	r1, r3
 8002352:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002356:	f001 fb11 	bl	800397c <HAL_GPIO_Init>
}
 800235a:	bf00      	nop
 800235c:	3728      	adds	r7, #40	; 0x28
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	40021000 	.word	0x40021000
 8002368:	40000400 	.word	0x40000400
 800236c:	48000400 	.word	0x48000400
 8002370:	40014400 	.word	0x40014400

08002374 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002374:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023ac <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002378:	f7ff fd8a 	bl	8001e90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800237c:	480c      	ldr	r0, [pc, #48]	; (80023b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800237e:	490d      	ldr	r1, [pc, #52]	; (80023b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002380:	4a0d      	ldr	r2, [pc, #52]	; (80023b8 <LoopForever+0xe>)
  movs r3, #0
 8002382:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002384:	e002      	b.n	800238c <LoopCopyDataInit>

08002386 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002386:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002388:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800238a:	3304      	adds	r3, #4

0800238c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800238c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800238e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002390:	d3f9      	bcc.n	8002386 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002392:	4a0a      	ldr	r2, [pc, #40]	; (80023bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8002394:	4c0a      	ldr	r4, [pc, #40]	; (80023c0 <LoopForever+0x16>)
  movs r3, #0
 8002396:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002398:	e001      	b.n	800239e <LoopFillZerobss>

0800239a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800239a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800239c:	3204      	adds	r2, #4

0800239e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800239e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023a0:	d3fb      	bcc.n	800239a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80023a2:	f004 fe0f 	bl	8006fc4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80023a6:	f7ff f963 	bl	8001670 <main>

080023aa <LoopForever>:

LoopForever:
    b LoopForever
 80023aa:	e7fe      	b.n	80023aa <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80023ac:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80023b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023b4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80023b8:	08007f88 	.word	0x08007f88
  ldr r2, =_sbss
 80023bc:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80023c0:	200003b4 	.word	0x200003b4

080023c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80023c4:	e7fe      	b.n	80023c4 <ADC1_2_IRQHandler>
	...

080023c8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023cc:	4b08      	ldr	r3, [pc, #32]	; (80023f0 <HAL_Init+0x28>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a07      	ldr	r2, [pc, #28]	; (80023f0 <HAL_Init+0x28>)
 80023d2:	f043 0310 	orr.w	r3, r3, #16
 80023d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023d8:	2003      	movs	r0, #3
 80023da:	f001 f8f7 	bl	80035cc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023de:	2000      	movs	r0, #0
 80023e0:	f000 f808 	bl	80023f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023e4:	f7ff fcd4 	bl	8001d90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023e8:	2300      	movs	r3, #0
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	40022000 	.word	0x40022000

080023f4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023fc:	4b12      	ldr	r3, [pc, #72]	; (8002448 <HAL_InitTick+0x54>)
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	4b12      	ldr	r3, [pc, #72]	; (800244c <HAL_InitTick+0x58>)
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	4619      	mov	r1, r3
 8002406:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800240a:	fbb3 f3f1 	udiv	r3, r3, r1
 800240e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002412:	4618      	mov	r0, r3
 8002414:	f001 f90f 	bl	8003636 <HAL_SYSTICK_Config>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d001      	beq.n	8002422 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e00e      	b.n	8002440 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2b0f      	cmp	r3, #15
 8002426:	d80a      	bhi.n	800243e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002428:	2200      	movs	r2, #0
 800242a:	6879      	ldr	r1, [r7, #4]
 800242c:	f04f 30ff 	mov.w	r0, #4294967295
 8002430:	f001 f8d7 	bl	80035e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002434:	4a06      	ldr	r2, [pc, #24]	; (8002450 <HAL_InitTick+0x5c>)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800243a:	2300      	movs	r3, #0
 800243c:	e000      	b.n	8002440 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
}
 8002440:	4618      	mov	r0, r3
 8002442:	3708      	adds	r7, #8
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	20000000 	.word	0x20000000
 800244c:	20000008 	.word	0x20000008
 8002450:	20000004 	.word	0x20000004

08002454 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002458:	4b06      	ldr	r3, [pc, #24]	; (8002474 <HAL_IncTick+0x20>)
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	461a      	mov	r2, r3
 800245e:	4b06      	ldr	r3, [pc, #24]	; (8002478 <HAL_IncTick+0x24>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4413      	add	r3, r2
 8002464:	4a04      	ldr	r2, [pc, #16]	; (8002478 <HAL_IncTick+0x24>)
 8002466:	6013      	str	r3, [r2, #0]
}
 8002468:	bf00      	nop
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr
 8002472:	bf00      	nop
 8002474:	20000008 	.word	0x20000008
 8002478:	200003b0 	.word	0x200003b0

0800247c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  return uwTick;  
 8002480:	4b03      	ldr	r3, [pc, #12]	; (8002490 <HAL_GetTick+0x14>)
 8002482:	681b      	ldr	r3, [r3, #0]
}
 8002484:	4618      	mov	r0, r3
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr
 800248e:	bf00      	nop
 8002490:	200003b0 	.word	0x200003b0

08002494 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800249c:	f7ff ffee 	bl	800247c <HAL_GetTick>
 80024a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024ac:	d005      	beq.n	80024ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024ae:	4b0a      	ldr	r3, [pc, #40]	; (80024d8 <HAL_Delay+0x44>)
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	461a      	mov	r2, r3
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	4413      	add	r3, r2
 80024b8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80024ba:	bf00      	nop
 80024bc:	f7ff ffde 	bl	800247c <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	68fa      	ldr	r2, [r7, #12]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d8f7      	bhi.n	80024bc <HAL_Delay+0x28>
  {
  }
}
 80024cc:	bf00      	nop
 80024ce:	bf00      	nop
 80024d0:	3710      	adds	r7, #16
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	20000008 	.word	0x20000008

080024dc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80024dc:	b480      	push	{r7}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80024e4:	bf00      	nop
 80024e6:	370c      	adds	r7, #12
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr

080024f0 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80024f8:	bf00      	nop
 80024fa:	370c      	adds	r7, #12
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b09a      	sub	sp, #104	; 0x68
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800250c:	2300      	movs	r3, #0
 800250e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002512:	2300      	movs	r3, #0
 8002514:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8002516:	2300      	movs	r3, #0
 8002518:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d101      	bne.n	8002524 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002520:	2301      	movs	r3, #1
 8002522:	e172      	b.n	800280a <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	691b      	ldr	r3, [r3, #16]
 8002528:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252e:	f003 0310 	and.w	r3, r3, #16
 8002532:	2b00      	cmp	r3, #0
 8002534:	d176      	bne.n	8002624 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800253a:	2b00      	cmp	r3, #0
 800253c:	d152      	bne.n	80025e4 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2200      	movs	r2, #0
 8002542:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2200      	movs	r2, #0
 8002548:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2200      	movs	r2, #0
 800254e:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2200      	movs	r2, #0
 8002554:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002558:	6878      	ldr	r0, [r7, #4]
 800255a:	f7fe fc3b 	bl	8000dd4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	689b      	ldr	r3, [r3, #8]
 8002564:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002568:	2b00      	cmp	r3, #0
 800256a:	d13b      	bne.n	80025e4 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 800256c:	6878      	ldr	r0, [r7, #4]
 800256e:	f000 fef7 	bl	8003360 <ADC_Disable>
 8002572:	4603      	mov	r3, r0
 8002574:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800257c:	f003 0310 	and.w	r3, r3, #16
 8002580:	2b00      	cmp	r3, #0
 8002582:	d12f      	bne.n	80025e4 <HAL_ADC_Init+0xe0>
 8002584:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002588:	2b00      	cmp	r3, #0
 800258a:	d12b      	bne.n	80025e4 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002590:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002594:	f023 0302 	bic.w	r3, r3, #2
 8002598:	f043 0202 	orr.w	r2, r3, #2
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	689a      	ldr	r2, [r3, #8]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80025ae:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	689a      	ldr	r2, [r3, #8]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80025be:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80025c0:	4b94      	ldr	r3, [pc, #592]	; (8002814 <HAL_ADC_Init+0x310>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a94      	ldr	r2, [pc, #592]	; (8002818 <HAL_ADC_Init+0x314>)
 80025c6:	fba2 2303 	umull	r2, r3, r2, r3
 80025ca:	0c9a      	lsrs	r2, r3, #18
 80025cc:	4613      	mov	r3, r2
 80025ce:	009b      	lsls	r3, r3, #2
 80025d0:	4413      	add	r3, r2
 80025d2:	005b      	lsls	r3, r3, #1
 80025d4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80025d6:	e002      	b.n	80025de <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	3b01      	subs	r3, #1
 80025dc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d1f9      	bne.n	80025d8 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d007      	beq.n	8002602 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80025fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002600:	d110      	bne.n	8002624 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002606:	f023 0312 	bic.w	r3, r3, #18
 800260a:	f043 0210 	orr.w	r2, r3, #16
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002616:	f043 0201 	orr.w	r2, r3, #1
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002628:	f003 0310 	and.w	r3, r3, #16
 800262c:	2b00      	cmp	r3, #0
 800262e:	f040 80df 	bne.w	80027f0 <HAL_ADC_Init+0x2ec>
 8002632:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002636:	2b00      	cmp	r3, #0
 8002638:	f040 80da 	bne.w	80027f0 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8002646:	2b00      	cmp	r3, #0
 8002648:	f040 80d2 	bne.w	80027f0 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002650:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002654:	f043 0202 	orr.w	r2, r3, #2
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800265c:	4b6f      	ldr	r3, [pc, #444]	; (800281c <HAL_ADC_Init+0x318>)
 800265e:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002668:	d102      	bne.n	8002670 <HAL_ADC_Init+0x16c>
 800266a:	4b6d      	ldr	r3, [pc, #436]	; (8002820 <HAL_ADC_Init+0x31c>)
 800266c:	60fb      	str	r3, [r7, #12]
 800266e:	e002      	b.n	8002676 <HAL_ADC_Init+0x172>
 8002670:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002674:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	689b      	ldr	r3, [r3, #8]
 800267c:	f003 0303 	and.w	r3, r3, #3
 8002680:	2b01      	cmp	r3, #1
 8002682:	d108      	bne.n	8002696 <HAL_ADC_Init+0x192>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 0301 	and.w	r3, r3, #1
 800268e:	2b01      	cmp	r3, #1
 8002690:	d101      	bne.n	8002696 <HAL_ADC_Init+0x192>
 8002692:	2301      	movs	r3, #1
 8002694:	e000      	b.n	8002698 <HAL_ADC_Init+0x194>
 8002696:	2300      	movs	r3, #0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d11c      	bne.n	80026d6 <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800269c:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d010      	beq.n	80026c4 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	f003 0303 	and.w	r3, r3, #3
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d107      	bne.n	80026be <HAL_ADC_Init+0x1ba>
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f003 0301 	and.w	r3, r3, #1
 80026b6:	2b01      	cmp	r3, #1
 80026b8:	d101      	bne.n	80026be <HAL_ADC_Init+0x1ba>
 80026ba:	2301      	movs	r3, #1
 80026bc:	e000      	b.n	80026c0 <HAL_ADC_Init+0x1bc>
 80026be:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d108      	bne.n	80026d6 <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80026c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	431a      	orrs	r2, r3
 80026d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80026d4:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	7e5b      	ldrb	r3, [r3, #25]
 80026da:	035b      	lsls	r3, r3, #13
 80026dc:	687a      	ldr	r2, [r7, #4]
 80026de:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80026e0:	2a01      	cmp	r2, #1
 80026e2:	d002      	beq.n	80026ea <HAL_ADC_Init+0x1e6>
 80026e4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80026e8:	e000      	b.n	80026ec <HAL_ADC_Init+0x1e8>
 80026ea:	2200      	movs	r2, #0
 80026ec:	431a      	orrs	r2, r3
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	68db      	ldr	r3, [r3, #12]
 80026f2:	431a      	orrs	r2, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	4313      	orrs	r3, r2
 80026fa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80026fc:	4313      	orrs	r3, r2
 80026fe:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002706:	2b01      	cmp	r3, #1
 8002708:	d11b      	bne.n	8002742 <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	7e5b      	ldrb	r3, [r3, #25]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d109      	bne.n	8002726 <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002716:	3b01      	subs	r3, #1
 8002718:	045a      	lsls	r2, r3, #17
 800271a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800271c:	4313      	orrs	r3, r2
 800271e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002722:	663b      	str	r3, [r7, #96]	; 0x60
 8002724:	e00d      	b.n	8002742 <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800272e:	f043 0220 	orr.w	r2, r3, #32
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800273a:	f043 0201 	orr.w	r2, r3, #1
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002746:	2b01      	cmp	r3, #1
 8002748:	d007      	beq.n	800275a <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002752:	4313      	orrs	r3, r2
 8002754:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002756:	4313      	orrs	r3, r2
 8002758:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	f003 030c 	and.w	r3, r3, #12
 8002764:	2b00      	cmp	r3, #0
 8002766:	d114      	bne.n	8002792 <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	68db      	ldr	r3, [r3, #12]
 800276e:	687a      	ldr	r2, [r7, #4]
 8002770:	6812      	ldr	r2, [r2, #0]
 8002772:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002776:	f023 0302 	bic.w	r3, r3, #2
 800277a:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	7e1b      	ldrb	r3, [r3, #24]
 8002780:	039a      	lsls	r2, r3, #14
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002788:	005b      	lsls	r3, r3, #1
 800278a:	4313      	orrs	r3, r2
 800278c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800278e:	4313      	orrs	r3, r2
 8002790:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	68da      	ldr	r2, [r3, #12]
 8002798:	4b22      	ldr	r3, [pc, #136]	; (8002824 <HAL_ADC_Init+0x320>)
 800279a:	4013      	ands	r3, r2
 800279c:	687a      	ldr	r2, [r7, #4]
 800279e:	6812      	ldr	r2, [r2, #0]
 80027a0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80027a2:	430b      	orrs	r3, r1
 80027a4:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	691b      	ldr	r3, [r3, #16]
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d10c      	bne.n	80027c8 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b4:	f023 010f 	bic.w	r1, r3, #15
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	69db      	ldr	r3, [r3, #28]
 80027bc:	1e5a      	subs	r2, r3, #1
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	430a      	orrs	r2, r1
 80027c4:	631a      	str	r2, [r3, #48]	; 0x30
 80027c6:	e007      	b.n	80027d8 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f022 020f 	bic.w	r2, r2, #15
 80027d6:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2200      	movs	r2, #0
 80027dc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e2:	f023 0303 	bic.w	r3, r3, #3
 80027e6:	f043 0201 	orr.w	r2, r3, #1
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	641a      	str	r2, [r3, #64]	; 0x40
 80027ee:	e00a      	b.n	8002806 <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f4:	f023 0312 	bic.w	r3, r3, #18
 80027f8:	f043 0210 	orr.w	r2, r3, #16
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002800:	2301      	movs	r3, #1
 8002802:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002806:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800280a:	4618      	mov	r0, r3
 800280c:	3768      	adds	r7, #104	; 0x68
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	20000000 	.word	0x20000000
 8002818:	431bde83 	.word	0x431bde83
 800281c:	50000300 	.word	0x50000300
 8002820:	50000100 	.word	0x50000100
 8002824:	fff0c007 	.word	0xfff0c007

08002828 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b086      	sub	sp, #24
 800282c:	af00      	add	r7, sp, #0
 800282e:	60f8      	str	r0, [r7, #12]
 8002830:	60b9      	str	r1, [r7, #8]
 8002832:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002834:	2300      	movs	r3, #0
 8002836:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	689b      	ldr	r3, [r3, #8]
 800283e:	f003 0304 	and.w	r3, r3, #4
 8002842:	2b00      	cmp	r3, #0
 8002844:	f040 80b9 	bne.w	80029ba <HAL_ADC_Start_DMA+0x192>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800284e:	2b01      	cmp	r3, #1
 8002850:	d101      	bne.n	8002856 <HAL_ADC_Start_DMA+0x2e>
 8002852:	2302      	movs	r3, #2
 8002854:	e0b4      	b.n	80029c0 <HAL_ADC_Start_DMA+0x198>
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	2201      	movs	r2, #1
 800285a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 800285e:	4b5a      	ldr	r3, [pc, #360]	; (80029c8 <HAL_ADC_Start_DMA+0x1a0>)
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	f003 031f 	and.w	r3, r3, #31
 8002866:	2b00      	cmp	r3, #0
 8002868:	f040 80a0 	bne.w	80029ac <HAL_ADC_Start_DMA+0x184>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800286c:	68f8      	ldr	r0, [r7, #12]
 800286e:	f000 fd13 	bl	8003298 <ADC_Enable>
 8002872:	4603      	mov	r3, r0
 8002874:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002876:	7dfb      	ldrb	r3, [r7, #23]
 8002878:	2b00      	cmp	r3, #0
 800287a:	f040 8092 	bne.w	80029a2 <HAL_ADC_Start_DMA+0x17a>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002882:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002886:	f023 0301 	bic.w	r3, r3, #1
 800288a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002892:	4b4d      	ldr	r3, [pc, #308]	; (80029c8 <HAL_ADC_Start_DMA+0x1a0>)
 8002894:	689b      	ldr	r3, [r3, #8]
 8002896:	f003 031f 	and.w	r3, r3, #31
 800289a:	2b00      	cmp	r3, #0
 800289c:	d004      	beq.n	80028a8 <HAL_ADC_Start_DMA+0x80>
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028a6:	d115      	bne.n	80028d4 <HAL_ADC_Start_DMA+0xac>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ac:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	68db      	ldr	r3, [r3, #12]
 80028ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d027      	beq.n	8002912 <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80028ca:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80028d2:	e01e      	b.n	8002912 <HAL_ADC_Start_DMA+0xea>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028e8:	d004      	beq.n	80028f4 <HAL_ADC_Start_DMA+0xcc>
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a37      	ldr	r2, [pc, #220]	; (80029cc <HAL_ADC_Start_DMA+0x1a4>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d10e      	bne.n	8002912 <HAL_ADC_Start_DMA+0xea>
 80028f4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80028f8:	68db      	ldr	r3, [r3, #12]
 80028fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d007      	beq.n	8002912 <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002906:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800290a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002916:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800291a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800291e:	d106      	bne.n	800292e <HAL_ADC_Start_DMA+0x106>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002924:	f023 0206 	bic.w	r2, r3, #6
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	645a      	str	r2, [r3, #68]	; 0x44
 800292c:	e002      	b.n	8002934 <HAL_ADC_Start_DMA+0x10c>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2200      	movs	r2, #0
 8002932:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2200      	movs	r2, #0
 8002938:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002940:	4a23      	ldr	r2, [pc, #140]	; (80029d0 <HAL_ADC_Start_DMA+0x1a8>)
 8002942:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002948:	4a22      	ldr	r2, [pc, #136]	; (80029d4 <HAL_ADC_Start_DMA+0x1ac>)
 800294a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002950:	4a21      	ldr	r2, [pc, #132]	; (80029d8 <HAL_ADC_Start_DMA+0x1b0>)
 8002952:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	221c      	movs	r2, #28
 800295a:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	685a      	ldr	r2, [r3, #4]
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f042 0210 	orr.w	r2, r2, #16
 800296a:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	68da      	ldr	r2, [r3, #12]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f042 0201 	orr.w	r2, r2, #1
 800297a:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	3340      	adds	r3, #64	; 0x40
 8002986:	4619      	mov	r1, r3
 8002988:	68ba      	ldr	r2, [r7, #8]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	f000 fea6 	bl	80036dc <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	689a      	ldr	r2, [r3, #8]
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f042 0204 	orr.w	r2, r2, #4
 800299e:	609a      	str	r2, [r3, #8]
 80029a0:	e00d      	b.n	80029be <HAL_ADC_Start_DMA+0x196>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	2200      	movs	r2, #0
 80029a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80029aa:	e008      	b.n	80029be <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80029ac:	2301      	movs	r3, #1
 80029ae:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2200      	movs	r2, #0
 80029b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80029b8:	e001      	b.n	80029be <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80029ba:	2302      	movs	r3, #2
 80029bc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80029be:	7dfb      	ldrb	r3, [r7, #23]
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	3718      	adds	r7, #24
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	50000300 	.word	0x50000300
 80029cc:	50000100 	.word	0x50000100
 80029d0:	080031cd 	.word	0x080031cd
 80029d4:	08003247 	.word	0x08003247
 80029d8:	08003263 	.word	0x08003263

080029dc <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b084      	sub	sp, #16
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
 80029e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029e6:	2300      	movs	r3, #0
 80029e8:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d101      	bne.n	80029f8 <HAL_ADCEx_Calibration_Start+0x1c>
 80029f4:	2302      	movs	r3, #2
 80029f6:	e05f      	b.n	8002ab8 <HAL_ADCEx_Calibration_Start+0xdc>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2201      	movs	r2, #1
 80029fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002a00:	6878      	ldr	r0, [r7, #4]
 8002a02:	f000 fcad 	bl	8003360 <ADC_Disable>
 8002a06:	4603      	mov	r3, r0
 8002a08:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002a0a:	7bfb      	ldrb	r3, [r7, #15]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d14e      	bne.n	8002aae <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2201      	movs	r2, #1
 8002a14:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	689a      	ldr	r2, [r3, #8]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8002a24:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d107      	bne.n	8002a3c <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	689a      	ldr	r2, [r3, #8]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002a3a:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	689a      	ldr	r2, [r3, #8]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002a4a:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8002a4c:	f7ff fd16 	bl	800247c <HAL_GetTick>
 8002a50:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002a52:	e01c      	b.n	8002a8e <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002a54:	f7ff fd12 	bl	800247c <HAL_GetTick>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	2b0a      	cmp	r3, #10
 8002a60:	d915      	bls.n	8002a8e <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002a6c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002a70:	d10d      	bne.n	8002a8e <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a76:	f023 0312 	bic.w	r3, r3, #18
 8002a7a:	f043 0210 	orr.w	r2, r3, #16
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2200      	movs	r2, #0
 8002a86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e014      	b.n	8002ab8 <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002a98:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002a9c:	d0da      	beq.n	8002a54 <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa2:	f023 0303 	bic.w	r3, r3, #3
 8002aa6:	f043 0201 	orr.w	r2, r3, #1
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002ab6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3710      	adds	r7, #16
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}

08002ac0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b09b      	sub	sp, #108	; 0x6c
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
 8002ac8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002aca:	2300      	movs	r3, #0
 8002acc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d101      	bne.n	8002ae2 <HAL_ADC_ConfigChannel+0x22>
 8002ade:	2302      	movs	r3, #2
 8002ae0:	e2a4      	b.n	800302c <HAL_ADC_ConfigChannel+0x56c>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	f003 0304 	and.w	r3, r3, #4
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	f040 8288 	bne.w	800300a <HAL_ADC_ConfigChannel+0x54a>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	2b04      	cmp	r3, #4
 8002b00:	d81c      	bhi.n	8002b3c <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	685a      	ldr	r2, [r3, #4]
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	005b      	lsls	r3, r3, #1
 8002b10:	4413      	add	r3, r2
 8002b12:	005b      	lsls	r3, r3, #1
 8002b14:	461a      	mov	r2, r3
 8002b16:	231f      	movs	r3, #31
 8002b18:	4093      	lsls	r3, r2
 8002b1a:	43db      	mvns	r3, r3
 8002b1c:	4019      	ands	r1, r3
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	6818      	ldr	r0, [r3, #0]
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	685a      	ldr	r2, [r3, #4]
 8002b26:	4613      	mov	r3, r2
 8002b28:	005b      	lsls	r3, r3, #1
 8002b2a:	4413      	add	r3, r2
 8002b2c:	005b      	lsls	r3, r3, #1
 8002b2e:	fa00 f203 	lsl.w	r2, r0, r3
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	430a      	orrs	r2, r1
 8002b38:	631a      	str	r2, [r3, #48]	; 0x30
 8002b3a:	e063      	b.n	8002c04 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	2b09      	cmp	r3, #9
 8002b42:	d81e      	bhi.n	8002b82 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	685a      	ldr	r2, [r3, #4]
 8002b4e:	4613      	mov	r3, r2
 8002b50:	005b      	lsls	r3, r3, #1
 8002b52:	4413      	add	r3, r2
 8002b54:	005b      	lsls	r3, r3, #1
 8002b56:	3b1e      	subs	r3, #30
 8002b58:	221f      	movs	r2, #31
 8002b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5e:	43db      	mvns	r3, r3
 8002b60:	4019      	ands	r1, r3
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	6818      	ldr	r0, [r3, #0]
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	685a      	ldr	r2, [r3, #4]
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	005b      	lsls	r3, r3, #1
 8002b6e:	4413      	add	r3, r2
 8002b70:	005b      	lsls	r3, r3, #1
 8002b72:	3b1e      	subs	r3, #30
 8002b74:	fa00 f203 	lsl.w	r2, r0, r3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	430a      	orrs	r2, r1
 8002b7e:	635a      	str	r2, [r3, #52]	; 0x34
 8002b80:	e040      	b.n	8002c04 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	2b0e      	cmp	r3, #14
 8002b88:	d81e      	bhi.n	8002bc8 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	685a      	ldr	r2, [r3, #4]
 8002b94:	4613      	mov	r3, r2
 8002b96:	005b      	lsls	r3, r3, #1
 8002b98:	4413      	add	r3, r2
 8002b9a:	005b      	lsls	r3, r3, #1
 8002b9c:	3b3c      	subs	r3, #60	; 0x3c
 8002b9e:	221f      	movs	r2, #31
 8002ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba4:	43db      	mvns	r3, r3
 8002ba6:	4019      	ands	r1, r3
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	6818      	ldr	r0, [r3, #0]
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	685a      	ldr	r2, [r3, #4]
 8002bb0:	4613      	mov	r3, r2
 8002bb2:	005b      	lsls	r3, r3, #1
 8002bb4:	4413      	add	r3, r2
 8002bb6:	005b      	lsls	r3, r3, #1
 8002bb8:	3b3c      	subs	r3, #60	; 0x3c
 8002bba:	fa00 f203 	lsl.w	r2, r0, r3
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	430a      	orrs	r2, r1
 8002bc4:	639a      	str	r2, [r3, #56]	; 0x38
 8002bc6:	e01d      	b.n	8002c04 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	685a      	ldr	r2, [r3, #4]
 8002bd2:	4613      	mov	r3, r2
 8002bd4:	005b      	lsls	r3, r3, #1
 8002bd6:	4413      	add	r3, r2
 8002bd8:	005b      	lsls	r3, r3, #1
 8002bda:	3b5a      	subs	r3, #90	; 0x5a
 8002bdc:	221f      	movs	r2, #31
 8002bde:	fa02 f303 	lsl.w	r3, r2, r3
 8002be2:	43db      	mvns	r3, r3
 8002be4:	4019      	ands	r1, r3
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	6818      	ldr	r0, [r3, #0]
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	685a      	ldr	r2, [r3, #4]
 8002bee:	4613      	mov	r3, r2
 8002bf0:	005b      	lsls	r3, r3, #1
 8002bf2:	4413      	add	r3, r2
 8002bf4:	005b      	lsls	r3, r3, #1
 8002bf6:	3b5a      	subs	r3, #90	; 0x5a
 8002bf8:	fa00 f203 	lsl.w	r2, r0, r3
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	430a      	orrs	r2, r1
 8002c02:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	f003 030c 	and.w	r3, r3, #12
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	f040 80e5 	bne.w	8002dde <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	2b09      	cmp	r3, #9
 8002c1a:	d91c      	bls.n	8002c56 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	6999      	ldr	r1, [r3, #24]
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	4613      	mov	r3, r2
 8002c28:	005b      	lsls	r3, r3, #1
 8002c2a:	4413      	add	r3, r2
 8002c2c:	3b1e      	subs	r3, #30
 8002c2e:	2207      	movs	r2, #7
 8002c30:	fa02 f303 	lsl.w	r3, r2, r3
 8002c34:	43db      	mvns	r3, r3
 8002c36:	4019      	ands	r1, r3
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	6898      	ldr	r0, [r3, #8]
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	4613      	mov	r3, r2
 8002c42:	005b      	lsls	r3, r3, #1
 8002c44:	4413      	add	r3, r2
 8002c46:	3b1e      	subs	r3, #30
 8002c48:	fa00 f203 	lsl.w	r2, r0, r3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	430a      	orrs	r2, r1
 8002c52:	619a      	str	r2, [r3, #24]
 8002c54:	e019      	b.n	8002c8a <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	6959      	ldr	r1, [r3, #20]
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	681a      	ldr	r2, [r3, #0]
 8002c60:	4613      	mov	r3, r2
 8002c62:	005b      	lsls	r3, r3, #1
 8002c64:	4413      	add	r3, r2
 8002c66:	2207      	movs	r2, #7
 8002c68:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6c:	43db      	mvns	r3, r3
 8002c6e:	4019      	ands	r1, r3
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	6898      	ldr	r0, [r3, #8]
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	4613      	mov	r3, r2
 8002c7a:	005b      	lsls	r3, r3, #1
 8002c7c:	4413      	add	r3, r2
 8002c7e:	fa00 f203 	lsl.w	r2, r0, r3
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	430a      	orrs	r2, r1
 8002c88:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	695a      	ldr	r2, [r3, #20]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	08db      	lsrs	r3, r3, #3
 8002c96:	f003 0303 	and.w	r3, r3, #3
 8002c9a:	005b      	lsls	r3, r3, #1
 8002c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca0:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	691b      	ldr	r3, [r3, #16]
 8002ca6:	3b01      	subs	r3, #1
 8002ca8:	2b03      	cmp	r3, #3
 8002caa:	d84f      	bhi.n	8002d4c <HAL_ADC_ConfigChannel+0x28c>
 8002cac:	a201      	add	r2, pc, #4	; (adr r2, 8002cb4 <HAL_ADC_ConfigChannel+0x1f4>)
 8002cae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cb2:	bf00      	nop
 8002cb4:	08002cc5 	.word	0x08002cc5
 8002cb8:	08002ce7 	.word	0x08002ce7
 8002cbc:	08002d09 	.word	0x08002d09
 8002cc0:	08002d2b 	.word	0x08002d2b
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002cca:	4b94      	ldr	r3, [pc, #592]	; (8002f1c <HAL_ADC_ConfigChannel+0x45c>)
 8002ccc:	4013      	ands	r3, r2
 8002cce:	683a      	ldr	r2, [r7, #0]
 8002cd0:	6812      	ldr	r2, [r2, #0]
 8002cd2:	0691      	lsls	r1, r2, #26
 8002cd4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002cd6:	430a      	orrs	r2, r1
 8002cd8:	431a      	orrs	r2, r3
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002ce2:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002ce4:	e07e      	b.n	8002de4 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002cec:	4b8b      	ldr	r3, [pc, #556]	; (8002f1c <HAL_ADC_ConfigChannel+0x45c>)
 8002cee:	4013      	ands	r3, r2
 8002cf0:	683a      	ldr	r2, [r7, #0]
 8002cf2:	6812      	ldr	r2, [r2, #0]
 8002cf4:	0691      	lsls	r1, r2, #26
 8002cf6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002cf8:	430a      	orrs	r2, r1
 8002cfa:	431a      	orrs	r2, r3
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002d04:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002d06:	e06d      	b.n	8002de4 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002d0e:	4b83      	ldr	r3, [pc, #524]	; (8002f1c <HAL_ADC_ConfigChannel+0x45c>)
 8002d10:	4013      	ands	r3, r2
 8002d12:	683a      	ldr	r2, [r7, #0]
 8002d14:	6812      	ldr	r2, [r2, #0]
 8002d16:	0691      	lsls	r1, r2, #26
 8002d18:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002d1a:	430a      	orrs	r2, r1
 8002d1c:	431a      	orrs	r2, r3
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002d26:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002d28:	e05c      	b.n	8002de4 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002d30:	4b7a      	ldr	r3, [pc, #488]	; (8002f1c <HAL_ADC_ConfigChannel+0x45c>)
 8002d32:	4013      	ands	r3, r2
 8002d34:	683a      	ldr	r2, [r7, #0]
 8002d36:	6812      	ldr	r2, [r2, #0]
 8002d38:	0691      	lsls	r1, r2, #26
 8002d3a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002d3c:	430a      	orrs	r2, r1
 8002d3e:	431a      	orrs	r2, r3
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002d48:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002d4a:	e04b      	b.n	8002de4 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d52:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	069b      	lsls	r3, r3, #26
 8002d5c:	429a      	cmp	r2, r3
 8002d5e:	d107      	bne.n	8002d70 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002d6e:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d76:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	069b      	lsls	r3, r3, #26
 8002d80:	429a      	cmp	r2, r3
 8002d82:	d107      	bne.n	8002d94 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002d92:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002d9a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	069b      	lsls	r3, r3, #26
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d107      	bne.n	8002db8 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002db6:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002dbe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	069b      	lsls	r3, r3, #26
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	d10a      	bne.n	8002de2 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002dda:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8002ddc:	e001      	b.n	8002de2 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8002dde:	bf00      	nop
 8002de0:	e000      	b.n	8002de4 <HAL_ADC_ConfigChannel+0x324>
      break;
 8002de2:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	f003 0303 	and.w	r3, r3, #3
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d108      	bne.n	8002e04 <HAL_ADC_ConfigChannel+0x344>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0301 	and.w	r3, r3, #1
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d101      	bne.n	8002e04 <HAL_ADC_ConfigChannel+0x344>
 8002e00:	2301      	movs	r3, #1
 8002e02:	e000      	b.n	8002e06 <HAL_ADC_ConfigChannel+0x346>
 8002e04:	2300      	movs	r3, #0
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	f040 810a 	bne.w	8003020 <HAL_ADC_ConfigChannel+0x560>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	68db      	ldr	r3, [r3, #12]
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d00f      	beq.n	8002e34 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	2201      	movs	r2, #1
 8002e22:	fa02 f303 	lsl.w	r3, r2, r3
 8002e26:	43da      	mvns	r2, r3
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	400a      	ands	r2, r1
 8002e2e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002e32:	e049      	b.n	8002ec8 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	2201      	movs	r2, #1
 8002e42:	409a      	lsls	r2, r3
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	430a      	orrs	r2, r1
 8002e4a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	2b09      	cmp	r3, #9
 8002e54:	d91c      	bls.n	8002e90 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	6999      	ldr	r1, [r3, #24]
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	4613      	mov	r3, r2
 8002e62:	005b      	lsls	r3, r3, #1
 8002e64:	4413      	add	r3, r2
 8002e66:	3b1b      	subs	r3, #27
 8002e68:	2207      	movs	r2, #7
 8002e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6e:	43db      	mvns	r3, r3
 8002e70:	4019      	ands	r1, r3
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	6898      	ldr	r0, [r3, #8]
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	4613      	mov	r3, r2
 8002e7c:	005b      	lsls	r3, r3, #1
 8002e7e:	4413      	add	r3, r2
 8002e80:	3b1b      	subs	r3, #27
 8002e82:	fa00 f203 	lsl.w	r2, r0, r3
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	430a      	orrs	r2, r1
 8002e8c:	619a      	str	r2, [r3, #24]
 8002e8e:	e01b      	b.n	8002ec8 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	6959      	ldr	r1, [r3, #20]
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	1c5a      	adds	r2, r3, #1
 8002e9c:	4613      	mov	r3, r2
 8002e9e:	005b      	lsls	r3, r3, #1
 8002ea0:	4413      	add	r3, r2
 8002ea2:	2207      	movs	r2, #7
 8002ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea8:	43db      	mvns	r3, r3
 8002eaa:	4019      	ands	r1, r3
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	6898      	ldr	r0, [r3, #8]
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	1c5a      	adds	r2, r3, #1
 8002eb6:	4613      	mov	r3, r2
 8002eb8:	005b      	lsls	r3, r3, #1
 8002eba:	4413      	add	r3, r2
 8002ebc:	fa00 f203 	lsl.w	r2, r0, r3
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	430a      	orrs	r2, r1
 8002ec6:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ec8:	4b15      	ldr	r3, [pc, #84]	; (8002f20 <HAL_ADC_ConfigChannel+0x460>)
 8002eca:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	2b10      	cmp	r3, #16
 8002ed2:	d105      	bne.n	8002ee0 <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002ed4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d015      	beq.n	8002f0c <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002ee4:	2b11      	cmp	r3, #17
 8002ee6:	d105      	bne.n	8002ef4 <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002ee8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d00b      	beq.n	8002f0c <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002ef8:	2b12      	cmp	r3, #18
 8002efa:	f040 8091 	bne.w	8003020 <HAL_ADC_ConfigChannel+0x560>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002efe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	f040 808a 	bne.w	8003020 <HAL_ADC_ConfigChannel+0x560>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f14:	d108      	bne.n	8002f28 <HAL_ADC_ConfigChannel+0x468>
 8002f16:	4b03      	ldr	r3, [pc, #12]	; (8002f24 <HAL_ADC_ConfigChannel+0x464>)
 8002f18:	60fb      	str	r3, [r7, #12]
 8002f1a:	e008      	b.n	8002f2e <HAL_ADC_ConfigChannel+0x46e>
 8002f1c:	83fff000 	.word	0x83fff000
 8002f20:	50000300 	.word	0x50000300
 8002f24:	50000100 	.word	0x50000100
 8002f28:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002f2c:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	f003 0303 	and.w	r3, r3, #3
 8002f38:	2b01      	cmp	r3, #1
 8002f3a:	d108      	bne.n	8002f4e <HAL_ADC_ConfigChannel+0x48e>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 0301 	and.w	r3, r3, #1
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d101      	bne.n	8002f4e <HAL_ADC_ConfigChannel+0x48e>
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e000      	b.n	8002f50 <HAL_ADC_ConfigChannel+0x490>
 8002f4e:	2300      	movs	r3, #0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d150      	bne.n	8002ff6 <HAL_ADC_ConfigChannel+0x536>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002f54:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d010      	beq.n	8002f7c <HAL_ADC_ConfigChannel+0x4bc>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	f003 0303 	and.w	r3, r3, #3
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	d107      	bne.n	8002f76 <HAL_ADC_ConfigChannel+0x4b6>
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 0301 	and.w	r3, r3, #1
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d101      	bne.n	8002f76 <HAL_ADC_ConfigChannel+0x4b6>
 8002f72:	2301      	movs	r3, #1
 8002f74:	e000      	b.n	8002f78 <HAL_ADC_ConfigChannel+0x4b8>
 8002f76:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d13c      	bne.n	8002ff6 <HAL_ADC_ConfigChannel+0x536>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	2b10      	cmp	r3, #16
 8002f82:	d11d      	bne.n	8002fc0 <HAL_ADC_ConfigChannel+0x500>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f8c:	d118      	bne.n	8002fc0 <HAL_ADC_ConfigChannel+0x500>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002f8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002f96:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002f98:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002f9a:	4b27      	ldr	r3, [pc, #156]	; (8003038 <HAL_ADC_ConfigChannel+0x578>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a27      	ldr	r2, [pc, #156]	; (800303c <HAL_ADC_ConfigChannel+0x57c>)
 8002fa0:	fba2 2303 	umull	r2, r3, r2, r3
 8002fa4:	0c9a      	lsrs	r2, r3, #18
 8002fa6:	4613      	mov	r3, r2
 8002fa8:	009b      	lsls	r3, r3, #2
 8002faa:	4413      	add	r3, r2
 8002fac:	005b      	lsls	r3, r3, #1
 8002fae:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002fb0:	e002      	b.n	8002fb8 <HAL_ADC_ConfigChannel+0x4f8>
          {
            wait_loop_index--;
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	3b01      	subs	r3, #1
 8002fb6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d1f9      	bne.n	8002fb2 <HAL_ADC_ConfigChannel+0x4f2>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002fbe:	e02e      	b.n	800301e <HAL_ADC_ConfigChannel+0x55e>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	2b11      	cmp	r3, #17
 8002fc6:	d10b      	bne.n	8002fe0 <HAL_ADC_ConfigChannel+0x520>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002fd0:	d106      	bne.n	8002fe0 <HAL_ADC_ConfigChannel+0x520>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002fd2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8002fda:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002fdc:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002fde:	e01e      	b.n	800301e <HAL_ADC_ConfigChannel+0x55e>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	2b12      	cmp	r3, #18
 8002fe6:	d11a      	bne.n	800301e <HAL_ADC_ConfigChannel+0x55e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002fe8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002ff0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ff2:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002ff4:	e013      	b.n	800301e <HAL_ADC_ConfigChannel+0x55e>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ffa:	f043 0220 	orr.w	r2, r3, #32
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003008:	e00a      	b.n	8003020 <HAL_ADC_ConfigChannel+0x560>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800300e:	f043 0220 	orr.w	r2, r3, #32
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003016:	2301      	movs	r3, #1
 8003018:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800301c:	e000      	b.n	8003020 <HAL_ADC_ConfigChannel+0x560>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800301e:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2200      	movs	r2, #0
 8003024:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003028:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800302c:	4618      	mov	r0, r3
 800302e:	376c      	adds	r7, #108	; 0x6c
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr
 8003038:	20000000 	.word	0x20000000
 800303c:	431bde83 	.word	0x431bde83

08003040 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8003040:	b480      	push	{r7}
 8003042:	b099      	sub	sp, #100	; 0x64
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
 8003048:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800304a:	2300      	movs	r3, #0
 800304c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003058:	d102      	bne.n	8003060 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800305a:	4b5a      	ldr	r3, [pc, #360]	; (80031c4 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 800305c:	60bb      	str	r3, [r7, #8]
 800305e:	e002      	b.n	8003066 <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8003060:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003064:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d101      	bne.n	8003070 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e0a2      	b.n	80031b6 <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003076:	2b01      	cmp	r3, #1
 8003078:	d101      	bne.n	800307e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800307a:	2302      	movs	r3, #2
 800307c:	e09b      	b.n	80031b6 <HAL_ADCEx_MultiModeConfigChannel+0x176>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2201      	movs	r2, #1
 8003082:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	f003 0304 	and.w	r3, r3, #4
 8003090:	2b00      	cmp	r3, #0
 8003092:	d17f      	bne.n	8003194 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	f003 0304 	and.w	r3, r3, #4
 800309c:	2b00      	cmp	r3, #0
 800309e:	d179      	bne.n	8003194 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80030a0:	4b49      	ldr	r3, [pc, #292]	; (80031c8 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 80030a2:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d040      	beq.n	800312e <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80030ac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	6859      	ldr	r1, [r3, #4]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80030be:	035b      	lsls	r3, r3, #13
 80030c0:	430b      	orrs	r3, r1
 80030c2:	431a      	orrs	r2, r3
 80030c4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80030c6:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	f003 0303 	and.w	r3, r3, #3
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d108      	bne.n	80030e8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 0301 	and.w	r3, r3, #1
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d101      	bne.n	80030e8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80030e4:	2301      	movs	r3, #1
 80030e6:	e000      	b.n	80030ea <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 80030e8:	2300      	movs	r3, #0
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d15c      	bne.n	80031a8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	f003 0303 	and.w	r3, r3, #3
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d107      	bne.n	800310a <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f003 0301 	and.w	r3, r3, #1
 8003102:	2b01      	cmp	r3, #1
 8003104:	d101      	bne.n	800310a <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8003106:	2301      	movs	r3, #1
 8003108:	e000      	b.n	800310c <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 800310a:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800310c:	2b00      	cmp	r3, #0
 800310e:	d14b      	bne.n	80031a8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003110:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003118:	f023 030f 	bic.w	r3, r3, #15
 800311c:	683a      	ldr	r2, [r7, #0]
 800311e:	6811      	ldr	r1, [r2, #0]
 8003120:	683a      	ldr	r2, [r7, #0]
 8003122:	6892      	ldr	r2, [r2, #8]
 8003124:	430a      	orrs	r2, r1
 8003126:	431a      	orrs	r2, r3
 8003128:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800312a:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800312c:	e03c      	b.n	80031a8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800312e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003136:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003138:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	f003 0303 	and.w	r3, r3, #3
 8003144:	2b01      	cmp	r3, #1
 8003146:	d108      	bne.n	800315a <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 0301 	and.w	r3, r3, #1
 8003152:	2b01      	cmp	r3, #1
 8003154:	d101      	bne.n	800315a <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8003156:	2301      	movs	r3, #1
 8003158:	e000      	b.n	800315c <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 800315a:	2300      	movs	r3, #0
 800315c:	2b00      	cmp	r3, #0
 800315e:	d123      	bne.n	80031a8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	f003 0303 	and.w	r3, r3, #3
 8003168:	2b01      	cmp	r3, #1
 800316a:	d107      	bne.n	800317c <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 0301 	and.w	r3, r3, #1
 8003174:	2b01      	cmp	r3, #1
 8003176:	d101      	bne.n	800317c <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8003178:	2301      	movs	r3, #1
 800317a:	e000      	b.n	800317e <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 800317c:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800317e:	2b00      	cmp	r3, #0
 8003180:	d112      	bne.n	80031a8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8003182:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003184:	689b      	ldr	r3, [r3, #8]
 8003186:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800318a:	f023 030f 	bic.w	r3, r3, #15
 800318e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003190:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003192:	e009      	b.n	80031a8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003198:	f043 0220 	orr.w	r2, r3, #32
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80031a6:	e000      	b.n	80031aa <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80031a8:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2200      	movs	r2, #0
 80031ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80031b2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 80031b6:	4618      	mov	r0, r3
 80031b8:	3764      	adds	r7, #100	; 0x64
 80031ba:	46bd      	mov	sp, r7
 80031bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c0:	4770      	bx	lr
 80031c2:	bf00      	nop
 80031c4:	50000100 	.word	0x50000100
 80031c8:	50000300 	.word	0x50000300

080031cc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b084      	sub	sp, #16
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031d8:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031de:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d126      	bne.n	8003234 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ea:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d115      	bne.n	800322c <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003204:	2b00      	cmp	r3, #0
 8003206:	d111      	bne.n	800322c <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800320c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003218:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800321c:	2b00      	cmp	r3, #0
 800321e:	d105      	bne.n	800322c <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003224:	f043 0201 	orr.w	r2, r3, #1
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 800322c:	68f8      	ldr	r0, [r7, #12]
 800322e:	f7fe fd15 	bl	8001c5c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003232:	e004      	b.n	800323e <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	4798      	blx	r3
}
 800323e:	bf00      	nop
 8003240:	3710      	adds	r7, #16
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}

08003246 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003246:	b580      	push	{r7, lr}
 8003248:	b084      	sub	sp, #16
 800324a:	af00      	add	r7, sp, #0
 800324c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003252:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003254:	68f8      	ldr	r0, [r7, #12]
 8003256:	f7ff f941 	bl	80024dc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 800325a:	bf00      	nop
 800325c:	3710      	adds	r7, #16
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}

08003262 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003262:	b580      	push	{r7, lr}
 8003264:	b084      	sub	sp, #16
 8003266:	af00      	add	r7, sp, #0
 8003268:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800326e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003274:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003280:	f043 0204 	orr.w	r2, r3, #4
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003288:	68f8      	ldr	r0, [r7, #12]
 800328a:	f7ff f931 	bl	80024f0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800328e:	bf00      	nop
 8003290:	3710      	adds	r7, #16
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}
	...

08003298 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b084      	sub	sp, #16
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80032a0:	2300      	movs	r3, #0
 80032a2:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	f003 0303 	and.w	r3, r3, #3
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	d108      	bne.n	80032c4 <ADC_Enable+0x2c>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f003 0301 	and.w	r3, r3, #1
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d101      	bne.n	80032c4 <ADC_Enable+0x2c>
 80032c0:	2301      	movs	r3, #1
 80032c2:	e000      	b.n	80032c6 <ADC_Enable+0x2e>
 80032c4:	2300      	movs	r3, #0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d143      	bne.n	8003352 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	689a      	ldr	r2, [r3, #8]
 80032d0:	4b22      	ldr	r3, [pc, #136]	; (800335c <ADC_Enable+0xc4>)
 80032d2:	4013      	ands	r3, r2
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d00d      	beq.n	80032f4 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032dc:	f043 0210 	orr.w	r2, r3, #16
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032e8:	f043 0201 	orr.w	r2, r3, #1
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	e02f      	b.n	8003354 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	689a      	ldr	r2, [r3, #8]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f042 0201 	orr.w	r2, r2, #1
 8003302:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8003304:	f7ff f8ba 	bl	800247c <HAL_GetTick>
 8003308:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800330a:	e01b      	b.n	8003344 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800330c:	f7ff f8b6 	bl	800247c <HAL_GetTick>
 8003310:	4602      	mov	r2, r0
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	1ad3      	subs	r3, r2, r3
 8003316:	2b02      	cmp	r3, #2
 8003318:	d914      	bls.n	8003344 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 0301 	and.w	r3, r3, #1
 8003324:	2b01      	cmp	r3, #1
 8003326:	d00d      	beq.n	8003344 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800332c:	f043 0210 	orr.w	r2, r3, #16
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003338:	f043 0201 	orr.w	r2, r3, #1
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	e007      	b.n	8003354 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f003 0301 	and.w	r3, r3, #1
 800334e:	2b01      	cmp	r3, #1
 8003350:	d1dc      	bne.n	800330c <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003352:	2300      	movs	r3, #0
}
 8003354:	4618      	mov	r0, r3
 8003356:	3710      	adds	r7, #16
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}
 800335c:	8000003f 	.word	0x8000003f

08003360 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b084      	sub	sp, #16
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003368:	2300      	movs	r3, #0
 800336a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	f003 0303 	and.w	r3, r3, #3
 8003376:	2b01      	cmp	r3, #1
 8003378:	d108      	bne.n	800338c <ADC_Disable+0x2c>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f003 0301 	and.w	r3, r3, #1
 8003384:	2b01      	cmp	r3, #1
 8003386:	d101      	bne.n	800338c <ADC_Disable+0x2c>
 8003388:	2301      	movs	r3, #1
 800338a:	e000      	b.n	800338e <ADC_Disable+0x2e>
 800338c:	2300      	movs	r3, #0
 800338e:	2b00      	cmp	r3, #0
 8003390:	d047      	beq.n	8003422 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	f003 030d 	and.w	r3, r3, #13
 800339c:	2b01      	cmp	r3, #1
 800339e:	d10f      	bne.n	80033c0 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	689a      	ldr	r2, [r3, #8]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f042 0202 	orr.w	r2, r2, #2
 80033ae:	609a      	str	r2, [r3, #8]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2203      	movs	r2, #3
 80033b6:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80033b8:	f7ff f860 	bl	800247c <HAL_GetTick>
 80033bc:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80033be:	e029      	b.n	8003414 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c4:	f043 0210 	orr.w	r2, r3, #16
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033d0:	f043 0201 	orr.w	r2, r3, #1
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	e023      	b.n	8003424 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80033dc:	f7ff f84e 	bl	800247c <HAL_GetTick>
 80033e0:	4602      	mov	r2, r0
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	2b02      	cmp	r3, #2
 80033e8:	d914      	bls.n	8003414 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	f003 0301 	and.w	r3, r3, #1
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	d10d      	bne.n	8003414 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033fc:	f043 0210 	orr.w	r2, r3, #16
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003408:	f043 0201 	orr.w	r2, r3, #1
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e007      	b.n	8003424 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	689b      	ldr	r3, [r3, #8]
 800341a:	f003 0301 	and.w	r3, r3, #1
 800341e:	2b01      	cmp	r3, #1
 8003420:	d0dc      	beq.n	80033dc <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003422:	2300      	movs	r3, #0
}
 8003424:	4618      	mov	r0, r3
 8003426:	3710      	adds	r7, #16
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}

0800342c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800342c:	b480      	push	{r7}
 800342e:	b085      	sub	sp, #20
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	f003 0307 	and.w	r3, r3, #7
 800343a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800343c:	4b0c      	ldr	r3, [pc, #48]	; (8003470 <__NVIC_SetPriorityGrouping+0x44>)
 800343e:	68db      	ldr	r3, [r3, #12]
 8003440:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003442:	68ba      	ldr	r2, [r7, #8]
 8003444:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003448:	4013      	ands	r3, r2
 800344a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003454:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003458:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800345c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800345e:	4a04      	ldr	r2, [pc, #16]	; (8003470 <__NVIC_SetPriorityGrouping+0x44>)
 8003460:	68bb      	ldr	r3, [r7, #8]
 8003462:	60d3      	str	r3, [r2, #12]
}
 8003464:	bf00      	nop
 8003466:	3714      	adds	r7, #20
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr
 8003470:	e000ed00 	.word	0xe000ed00

08003474 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003474:	b480      	push	{r7}
 8003476:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003478:	4b04      	ldr	r3, [pc, #16]	; (800348c <__NVIC_GetPriorityGrouping+0x18>)
 800347a:	68db      	ldr	r3, [r3, #12]
 800347c:	0a1b      	lsrs	r3, r3, #8
 800347e:	f003 0307 	and.w	r3, r3, #7
}
 8003482:	4618      	mov	r0, r3
 8003484:	46bd      	mov	sp, r7
 8003486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348a:	4770      	bx	lr
 800348c:	e000ed00 	.word	0xe000ed00

08003490 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003490:	b480      	push	{r7}
 8003492:	b083      	sub	sp, #12
 8003494:	af00      	add	r7, sp, #0
 8003496:	4603      	mov	r3, r0
 8003498:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800349a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	db0b      	blt.n	80034ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034a2:	79fb      	ldrb	r3, [r7, #7]
 80034a4:	f003 021f 	and.w	r2, r3, #31
 80034a8:	4907      	ldr	r1, [pc, #28]	; (80034c8 <__NVIC_EnableIRQ+0x38>)
 80034aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ae:	095b      	lsrs	r3, r3, #5
 80034b0:	2001      	movs	r0, #1
 80034b2:	fa00 f202 	lsl.w	r2, r0, r2
 80034b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80034ba:	bf00      	nop
 80034bc:	370c      	adds	r7, #12
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
 80034c6:	bf00      	nop
 80034c8:	e000e100 	.word	0xe000e100

080034cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b083      	sub	sp, #12
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	4603      	mov	r3, r0
 80034d4:	6039      	str	r1, [r7, #0]
 80034d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	db0a      	blt.n	80034f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	b2da      	uxtb	r2, r3
 80034e4:	490c      	ldr	r1, [pc, #48]	; (8003518 <__NVIC_SetPriority+0x4c>)
 80034e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ea:	0112      	lsls	r2, r2, #4
 80034ec:	b2d2      	uxtb	r2, r2
 80034ee:	440b      	add	r3, r1
 80034f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034f4:	e00a      	b.n	800350c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	b2da      	uxtb	r2, r3
 80034fa:	4908      	ldr	r1, [pc, #32]	; (800351c <__NVIC_SetPriority+0x50>)
 80034fc:	79fb      	ldrb	r3, [r7, #7]
 80034fe:	f003 030f 	and.w	r3, r3, #15
 8003502:	3b04      	subs	r3, #4
 8003504:	0112      	lsls	r2, r2, #4
 8003506:	b2d2      	uxtb	r2, r2
 8003508:	440b      	add	r3, r1
 800350a:	761a      	strb	r2, [r3, #24]
}
 800350c:	bf00      	nop
 800350e:	370c      	adds	r7, #12
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr
 8003518:	e000e100 	.word	0xe000e100
 800351c:	e000ed00 	.word	0xe000ed00

08003520 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003520:	b480      	push	{r7}
 8003522:	b089      	sub	sp, #36	; 0x24
 8003524:	af00      	add	r7, sp, #0
 8003526:	60f8      	str	r0, [r7, #12]
 8003528:	60b9      	str	r1, [r7, #8]
 800352a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	f003 0307 	and.w	r3, r3, #7
 8003532:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003534:	69fb      	ldr	r3, [r7, #28]
 8003536:	f1c3 0307 	rsb	r3, r3, #7
 800353a:	2b04      	cmp	r3, #4
 800353c:	bf28      	it	cs
 800353e:	2304      	movcs	r3, #4
 8003540:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003542:	69fb      	ldr	r3, [r7, #28]
 8003544:	3304      	adds	r3, #4
 8003546:	2b06      	cmp	r3, #6
 8003548:	d902      	bls.n	8003550 <NVIC_EncodePriority+0x30>
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	3b03      	subs	r3, #3
 800354e:	e000      	b.n	8003552 <NVIC_EncodePriority+0x32>
 8003550:	2300      	movs	r3, #0
 8003552:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003554:	f04f 32ff 	mov.w	r2, #4294967295
 8003558:	69bb      	ldr	r3, [r7, #24]
 800355a:	fa02 f303 	lsl.w	r3, r2, r3
 800355e:	43da      	mvns	r2, r3
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	401a      	ands	r2, r3
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003568:	f04f 31ff 	mov.w	r1, #4294967295
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	fa01 f303 	lsl.w	r3, r1, r3
 8003572:	43d9      	mvns	r1, r3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003578:	4313      	orrs	r3, r2
         );
}
 800357a:	4618      	mov	r0, r3
 800357c:	3724      	adds	r7, #36	; 0x24
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr
	...

08003588 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b082      	sub	sp, #8
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	3b01      	subs	r3, #1
 8003594:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003598:	d301      	bcc.n	800359e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800359a:	2301      	movs	r3, #1
 800359c:	e00f      	b.n	80035be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800359e:	4a0a      	ldr	r2, [pc, #40]	; (80035c8 <SysTick_Config+0x40>)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	3b01      	subs	r3, #1
 80035a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035a6:	210f      	movs	r1, #15
 80035a8:	f04f 30ff 	mov.w	r0, #4294967295
 80035ac:	f7ff ff8e 	bl	80034cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035b0:	4b05      	ldr	r3, [pc, #20]	; (80035c8 <SysTick_Config+0x40>)
 80035b2:	2200      	movs	r2, #0
 80035b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035b6:	4b04      	ldr	r3, [pc, #16]	; (80035c8 <SysTick_Config+0x40>)
 80035b8:	2207      	movs	r2, #7
 80035ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035bc:	2300      	movs	r3, #0
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3708      	adds	r7, #8
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}
 80035c6:	bf00      	nop
 80035c8:	e000e010 	.word	0xe000e010

080035cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b082      	sub	sp, #8
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	f7ff ff29 	bl	800342c <__NVIC_SetPriorityGrouping>
}
 80035da:	bf00      	nop
 80035dc:	3708      	adds	r7, #8
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}

080035e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035e2:	b580      	push	{r7, lr}
 80035e4:	b086      	sub	sp, #24
 80035e6:	af00      	add	r7, sp, #0
 80035e8:	4603      	mov	r3, r0
 80035ea:	60b9      	str	r1, [r7, #8]
 80035ec:	607a      	str	r2, [r7, #4]
 80035ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80035f0:	2300      	movs	r3, #0
 80035f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035f4:	f7ff ff3e 	bl	8003474 <__NVIC_GetPriorityGrouping>
 80035f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035fa:	687a      	ldr	r2, [r7, #4]
 80035fc:	68b9      	ldr	r1, [r7, #8]
 80035fe:	6978      	ldr	r0, [r7, #20]
 8003600:	f7ff ff8e 	bl	8003520 <NVIC_EncodePriority>
 8003604:	4602      	mov	r2, r0
 8003606:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800360a:	4611      	mov	r1, r2
 800360c:	4618      	mov	r0, r3
 800360e:	f7ff ff5d 	bl	80034cc <__NVIC_SetPriority>
}
 8003612:	bf00      	nop
 8003614:	3718      	adds	r7, #24
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}

0800361a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800361a:	b580      	push	{r7, lr}
 800361c:	b082      	sub	sp, #8
 800361e:	af00      	add	r7, sp, #0
 8003620:	4603      	mov	r3, r0
 8003622:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003624:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003628:	4618      	mov	r0, r3
 800362a:	f7ff ff31 	bl	8003490 <__NVIC_EnableIRQ>
}
 800362e:	bf00      	nop
 8003630:	3708      	adds	r7, #8
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}

08003636 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003636:	b580      	push	{r7, lr}
 8003638:	b082      	sub	sp, #8
 800363a:	af00      	add	r7, sp, #0
 800363c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f7ff ffa2 	bl	8003588 <SysTick_Config>
 8003644:	4603      	mov	r3, r0
}
 8003646:	4618      	mov	r0, r3
 8003648:	3708      	adds	r7, #8
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}

0800364e <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 800364e:	b580      	push	{r7, lr}
 8003650:	b084      	sub	sp, #16
 8003652:	af00      	add	r7, sp, #0
 8003654:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003656:	2300      	movs	r3, #0
 8003658:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d101      	bne.n	8003664 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	e037      	b.n	80036d4 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2202      	movs	r2, #2
 8003668:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800367a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800367e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003688:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	68db      	ldr	r3, [r3, #12]
 800368e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003694:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	695b      	ldr	r3, [r3, #20]
 800369a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	69db      	ldr	r3, [r3, #28]
 80036a6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80036a8:	68fa      	ldr	r2, [r7, #12]
 80036aa:	4313      	orrs	r3, r2
 80036ac:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	68fa      	ldr	r2, [r7, #12]
 80036b4:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f000 f940 	bl	800393c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2200      	movs	r2, #0
 80036c0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2201      	movs	r2, #1
 80036c6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2200      	movs	r2, #0
 80036ce:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80036d2:	2300      	movs	r3, #0
}  
 80036d4:	4618      	mov	r0, r3
 80036d6:	3710      	adds	r7, #16
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}

080036dc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b086      	sub	sp, #24
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	60f8      	str	r0, [r7, #12]
 80036e4:	60b9      	str	r1, [r7, #8]
 80036e6:	607a      	str	r2, [r7, #4]
 80036e8:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80036ea:	2300      	movs	r3, #0
 80036ec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d101      	bne.n	80036fc <HAL_DMA_Start_IT+0x20>
 80036f8:	2302      	movs	r3, #2
 80036fa:	e04a      	b.n	8003792 <HAL_DMA_Start_IT+0xb6>
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2201      	movs	r2, #1
 8003700:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800370a:	2b01      	cmp	r3, #1
 800370c:	d13a      	bne.n	8003784 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2202      	movs	r2, #2
 8003712:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2200      	movs	r2, #0
 800371a:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f022 0201 	bic.w	r2, r2, #1
 800372a:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	687a      	ldr	r2, [r7, #4]
 8003730:	68b9      	ldr	r1, [r7, #8]
 8003732:	68f8      	ldr	r0, [r7, #12]
 8003734:	f000 f8d4 	bl	80038e0 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800373c:	2b00      	cmp	r3, #0
 800373e:	d008      	beq.n	8003752 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f042 020e 	orr.w	r2, r2, #14
 800374e:	601a      	str	r2, [r3, #0]
 8003750:	e00f      	b.n	8003772 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f042 020a 	orr.w	r2, r2, #10
 8003760:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	681a      	ldr	r2, [r3, #0]
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f022 0204 	bic.w	r2, r2, #4
 8003770:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f042 0201 	orr.w	r2, r2, #1
 8003780:	601a      	str	r2, [r3, #0]
 8003782:	e005      	b.n	8003790 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2200      	movs	r2, #0
 8003788:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 800378c:	2302      	movs	r3, #2
 800378e:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8003790:	7dfb      	ldrb	r3, [r7, #23]
} 
 8003792:	4618      	mov	r0, r3
 8003794:	3718      	adds	r7, #24
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}

0800379a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800379a:	b580      	push	{r7, lr}
 800379c:	b084      	sub	sp, #16
 800379e:	af00      	add	r7, sp, #0
 80037a0:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b6:	2204      	movs	r2, #4
 80037b8:	409a      	lsls	r2, r3
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	4013      	ands	r3, r2
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d024      	beq.n	800380c <HAL_DMA_IRQHandler+0x72>
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	f003 0304 	and.w	r3, r3, #4
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d01f      	beq.n	800380c <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0320 	and.w	r3, r3, #32
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d107      	bne.n	80037ea <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	681a      	ldr	r2, [r3, #0]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f022 0204 	bic.w	r2, r2, #4
 80037e8:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037f2:	2104      	movs	r1, #4
 80037f4:	fa01 f202 	lsl.w	r2, r1, r2
 80037f8:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d06a      	beq.n	80038d8 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 800380a:	e065      	b.n	80038d8 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003810:	2202      	movs	r2, #2
 8003812:	409a      	lsls	r2, r3
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	4013      	ands	r3, r2
 8003818:	2b00      	cmp	r3, #0
 800381a:	d02c      	beq.n	8003876 <HAL_DMA_IRQHandler+0xdc>
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	f003 0302 	and.w	r3, r3, #2
 8003822:	2b00      	cmp	r3, #0
 8003824:	d027      	beq.n	8003876 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f003 0320 	and.w	r3, r3, #32
 8003830:	2b00      	cmp	r3, #0
 8003832:	d10b      	bne.n	800384c <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f022 020a 	bic.w	r2, r2, #10
 8003842:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2201      	movs	r2, #1
 8003848:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003854:	2102      	movs	r1, #2
 8003856:	fa01 f202 	lsl.w	r2, r1, r2
 800385a:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2200      	movs	r2, #0
 8003860:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003868:	2b00      	cmp	r3, #0
 800386a:	d035      	beq.n	80038d8 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003870:	6878      	ldr	r0, [r7, #4]
 8003872:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8003874:	e030      	b.n	80038d8 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387a:	2208      	movs	r2, #8
 800387c:	409a      	lsls	r2, r3
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	4013      	ands	r3, r2
 8003882:	2b00      	cmp	r3, #0
 8003884:	d028      	beq.n	80038d8 <HAL_DMA_IRQHandler+0x13e>
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	f003 0308 	and.w	r3, r3, #8
 800388c:	2b00      	cmp	r3, #0
 800388e:	d023      	beq.n	80038d8 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f022 020e 	bic.w	r2, r2, #14
 800389e:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038a8:	2101      	movs	r1, #1
 80038aa:	fa01 f202 	lsl.w	r2, r1, r2
 80038ae:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2201      	movs	r2, #1
 80038b4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2201      	movs	r2, #1
 80038ba:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2200      	movs	r2, #0
 80038c2:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d004      	beq.n	80038d8 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	4798      	blx	r3
    }
  }
}  
 80038d6:	e7ff      	b.n	80038d8 <HAL_DMA_IRQHandler+0x13e>
 80038d8:	bf00      	nop
 80038da:	3710      	adds	r7, #16
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}

080038e0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80038e0:	b480      	push	{r7}
 80038e2:	b085      	sub	sp, #20
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	60f8      	str	r0, [r7, #12]
 80038e8:	60b9      	str	r1, [r7, #8]
 80038ea:	607a      	str	r2, [r7, #4]
 80038ec:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038f6:	2101      	movs	r1, #1
 80038f8:	fa01 f202 	lsl.w	r2, r1, r2
 80038fc:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	683a      	ldr	r2, [r7, #0]
 8003904:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	2b10      	cmp	r3, #16
 800390c:	d108      	bne.n	8003920 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	687a      	ldr	r2, [r7, #4]
 8003914:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	68ba      	ldr	r2, [r7, #8]
 800391c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800391e:	e007      	b.n	8003930 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	68ba      	ldr	r2, [r7, #8]
 8003926:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	687a      	ldr	r2, [r7, #4]
 800392e:	60da      	str	r2, [r3, #12]
}
 8003930:	bf00      	nop
 8003932:	3714      	adds	r7, #20
 8003934:	46bd      	mov	sp, r7
 8003936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393a:	4770      	bx	lr

0800393c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800393c:	b480      	push	{r7}
 800393e:	b083      	sub	sp, #12
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	461a      	mov	r2, r3
 800394a:	4b09      	ldr	r3, [pc, #36]	; (8003970 <DMA_CalcBaseAndBitshift+0x34>)
 800394c:	4413      	add	r3, r2
 800394e:	4a09      	ldr	r2, [pc, #36]	; (8003974 <DMA_CalcBaseAndBitshift+0x38>)
 8003950:	fba2 2303 	umull	r2, r3, r2, r3
 8003954:	091b      	lsrs	r3, r3, #4
 8003956:	009a      	lsls	r2, r3, #2
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	4a06      	ldr	r2, [pc, #24]	; (8003978 <DMA_CalcBaseAndBitshift+0x3c>)
 8003960:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8003962:	bf00      	nop
 8003964:	370c      	adds	r7, #12
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr
 800396e:	bf00      	nop
 8003970:	bffdfff8 	.word	0xbffdfff8
 8003974:	cccccccd 	.word	0xcccccccd
 8003978:	40020000 	.word	0x40020000

0800397c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800397c:	b480      	push	{r7}
 800397e:	b087      	sub	sp, #28
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
 8003984:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003986:	2300      	movs	r3, #0
 8003988:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800398a:	e14e      	b.n	8003c2a <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	2101      	movs	r1, #1
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	fa01 f303 	lsl.w	r3, r1, r3
 8003998:	4013      	ands	r3, r2
 800399a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	f000 8140 	beq.w	8003c24 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	f003 0303 	and.w	r3, r3, #3
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d005      	beq.n	80039bc <HAL_GPIO_Init+0x40>
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	f003 0303 	and.w	r3, r3, #3
 80039b8:	2b02      	cmp	r3, #2
 80039ba:	d130      	bne.n	8003a1e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	005b      	lsls	r3, r3, #1
 80039c6:	2203      	movs	r2, #3
 80039c8:	fa02 f303 	lsl.w	r3, r2, r3
 80039cc:	43db      	mvns	r3, r3
 80039ce:	693a      	ldr	r2, [r7, #16]
 80039d0:	4013      	ands	r3, r2
 80039d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	68da      	ldr	r2, [r3, #12]
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	005b      	lsls	r3, r3, #1
 80039dc:	fa02 f303 	lsl.w	r3, r2, r3
 80039e0:	693a      	ldr	r2, [r7, #16]
 80039e2:	4313      	orrs	r3, r2
 80039e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	693a      	ldr	r2, [r7, #16]
 80039ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80039f2:	2201      	movs	r2, #1
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	fa02 f303 	lsl.w	r3, r2, r3
 80039fa:	43db      	mvns	r3, r3
 80039fc:	693a      	ldr	r2, [r7, #16]
 80039fe:	4013      	ands	r3, r2
 8003a00:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	091b      	lsrs	r3, r3, #4
 8003a08:	f003 0201 	and.w	r2, r3, #1
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a12:	693a      	ldr	r2, [r7, #16]
 8003a14:	4313      	orrs	r3, r2
 8003a16:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	693a      	ldr	r2, [r7, #16]
 8003a1c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	f003 0303 	and.w	r3, r3, #3
 8003a26:	2b03      	cmp	r3, #3
 8003a28:	d017      	beq.n	8003a5a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	68db      	ldr	r3, [r3, #12]
 8003a2e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	005b      	lsls	r3, r3, #1
 8003a34:	2203      	movs	r2, #3
 8003a36:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3a:	43db      	mvns	r3, r3
 8003a3c:	693a      	ldr	r2, [r7, #16]
 8003a3e:	4013      	ands	r3, r2
 8003a40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	689a      	ldr	r2, [r3, #8]
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	005b      	lsls	r3, r3, #1
 8003a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4e:	693a      	ldr	r2, [r7, #16]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	693a      	ldr	r2, [r7, #16]
 8003a58:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	f003 0303 	and.w	r3, r3, #3
 8003a62:	2b02      	cmp	r3, #2
 8003a64:	d123      	bne.n	8003aae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	08da      	lsrs	r2, r3, #3
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	3208      	adds	r2, #8
 8003a6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a72:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003a74:	697b      	ldr	r3, [r7, #20]
 8003a76:	f003 0307 	and.w	r3, r3, #7
 8003a7a:	009b      	lsls	r3, r3, #2
 8003a7c:	220f      	movs	r2, #15
 8003a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a82:	43db      	mvns	r3, r3
 8003a84:	693a      	ldr	r2, [r7, #16]
 8003a86:	4013      	ands	r3, r2
 8003a88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	691a      	ldr	r2, [r3, #16]
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	f003 0307 	and.w	r3, r3, #7
 8003a94:	009b      	lsls	r3, r3, #2
 8003a96:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9a:	693a      	ldr	r2, [r7, #16]
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	08da      	lsrs	r2, r3, #3
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	3208      	adds	r2, #8
 8003aa8:	6939      	ldr	r1, [r7, #16]
 8003aaa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	005b      	lsls	r3, r3, #1
 8003ab8:	2203      	movs	r2, #3
 8003aba:	fa02 f303 	lsl.w	r3, r2, r3
 8003abe:	43db      	mvns	r3, r3
 8003ac0:	693a      	ldr	r2, [r7, #16]
 8003ac2:	4013      	ands	r3, r2
 8003ac4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	f003 0203 	and.w	r2, r3, #3
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	005b      	lsls	r3, r3, #1
 8003ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad6:	693a      	ldr	r2, [r7, #16]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	693a      	ldr	r2, [r7, #16]
 8003ae0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	f000 809a 	beq.w	8003c24 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003af0:	4b55      	ldr	r3, [pc, #340]	; (8003c48 <HAL_GPIO_Init+0x2cc>)
 8003af2:	699b      	ldr	r3, [r3, #24]
 8003af4:	4a54      	ldr	r2, [pc, #336]	; (8003c48 <HAL_GPIO_Init+0x2cc>)
 8003af6:	f043 0301 	orr.w	r3, r3, #1
 8003afa:	6193      	str	r3, [r2, #24]
 8003afc:	4b52      	ldr	r3, [pc, #328]	; (8003c48 <HAL_GPIO_Init+0x2cc>)
 8003afe:	699b      	ldr	r3, [r3, #24]
 8003b00:	f003 0301 	and.w	r3, r3, #1
 8003b04:	60bb      	str	r3, [r7, #8]
 8003b06:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003b08:	4a50      	ldr	r2, [pc, #320]	; (8003c4c <HAL_GPIO_Init+0x2d0>)
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	089b      	lsrs	r3, r3, #2
 8003b0e:	3302      	adds	r3, #2
 8003b10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b14:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	f003 0303 	and.w	r3, r3, #3
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	220f      	movs	r2, #15
 8003b20:	fa02 f303 	lsl.w	r3, r2, r3
 8003b24:	43db      	mvns	r3, r3
 8003b26:	693a      	ldr	r2, [r7, #16]
 8003b28:	4013      	ands	r3, r2
 8003b2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003b32:	d013      	beq.n	8003b5c <HAL_GPIO_Init+0x1e0>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	4a46      	ldr	r2, [pc, #280]	; (8003c50 <HAL_GPIO_Init+0x2d4>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d00d      	beq.n	8003b58 <HAL_GPIO_Init+0x1dc>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	4a45      	ldr	r2, [pc, #276]	; (8003c54 <HAL_GPIO_Init+0x2d8>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d007      	beq.n	8003b54 <HAL_GPIO_Init+0x1d8>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	4a44      	ldr	r2, [pc, #272]	; (8003c58 <HAL_GPIO_Init+0x2dc>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d101      	bne.n	8003b50 <HAL_GPIO_Init+0x1d4>
 8003b4c:	2303      	movs	r3, #3
 8003b4e:	e006      	b.n	8003b5e <HAL_GPIO_Init+0x1e2>
 8003b50:	2305      	movs	r3, #5
 8003b52:	e004      	b.n	8003b5e <HAL_GPIO_Init+0x1e2>
 8003b54:	2302      	movs	r3, #2
 8003b56:	e002      	b.n	8003b5e <HAL_GPIO_Init+0x1e2>
 8003b58:	2301      	movs	r3, #1
 8003b5a:	e000      	b.n	8003b5e <HAL_GPIO_Init+0x1e2>
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	697a      	ldr	r2, [r7, #20]
 8003b60:	f002 0203 	and.w	r2, r2, #3
 8003b64:	0092      	lsls	r2, r2, #2
 8003b66:	4093      	lsls	r3, r2
 8003b68:	693a      	ldr	r2, [r7, #16]
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003b6e:	4937      	ldr	r1, [pc, #220]	; (8003c4c <HAL_GPIO_Init+0x2d0>)
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	089b      	lsrs	r3, r3, #2
 8003b74:	3302      	adds	r3, #2
 8003b76:	693a      	ldr	r2, [r7, #16]
 8003b78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b7c:	4b37      	ldr	r3, [pc, #220]	; (8003c5c <HAL_GPIO_Init+0x2e0>)
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	43db      	mvns	r3, r3
 8003b86:	693a      	ldr	r2, [r7, #16]
 8003b88:	4013      	ands	r3, r2
 8003b8a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d003      	beq.n	8003ba0 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8003b98:	693a      	ldr	r2, [r7, #16]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003ba0:	4a2e      	ldr	r2, [pc, #184]	; (8003c5c <HAL_GPIO_Init+0x2e0>)
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ba6:	4b2d      	ldr	r3, [pc, #180]	; (8003c5c <HAL_GPIO_Init+0x2e0>)
 8003ba8:	68db      	ldr	r3, [r3, #12]
 8003baa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	43db      	mvns	r3, r3
 8003bb0:	693a      	ldr	r2, [r7, #16]
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d003      	beq.n	8003bca <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8003bc2:	693a      	ldr	r2, [r7, #16]
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003bca:	4a24      	ldr	r2, [pc, #144]	; (8003c5c <HAL_GPIO_Init+0x2e0>)
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003bd0:	4b22      	ldr	r3, [pc, #136]	; (8003c5c <HAL_GPIO_Init+0x2e0>)
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	43db      	mvns	r3, r3
 8003bda:	693a      	ldr	r2, [r7, #16]
 8003bdc:	4013      	ands	r3, r2
 8003bde:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d003      	beq.n	8003bf4 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8003bec:	693a      	ldr	r2, [r7, #16]
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003bf4:	4a19      	ldr	r2, [pc, #100]	; (8003c5c <HAL_GPIO_Init+0x2e0>)
 8003bf6:	693b      	ldr	r3, [r7, #16]
 8003bf8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003bfa:	4b18      	ldr	r3, [pc, #96]	; (8003c5c <HAL_GPIO_Init+0x2e0>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	43db      	mvns	r3, r3
 8003c04:	693a      	ldr	r2, [r7, #16]
 8003c06:	4013      	ands	r3, r2
 8003c08:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d003      	beq.n	8003c1e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8003c16:	693a      	ldr	r2, [r7, #16]
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003c1e:	4a0f      	ldr	r2, [pc, #60]	; (8003c5c <HAL_GPIO_Init+0x2e0>)
 8003c20:	693b      	ldr	r3, [r7, #16]
 8003c22:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	3301      	adds	r3, #1
 8003c28:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	fa22 f303 	lsr.w	r3, r2, r3
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	f47f aea9 	bne.w	800398c <HAL_GPIO_Init+0x10>
  }
}
 8003c3a:	bf00      	nop
 8003c3c:	bf00      	nop
 8003c3e:	371c      	adds	r7, #28
 8003c40:	46bd      	mov	sp, r7
 8003c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c46:	4770      	bx	lr
 8003c48:	40021000 	.word	0x40021000
 8003c4c:	40010000 	.word	0x40010000
 8003c50:	48000400 	.word	0x48000400
 8003c54:	48000800 	.word	0x48000800
 8003c58:	48000c00 	.word	0x48000c00
 8003c5c:	40010400 	.word	0x40010400

08003c60 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b085      	sub	sp, #20
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
 8003c68:	460b      	mov	r3, r1
 8003c6a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	691a      	ldr	r2, [r3, #16]
 8003c70:	887b      	ldrh	r3, [r7, #2]
 8003c72:	4013      	ands	r3, r2
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d002      	beq.n	8003c7e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	73fb      	strb	r3, [r7, #15]
 8003c7c:	e001      	b.n	8003c82 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003c82:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	3714      	adds	r7, #20
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8e:	4770      	bx	lr

08003c90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b083      	sub	sp, #12
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
 8003c98:	460b      	mov	r3, r1
 8003c9a:	807b      	strh	r3, [r7, #2]
 8003c9c:	4613      	mov	r3, r2
 8003c9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ca0:	787b      	ldrb	r3, [r7, #1]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d003      	beq.n	8003cae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003ca6:	887a      	ldrh	r2, [r7, #2]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003cac:	e002      	b.n	8003cb4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003cae:	887a      	ldrh	r2, [r7, #2]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003cb4:	bf00      	nop
 8003cb6:	370c      	adds	r7, #12
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr

08003cc0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b082      	sub	sp, #8
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d101      	bne.n	8003cd2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e081      	b.n	8003dd6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d106      	bne.n	8003cec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	f7fd fa68 	bl	80011bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2224      	movs	r2, #36	; 0x24
 8003cf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f022 0201 	bic.w	r2, r2, #1
 8003d02:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	685a      	ldr	r2, [r3, #4]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003d10:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	689a      	ldr	r2, [r3, #8]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003d20:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	68db      	ldr	r3, [r3, #12]
 8003d26:	2b01      	cmp	r3, #1
 8003d28:	d107      	bne.n	8003d3a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	689a      	ldr	r2, [r3, #8]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003d36:	609a      	str	r2, [r3, #8]
 8003d38:	e006      	b.n	8003d48 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	689a      	ldr	r2, [r3, #8]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003d46:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	2b02      	cmp	r3, #2
 8003d4e:	d104      	bne.n	8003d5a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003d58:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	687a      	ldr	r2, [r7, #4]
 8003d62:	6812      	ldr	r2, [r2, #0]
 8003d64:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003d68:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d6c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	68da      	ldr	r2, [r3, #12]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003d7c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	691a      	ldr	r2, [r3, #16]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	695b      	ldr	r3, [r3, #20]
 8003d86:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	699b      	ldr	r3, [r3, #24]
 8003d8e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	430a      	orrs	r2, r1
 8003d96:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	69d9      	ldr	r1, [r3, #28]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6a1a      	ldr	r2, [r3, #32]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	430a      	orrs	r2, r1
 8003da6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681a      	ldr	r2, [r3, #0]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f042 0201 	orr.w	r2, r2, #1
 8003db6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2220      	movs	r2, #32
 8003dc2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003dd4:	2300      	movs	r3, #0
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	3708      	adds	r7, #8
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	bd80      	pop	{r7, pc}
	...

08003de0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b088      	sub	sp, #32
 8003de4:	af02      	add	r7, sp, #8
 8003de6:	60f8      	str	r0, [r7, #12]
 8003de8:	607a      	str	r2, [r7, #4]
 8003dea:	461a      	mov	r2, r3
 8003dec:	460b      	mov	r3, r1
 8003dee:	817b      	strh	r3, [r7, #10]
 8003df0:	4613      	mov	r3, r2
 8003df2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	2b20      	cmp	r3, #32
 8003dfe:	f040 80da 	bne.w	8003fb6 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d101      	bne.n	8003e10 <HAL_I2C_Master_Transmit+0x30>
 8003e0c:	2302      	movs	r3, #2
 8003e0e:	e0d3      	b.n	8003fb8 <HAL_I2C_Master_Transmit+0x1d8>
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	2201      	movs	r2, #1
 8003e14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003e18:	f7fe fb30 	bl	800247c <HAL_GetTick>
 8003e1c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	9300      	str	r3, [sp, #0]
 8003e22:	2319      	movs	r3, #25
 8003e24:	2201      	movs	r2, #1
 8003e26:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003e2a:	68f8      	ldr	r0, [r7, #12]
 8003e2c:	f000 f8f0 	bl	8004010 <I2C_WaitOnFlagUntilTimeout>
 8003e30:	4603      	mov	r3, r0
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d001      	beq.n	8003e3a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e0be      	b.n	8003fb8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2221      	movs	r2, #33	; 0x21
 8003e3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	2210      	movs	r2, #16
 8003e46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	687a      	ldr	r2, [r7, #4]
 8003e54:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	893a      	ldrh	r2, [r7, #8]
 8003e5a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e66:	b29b      	uxth	r3, r3
 8003e68:	2bff      	cmp	r3, #255	; 0xff
 8003e6a:	d90e      	bls.n	8003e8a <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	22ff      	movs	r2, #255	; 0xff
 8003e70:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e76:	b2da      	uxtb	r2, r3
 8003e78:	8979      	ldrh	r1, [r7, #10]
 8003e7a:	4b51      	ldr	r3, [pc, #324]	; (8003fc0 <HAL_I2C_Master_Transmit+0x1e0>)
 8003e7c:	9300      	str	r3, [sp, #0]
 8003e7e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003e82:	68f8      	ldr	r0, [r7, #12]
 8003e84:	f000 fa7e 	bl	8004384 <I2C_TransferConfig>
 8003e88:	e06c      	b.n	8003f64 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e8e:	b29a      	uxth	r2, r3
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e98:	b2da      	uxtb	r2, r3
 8003e9a:	8979      	ldrh	r1, [r7, #10]
 8003e9c:	4b48      	ldr	r3, [pc, #288]	; (8003fc0 <HAL_I2C_Master_Transmit+0x1e0>)
 8003e9e:	9300      	str	r3, [sp, #0]
 8003ea0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003ea4:	68f8      	ldr	r0, [r7, #12]
 8003ea6:	f000 fa6d 	bl	8004384 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003eaa:	e05b      	b.n	8003f64 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003eac:	697a      	ldr	r2, [r7, #20]
 8003eae:	6a39      	ldr	r1, [r7, #32]
 8003eb0:	68f8      	ldr	r0, [r7, #12]
 8003eb2:	f000 f8fc 	bl	80040ae <I2C_WaitOnTXISFlagUntilTimeout>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d001      	beq.n	8003ec0 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	e07b      	b.n	8003fb8 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec4:	781a      	ldrb	r2, [r3, #0]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed0:	1c5a      	adds	r2, r3, #1
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003eda:	b29b      	uxth	r3, r3
 8003edc:	3b01      	subs	r3, #1
 8003ede:	b29a      	uxth	r2, r3
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ee8:	3b01      	subs	r3, #1
 8003eea:	b29a      	uxth	r2, r3
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ef4:	b29b      	uxth	r3, r3
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d034      	beq.n	8003f64 <HAL_I2C_Master_Transmit+0x184>
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d130      	bne.n	8003f64 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	9300      	str	r3, [sp, #0]
 8003f06:	6a3b      	ldr	r3, [r7, #32]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	2180      	movs	r1, #128	; 0x80
 8003f0c:	68f8      	ldr	r0, [r7, #12]
 8003f0e:	f000 f87f 	bl	8004010 <I2C_WaitOnFlagUntilTimeout>
 8003f12:	4603      	mov	r3, r0
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d001      	beq.n	8003f1c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	e04d      	b.n	8003fb8 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f20:	b29b      	uxth	r3, r3
 8003f22:	2bff      	cmp	r3, #255	; 0xff
 8003f24:	d90e      	bls.n	8003f44 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	22ff      	movs	r2, #255	; 0xff
 8003f2a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f30:	b2da      	uxtb	r2, r3
 8003f32:	8979      	ldrh	r1, [r7, #10]
 8003f34:	2300      	movs	r3, #0
 8003f36:	9300      	str	r3, [sp, #0]
 8003f38:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003f3c:	68f8      	ldr	r0, [r7, #12]
 8003f3e:	f000 fa21 	bl	8004384 <I2C_TransferConfig>
 8003f42:	e00f      	b.n	8003f64 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f48:	b29a      	uxth	r2, r3
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f52:	b2da      	uxtb	r2, r3
 8003f54:	8979      	ldrh	r1, [r7, #10]
 8003f56:	2300      	movs	r3, #0
 8003f58:	9300      	str	r3, [sp, #0]
 8003f5a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003f5e:	68f8      	ldr	r0, [r7, #12]
 8003f60:	f000 fa10 	bl	8004384 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f68:	b29b      	uxth	r3, r3
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d19e      	bne.n	8003eac <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f6e:	697a      	ldr	r2, [r7, #20]
 8003f70:	6a39      	ldr	r1, [r7, #32]
 8003f72:	68f8      	ldr	r0, [r7, #12]
 8003f74:	f000 f8e2 	bl	800413c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d001      	beq.n	8003f82 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e01a      	b.n	8003fb8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	2220      	movs	r2, #32
 8003f88:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	6859      	ldr	r1, [r3, #4]
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	4b0b      	ldr	r3, [pc, #44]	; (8003fc4 <HAL_I2C_Master_Transmit+0x1e4>)
 8003f96:	400b      	ands	r3, r1
 8003f98:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2220      	movs	r2, #32
 8003f9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2200      	movs	r2, #0
 8003fae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	e000      	b.n	8003fb8 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8003fb6:	2302      	movs	r3, #2
  }
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	3718      	adds	r7, #24
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}
 8003fc0:	80002000 	.word	0x80002000
 8003fc4:	fe00e800 	.word	0xfe00e800

08003fc8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b083      	sub	sp, #12
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	699b      	ldr	r3, [r3, #24]
 8003fd6:	f003 0302 	and.w	r3, r3, #2
 8003fda:	2b02      	cmp	r3, #2
 8003fdc:	d103      	bne.n	8003fe6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	699b      	ldr	r3, [r3, #24]
 8003fec:	f003 0301 	and.w	r3, r3, #1
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	d007      	beq.n	8004004 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	699a      	ldr	r2, [r3, #24]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f042 0201 	orr.w	r2, r2, #1
 8004002:	619a      	str	r2, [r3, #24]
  }
}
 8004004:	bf00      	nop
 8004006:	370c      	adds	r7, #12
 8004008:	46bd      	mov	sp, r7
 800400a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400e:	4770      	bx	lr

08004010 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b084      	sub	sp, #16
 8004014:	af00      	add	r7, sp, #0
 8004016:	60f8      	str	r0, [r7, #12]
 8004018:	60b9      	str	r1, [r7, #8]
 800401a:	603b      	str	r3, [r7, #0]
 800401c:	4613      	mov	r3, r2
 800401e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004020:	e031      	b.n	8004086 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004028:	d02d      	beq.n	8004086 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800402a:	f7fe fa27 	bl	800247c <HAL_GetTick>
 800402e:	4602      	mov	r2, r0
 8004030:	69bb      	ldr	r3, [r7, #24]
 8004032:	1ad3      	subs	r3, r2, r3
 8004034:	683a      	ldr	r2, [r7, #0]
 8004036:	429a      	cmp	r2, r3
 8004038:	d302      	bcc.n	8004040 <I2C_WaitOnFlagUntilTimeout+0x30>
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d122      	bne.n	8004086 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	699a      	ldr	r2, [r3, #24]
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	4013      	ands	r3, r2
 800404a:	68ba      	ldr	r2, [r7, #8]
 800404c:	429a      	cmp	r2, r3
 800404e:	bf0c      	ite	eq
 8004050:	2301      	moveq	r3, #1
 8004052:	2300      	movne	r3, #0
 8004054:	b2db      	uxtb	r3, r3
 8004056:	461a      	mov	r2, r3
 8004058:	79fb      	ldrb	r3, [r7, #7]
 800405a:	429a      	cmp	r2, r3
 800405c:	d113      	bne.n	8004086 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004062:	f043 0220 	orr.w	r2, r3, #32
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2220      	movs	r2, #32
 800406e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2200      	movs	r2, #0
 8004076:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2200      	movs	r2, #0
 800407e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	e00f      	b.n	80040a6 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	699a      	ldr	r2, [r3, #24]
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	4013      	ands	r3, r2
 8004090:	68ba      	ldr	r2, [r7, #8]
 8004092:	429a      	cmp	r2, r3
 8004094:	bf0c      	ite	eq
 8004096:	2301      	moveq	r3, #1
 8004098:	2300      	movne	r3, #0
 800409a:	b2db      	uxtb	r3, r3
 800409c:	461a      	mov	r2, r3
 800409e:	79fb      	ldrb	r3, [r7, #7]
 80040a0:	429a      	cmp	r2, r3
 80040a2:	d0be      	beq.n	8004022 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80040a4:	2300      	movs	r3, #0
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3710      	adds	r7, #16
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}

080040ae <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80040ae:	b580      	push	{r7, lr}
 80040b0:	b084      	sub	sp, #16
 80040b2:	af00      	add	r7, sp, #0
 80040b4:	60f8      	str	r0, [r7, #12]
 80040b6:	60b9      	str	r1, [r7, #8]
 80040b8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80040ba:	e033      	b.n	8004124 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80040bc:	687a      	ldr	r2, [r7, #4]
 80040be:	68b9      	ldr	r1, [r7, #8]
 80040c0:	68f8      	ldr	r0, [r7, #12]
 80040c2:	f000 f87f 	bl	80041c4 <I2C_IsErrorOccurred>
 80040c6:	4603      	mov	r3, r0
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d001      	beq.n	80040d0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	e031      	b.n	8004134 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040d6:	d025      	beq.n	8004124 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040d8:	f7fe f9d0 	bl	800247c <HAL_GetTick>
 80040dc:	4602      	mov	r2, r0
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	68ba      	ldr	r2, [r7, #8]
 80040e4:	429a      	cmp	r2, r3
 80040e6:	d302      	bcc.n	80040ee <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d11a      	bne.n	8004124 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	699b      	ldr	r3, [r3, #24]
 80040f4:	f003 0302 	and.w	r3, r3, #2
 80040f8:	2b02      	cmp	r3, #2
 80040fa:	d013      	beq.n	8004124 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004100:	f043 0220 	orr.w	r2, r3, #32
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2220      	movs	r2, #32
 800410c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2200      	movs	r2, #0
 8004114:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2200      	movs	r2, #0
 800411c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	e007      	b.n	8004134 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	699b      	ldr	r3, [r3, #24]
 800412a:	f003 0302 	and.w	r3, r3, #2
 800412e:	2b02      	cmp	r3, #2
 8004130:	d1c4      	bne.n	80040bc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004132:	2300      	movs	r3, #0
}
 8004134:	4618      	mov	r0, r3
 8004136:	3710      	adds	r7, #16
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}

0800413c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b084      	sub	sp, #16
 8004140:	af00      	add	r7, sp, #0
 8004142:	60f8      	str	r0, [r7, #12]
 8004144:	60b9      	str	r1, [r7, #8]
 8004146:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004148:	e02f      	b.n	80041aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800414a:	687a      	ldr	r2, [r7, #4]
 800414c:	68b9      	ldr	r1, [r7, #8]
 800414e:	68f8      	ldr	r0, [r7, #12]
 8004150:	f000 f838 	bl	80041c4 <I2C_IsErrorOccurred>
 8004154:	4603      	mov	r3, r0
 8004156:	2b00      	cmp	r3, #0
 8004158:	d001      	beq.n	800415e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	e02d      	b.n	80041ba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800415e:	f7fe f98d 	bl	800247c <HAL_GetTick>
 8004162:	4602      	mov	r2, r0
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	68ba      	ldr	r2, [r7, #8]
 800416a:	429a      	cmp	r2, r3
 800416c:	d302      	bcc.n	8004174 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d11a      	bne.n	80041aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	699b      	ldr	r3, [r3, #24]
 800417a:	f003 0320 	and.w	r3, r3, #32
 800417e:	2b20      	cmp	r3, #32
 8004180:	d013      	beq.n	80041aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004186:	f043 0220 	orr.w	r2, r3, #32
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	2220      	movs	r2, #32
 8004192:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2200      	movs	r2, #0
 800419a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2200      	movs	r2, #0
 80041a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e007      	b.n	80041ba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	699b      	ldr	r3, [r3, #24]
 80041b0:	f003 0320 	and.w	r3, r3, #32
 80041b4:	2b20      	cmp	r3, #32
 80041b6:	d1c8      	bne.n	800414a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80041b8:	2300      	movs	r3, #0
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3710      	adds	r7, #16
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}
	...

080041c4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b08a      	sub	sp, #40	; 0x28
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	60f8      	str	r0, [r7, #12]
 80041cc:	60b9      	str	r1, [r7, #8]
 80041ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041d0:	2300      	movs	r3, #0
 80041d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	699b      	ldr	r3, [r3, #24]
 80041dc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80041de:	2300      	movs	r3, #0
 80041e0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80041e6:	69bb      	ldr	r3, [r7, #24]
 80041e8:	f003 0310 	and.w	r3, r3, #16
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d068      	beq.n	80042c2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	2210      	movs	r2, #16
 80041f6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80041f8:	e049      	b.n	800428e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004200:	d045      	beq.n	800428e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004202:	f7fe f93b 	bl	800247c <HAL_GetTick>
 8004206:	4602      	mov	r2, r0
 8004208:	69fb      	ldr	r3, [r7, #28]
 800420a:	1ad3      	subs	r3, r2, r3
 800420c:	68ba      	ldr	r2, [r7, #8]
 800420e:	429a      	cmp	r2, r3
 8004210:	d302      	bcc.n	8004218 <I2C_IsErrorOccurred+0x54>
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d13a      	bne.n	800428e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004222:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800422a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	699b      	ldr	r3, [r3, #24]
 8004232:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004236:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800423a:	d121      	bne.n	8004280 <I2C_IsErrorOccurred+0xbc>
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004242:	d01d      	beq.n	8004280 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004244:	7cfb      	ldrb	r3, [r7, #19]
 8004246:	2b20      	cmp	r3, #32
 8004248:	d01a      	beq.n	8004280 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	685a      	ldr	r2, [r3, #4]
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004258:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800425a:	f7fe f90f 	bl	800247c <HAL_GetTick>
 800425e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004260:	e00e      	b.n	8004280 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004262:	f7fe f90b 	bl	800247c <HAL_GetTick>
 8004266:	4602      	mov	r2, r0
 8004268:	69fb      	ldr	r3, [r7, #28]
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	2b19      	cmp	r3, #25
 800426e:	d907      	bls.n	8004280 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004270:	6a3b      	ldr	r3, [r7, #32]
 8004272:	f043 0320 	orr.w	r3, r3, #32
 8004276:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800427e:	e006      	b.n	800428e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	699b      	ldr	r3, [r3, #24]
 8004286:	f003 0320 	and.w	r3, r3, #32
 800428a:	2b20      	cmp	r3, #32
 800428c:	d1e9      	bne.n	8004262 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	699b      	ldr	r3, [r3, #24]
 8004294:	f003 0320 	and.w	r3, r3, #32
 8004298:	2b20      	cmp	r3, #32
 800429a:	d003      	beq.n	80042a4 <I2C_IsErrorOccurred+0xe0>
 800429c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d0aa      	beq.n	80041fa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80042a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d103      	bne.n	80042b4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	2220      	movs	r2, #32
 80042b2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80042b4:	6a3b      	ldr	r3, [r7, #32]
 80042b6:	f043 0304 	orr.w	r3, r3, #4
 80042ba:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
 80042be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	699b      	ldr	r3, [r3, #24]
 80042c8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80042ca:	69bb      	ldr	r3, [r7, #24]
 80042cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d00b      	beq.n	80042ec <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80042d4:	6a3b      	ldr	r3, [r7, #32]
 80042d6:	f043 0301 	orr.w	r3, r3, #1
 80042da:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80042e4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80042e6:	2301      	movs	r3, #1
 80042e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80042ec:	69bb      	ldr	r3, [r7, #24]
 80042ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d00b      	beq.n	800430e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80042f6:	6a3b      	ldr	r3, [r7, #32]
 80042f8:	f043 0308 	orr.w	r3, r3, #8
 80042fc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004306:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800430e:	69bb      	ldr	r3, [r7, #24]
 8004310:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004314:	2b00      	cmp	r3, #0
 8004316:	d00b      	beq.n	8004330 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004318:	6a3b      	ldr	r3, [r7, #32]
 800431a:	f043 0302 	orr.w	r3, r3, #2
 800431e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004328:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004330:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004334:	2b00      	cmp	r3, #0
 8004336:	d01c      	beq.n	8004372 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004338:	68f8      	ldr	r0, [r7, #12]
 800433a:	f7ff fe45 	bl	8003fc8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	6859      	ldr	r1, [r3, #4]
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681a      	ldr	r2, [r3, #0]
 8004348:	4b0d      	ldr	r3, [pc, #52]	; (8004380 <I2C_IsErrorOccurred+0x1bc>)
 800434a:	400b      	ands	r3, r1
 800434c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004352:	6a3b      	ldr	r3, [r7, #32]
 8004354:	431a      	orrs	r2, r3
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	2220      	movs	r2, #32
 800435e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2200      	movs	r2, #0
 8004366:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	2200      	movs	r2, #0
 800436e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8004372:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004376:	4618      	mov	r0, r3
 8004378:	3728      	adds	r7, #40	; 0x28
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}
 800437e:	bf00      	nop
 8004380:	fe00e800 	.word	0xfe00e800

08004384 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004384:	b480      	push	{r7}
 8004386:	b087      	sub	sp, #28
 8004388:	af00      	add	r7, sp, #0
 800438a:	60f8      	str	r0, [r7, #12]
 800438c:	607b      	str	r3, [r7, #4]
 800438e:	460b      	mov	r3, r1
 8004390:	817b      	strh	r3, [r7, #10]
 8004392:	4613      	mov	r3, r2
 8004394:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004396:	897b      	ldrh	r3, [r7, #10]
 8004398:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800439c:	7a7b      	ldrb	r3, [r7, #9]
 800439e:	041b      	lsls	r3, r3, #16
 80043a0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80043a4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80043aa:	6a3b      	ldr	r3, [r7, #32]
 80043ac:	4313      	orrs	r3, r2
 80043ae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80043b2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	685a      	ldr	r2, [r3, #4]
 80043ba:	6a3b      	ldr	r3, [r7, #32]
 80043bc:	0d5b      	lsrs	r3, r3, #21
 80043be:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80043c2:	4b08      	ldr	r3, [pc, #32]	; (80043e4 <I2C_TransferConfig+0x60>)
 80043c4:	430b      	orrs	r3, r1
 80043c6:	43db      	mvns	r3, r3
 80043c8:	ea02 0103 	and.w	r1, r2, r3
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	697a      	ldr	r2, [r7, #20]
 80043d2:	430a      	orrs	r2, r1
 80043d4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80043d6:	bf00      	nop
 80043d8:	371c      	adds	r7, #28
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr
 80043e2:	bf00      	nop
 80043e4:	03ff63ff 	.word	0x03ff63ff

080043e8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80043e8:	b480      	push	{r7}
 80043ea:	b083      	sub	sp, #12
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
 80043f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043f8:	b2db      	uxtb	r3, r3
 80043fa:	2b20      	cmp	r3, #32
 80043fc:	d138      	bne.n	8004470 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004404:	2b01      	cmp	r3, #1
 8004406:	d101      	bne.n	800440c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004408:	2302      	movs	r3, #2
 800440a:	e032      	b.n	8004472 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2201      	movs	r2, #1
 8004410:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2224      	movs	r2, #36	; 0x24
 8004418:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	681a      	ldr	r2, [r3, #0]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f022 0201 	bic.w	r2, r2, #1
 800442a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800443a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	6819      	ldr	r1, [r3, #0]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	683a      	ldr	r2, [r7, #0]
 8004448:	430a      	orrs	r2, r1
 800444a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f042 0201 	orr.w	r2, r2, #1
 800445a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2220      	movs	r2, #32
 8004460:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2200      	movs	r2, #0
 8004468:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800446c:	2300      	movs	r3, #0
 800446e:	e000      	b.n	8004472 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004470:	2302      	movs	r3, #2
  }
}
 8004472:	4618      	mov	r0, r3
 8004474:	370c      	adds	r7, #12
 8004476:	46bd      	mov	sp, r7
 8004478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447c:	4770      	bx	lr

0800447e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800447e:	b480      	push	{r7}
 8004480:	b085      	sub	sp, #20
 8004482:	af00      	add	r7, sp, #0
 8004484:	6078      	str	r0, [r7, #4]
 8004486:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800448e:	b2db      	uxtb	r3, r3
 8004490:	2b20      	cmp	r3, #32
 8004492:	d139      	bne.n	8004508 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800449a:	2b01      	cmp	r3, #1
 800449c:	d101      	bne.n	80044a2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800449e:	2302      	movs	r3, #2
 80044a0:	e033      	b.n	800450a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2201      	movs	r2, #1
 80044a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2224      	movs	r2, #36	; 0x24
 80044ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f022 0201 	bic.w	r2, r2, #1
 80044c0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80044d0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	021b      	lsls	r3, r3, #8
 80044d6:	68fa      	ldr	r2, [r7, #12]
 80044d8:	4313      	orrs	r3, r2
 80044da:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	68fa      	ldr	r2, [r7, #12]
 80044e2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f042 0201 	orr.w	r2, r2, #1
 80044f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2220      	movs	r2, #32
 80044f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2200      	movs	r2, #0
 8004500:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004504:	2300      	movs	r3, #0
 8004506:	e000      	b.n	800450a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004508:	2302      	movs	r3, #2
  }
}
 800450a:	4618      	mov	r0, r3
 800450c:	3714      	adds	r7, #20
 800450e:	46bd      	mov	sp, r7
 8004510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004514:	4770      	bx	lr
	...

08004518 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800451e:	af00      	add	r7, sp, #0
 8004520:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004524:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004528:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800452a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800452e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d102      	bne.n	800453e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	f001 b823 	b.w	8005584 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800453e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004542:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 0301 	and.w	r3, r3, #1
 800454e:	2b00      	cmp	r3, #0
 8004550:	f000 817d 	beq.w	800484e <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004554:	4bbc      	ldr	r3, [pc, #752]	; (8004848 <HAL_RCC_OscConfig+0x330>)
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	f003 030c 	and.w	r3, r3, #12
 800455c:	2b04      	cmp	r3, #4
 800455e:	d00c      	beq.n	800457a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004560:	4bb9      	ldr	r3, [pc, #740]	; (8004848 <HAL_RCC_OscConfig+0x330>)
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	f003 030c 	and.w	r3, r3, #12
 8004568:	2b08      	cmp	r3, #8
 800456a:	d15c      	bne.n	8004626 <HAL_RCC_OscConfig+0x10e>
 800456c:	4bb6      	ldr	r3, [pc, #728]	; (8004848 <HAL_RCC_OscConfig+0x330>)
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004574:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004578:	d155      	bne.n	8004626 <HAL_RCC_OscConfig+0x10e>
 800457a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800457e:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004582:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8004586:	fa93 f3a3 	rbit	r3, r3
 800458a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800458e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004592:	fab3 f383 	clz	r3, r3
 8004596:	b2db      	uxtb	r3, r3
 8004598:	095b      	lsrs	r3, r3, #5
 800459a:	b2db      	uxtb	r3, r3
 800459c:	f043 0301 	orr.w	r3, r3, #1
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d102      	bne.n	80045ac <HAL_RCC_OscConfig+0x94>
 80045a6:	4ba8      	ldr	r3, [pc, #672]	; (8004848 <HAL_RCC_OscConfig+0x330>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	e015      	b.n	80045d8 <HAL_RCC_OscConfig+0xc0>
 80045ac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80045b0:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045b4:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80045b8:	fa93 f3a3 	rbit	r3, r3
 80045bc:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80045c0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80045c4:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80045c8:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80045cc:	fa93 f3a3 	rbit	r3, r3
 80045d0:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80045d4:	4b9c      	ldr	r3, [pc, #624]	; (8004848 <HAL_RCC_OscConfig+0x330>)
 80045d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80045dc:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80045e0:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80045e4:	fa92 f2a2 	rbit	r2, r2
 80045e8:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80045ec:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80045f0:	fab2 f282 	clz	r2, r2
 80045f4:	b2d2      	uxtb	r2, r2
 80045f6:	f042 0220 	orr.w	r2, r2, #32
 80045fa:	b2d2      	uxtb	r2, r2
 80045fc:	f002 021f 	and.w	r2, r2, #31
 8004600:	2101      	movs	r1, #1
 8004602:	fa01 f202 	lsl.w	r2, r1, r2
 8004606:	4013      	ands	r3, r2
 8004608:	2b00      	cmp	r3, #0
 800460a:	f000 811f 	beq.w	800484c <HAL_RCC_OscConfig+0x334>
 800460e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004612:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	2b00      	cmp	r3, #0
 800461c:	f040 8116 	bne.w	800484c <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	f000 bfaf 	b.w	8005584 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004626:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800462a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004636:	d106      	bne.n	8004646 <HAL_RCC_OscConfig+0x12e>
 8004638:	4b83      	ldr	r3, [pc, #524]	; (8004848 <HAL_RCC_OscConfig+0x330>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a82      	ldr	r2, [pc, #520]	; (8004848 <HAL_RCC_OscConfig+0x330>)
 800463e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004642:	6013      	str	r3, [r2, #0]
 8004644:	e036      	b.n	80046b4 <HAL_RCC_OscConfig+0x19c>
 8004646:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800464a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d10c      	bne.n	8004670 <HAL_RCC_OscConfig+0x158>
 8004656:	4b7c      	ldr	r3, [pc, #496]	; (8004848 <HAL_RCC_OscConfig+0x330>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a7b      	ldr	r2, [pc, #492]	; (8004848 <HAL_RCC_OscConfig+0x330>)
 800465c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004660:	6013      	str	r3, [r2, #0]
 8004662:	4b79      	ldr	r3, [pc, #484]	; (8004848 <HAL_RCC_OscConfig+0x330>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a78      	ldr	r2, [pc, #480]	; (8004848 <HAL_RCC_OscConfig+0x330>)
 8004668:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800466c:	6013      	str	r3, [r2, #0]
 800466e:	e021      	b.n	80046b4 <HAL_RCC_OscConfig+0x19c>
 8004670:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004674:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004680:	d10c      	bne.n	800469c <HAL_RCC_OscConfig+0x184>
 8004682:	4b71      	ldr	r3, [pc, #452]	; (8004848 <HAL_RCC_OscConfig+0x330>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a70      	ldr	r2, [pc, #448]	; (8004848 <HAL_RCC_OscConfig+0x330>)
 8004688:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800468c:	6013      	str	r3, [r2, #0]
 800468e:	4b6e      	ldr	r3, [pc, #440]	; (8004848 <HAL_RCC_OscConfig+0x330>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a6d      	ldr	r2, [pc, #436]	; (8004848 <HAL_RCC_OscConfig+0x330>)
 8004694:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004698:	6013      	str	r3, [r2, #0]
 800469a:	e00b      	b.n	80046b4 <HAL_RCC_OscConfig+0x19c>
 800469c:	4b6a      	ldr	r3, [pc, #424]	; (8004848 <HAL_RCC_OscConfig+0x330>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a69      	ldr	r2, [pc, #420]	; (8004848 <HAL_RCC_OscConfig+0x330>)
 80046a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046a6:	6013      	str	r3, [r2, #0]
 80046a8:	4b67      	ldr	r3, [pc, #412]	; (8004848 <HAL_RCC_OscConfig+0x330>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a66      	ldr	r2, [pc, #408]	; (8004848 <HAL_RCC_OscConfig+0x330>)
 80046ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80046b2:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80046b4:	4b64      	ldr	r3, [pc, #400]	; (8004848 <HAL_RCC_OscConfig+0x330>)
 80046b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046b8:	f023 020f 	bic.w	r2, r3, #15
 80046bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046c0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	495f      	ldr	r1, [pc, #380]	; (8004848 <HAL_RCC_OscConfig+0x330>)
 80046ca:	4313      	orrs	r3, r2
 80046cc:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80046ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80046d2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d059      	beq.n	8004792 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046de:	f7fd fecd 	bl	800247c <HAL_GetTick>
 80046e2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046e6:	e00a      	b.n	80046fe <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80046e8:	f7fd fec8 	bl	800247c <HAL_GetTick>
 80046ec:	4602      	mov	r2, r0
 80046ee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80046f2:	1ad3      	subs	r3, r2, r3
 80046f4:	2b64      	cmp	r3, #100	; 0x64
 80046f6:	d902      	bls.n	80046fe <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80046f8:	2303      	movs	r3, #3
 80046fa:	f000 bf43 	b.w	8005584 <HAL_RCC_OscConfig+0x106c>
 80046fe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004702:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004706:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800470a:	fa93 f3a3 	rbit	r3, r3
 800470e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8004712:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004716:	fab3 f383 	clz	r3, r3
 800471a:	b2db      	uxtb	r3, r3
 800471c:	095b      	lsrs	r3, r3, #5
 800471e:	b2db      	uxtb	r3, r3
 8004720:	f043 0301 	orr.w	r3, r3, #1
 8004724:	b2db      	uxtb	r3, r3
 8004726:	2b01      	cmp	r3, #1
 8004728:	d102      	bne.n	8004730 <HAL_RCC_OscConfig+0x218>
 800472a:	4b47      	ldr	r3, [pc, #284]	; (8004848 <HAL_RCC_OscConfig+0x330>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	e015      	b.n	800475c <HAL_RCC_OscConfig+0x244>
 8004730:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004734:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004738:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 800473c:	fa93 f3a3 	rbit	r3, r3
 8004740:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8004744:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004748:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800474c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004750:	fa93 f3a3 	rbit	r3, r3
 8004754:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8004758:	4b3b      	ldr	r3, [pc, #236]	; (8004848 <HAL_RCC_OscConfig+0x330>)
 800475a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800475c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004760:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8004764:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004768:	fa92 f2a2 	rbit	r2, r2
 800476c:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8004770:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8004774:	fab2 f282 	clz	r2, r2
 8004778:	b2d2      	uxtb	r2, r2
 800477a:	f042 0220 	orr.w	r2, r2, #32
 800477e:	b2d2      	uxtb	r2, r2
 8004780:	f002 021f 	and.w	r2, r2, #31
 8004784:	2101      	movs	r1, #1
 8004786:	fa01 f202 	lsl.w	r2, r1, r2
 800478a:	4013      	ands	r3, r2
 800478c:	2b00      	cmp	r3, #0
 800478e:	d0ab      	beq.n	80046e8 <HAL_RCC_OscConfig+0x1d0>
 8004790:	e05d      	b.n	800484e <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004792:	f7fd fe73 	bl	800247c <HAL_GetTick>
 8004796:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800479a:	e00a      	b.n	80047b2 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800479c:	f7fd fe6e 	bl	800247c <HAL_GetTick>
 80047a0:	4602      	mov	r2, r0
 80047a2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80047a6:	1ad3      	subs	r3, r2, r3
 80047a8:	2b64      	cmp	r3, #100	; 0x64
 80047aa:	d902      	bls.n	80047b2 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80047ac:	2303      	movs	r3, #3
 80047ae:	f000 bee9 	b.w	8005584 <HAL_RCC_OscConfig+0x106c>
 80047b2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80047b6:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047ba:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80047be:	fa93 f3a3 	rbit	r3, r3
 80047c2:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80047c6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047ca:	fab3 f383 	clz	r3, r3
 80047ce:	b2db      	uxtb	r3, r3
 80047d0:	095b      	lsrs	r3, r3, #5
 80047d2:	b2db      	uxtb	r3, r3
 80047d4:	f043 0301 	orr.w	r3, r3, #1
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	2b01      	cmp	r3, #1
 80047dc:	d102      	bne.n	80047e4 <HAL_RCC_OscConfig+0x2cc>
 80047de:	4b1a      	ldr	r3, [pc, #104]	; (8004848 <HAL_RCC_OscConfig+0x330>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	e015      	b.n	8004810 <HAL_RCC_OscConfig+0x2f8>
 80047e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80047e8:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047ec:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80047f0:	fa93 f3a3 	rbit	r3, r3
 80047f4:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80047f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80047fc:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004800:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8004804:	fa93 f3a3 	rbit	r3, r3
 8004808:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800480c:	4b0e      	ldr	r3, [pc, #56]	; (8004848 <HAL_RCC_OscConfig+0x330>)
 800480e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004810:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004814:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8004818:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800481c:	fa92 f2a2 	rbit	r2, r2
 8004820:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8004824:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8004828:	fab2 f282 	clz	r2, r2
 800482c:	b2d2      	uxtb	r2, r2
 800482e:	f042 0220 	orr.w	r2, r2, #32
 8004832:	b2d2      	uxtb	r2, r2
 8004834:	f002 021f 	and.w	r2, r2, #31
 8004838:	2101      	movs	r1, #1
 800483a:	fa01 f202 	lsl.w	r2, r1, r2
 800483e:	4013      	ands	r3, r2
 8004840:	2b00      	cmp	r3, #0
 8004842:	d1ab      	bne.n	800479c <HAL_RCC_OscConfig+0x284>
 8004844:	e003      	b.n	800484e <HAL_RCC_OscConfig+0x336>
 8004846:	bf00      	nop
 8004848:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800484c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800484e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004852:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f003 0302 	and.w	r3, r3, #2
 800485e:	2b00      	cmp	r3, #0
 8004860:	f000 817d 	beq.w	8004b5e <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004864:	4ba6      	ldr	r3, [pc, #664]	; (8004b00 <HAL_RCC_OscConfig+0x5e8>)
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	f003 030c 	and.w	r3, r3, #12
 800486c:	2b00      	cmp	r3, #0
 800486e:	d00b      	beq.n	8004888 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004870:	4ba3      	ldr	r3, [pc, #652]	; (8004b00 <HAL_RCC_OscConfig+0x5e8>)
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	f003 030c 	and.w	r3, r3, #12
 8004878:	2b08      	cmp	r3, #8
 800487a:	d172      	bne.n	8004962 <HAL_RCC_OscConfig+0x44a>
 800487c:	4ba0      	ldr	r3, [pc, #640]	; (8004b00 <HAL_RCC_OscConfig+0x5e8>)
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004884:	2b00      	cmp	r3, #0
 8004886:	d16c      	bne.n	8004962 <HAL_RCC_OscConfig+0x44a>
 8004888:	2302      	movs	r3, #2
 800488a:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800488e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8004892:	fa93 f3a3 	rbit	r3, r3
 8004896:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800489a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800489e:	fab3 f383 	clz	r3, r3
 80048a2:	b2db      	uxtb	r3, r3
 80048a4:	095b      	lsrs	r3, r3, #5
 80048a6:	b2db      	uxtb	r3, r3
 80048a8:	f043 0301 	orr.w	r3, r3, #1
 80048ac:	b2db      	uxtb	r3, r3
 80048ae:	2b01      	cmp	r3, #1
 80048b0:	d102      	bne.n	80048b8 <HAL_RCC_OscConfig+0x3a0>
 80048b2:	4b93      	ldr	r3, [pc, #588]	; (8004b00 <HAL_RCC_OscConfig+0x5e8>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	e013      	b.n	80048e0 <HAL_RCC_OscConfig+0x3c8>
 80048b8:	2302      	movs	r3, #2
 80048ba:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048be:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80048c2:	fa93 f3a3 	rbit	r3, r3
 80048c6:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80048ca:	2302      	movs	r3, #2
 80048cc:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80048d0:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80048d4:	fa93 f3a3 	rbit	r3, r3
 80048d8:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80048dc:	4b88      	ldr	r3, [pc, #544]	; (8004b00 <HAL_RCC_OscConfig+0x5e8>)
 80048de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e0:	2202      	movs	r2, #2
 80048e2:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80048e6:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80048ea:	fa92 f2a2 	rbit	r2, r2
 80048ee:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80048f2:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80048f6:	fab2 f282 	clz	r2, r2
 80048fa:	b2d2      	uxtb	r2, r2
 80048fc:	f042 0220 	orr.w	r2, r2, #32
 8004900:	b2d2      	uxtb	r2, r2
 8004902:	f002 021f 	and.w	r2, r2, #31
 8004906:	2101      	movs	r1, #1
 8004908:	fa01 f202 	lsl.w	r2, r1, r2
 800490c:	4013      	ands	r3, r2
 800490e:	2b00      	cmp	r3, #0
 8004910:	d00a      	beq.n	8004928 <HAL_RCC_OscConfig+0x410>
 8004912:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004916:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	691b      	ldr	r3, [r3, #16]
 800491e:	2b01      	cmp	r3, #1
 8004920:	d002      	beq.n	8004928 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	f000 be2e 	b.w	8005584 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004928:	4b75      	ldr	r3, [pc, #468]	; (8004b00 <HAL_RCC_OscConfig+0x5e8>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004930:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004934:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	695b      	ldr	r3, [r3, #20]
 800493c:	21f8      	movs	r1, #248	; 0xf8
 800493e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004942:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004946:	fa91 f1a1 	rbit	r1, r1
 800494a:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 800494e:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8004952:	fab1 f181 	clz	r1, r1
 8004956:	b2c9      	uxtb	r1, r1
 8004958:	408b      	lsls	r3, r1
 800495a:	4969      	ldr	r1, [pc, #420]	; (8004b00 <HAL_RCC_OscConfig+0x5e8>)
 800495c:	4313      	orrs	r3, r2
 800495e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004960:	e0fd      	b.n	8004b5e <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004962:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004966:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	691b      	ldr	r3, [r3, #16]
 800496e:	2b00      	cmp	r3, #0
 8004970:	f000 8088 	beq.w	8004a84 <HAL_RCC_OscConfig+0x56c>
 8004974:	2301      	movs	r3, #1
 8004976:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800497a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800497e:	fa93 f3a3 	rbit	r3, r3
 8004982:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8004986:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800498a:	fab3 f383 	clz	r3, r3
 800498e:	b2db      	uxtb	r3, r3
 8004990:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004994:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004998:	009b      	lsls	r3, r3, #2
 800499a:	461a      	mov	r2, r3
 800499c:	2301      	movs	r3, #1
 800499e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049a0:	f7fd fd6c 	bl	800247c <HAL_GetTick>
 80049a4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049a8:	e00a      	b.n	80049c0 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049aa:	f7fd fd67 	bl	800247c <HAL_GetTick>
 80049ae:	4602      	mov	r2, r0
 80049b0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80049b4:	1ad3      	subs	r3, r2, r3
 80049b6:	2b02      	cmp	r3, #2
 80049b8:	d902      	bls.n	80049c0 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 80049ba:	2303      	movs	r3, #3
 80049bc:	f000 bde2 	b.w	8005584 <HAL_RCC_OscConfig+0x106c>
 80049c0:	2302      	movs	r3, #2
 80049c2:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049c6:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80049ca:	fa93 f3a3 	rbit	r3, r3
 80049ce:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80049d2:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049d6:	fab3 f383 	clz	r3, r3
 80049da:	b2db      	uxtb	r3, r3
 80049dc:	095b      	lsrs	r3, r3, #5
 80049de:	b2db      	uxtb	r3, r3
 80049e0:	f043 0301 	orr.w	r3, r3, #1
 80049e4:	b2db      	uxtb	r3, r3
 80049e6:	2b01      	cmp	r3, #1
 80049e8:	d102      	bne.n	80049f0 <HAL_RCC_OscConfig+0x4d8>
 80049ea:	4b45      	ldr	r3, [pc, #276]	; (8004b00 <HAL_RCC_OscConfig+0x5e8>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	e013      	b.n	8004a18 <HAL_RCC_OscConfig+0x500>
 80049f0:	2302      	movs	r3, #2
 80049f2:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049f6:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80049fa:	fa93 f3a3 	rbit	r3, r3
 80049fe:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004a02:	2302      	movs	r3, #2
 8004a04:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004a08:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8004a0c:	fa93 f3a3 	rbit	r3, r3
 8004a10:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8004a14:	4b3a      	ldr	r3, [pc, #232]	; (8004b00 <HAL_RCC_OscConfig+0x5e8>)
 8004a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a18:	2202      	movs	r2, #2
 8004a1a:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8004a1e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8004a22:	fa92 f2a2 	rbit	r2, r2
 8004a26:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8004a2a:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8004a2e:	fab2 f282 	clz	r2, r2
 8004a32:	b2d2      	uxtb	r2, r2
 8004a34:	f042 0220 	orr.w	r2, r2, #32
 8004a38:	b2d2      	uxtb	r2, r2
 8004a3a:	f002 021f 	and.w	r2, r2, #31
 8004a3e:	2101      	movs	r1, #1
 8004a40:	fa01 f202 	lsl.w	r2, r1, r2
 8004a44:	4013      	ands	r3, r2
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d0af      	beq.n	80049aa <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a4a:	4b2d      	ldr	r3, [pc, #180]	; (8004b00 <HAL_RCC_OscConfig+0x5e8>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a56:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	695b      	ldr	r3, [r3, #20]
 8004a5e:	21f8      	movs	r1, #248	; 0xf8
 8004a60:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a64:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8004a68:	fa91 f1a1 	rbit	r1, r1
 8004a6c:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8004a70:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8004a74:	fab1 f181 	clz	r1, r1
 8004a78:	b2c9      	uxtb	r1, r1
 8004a7a:	408b      	lsls	r3, r1
 8004a7c:	4920      	ldr	r1, [pc, #128]	; (8004b00 <HAL_RCC_OscConfig+0x5e8>)
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	600b      	str	r3, [r1, #0]
 8004a82:	e06c      	b.n	8004b5e <HAL_RCC_OscConfig+0x646>
 8004a84:	2301      	movs	r3, #1
 8004a86:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a8a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8004a8e:	fa93 f3a3 	rbit	r3, r3
 8004a92:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8004a96:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a9a:	fab3 f383 	clz	r3, r3
 8004a9e:	b2db      	uxtb	r3, r3
 8004aa0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004aa4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004aa8:	009b      	lsls	r3, r3, #2
 8004aaa:	461a      	mov	r2, r3
 8004aac:	2300      	movs	r3, #0
 8004aae:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ab0:	f7fd fce4 	bl	800247c <HAL_GetTick>
 8004ab4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ab8:	e00a      	b.n	8004ad0 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004aba:	f7fd fcdf 	bl	800247c <HAL_GetTick>
 8004abe:	4602      	mov	r2, r0
 8004ac0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004ac4:	1ad3      	subs	r3, r2, r3
 8004ac6:	2b02      	cmp	r3, #2
 8004ac8:	d902      	bls.n	8004ad0 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8004aca:	2303      	movs	r3, #3
 8004acc:	f000 bd5a 	b.w	8005584 <HAL_RCC_OscConfig+0x106c>
 8004ad0:	2302      	movs	r3, #2
 8004ad2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ad6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004ada:	fa93 f3a3 	rbit	r3, r3
 8004ade:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8004ae2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ae6:	fab3 f383 	clz	r3, r3
 8004aea:	b2db      	uxtb	r3, r3
 8004aec:	095b      	lsrs	r3, r3, #5
 8004aee:	b2db      	uxtb	r3, r3
 8004af0:	f043 0301 	orr.w	r3, r3, #1
 8004af4:	b2db      	uxtb	r3, r3
 8004af6:	2b01      	cmp	r3, #1
 8004af8:	d104      	bne.n	8004b04 <HAL_RCC_OscConfig+0x5ec>
 8004afa:	4b01      	ldr	r3, [pc, #4]	; (8004b00 <HAL_RCC_OscConfig+0x5e8>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	e015      	b.n	8004b2c <HAL_RCC_OscConfig+0x614>
 8004b00:	40021000 	.word	0x40021000
 8004b04:	2302      	movs	r3, #2
 8004b06:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b0a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8004b0e:	fa93 f3a3 	rbit	r3, r3
 8004b12:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004b16:	2302      	movs	r3, #2
 8004b18:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004b1c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8004b20:	fa93 f3a3 	rbit	r3, r3
 8004b24:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8004b28:	4bc8      	ldr	r3, [pc, #800]	; (8004e4c <HAL_RCC_OscConfig+0x934>)
 8004b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b2c:	2202      	movs	r2, #2
 8004b2e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8004b32:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004b36:	fa92 f2a2 	rbit	r2, r2
 8004b3a:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8004b3e:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8004b42:	fab2 f282 	clz	r2, r2
 8004b46:	b2d2      	uxtb	r2, r2
 8004b48:	f042 0220 	orr.w	r2, r2, #32
 8004b4c:	b2d2      	uxtb	r2, r2
 8004b4e:	f002 021f 	and.w	r2, r2, #31
 8004b52:	2101      	movs	r1, #1
 8004b54:	fa01 f202 	lsl.w	r2, r1, r2
 8004b58:	4013      	ands	r3, r2
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d1ad      	bne.n	8004aba <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b62:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 0308 	and.w	r3, r3, #8
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	f000 8110 	beq.w	8004d94 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004b74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b78:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	699b      	ldr	r3, [r3, #24]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d079      	beq.n	8004c78 <HAL_RCC_OscConfig+0x760>
 8004b84:	2301      	movs	r3, #1
 8004b86:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b8a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004b8e:	fa93 f3a3 	rbit	r3, r3
 8004b92:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8004b96:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b9a:	fab3 f383 	clz	r3, r3
 8004b9e:	b2db      	uxtb	r3, r3
 8004ba0:	461a      	mov	r2, r3
 8004ba2:	4bab      	ldr	r3, [pc, #684]	; (8004e50 <HAL_RCC_OscConfig+0x938>)
 8004ba4:	4413      	add	r3, r2
 8004ba6:	009b      	lsls	r3, r3, #2
 8004ba8:	461a      	mov	r2, r3
 8004baa:	2301      	movs	r3, #1
 8004bac:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bae:	f7fd fc65 	bl	800247c <HAL_GetTick>
 8004bb2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bb6:	e00a      	b.n	8004bce <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004bb8:	f7fd fc60 	bl	800247c <HAL_GetTick>
 8004bbc:	4602      	mov	r2, r0
 8004bbe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004bc2:	1ad3      	subs	r3, r2, r3
 8004bc4:	2b02      	cmp	r3, #2
 8004bc6:	d902      	bls.n	8004bce <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8004bc8:	2303      	movs	r3, #3
 8004bca:	f000 bcdb 	b.w	8005584 <HAL_RCC_OscConfig+0x106c>
 8004bce:	2302      	movs	r3, #2
 8004bd0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bd4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004bd8:	fa93 f3a3 	rbit	r3, r3
 8004bdc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004be0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004be4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004be8:	2202      	movs	r2, #2
 8004bea:	601a      	str	r2, [r3, #0]
 8004bec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bf0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	fa93 f2a3 	rbit	r2, r3
 8004bfa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bfe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8004c02:	601a      	str	r2, [r3, #0]
 8004c04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c08:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004c0c:	2202      	movs	r2, #2
 8004c0e:	601a      	str	r2, [r3, #0]
 8004c10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c14:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	fa93 f2a3 	rbit	r2, r3
 8004c1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c22:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8004c26:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c28:	4b88      	ldr	r3, [pc, #544]	; (8004e4c <HAL_RCC_OscConfig+0x934>)
 8004c2a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c30:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004c34:	2102      	movs	r1, #2
 8004c36:	6019      	str	r1, [r3, #0]
 8004c38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c3c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	fa93 f1a3 	rbit	r1, r3
 8004c46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c4a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004c4e:	6019      	str	r1, [r3, #0]
  return result;
 8004c50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c54:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	fab3 f383 	clz	r3, r3
 8004c5e:	b2db      	uxtb	r3, r3
 8004c60:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004c64:	b2db      	uxtb	r3, r3
 8004c66:	f003 031f 	and.w	r3, r3, #31
 8004c6a:	2101      	movs	r1, #1
 8004c6c:	fa01 f303 	lsl.w	r3, r1, r3
 8004c70:	4013      	ands	r3, r2
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d0a0      	beq.n	8004bb8 <HAL_RCC_OscConfig+0x6a0>
 8004c76:	e08d      	b.n	8004d94 <HAL_RCC_OscConfig+0x87c>
 8004c78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c7c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004c80:	2201      	movs	r2, #1
 8004c82:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c88:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	fa93 f2a3 	rbit	r2, r3
 8004c92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c96:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004c9a:	601a      	str	r2, [r3, #0]
  return result;
 8004c9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ca0:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8004ca4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ca6:	fab3 f383 	clz	r3, r3
 8004caa:	b2db      	uxtb	r3, r3
 8004cac:	461a      	mov	r2, r3
 8004cae:	4b68      	ldr	r3, [pc, #416]	; (8004e50 <HAL_RCC_OscConfig+0x938>)
 8004cb0:	4413      	add	r3, r2
 8004cb2:	009b      	lsls	r3, r3, #2
 8004cb4:	461a      	mov	r2, r3
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cba:	f7fd fbdf 	bl	800247c <HAL_GetTick>
 8004cbe:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004cc2:	e00a      	b.n	8004cda <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004cc4:	f7fd fbda 	bl	800247c <HAL_GetTick>
 8004cc8:	4602      	mov	r2, r0
 8004cca:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004cce:	1ad3      	subs	r3, r2, r3
 8004cd0:	2b02      	cmp	r3, #2
 8004cd2:	d902      	bls.n	8004cda <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8004cd4:	2303      	movs	r3, #3
 8004cd6:	f000 bc55 	b.w	8005584 <HAL_RCC_OscConfig+0x106c>
 8004cda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cde:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8004ce2:	2202      	movs	r2, #2
 8004ce4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ce6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cea:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	fa93 f2a3 	rbit	r2, r3
 8004cf4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004cf8:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8004cfc:	601a      	str	r2, [r3, #0]
 8004cfe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d02:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8004d06:	2202      	movs	r2, #2
 8004d08:	601a      	str	r2, [r3, #0]
 8004d0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d0e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	fa93 f2a3 	rbit	r2, r3
 8004d18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d1c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8004d20:	601a      	str	r2, [r3, #0]
 8004d22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d26:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004d2a:	2202      	movs	r2, #2
 8004d2c:	601a      	str	r2, [r3, #0]
 8004d2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d32:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	fa93 f2a3 	rbit	r2, r3
 8004d3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d40:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8004d44:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d46:	4b41      	ldr	r3, [pc, #260]	; (8004e4c <HAL_RCC_OscConfig+0x934>)
 8004d48:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004d4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d4e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8004d52:	2102      	movs	r1, #2
 8004d54:	6019      	str	r1, [r3, #0]
 8004d56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d5a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	fa93 f1a3 	rbit	r1, r3
 8004d64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d68:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004d6c:	6019      	str	r1, [r3, #0]
  return result;
 8004d6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d72:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	fab3 f383 	clz	r3, r3
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004d82:	b2db      	uxtb	r3, r3
 8004d84:	f003 031f 	and.w	r3, r3, #31
 8004d88:	2101      	movs	r1, #1
 8004d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8004d8e:	4013      	ands	r3, r2
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d197      	bne.n	8004cc4 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d98:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f003 0304 	and.w	r3, r3, #4
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	f000 81a1 	beq.w	80050ec <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004daa:	2300      	movs	r3, #0
 8004dac:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004db0:	4b26      	ldr	r3, [pc, #152]	; (8004e4c <HAL_RCC_OscConfig+0x934>)
 8004db2:	69db      	ldr	r3, [r3, #28]
 8004db4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d116      	bne.n	8004dea <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004dbc:	4b23      	ldr	r3, [pc, #140]	; (8004e4c <HAL_RCC_OscConfig+0x934>)
 8004dbe:	69db      	ldr	r3, [r3, #28]
 8004dc0:	4a22      	ldr	r2, [pc, #136]	; (8004e4c <HAL_RCC_OscConfig+0x934>)
 8004dc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004dc6:	61d3      	str	r3, [r2, #28]
 8004dc8:	4b20      	ldr	r3, [pc, #128]	; (8004e4c <HAL_RCC_OscConfig+0x934>)
 8004dca:	69db      	ldr	r3, [r3, #28]
 8004dcc:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8004dd0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dd4:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8004dd8:	601a      	str	r2, [r3, #0]
 8004dda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004dde:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8004de2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004de4:	2301      	movs	r3, #1
 8004de6:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004dea:	4b1a      	ldr	r3, [pc, #104]	; (8004e54 <HAL_RCC_OscConfig+0x93c>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d11a      	bne.n	8004e2c <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004df6:	4b17      	ldr	r3, [pc, #92]	; (8004e54 <HAL_RCC_OscConfig+0x93c>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a16      	ldr	r2, [pc, #88]	; (8004e54 <HAL_RCC_OscConfig+0x93c>)
 8004dfc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e00:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e02:	f7fd fb3b 	bl	800247c <HAL_GetTick>
 8004e06:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e0a:	e009      	b.n	8004e20 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e0c:	f7fd fb36 	bl	800247c <HAL_GetTick>
 8004e10:	4602      	mov	r2, r0
 8004e12:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004e16:	1ad3      	subs	r3, r2, r3
 8004e18:	2b64      	cmp	r3, #100	; 0x64
 8004e1a:	d901      	bls.n	8004e20 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8004e1c:	2303      	movs	r3, #3
 8004e1e:	e3b1      	b.n	8005584 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e20:	4b0c      	ldr	r3, [pc, #48]	; (8004e54 <HAL_RCC_OscConfig+0x93c>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d0ef      	beq.n	8004e0c <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e30:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	2b01      	cmp	r3, #1
 8004e3a:	d10d      	bne.n	8004e58 <HAL_RCC_OscConfig+0x940>
 8004e3c:	4b03      	ldr	r3, [pc, #12]	; (8004e4c <HAL_RCC_OscConfig+0x934>)
 8004e3e:	6a1b      	ldr	r3, [r3, #32]
 8004e40:	4a02      	ldr	r2, [pc, #8]	; (8004e4c <HAL_RCC_OscConfig+0x934>)
 8004e42:	f043 0301 	orr.w	r3, r3, #1
 8004e46:	6213      	str	r3, [r2, #32]
 8004e48:	e03c      	b.n	8004ec4 <HAL_RCC_OscConfig+0x9ac>
 8004e4a:	bf00      	nop
 8004e4c:	40021000 	.word	0x40021000
 8004e50:	10908120 	.word	0x10908120
 8004e54:	40007000 	.word	0x40007000
 8004e58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e5c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	68db      	ldr	r3, [r3, #12]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d10c      	bne.n	8004e82 <HAL_RCC_OscConfig+0x96a>
 8004e68:	4bc1      	ldr	r3, [pc, #772]	; (8005170 <HAL_RCC_OscConfig+0xc58>)
 8004e6a:	6a1b      	ldr	r3, [r3, #32]
 8004e6c:	4ac0      	ldr	r2, [pc, #768]	; (8005170 <HAL_RCC_OscConfig+0xc58>)
 8004e6e:	f023 0301 	bic.w	r3, r3, #1
 8004e72:	6213      	str	r3, [r2, #32]
 8004e74:	4bbe      	ldr	r3, [pc, #760]	; (8005170 <HAL_RCC_OscConfig+0xc58>)
 8004e76:	6a1b      	ldr	r3, [r3, #32]
 8004e78:	4abd      	ldr	r2, [pc, #756]	; (8005170 <HAL_RCC_OscConfig+0xc58>)
 8004e7a:	f023 0304 	bic.w	r3, r3, #4
 8004e7e:	6213      	str	r3, [r2, #32]
 8004e80:	e020      	b.n	8004ec4 <HAL_RCC_OscConfig+0x9ac>
 8004e82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e86:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	68db      	ldr	r3, [r3, #12]
 8004e8e:	2b05      	cmp	r3, #5
 8004e90:	d10c      	bne.n	8004eac <HAL_RCC_OscConfig+0x994>
 8004e92:	4bb7      	ldr	r3, [pc, #732]	; (8005170 <HAL_RCC_OscConfig+0xc58>)
 8004e94:	6a1b      	ldr	r3, [r3, #32]
 8004e96:	4ab6      	ldr	r2, [pc, #728]	; (8005170 <HAL_RCC_OscConfig+0xc58>)
 8004e98:	f043 0304 	orr.w	r3, r3, #4
 8004e9c:	6213      	str	r3, [r2, #32]
 8004e9e:	4bb4      	ldr	r3, [pc, #720]	; (8005170 <HAL_RCC_OscConfig+0xc58>)
 8004ea0:	6a1b      	ldr	r3, [r3, #32]
 8004ea2:	4ab3      	ldr	r2, [pc, #716]	; (8005170 <HAL_RCC_OscConfig+0xc58>)
 8004ea4:	f043 0301 	orr.w	r3, r3, #1
 8004ea8:	6213      	str	r3, [r2, #32]
 8004eaa:	e00b      	b.n	8004ec4 <HAL_RCC_OscConfig+0x9ac>
 8004eac:	4bb0      	ldr	r3, [pc, #704]	; (8005170 <HAL_RCC_OscConfig+0xc58>)
 8004eae:	6a1b      	ldr	r3, [r3, #32]
 8004eb0:	4aaf      	ldr	r2, [pc, #700]	; (8005170 <HAL_RCC_OscConfig+0xc58>)
 8004eb2:	f023 0301 	bic.w	r3, r3, #1
 8004eb6:	6213      	str	r3, [r2, #32]
 8004eb8:	4bad      	ldr	r3, [pc, #692]	; (8005170 <HAL_RCC_OscConfig+0xc58>)
 8004eba:	6a1b      	ldr	r3, [r3, #32]
 8004ebc:	4aac      	ldr	r2, [pc, #688]	; (8005170 <HAL_RCC_OscConfig+0xc58>)
 8004ebe:	f023 0304 	bic.w	r3, r3, #4
 8004ec2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ec4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ec8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	68db      	ldr	r3, [r3, #12]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	f000 8081 	beq.w	8004fd8 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ed6:	f7fd fad1 	bl	800247c <HAL_GetTick>
 8004eda:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ede:	e00b      	b.n	8004ef8 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ee0:	f7fd facc 	bl	800247c <HAL_GetTick>
 8004ee4:	4602      	mov	r2, r0
 8004ee6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004eea:	1ad3      	subs	r3, r2, r3
 8004eec:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d901      	bls.n	8004ef8 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8004ef4:	2303      	movs	r3, #3
 8004ef6:	e345      	b.n	8005584 <HAL_RCC_OscConfig+0x106c>
 8004ef8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004efc:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004f00:	2202      	movs	r2, #2
 8004f02:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f08:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	fa93 f2a3 	rbit	r2, r3
 8004f12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f16:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8004f1a:	601a      	str	r2, [r3, #0]
 8004f1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f20:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8004f24:	2202      	movs	r2, #2
 8004f26:	601a      	str	r2, [r3, #0]
 8004f28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f2c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	fa93 f2a3 	rbit	r2, r3
 8004f36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f3a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8004f3e:	601a      	str	r2, [r3, #0]
  return result;
 8004f40:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f44:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8004f48:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f4a:	fab3 f383 	clz	r3, r3
 8004f4e:	b2db      	uxtb	r3, r3
 8004f50:	095b      	lsrs	r3, r3, #5
 8004f52:	b2db      	uxtb	r3, r3
 8004f54:	f043 0302 	orr.w	r3, r3, #2
 8004f58:	b2db      	uxtb	r3, r3
 8004f5a:	2b02      	cmp	r3, #2
 8004f5c:	d102      	bne.n	8004f64 <HAL_RCC_OscConfig+0xa4c>
 8004f5e:	4b84      	ldr	r3, [pc, #528]	; (8005170 <HAL_RCC_OscConfig+0xc58>)
 8004f60:	6a1b      	ldr	r3, [r3, #32]
 8004f62:	e013      	b.n	8004f8c <HAL_RCC_OscConfig+0xa74>
 8004f64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f68:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8004f6c:	2202      	movs	r2, #2
 8004f6e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f74:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	fa93 f2a3 	rbit	r2, r3
 8004f7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f82:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8004f86:	601a      	str	r2, [r3, #0]
 8004f88:	4b79      	ldr	r3, [pc, #484]	; (8005170 <HAL_RCC_OscConfig+0xc58>)
 8004f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f8c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004f90:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8004f94:	2102      	movs	r1, #2
 8004f96:	6011      	str	r1, [r2, #0]
 8004f98:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004f9c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8004fa0:	6812      	ldr	r2, [r2, #0]
 8004fa2:	fa92 f1a2 	rbit	r1, r2
 8004fa6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004faa:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8004fae:	6011      	str	r1, [r2, #0]
  return result;
 8004fb0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004fb4:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8004fb8:	6812      	ldr	r2, [r2, #0]
 8004fba:	fab2 f282 	clz	r2, r2
 8004fbe:	b2d2      	uxtb	r2, r2
 8004fc0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004fc4:	b2d2      	uxtb	r2, r2
 8004fc6:	f002 021f 	and.w	r2, r2, #31
 8004fca:	2101      	movs	r1, #1
 8004fcc:	fa01 f202 	lsl.w	r2, r1, r2
 8004fd0:	4013      	ands	r3, r2
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d084      	beq.n	8004ee0 <HAL_RCC_OscConfig+0x9c8>
 8004fd6:	e07f      	b.n	80050d8 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004fd8:	f7fd fa50 	bl	800247c <HAL_GetTick>
 8004fdc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004fe0:	e00b      	b.n	8004ffa <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004fe2:	f7fd fa4b 	bl	800247c <HAL_GetTick>
 8004fe6:	4602      	mov	r2, r0
 8004fe8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004fec:	1ad3      	subs	r3, r2, r3
 8004fee:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d901      	bls.n	8004ffa <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8004ff6:	2303      	movs	r3, #3
 8004ff8:	e2c4      	b.n	8005584 <HAL_RCC_OscConfig+0x106c>
 8004ffa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ffe:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8005002:	2202      	movs	r2, #2
 8005004:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005006:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800500a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	fa93 f2a3 	rbit	r2, r3
 8005014:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005018:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 800501c:	601a      	str	r2, [r3, #0]
 800501e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005022:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8005026:	2202      	movs	r2, #2
 8005028:	601a      	str	r2, [r3, #0]
 800502a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800502e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	fa93 f2a3 	rbit	r2, r3
 8005038:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800503c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8005040:	601a      	str	r2, [r3, #0]
  return result;
 8005042:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005046:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800504a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800504c:	fab3 f383 	clz	r3, r3
 8005050:	b2db      	uxtb	r3, r3
 8005052:	095b      	lsrs	r3, r3, #5
 8005054:	b2db      	uxtb	r3, r3
 8005056:	f043 0302 	orr.w	r3, r3, #2
 800505a:	b2db      	uxtb	r3, r3
 800505c:	2b02      	cmp	r3, #2
 800505e:	d102      	bne.n	8005066 <HAL_RCC_OscConfig+0xb4e>
 8005060:	4b43      	ldr	r3, [pc, #268]	; (8005170 <HAL_RCC_OscConfig+0xc58>)
 8005062:	6a1b      	ldr	r3, [r3, #32]
 8005064:	e013      	b.n	800508e <HAL_RCC_OscConfig+0xb76>
 8005066:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800506a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800506e:	2202      	movs	r2, #2
 8005070:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005072:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005076:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	fa93 f2a3 	rbit	r2, r3
 8005080:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005084:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8005088:	601a      	str	r2, [r3, #0]
 800508a:	4b39      	ldr	r3, [pc, #228]	; (8005170 <HAL_RCC_OscConfig+0xc58>)
 800508c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800508e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005092:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8005096:	2102      	movs	r1, #2
 8005098:	6011      	str	r1, [r2, #0]
 800509a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800509e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80050a2:	6812      	ldr	r2, [r2, #0]
 80050a4:	fa92 f1a2 	rbit	r1, r2
 80050a8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80050ac:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80050b0:	6011      	str	r1, [r2, #0]
  return result;
 80050b2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80050b6:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80050ba:	6812      	ldr	r2, [r2, #0]
 80050bc:	fab2 f282 	clz	r2, r2
 80050c0:	b2d2      	uxtb	r2, r2
 80050c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050c6:	b2d2      	uxtb	r2, r2
 80050c8:	f002 021f 	and.w	r2, r2, #31
 80050cc:	2101      	movs	r1, #1
 80050ce:	fa01 f202 	lsl.w	r2, r1, r2
 80050d2:	4013      	ands	r3, r2
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d184      	bne.n	8004fe2 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80050d8:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80050dc:	2b01      	cmp	r3, #1
 80050de:	d105      	bne.n	80050ec <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050e0:	4b23      	ldr	r3, [pc, #140]	; (8005170 <HAL_RCC_OscConfig+0xc58>)
 80050e2:	69db      	ldr	r3, [r3, #28]
 80050e4:	4a22      	ldr	r2, [pc, #136]	; (8005170 <HAL_RCC_OscConfig+0xc58>)
 80050e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050ea:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80050ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050f0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	69db      	ldr	r3, [r3, #28]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	f000 8242 	beq.w	8005582 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80050fe:	4b1c      	ldr	r3, [pc, #112]	; (8005170 <HAL_RCC_OscConfig+0xc58>)
 8005100:	685b      	ldr	r3, [r3, #4]
 8005102:	f003 030c 	and.w	r3, r3, #12
 8005106:	2b08      	cmp	r3, #8
 8005108:	f000 8213 	beq.w	8005532 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800510c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005110:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	69db      	ldr	r3, [r3, #28]
 8005118:	2b02      	cmp	r3, #2
 800511a:	f040 8162 	bne.w	80053e2 <HAL_RCC_OscConfig+0xeca>
 800511e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005122:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8005126:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800512a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800512c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005130:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	fa93 f2a3 	rbit	r2, r3
 800513a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800513e:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8005142:	601a      	str	r2, [r3, #0]
  return result;
 8005144:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005148:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800514c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800514e:	fab3 f383 	clz	r3, r3
 8005152:	b2db      	uxtb	r3, r3
 8005154:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005158:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800515c:	009b      	lsls	r3, r3, #2
 800515e:	461a      	mov	r2, r3
 8005160:	2300      	movs	r3, #0
 8005162:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005164:	f7fd f98a 	bl	800247c <HAL_GetTick>
 8005168:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800516c:	e00c      	b.n	8005188 <HAL_RCC_OscConfig+0xc70>
 800516e:	bf00      	nop
 8005170:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005174:	f7fd f982 	bl	800247c <HAL_GetTick>
 8005178:	4602      	mov	r2, r0
 800517a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800517e:	1ad3      	subs	r3, r2, r3
 8005180:	2b02      	cmp	r3, #2
 8005182:	d901      	bls.n	8005188 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8005184:	2303      	movs	r3, #3
 8005186:	e1fd      	b.n	8005584 <HAL_RCC_OscConfig+0x106c>
 8005188:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800518c:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005190:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005194:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005196:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800519a:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	fa93 f2a3 	rbit	r2, r3
 80051a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051a8:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80051ac:	601a      	str	r2, [r3, #0]
  return result;
 80051ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051b2:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80051b6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051b8:	fab3 f383 	clz	r3, r3
 80051bc:	b2db      	uxtb	r3, r3
 80051be:	095b      	lsrs	r3, r3, #5
 80051c0:	b2db      	uxtb	r3, r3
 80051c2:	f043 0301 	orr.w	r3, r3, #1
 80051c6:	b2db      	uxtb	r3, r3
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	d102      	bne.n	80051d2 <HAL_RCC_OscConfig+0xcba>
 80051cc:	4bb0      	ldr	r3, [pc, #704]	; (8005490 <HAL_RCC_OscConfig+0xf78>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	e027      	b.n	8005222 <HAL_RCC_OscConfig+0xd0a>
 80051d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051d6:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80051da:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80051de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051e4:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	fa93 f2a3 	rbit	r2, r3
 80051ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051f2:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80051f6:	601a      	str	r2, [r3, #0]
 80051f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051fc:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8005200:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005204:	601a      	str	r2, [r3, #0]
 8005206:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800520a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	fa93 f2a3 	rbit	r2, r3
 8005214:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005218:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800521c:	601a      	str	r2, [r3, #0]
 800521e:	4b9c      	ldr	r3, [pc, #624]	; (8005490 <HAL_RCC_OscConfig+0xf78>)
 8005220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005222:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005226:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800522a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800522e:	6011      	str	r1, [r2, #0]
 8005230:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005234:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8005238:	6812      	ldr	r2, [r2, #0]
 800523a:	fa92 f1a2 	rbit	r1, r2
 800523e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005242:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8005246:	6011      	str	r1, [r2, #0]
  return result;
 8005248:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800524c:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8005250:	6812      	ldr	r2, [r2, #0]
 8005252:	fab2 f282 	clz	r2, r2
 8005256:	b2d2      	uxtb	r2, r2
 8005258:	f042 0220 	orr.w	r2, r2, #32
 800525c:	b2d2      	uxtb	r2, r2
 800525e:	f002 021f 	and.w	r2, r2, #31
 8005262:	2101      	movs	r1, #1
 8005264:	fa01 f202 	lsl.w	r2, r1, r2
 8005268:	4013      	ands	r3, r2
 800526a:	2b00      	cmp	r3, #0
 800526c:	d182      	bne.n	8005174 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800526e:	4b88      	ldr	r3, [pc, #544]	; (8005490 <HAL_RCC_OscConfig+0xf78>)
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005276:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800527a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005282:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005286:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	6a1b      	ldr	r3, [r3, #32]
 800528e:	430b      	orrs	r3, r1
 8005290:	497f      	ldr	r1, [pc, #508]	; (8005490 <HAL_RCC_OscConfig+0xf78>)
 8005292:	4313      	orrs	r3, r2
 8005294:	604b      	str	r3, [r1, #4]
 8005296:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800529a:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800529e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80052a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052a8:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	fa93 f2a3 	rbit	r2, r3
 80052b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052b6:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80052ba:	601a      	str	r2, [r3, #0]
  return result;
 80052bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052c0:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80052c4:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80052c6:	fab3 f383 	clz	r3, r3
 80052ca:	b2db      	uxtb	r3, r3
 80052cc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80052d0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80052d4:	009b      	lsls	r3, r3, #2
 80052d6:	461a      	mov	r2, r3
 80052d8:	2301      	movs	r3, #1
 80052da:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052dc:	f7fd f8ce 	bl	800247c <HAL_GetTick>
 80052e0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80052e4:	e009      	b.n	80052fa <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80052e6:	f7fd f8c9 	bl	800247c <HAL_GetTick>
 80052ea:	4602      	mov	r2, r0
 80052ec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80052f0:	1ad3      	subs	r3, r2, r3
 80052f2:	2b02      	cmp	r3, #2
 80052f4:	d901      	bls.n	80052fa <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80052f6:	2303      	movs	r3, #3
 80052f8:	e144      	b.n	8005584 <HAL_RCC_OscConfig+0x106c>
 80052fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80052fe:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8005302:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005306:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005308:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800530c:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	fa93 f2a3 	rbit	r2, r3
 8005316:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800531a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800531e:	601a      	str	r2, [r3, #0]
  return result;
 8005320:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005324:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8005328:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800532a:	fab3 f383 	clz	r3, r3
 800532e:	b2db      	uxtb	r3, r3
 8005330:	095b      	lsrs	r3, r3, #5
 8005332:	b2db      	uxtb	r3, r3
 8005334:	f043 0301 	orr.w	r3, r3, #1
 8005338:	b2db      	uxtb	r3, r3
 800533a:	2b01      	cmp	r3, #1
 800533c:	d102      	bne.n	8005344 <HAL_RCC_OscConfig+0xe2c>
 800533e:	4b54      	ldr	r3, [pc, #336]	; (8005490 <HAL_RCC_OscConfig+0xf78>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	e027      	b.n	8005394 <HAL_RCC_OscConfig+0xe7c>
 8005344:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005348:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800534c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005350:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005352:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005356:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	fa93 f2a3 	rbit	r2, r3
 8005360:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005364:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8005368:	601a      	str	r2, [r3, #0]
 800536a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800536e:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8005372:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005376:	601a      	str	r2, [r3, #0]
 8005378:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800537c:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	fa93 f2a3 	rbit	r2, r3
 8005386:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800538a:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800538e:	601a      	str	r2, [r3, #0]
 8005390:	4b3f      	ldr	r3, [pc, #252]	; (8005490 <HAL_RCC_OscConfig+0xf78>)
 8005392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005394:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005398:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800539c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80053a0:	6011      	str	r1, [r2, #0]
 80053a2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80053a6:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80053aa:	6812      	ldr	r2, [r2, #0]
 80053ac:	fa92 f1a2 	rbit	r1, r2
 80053b0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80053b4:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80053b8:	6011      	str	r1, [r2, #0]
  return result;
 80053ba:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80053be:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80053c2:	6812      	ldr	r2, [r2, #0]
 80053c4:	fab2 f282 	clz	r2, r2
 80053c8:	b2d2      	uxtb	r2, r2
 80053ca:	f042 0220 	orr.w	r2, r2, #32
 80053ce:	b2d2      	uxtb	r2, r2
 80053d0:	f002 021f 	and.w	r2, r2, #31
 80053d4:	2101      	movs	r1, #1
 80053d6:	fa01 f202 	lsl.w	r2, r1, r2
 80053da:	4013      	ands	r3, r2
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d082      	beq.n	80052e6 <HAL_RCC_OscConfig+0xdce>
 80053e0:	e0cf      	b.n	8005582 <HAL_RCC_OscConfig+0x106a>
 80053e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053e6:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80053ea:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80053ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80053f4:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	fa93 f2a3 	rbit	r2, r3
 80053fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005402:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8005406:	601a      	str	r2, [r3, #0]
  return result;
 8005408:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800540c:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8005410:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005412:	fab3 f383 	clz	r3, r3
 8005416:	b2db      	uxtb	r3, r3
 8005418:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800541c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005420:	009b      	lsls	r3, r3, #2
 8005422:	461a      	mov	r2, r3
 8005424:	2300      	movs	r3, #0
 8005426:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005428:	f7fd f828 	bl	800247c <HAL_GetTick>
 800542c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005430:	e009      	b.n	8005446 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005432:	f7fd f823 	bl	800247c <HAL_GetTick>
 8005436:	4602      	mov	r2, r0
 8005438:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800543c:	1ad3      	subs	r3, r2, r3
 800543e:	2b02      	cmp	r3, #2
 8005440:	d901      	bls.n	8005446 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8005442:	2303      	movs	r3, #3
 8005444:	e09e      	b.n	8005584 <HAL_RCC_OscConfig+0x106c>
 8005446:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800544a:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800544e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005452:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005454:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005458:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	fa93 f2a3 	rbit	r2, r3
 8005462:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005466:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800546a:	601a      	str	r2, [r3, #0]
  return result;
 800546c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005470:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005474:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005476:	fab3 f383 	clz	r3, r3
 800547a:	b2db      	uxtb	r3, r3
 800547c:	095b      	lsrs	r3, r3, #5
 800547e:	b2db      	uxtb	r3, r3
 8005480:	f043 0301 	orr.w	r3, r3, #1
 8005484:	b2db      	uxtb	r3, r3
 8005486:	2b01      	cmp	r3, #1
 8005488:	d104      	bne.n	8005494 <HAL_RCC_OscConfig+0xf7c>
 800548a:	4b01      	ldr	r3, [pc, #4]	; (8005490 <HAL_RCC_OscConfig+0xf78>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	e029      	b.n	80054e4 <HAL_RCC_OscConfig+0xfcc>
 8005490:	40021000 	.word	0x40021000
 8005494:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005498:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800549c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80054a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054a6:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	fa93 f2a3 	rbit	r2, r3
 80054b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054b4:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80054b8:	601a      	str	r2, [r3, #0]
 80054ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054be:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80054c2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80054c6:	601a      	str	r2, [r3, #0]
 80054c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054cc:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	fa93 f2a3 	rbit	r2, r3
 80054d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80054da:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80054de:	601a      	str	r2, [r3, #0]
 80054e0:	4b2b      	ldr	r3, [pc, #172]	; (8005590 <HAL_RCC_OscConfig+0x1078>)
 80054e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054e4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80054e8:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80054ec:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80054f0:	6011      	str	r1, [r2, #0]
 80054f2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80054f6:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80054fa:	6812      	ldr	r2, [r2, #0]
 80054fc:	fa92 f1a2 	rbit	r1, r2
 8005500:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005504:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8005508:	6011      	str	r1, [r2, #0]
  return result;
 800550a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800550e:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8005512:	6812      	ldr	r2, [r2, #0]
 8005514:	fab2 f282 	clz	r2, r2
 8005518:	b2d2      	uxtb	r2, r2
 800551a:	f042 0220 	orr.w	r2, r2, #32
 800551e:	b2d2      	uxtb	r2, r2
 8005520:	f002 021f 	and.w	r2, r2, #31
 8005524:	2101      	movs	r1, #1
 8005526:	fa01 f202 	lsl.w	r2, r1, r2
 800552a:	4013      	ands	r3, r2
 800552c:	2b00      	cmp	r3, #0
 800552e:	d180      	bne.n	8005432 <HAL_RCC_OscConfig+0xf1a>
 8005530:	e027      	b.n	8005582 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005532:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005536:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	69db      	ldr	r3, [r3, #28]
 800553e:	2b01      	cmp	r3, #1
 8005540:	d101      	bne.n	8005546 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8005542:	2301      	movs	r3, #1
 8005544:	e01e      	b.n	8005584 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005546:	4b12      	ldr	r3, [pc, #72]	; (8005590 <HAL_RCC_OscConfig+0x1078>)
 8005548:	685b      	ldr	r3, [r3, #4]
 800554a:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800554e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005552:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005556:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800555a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	6a1b      	ldr	r3, [r3, #32]
 8005562:	429a      	cmp	r2, r3
 8005564:	d10b      	bne.n	800557e <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8005566:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800556a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800556e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005572:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800557a:	429a      	cmp	r2, r3
 800557c:	d001      	beq.n	8005582 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	e000      	b.n	8005584 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8005582:	2300      	movs	r3, #0
}
 8005584:	4618      	mov	r0, r3
 8005586:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}
 800558e:	bf00      	nop
 8005590:	40021000 	.word	0x40021000

08005594 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b09e      	sub	sp, #120	; 0x78
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
 800559c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800559e:	2300      	movs	r3, #0
 80055a0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d101      	bne.n	80055ac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80055a8:	2301      	movs	r3, #1
 80055aa:	e162      	b.n	8005872 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80055ac:	4b90      	ldr	r3, [pc, #576]	; (80057f0 <HAL_RCC_ClockConfig+0x25c>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f003 0307 	and.w	r3, r3, #7
 80055b4:	683a      	ldr	r2, [r7, #0]
 80055b6:	429a      	cmp	r2, r3
 80055b8:	d910      	bls.n	80055dc <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055ba:	4b8d      	ldr	r3, [pc, #564]	; (80057f0 <HAL_RCC_ClockConfig+0x25c>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f023 0207 	bic.w	r2, r3, #7
 80055c2:	498b      	ldr	r1, [pc, #556]	; (80057f0 <HAL_RCC_ClockConfig+0x25c>)
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	4313      	orrs	r3, r2
 80055c8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80055ca:	4b89      	ldr	r3, [pc, #548]	; (80057f0 <HAL_RCC_ClockConfig+0x25c>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f003 0307 	and.w	r3, r3, #7
 80055d2:	683a      	ldr	r2, [r7, #0]
 80055d4:	429a      	cmp	r2, r3
 80055d6:	d001      	beq.n	80055dc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80055d8:	2301      	movs	r3, #1
 80055da:	e14a      	b.n	8005872 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f003 0302 	and.w	r3, r3, #2
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d008      	beq.n	80055fa <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055e8:	4b82      	ldr	r3, [pc, #520]	; (80057f4 <HAL_RCC_ClockConfig+0x260>)
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	689b      	ldr	r3, [r3, #8]
 80055f4:	497f      	ldr	r1, [pc, #508]	; (80057f4 <HAL_RCC_ClockConfig+0x260>)
 80055f6:	4313      	orrs	r3, r2
 80055f8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f003 0301 	and.w	r3, r3, #1
 8005602:	2b00      	cmp	r3, #0
 8005604:	f000 80dc 	beq.w	80057c0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	2b01      	cmp	r3, #1
 800560e:	d13c      	bne.n	800568a <HAL_RCC_ClockConfig+0xf6>
 8005610:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005614:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005616:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005618:	fa93 f3a3 	rbit	r3, r3
 800561c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800561e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005620:	fab3 f383 	clz	r3, r3
 8005624:	b2db      	uxtb	r3, r3
 8005626:	095b      	lsrs	r3, r3, #5
 8005628:	b2db      	uxtb	r3, r3
 800562a:	f043 0301 	orr.w	r3, r3, #1
 800562e:	b2db      	uxtb	r3, r3
 8005630:	2b01      	cmp	r3, #1
 8005632:	d102      	bne.n	800563a <HAL_RCC_ClockConfig+0xa6>
 8005634:	4b6f      	ldr	r3, [pc, #444]	; (80057f4 <HAL_RCC_ClockConfig+0x260>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	e00f      	b.n	800565a <HAL_RCC_ClockConfig+0xc6>
 800563a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800563e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005640:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005642:	fa93 f3a3 	rbit	r3, r3
 8005646:	667b      	str	r3, [r7, #100]	; 0x64
 8005648:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800564c:	663b      	str	r3, [r7, #96]	; 0x60
 800564e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005650:	fa93 f3a3 	rbit	r3, r3
 8005654:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005656:	4b67      	ldr	r3, [pc, #412]	; (80057f4 <HAL_RCC_ClockConfig+0x260>)
 8005658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800565a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800565e:	65ba      	str	r2, [r7, #88]	; 0x58
 8005660:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005662:	fa92 f2a2 	rbit	r2, r2
 8005666:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005668:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800566a:	fab2 f282 	clz	r2, r2
 800566e:	b2d2      	uxtb	r2, r2
 8005670:	f042 0220 	orr.w	r2, r2, #32
 8005674:	b2d2      	uxtb	r2, r2
 8005676:	f002 021f 	and.w	r2, r2, #31
 800567a:	2101      	movs	r1, #1
 800567c:	fa01 f202 	lsl.w	r2, r1, r2
 8005680:	4013      	ands	r3, r2
 8005682:	2b00      	cmp	r3, #0
 8005684:	d17b      	bne.n	800577e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	e0f3      	b.n	8005872 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	2b02      	cmp	r3, #2
 8005690:	d13c      	bne.n	800570c <HAL_RCC_ClockConfig+0x178>
 8005692:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005696:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005698:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800569a:	fa93 f3a3 	rbit	r3, r3
 800569e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80056a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056a2:	fab3 f383 	clz	r3, r3
 80056a6:	b2db      	uxtb	r3, r3
 80056a8:	095b      	lsrs	r3, r3, #5
 80056aa:	b2db      	uxtb	r3, r3
 80056ac:	f043 0301 	orr.w	r3, r3, #1
 80056b0:	b2db      	uxtb	r3, r3
 80056b2:	2b01      	cmp	r3, #1
 80056b4:	d102      	bne.n	80056bc <HAL_RCC_ClockConfig+0x128>
 80056b6:	4b4f      	ldr	r3, [pc, #316]	; (80057f4 <HAL_RCC_ClockConfig+0x260>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	e00f      	b.n	80056dc <HAL_RCC_ClockConfig+0x148>
 80056bc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80056c0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80056c4:	fa93 f3a3 	rbit	r3, r3
 80056c8:	647b      	str	r3, [r7, #68]	; 0x44
 80056ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80056ce:	643b      	str	r3, [r7, #64]	; 0x40
 80056d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056d2:	fa93 f3a3 	rbit	r3, r3
 80056d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80056d8:	4b46      	ldr	r3, [pc, #280]	; (80057f4 <HAL_RCC_ClockConfig+0x260>)
 80056da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056dc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80056e0:	63ba      	str	r2, [r7, #56]	; 0x38
 80056e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80056e4:	fa92 f2a2 	rbit	r2, r2
 80056e8:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80056ea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80056ec:	fab2 f282 	clz	r2, r2
 80056f0:	b2d2      	uxtb	r2, r2
 80056f2:	f042 0220 	orr.w	r2, r2, #32
 80056f6:	b2d2      	uxtb	r2, r2
 80056f8:	f002 021f 	and.w	r2, r2, #31
 80056fc:	2101      	movs	r1, #1
 80056fe:	fa01 f202 	lsl.w	r2, r1, r2
 8005702:	4013      	ands	r3, r2
 8005704:	2b00      	cmp	r3, #0
 8005706:	d13a      	bne.n	800577e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005708:	2301      	movs	r3, #1
 800570a:	e0b2      	b.n	8005872 <HAL_RCC_ClockConfig+0x2de>
 800570c:	2302      	movs	r3, #2
 800570e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005710:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005712:	fa93 f3a3 	rbit	r3, r3
 8005716:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005718:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800571a:	fab3 f383 	clz	r3, r3
 800571e:	b2db      	uxtb	r3, r3
 8005720:	095b      	lsrs	r3, r3, #5
 8005722:	b2db      	uxtb	r3, r3
 8005724:	f043 0301 	orr.w	r3, r3, #1
 8005728:	b2db      	uxtb	r3, r3
 800572a:	2b01      	cmp	r3, #1
 800572c:	d102      	bne.n	8005734 <HAL_RCC_ClockConfig+0x1a0>
 800572e:	4b31      	ldr	r3, [pc, #196]	; (80057f4 <HAL_RCC_ClockConfig+0x260>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	e00d      	b.n	8005750 <HAL_RCC_ClockConfig+0x1bc>
 8005734:	2302      	movs	r3, #2
 8005736:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800573a:	fa93 f3a3 	rbit	r3, r3
 800573e:	627b      	str	r3, [r7, #36]	; 0x24
 8005740:	2302      	movs	r3, #2
 8005742:	623b      	str	r3, [r7, #32]
 8005744:	6a3b      	ldr	r3, [r7, #32]
 8005746:	fa93 f3a3 	rbit	r3, r3
 800574a:	61fb      	str	r3, [r7, #28]
 800574c:	4b29      	ldr	r3, [pc, #164]	; (80057f4 <HAL_RCC_ClockConfig+0x260>)
 800574e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005750:	2202      	movs	r2, #2
 8005752:	61ba      	str	r2, [r7, #24]
 8005754:	69ba      	ldr	r2, [r7, #24]
 8005756:	fa92 f2a2 	rbit	r2, r2
 800575a:	617a      	str	r2, [r7, #20]
  return result;
 800575c:	697a      	ldr	r2, [r7, #20]
 800575e:	fab2 f282 	clz	r2, r2
 8005762:	b2d2      	uxtb	r2, r2
 8005764:	f042 0220 	orr.w	r2, r2, #32
 8005768:	b2d2      	uxtb	r2, r2
 800576a:	f002 021f 	and.w	r2, r2, #31
 800576e:	2101      	movs	r1, #1
 8005770:	fa01 f202 	lsl.w	r2, r1, r2
 8005774:	4013      	ands	r3, r2
 8005776:	2b00      	cmp	r3, #0
 8005778:	d101      	bne.n	800577e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800577a:	2301      	movs	r3, #1
 800577c:	e079      	b.n	8005872 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800577e:	4b1d      	ldr	r3, [pc, #116]	; (80057f4 <HAL_RCC_ClockConfig+0x260>)
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	f023 0203 	bic.w	r2, r3, #3
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	491a      	ldr	r1, [pc, #104]	; (80057f4 <HAL_RCC_ClockConfig+0x260>)
 800578c:	4313      	orrs	r3, r2
 800578e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005790:	f7fc fe74 	bl	800247c <HAL_GetTick>
 8005794:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005796:	e00a      	b.n	80057ae <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005798:	f7fc fe70 	bl	800247c <HAL_GetTick>
 800579c:	4602      	mov	r2, r0
 800579e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80057a0:	1ad3      	subs	r3, r2, r3
 80057a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d901      	bls.n	80057ae <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80057aa:	2303      	movs	r3, #3
 80057ac:	e061      	b.n	8005872 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057ae:	4b11      	ldr	r3, [pc, #68]	; (80057f4 <HAL_RCC_ClockConfig+0x260>)
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	f003 020c 	and.w	r2, r3, #12
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	009b      	lsls	r3, r3, #2
 80057bc:	429a      	cmp	r2, r3
 80057be:	d1eb      	bne.n	8005798 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80057c0:	4b0b      	ldr	r3, [pc, #44]	; (80057f0 <HAL_RCC_ClockConfig+0x25c>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f003 0307 	and.w	r3, r3, #7
 80057c8:	683a      	ldr	r2, [r7, #0]
 80057ca:	429a      	cmp	r2, r3
 80057cc:	d214      	bcs.n	80057f8 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057ce:	4b08      	ldr	r3, [pc, #32]	; (80057f0 <HAL_RCC_ClockConfig+0x25c>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f023 0207 	bic.w	r2, r3, #7
 80057d6:	4906      	ldr	r1, [pc, #24]	; (80057f0 <HAL_RCC_ClockConfig+0x25c>)
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	4313      	orrs	r3, r2
 80057dc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057de:	4b04      	ldr	r3, [pc, #16]	; (80057f0 <HAL_RCC_ClockConfig+0x25c>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f003 0307 	and.w	r3, r3, #7
 80057e6:	683a      	ldr	r2, [r7, #0]
 80057e8:	429a      	cmp	r2, r3
 80057ea:	d005      	beq.n	80057f8 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80057ec:	2301      	movs	r3, #1
 80057ee:	e040      	b.n	8005872 <HAL_RCC_ClockConfig+0x2de>
 80057f0:	40022000 	.word	0x40022000
 80057f4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f003 0304 	and.w	r3, r3, #4
 8005800:	2b00      	cmp	r3, #0
 8005802:	d008      	beq.n	8005816 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005804:	4b1d      	ldr	r3, [pc, #116]	; (800587c <HAL_RCC_ClockConfig+0x2e8>)
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	68db      	ldr	r3, [r3, #12]
 8005810:	491a      	ldr	r1, [pc, #104]	; (800587c <HAL_RCC_ClockConfig+0x2e8>)
 8005812:	4313      	orrs	r3, r2
 8005814:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f003 0308 	and.w	r3, r3, #8
 800581e:	2b00      	cmp	r3, #0
 8005820:	d009      	beq.n	8005836 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005822:	4b16      	ldr	r3, [pc, #88]	; (800587c <HAL_RCC_ClockConfig+0x2e8>)
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	691b      	ldr	r3, [r3, #16]
 800582e:	00db      	lsls	r3, r3, #3
 8005830:	4912      	ldr	r1, [pc, #72]	; (800587c <HAL_RCC_ClockConfig+0x2e8>)
 8005832:	4313      	orrs	r3, r2
 8005834:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005836:	f000 f829 	bl	800588c <HAL_RCC_GetSysClockFreq>
 800583a:	4601      	mov	r1, r0
 800583c:	4b0f      	ldr	r3, [pc, #60]	; (800587c <HAL_RCC_ClockConfig+0x2e8>)
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005844:	22f0      	movs	r2, #240	; 0xf0
 8005846:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005848:	693a      	ldr	r2, [r7, #16]
 800584a:	fa92 f2a2 	rbit	r2, r2
 800584e:	60fa      	str	r2, [r7, #12]
  return result;
 8005850:	68fa      	ldr	r2, [r7, #12]
 8005852:	fab2 f282 	clz	r2, r2
 8005856:	b2d2      	uxtb	r2, r2
 8005858:	40d3      	lsrs	r3, r2
 800585a:	4a09      	ldr	r2, [pc, #36]	; (8005880 <HAL_RCC_ClockConfig+0x2ec>)
 800585c:	5cd3      	ldrb	r3, [r2, r3]
 800585e:	fa21 f303 	lsr.w	r3, r1, r3
 8005862:	4a08      	ldr	r2, [pc, #32]	; (8005884 <HAL_RCC_ClockConfig+0x2f0>)
 8005864:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005866:	4b08      	ldr	r3, [pc, #32]	; (8005888 <HAL_RCC_ClockConfig+0x2f4>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4618      	mov	r0, r3
 800586c:	f7fc fdc2 	bl	80023f4 <HAL_InitTick>
  
  return HAL_OK;
 8005870:	2300      	movs	r3, #0
}
 8005872:	4618      	mov	r0, r3
 8005874:	3778      	adds	r7, #120	; 0x78
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}
 800587a:	bf00      	nop
 800587c:	40021000 	.word	0x40021000
 8005880:	08007f1c 	.word	0x08007f1c
 8005884:	20000000 	.word	0x20000000
 8005888:	20000004 	.word	0x20000004

0800588c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800588c:	b480      	push	{r7}
 800588e:	b08b      	sub	sp, #44	; 0x2c
 8005890:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005892:	2300      	movs	r3, #0
 8005894:	61fb      	str	r3, [r7, #28]
 8005896:	2300      	movs	r3, #0
 8005898:	61bb      	str	r3, [r7, #24]
 800589a:	2300      	movs	r3, #0
 800589c:	627b      	str	r3, [r7, #36]	; 0x24
 800589e:	2300      	movs	r3, #0
 80058a0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80058a2:	2300      	movs	r3, #0
 80058a4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80058a6:	4b29      	ldr	r3, [pc, #164]	; (800594c <HAL_RCC_GetSysClockFreq+0xc0>)
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80058ac:	69fb      	ldr	r3, [r7, #28]
 80058ae:	f003 030c 	and.w	r3, r3, #12
 80058b2:	2b04      	cmp	r3, #4
 80058b4:	d002      	beq.n	80058bc <HAL_RCC_GetSysClockFreq+0x30>
 80058b6:	2b08      	cmp	r3, #8
 80058b8:	d003      	beq.n	80058c2 <HAL_RCC_GetSysClockFreq+0x36>
 80058ba:	e03c      	b.n	8005936 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80058bc:	4b24      	ldr	r3, [pc, #144]	; (8005950 <HAL_RCC_GetSysClockFreq+0xc4>)
 80058be:	623b      	str	r3, [r7, #32]
      break;
 80058c0:	e03c      	b.n	800593c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80058c2:	69fb      	ldr	r3, [r7, #28]
 80058c4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80058c8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80058cc:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058ce:	68ba      	ldr	r2, [r7, #8]
 80058d0:	fa92 f2a2 	rbit	r2, r2
 80058d4:	607a      	str	r2, [r7, #4]
  return result;
 80058d6:	687a      	ldr	r2, [r7, #4]
 80058d8:	fab2 f282 	clz	r2, r2
 80058dc:	b2d2      	uxtb	r2, r2
 80058de:	40d3      	lsrs	r3, r2
 80058e0:	4a1c      	ldr	r2, [pc, #112]	; (8005954 <HAL_RCC_GetSysClockFreq+0xc8>)
 80058e2:	5cd3      	ldrb	r3, [r2, r3]
 80058e4:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80058e6:	4b19      	ldr	r3, [pc, #100]	; (800594c <HAL_RCC_GetSysClockFreq+0xc0>)
 80058e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058ea:	f003 030f 	and.w	r3, r3, #15
 80058ee:	220f      	movs	r2, #15
 80058f0:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058f2:	693a      	ldr	r2, [r7, #16]
 80058f4:	fa92 f2a2 	rbit	r2, r2
 80058f8:	60fa      	str	r2, [r7, #12]
  return result;
 80058fa:	68fa      	ldr	r2, [r7, #12]
 80058fc:	fab2 f282 	clz	r2, r2
 8005900:	b2d2      	uxtb	r2, r2
 8005902:	40d3      	lsrs	r3, r2
 8005904:	4a14      	ldr	r2, [pc, #80]	; (8005958 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005906:	5cd3      	ldrb	r3, [r2, r3]
 8005908:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800590a:	69fb      	ldr	r3, [r7, #28]
 800590c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005910:	2b00      	cmp	r3, #0
 8005912:	d008      	beq.n	8005926 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005914:	4a0e      	ldr	r2, [pc, #56]	; (8005950 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005916:	69bb      	ldr	r3, [r7, #24]
 8005918:	fbb2 f2f3 	udiv	r2, r2, r3
 800591c:	697b      	ldr	r3, [r7, #20]
 800591e:	fb02 f303 	mul.w	r3, r2, r3
 8005922:	627b      	str	r3, [r7, #36]	; 0x24
 8005924:	e004      	b.n	8005930 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	4a0c      	ldr	r2, [pc, #48]	; (800595c <HAL_RCC_GetSysClockFreq+0xd0>)
 800592a:	fb02 f303 	mul.w	r3, r2, r3
 800592e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005932:	623b      	str	r3, [r7, #32]
      break;
 8005934:	e002      	b.n	800593c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005936:	4b06      	ldr	r3, [pc, #24]	; (8005950 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005938:	623b      	str	r3, [r7, #32]
      break;
 800593a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800593c:	6a3b      	ldr	r3, [r7, #32]
}
 800593e:	4618      	mov	r0, r3
 8005940:	372c      	adds	r7, #44	; 0x2c
 8005942:	46bd      	mov	sp, r7
 8005944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005948:	4770      	bx	lr
 800594a:	bf00      	nop
 800594c:	40021000 	.word	0x40021000
 8005950:	007a1200 	.word	0x007a1200
 8005954:	08007f2c 	.word	0x08007f2c
 8005958:	08007f3c 	.word	0x08007f3c
 800595c:	003d0900 	.word	0x003d0900

08005960 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b092      	sub	sp, #72	; 0x48
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005968:	2300      	movs	r3, #0
 800596a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800596c:	2300      	movs	r3, #0
 800596e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005970:	2300      	movs	r3, #0
 8005972:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800597e:	2b00      	cmp	r3, #0
 8005980:	f000 80cd 	beq.w	8005b1e <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005984:	4b86      	ldr	r3, [pc, #536]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005986:	69db      	ldr	r3, [r3, #28]
 8005988:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800598c:	2b00      	cmp	r3, #0
 800598e:	d10e      	bne.n	80059ae <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005990:	4b83      	ldr	r3, [pc, #524]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005992:	69db      	ldr	r3, [r3, #28]
 8005994:	4a82      	ldr	r2, [pc, #520]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005996:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800599a:	61d3      	str	r3, [r2, #28]
 800599c:	4b80      	ldr	r3, [pc, #512]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800599e:	69db      	ldr	r3, [r3, #28]
 80059a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059a4:	60bb      	str	r3, [r7, #8]
 80059a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80059a8:	2301      	movs	r3, #1
 80059aa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059ae:	4b7d      	ldr	r3, [pc, #500]	; (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d118      	bne.n	80059ec <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80059ba:	4b7a      	ldr	r3, [pc, #488]	; (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	4a79      	ldr	r2, [pc, #484]	; (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80059c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80059c4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80059c6:	f7fc fd59 	bl	800247c <HAL_GetTick>
 80059ca:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059cc:	e008      	b.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059ce:	f7fc fd55 	bl	800247c <HAL_GetTick>
 80059d2:	4602      	mov	r2, r0
 80059d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80059d6:	1ad3      	subs	r3, r2, r3
 80059d8:	2b64      	cmp	r3, #100	; 0x64
 80059da:	d901      	bls.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80059dc:	2303      	movs	r3, #3
 80059de:	e0db      	b.n	8005b98 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059e0:	4b70      	ldr	r3, [pc, #448]	; (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d0f0      	beq.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80059ec:	4b6c      	ldr	r3, [pc, #432]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80059ee:	6a1b      	ldr	r3, [r3, #32]
 80059f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059f4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80059f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d07d      	beq.n	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x198>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	685b      	ldr	r3, [r3, #4]
 8005a00:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a04:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005a06:	429a      	cmp	r2, r3
 8005a08:	d076      	beq.n	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005a0a:	4b65      	ldr	r3, [pc, #404]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005a0c:	6a1b      	ldr	r3, [r3, #32]
 8005a0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a12:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a14:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005a18:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a1c:	fa93 f3a3 	rbit	r3, r3
 8005a20:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005a22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005a24:	fab3 f383 	clz	r3, r3
 8005a28:	b2db      	uxtb	r3, r3
 8005a2a:	461a      	mov	r2, r3
 8005a2c:	4b5e      	ldr	r3, [pc, #376]	; (8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005a2e:	4413      	add	r3, r2
 8005a30:	009b      	lsls	r3, r3, #2
 8005a32:	461a      	mov	r2, r3
 8005a34:	2301      	movs	r3, #1
 8005a36:	6013      	str	r3, [r2, #0]
 8005a38:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005a3c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a40:	fa93 f3a3 	rbit	r3, r3
 8005a44:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005a46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005a48:	fab3 f383 	clz	r3, r3
 8005a4c:	b2db      	uxtb	r3, r3
 8005a4e:	461a      	mov	r2, r3
 8005a50:	4b55      	ldr	r3, [pc, #340]	; (8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005a52:	4413      	add	r3, r2
 8005a54:	009b      	lsls	r3, r3, #2
 8005a56:	461a      	mov	r2, r3
 8005a58:	2300      	movs	r3, #0
 8005a5a:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005a5c:	4a50      	ldr	r2, [pc, #320]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005a5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a60:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005a62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a64:	f003 0301 	and.w	r3, r3, #1
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d045      	beq.n	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a6c:	f7fc fd06 	bl	800247c <HAL_GetTick>
 8005a70:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a72:	e00a      	b.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a74:	f7fc fd02 	bl	800247c <HAL_GetTick>
 8005a78:	4602      	mov	r2, r0
 8005a7a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a7c:	1ad3      	subs	r3, r2, r3
 8005a7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d901      	bls.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8005a86:	2303      	movs	r3, #3
 8005a88:	e086      	b.n	8005b98 <HAL_RCCEx_PeriphCLKConfig+0x238>
 8005a8a:	2302      	movs	r3, #2
 8005a8c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a90:	fa93 f3a3 	rbit	r3, r3
 8005a94:	627b      	str	r3, [r7, #36]	; 0x24
 8005a96:	2302      	movs	r3, #2
 8005a98:	623b      	str	r3, [r7, #32]
 8005a9a:	6a3b      	ldr	r3, [r7, #32]
 8005a9c:	fa93 f3a3 	rbit	r3, r3
 8005aa0:	61fb      	str	r3, [r7, #28]
  return result;
 8005aa2:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005aa4:	fab3 f383 	clz	r3, r3
 8005aa8:	b2db      	uxtb	r3, r3
 8005aaa:	095b      	lsrs	r3, r3, #5
 8005aac:	b2db      	uxtb	r3, r3
 8005aae:	f043 0302 	orr.w	r3, r3, #2
 8005ab2:	b2db      	uxtb	r3, r3
 8005ab4:	2b02      	cmp	r3, #2
 8005ab6:	d102      	bne.n	8005abe <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005ab8:	4b39      	ldr	r3, [pc, #228]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005aba:	6a1b      	ldr	r3, [r3, #32]
 8005abc:	e007      	b.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8005abe:	2302      	movs	r3, #2
 8005ac0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ac2:	69bb      	ldr	r3, [r7, #24]
 8005ac4:	fa93 f3a3 	rbit	r3, r3
 8005ac8:	617b      	str	r3, [r7, #20]
 8005aca:	4b35      	ldr	r3, [pc, #212]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ace:	2202      	movs	r2, #2
 8005ad0:	613a      	str	r2, [r7, #16]
 8005ad2:	693a      	ldr	r2, [r7, #16]
 8005ad4:	fa92 f2a2 	rbit	r2, r2
 8005ad8:	60fa      	str	r2, [r7, #12]
  return result;
 8005ada:	68fa      	ldr	r2, [r7, #12]
 8005adc:	fab2 f282 	clz	r2, r2
 8005ae0:	b2d2      	uxtb	r2, r2
 8005ae2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ae6:	b2d2      	uxtb	r2, r2
 8005ae8:	f002 021f 	and.w	r2, r2, #31
 8005aec:	2101      	movs	r1, #1
 8005aee:	fa01 f202 	lsl.w	r2, r1, r2
 8005af2:	4013      	ands	r3, r2
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d0bd      	beq.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8005af8:	4b29      	ldr	r3, [pc, #164]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005afa:	6a1b      	ldr	r3, [r3, #32]
 8005afc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	4926      	ldr	r1, [pc, #152]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005b06:	4313      	orrs	r3, r2
 8005b08:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005b0a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d105      	bne.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b12:	4b23      	ldr	r3, [pc, #140]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005b14:	69db      	ldr	r3, [r3, #28]
 8005b16:	4a22      	ldr	r2, [pc, #136]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005b18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b1c:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f003 0301 	and.w	r3, r3, #1
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d008      	beq.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005b2a:	4b1d      	ldr	r3, [pc, #116]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b2e:	f023 0203 	bic.w	r2, r3, #3
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	689b      	ldr	r3, [r3, #8]
 8005b36:	491a      	ldr	r1, [pc, #104]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f003 0320 	and.w	r3, r3, #32
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d008      	beq.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b48:	4b15      	ldr	r3, [pc, #84]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b4c:	f023 0210 	bic.w	r2, r3, #16
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	68db      	ldr	r3, [r3, #12]
 8005b54:	4912      	ldr	r1, [pc, #72]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005b56:	4313      	orrs	r3, r2
 8005b58:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d008      	beq.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005b66:	4b0e      	ldr	r3, [pc, #56]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b6a:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	691b      	ldr	r3, [r3, #16]
 8005b72:	490b      	ldr	r1, [pc, #44]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005b74:	4313      	orrs	r3, r2
 8005b76:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d008      	beq.n	8005b96 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005b84:	4b06      	ldr	r3, [pc, #24]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b88:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	695b      	ldr	r3, [r3, #20]
 8005b90:	4903      	ldr	r1, [pc, #12]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005b92:	4313      	orrs	r3, r2
 8005b94:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005b96:	2300      	movs	r3, #0
}
 8005b98:	4618      	mov	r0, r3
 8005b9a:	3748      	adds	r7, #72	; 0x48
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	bd80      	pop	{r7, pc}
 8005ba0:	40021000 	.word	0x40021000
 8005ba4:	40007000 	.word	0x40007000
 8005ba8:	10908100 	.word	0x10908100

08005bac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b082      	sub	sp, #8
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d101      	bne.n	8005bbe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	e049      	b.n	8005c52 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bc4:	b2db      	uxtb	r3, r3
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d106      	bne.n	8005bd8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005bd2:	6878      	ldr	r0, [r7, #4]
 8005bd4:	f7fc fb12 	bl	80021fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2202      	movs	r2, #2
 8005bdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681a      	ldr	r2, [r3, #0]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	3304      	adds	r3, #4
 8005be8:	4619      	mov	r1, r3
 8005bea:	4610      	mov	r0, r2
 8005bec:	f000 fd9c 	bl	8006728 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2201      	movs	r2, #1
 8005c04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2201      	movs	r2, #1
 8005c14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2201      	movs	r2, #1
 8005c34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c50:	2300      	movs	r3, #0
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	3708      	adds	r7, #8
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd80      	pop	{r7, pc}
	...

08005c5c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b085      	sub	sp, #20
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c6a:	b2db      	uxtb	r3, r3
 8005c6c:	2b01      	cmp	r3, #1
 8005c6e:	d001      	beq.n	8005c74 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005c70:	2301      	movs	r3, #1
 8005c72:	e040      	b.n	8005cf6 <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2202      	movs	r2, #2
 8005c78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	68da      	ldr	r2, [r3, #12]
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f042 0201 	orr.w	r2, r2, #1
 8005c8a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4a1c      	ldr	r2, [pc, #112]	; (8005d04 <HAL_TIM_Base_Start_IT+0xa8>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d00e      	beq.n	8005cb4 <HAL_TIM_Base_Start_IT+0x58>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c9e:	d009      	beq.n	8005cb4 <HAL_TIM_Base_Start_IT+0x58>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	4a18      	ldr	r2, [pc, #96]	; (8005d08 <HAL_TIM_Base_Start_IT+0xac>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d004      	beq.n	8005cb4 <HAL_TIM_Base_Start_IT+0x58>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4a17      	ldr	r2, [pc, #92]	; (8005d0c <HAL_TIM_Base_Start_IT+0xb0>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d115      	bne.n	8005ce0 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	689a      	ldr	r2, [r3, #8]
 8005cba:	4b15      	ldr	r3, [pc, #84]	; (8005d10 <HAL_TIM_Base_Start_IT+0xb4>)
 8005cbc:	4013      	ands	r3, r2
 8005cbe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	2b06      	cmp	r3, #6
 8005cc4:	d015      	beq.n	8005cf2 <HAL_TIM_Base_Start_IT+0x96>
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ccc:	d011      	beq.n	8005cf2 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	681a      	ldr	r2, [r3, #0]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f042 0201 	orr.w	r2, r2, #1
 8005cdc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cde:	e008      	b.n	8005cf2 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	681a      	ldr	r2, [r3, #0]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f042 0201 	orr.w	r2, r2, #1
 8005cee:	601a      	str	r2, [r3, #0]
 8005cf0:	e000      	b.n	8005cf4 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cf2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005cf4:	2300      	movs	r3, #0
}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	3714      	adds	r7, #20
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d00:	4770      	bx	lr
 8005d02:	bf00      	nop
 8005d04:	40012c00 	.word	0x40012c00
 8005d08:	40000400 	.word	0x40000400
 8005d0c:	40014000 	.word	0x40014000
 8005d10:	00010007 	.word	0x00010007

08005d14 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b082      	sub	sp, #8
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d101      	bne.n	8005d26 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005d22:	2301      	movs	r3, #1
 8005d24:	e049      	b.n	8005dba <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d2c:	b2db      	uxtb	r3, r3
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d106      	bne.n	8005d40 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2200      	movs	r2, #0
 8005d36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	f7fc fa1e 	bl	800217c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2202      	movs	r2, #2
 8005d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681a      	ldr	r2, [r3, #0]
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	3304      	adds	r3, #4
 8005d50:	4619      	mov	r1, r3
 8005d52:	4610      	mov	r0, r2
 8005d54:	f000 fce8 	bl	8006728 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2201      	movs	r2, #1
 8005d64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2201      	movs	r2, #1
 8005d74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2201      	movs	r2, #1
 8005d94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2201      	movs	r2, #1
 8005da4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2201      	movs	r2, #1
 8005dac:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2201      	movs	r2, #1
 8005db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005db8:	2300      	movs	r3, #0
}
 8005dba:	4618      	mov	r0, r3
 8005dbc:	3708      	adds	r7, #8
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	bd80      	pop	{r7, pc}
	...

08005dc4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b084      	sub	sp, #16
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
 8005dcc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d109      	bne.n	8005de8 <HAL_TIM_PWM_Start+0x24>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005dda:	b2db      	uxtb	r3, r3
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	bf14      	ite	ne
 8005de0:	2301      	movne	r3, #1
 8005de2:	2300      	moveq	r3, #0
 8005de4:	b2db      	uxtb	r3, r3
 8005de6:	e03c      	b.n	8005e62 <HAL_TIM_PWM_Start+0x9e>
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	2b04      	cmp	r3, #4
 8005dec:	d109      	bne.n	8005e02 <HAL_TIM_PWM_Start+0x3e>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	2b01      	cmp	r3, #1
 8005df8:	bf14      	ite	ne
 8005dfa:	2301      	movne	r3, #1
 8005dfc:	2300      	moveq	r3, #0
 8005dfe:	b2db      	uxtb	r3, r3
 8005e00:	e02f      	b.n	8005e62 <HAL_TIM_PWM_Start+0x9e>
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	2b08      	cmp	r3, #8
 8005e06:	d109      	bne.n	8005e1c <HAL_TIM_PWM_Start+0x58>
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005e0e:	b2db      	uxtb	r3, r3
 8005e10:	2b01      	cmp	r3, #1
 8005e12:	bf14      	ite	ne
 8005e14:	2301      	movne	r3, #1
 8005e16:	2300      	moveq	r3, #0
 8005e18:	b2db      	uxtb	r3, r3
 8005e1a:	e022      	b.n	8005e62 <HAL_TIM_PWM_Start+0x9e>
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	2b0c      	cmp	r3, #12
 8005e20:	d109      	bne.n	8005e36 <HAL_TIM_PWM_Start+0x72>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e28:	b2db      	uxtb	r3, r3
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	bf14      	ite	ne
 8005e2e:	2301      	movne	r3, #1
 8005e30:	2300      	moveq	r3, #0
 8005e32:	b2db      	uxtb	r3, r3
 8005e34:	e015      	b.n	8005e62 <HAL_TIM_PWM_Start+0x9e>
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	2b10      	cmp	r3, #16
 8005e3a:	d109      	bne.n	8005e50 <HAL_TIM_PWM_Start+0x8c>
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005e42:	b2db      	uxtb	r3, r3
 8005e44:	2b01      	cmp	r3, #1
 8005e46:	bf14      	ite	ne
 8005e48:	2301      	movne	r3, #1
 8005e4a:	2300      	moveq	r3, #0
 8005e4c:	b2db      	uxtb	r3, r3
 8005e4e:	e008      	b.n	8005e62 <HAL_TIM_PWM_Start+0x9e>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005e56:	b2db      	uxtb	r3, r3
 8005e58:	2b01      	cmp	r3, #1
 8005e5a:	bf14      	ite	ne
 8005e5c:	2301      	movne	r3, #1
 8005e5e:	2300      	moveq	r3, #0
 8005e60:	b2db      	uxtb	r3, r3
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d001      	beq.n	8005e6a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005e66:	2301      	movs	r3, #1
 8005e68:	e088      	b.n	8005f7c <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d104      	bne.n	8005e7a <HAL_TIM_PWM_Start+0xb6>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2202      	movs	r2, #2
 8005e74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e78:	e023      	b.n	8005ec2 <HAL_TIM_PWM_Start+0xfe>
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	2b04      	cmp	r3, #4
 8005e7e:	d104      	bne.n	8005e8a <HAL_TIM_PWM_Start+0xc6>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2202      	movs	r2, #2
 8005e84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e88:	e01b      	b.n	8005ec2 <HAL_TIM_PWM_Start+0xfe>
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	2b08      	cmp	r3, #8
 8005e8e:	d104      	bne.n	8005e9a <HAL_TIM_PWM_Start+0xd6>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2202      	movs	r2, #2
 8005e94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e98:	e013      	b.n	8005ec2 <HAL_TIM_PWM_Start+0xfe>
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	2b0c      	cmp	r3, #12
 8005e9e:	d104      	bne.n	8005eaa <HAL_TIM_PWM_Start+0xe6>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2202      	movs	r2, #2
 8005ea4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005ea8:	e00b      	b.n	8005ec2 <HAL_TIM_PWM_Start+0xfe>
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	2b10      	cmp	r3, #16
 8005eae:	d104      	bne.n	8005eba <HAL_TIM_PWM_Start+0xf6>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2202      	movs	r2, #2
 8005eb4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005eb8:	e003      	b.n	8005ec2 <HAL_TIM_PWM_Start+0xfe>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2202      	movs	r2, #2
 8005ebe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	6839      	ldr	r1, [r7, #0]
 8005eca:	4618      	mov	r0, r3
 8005ecc:	f000 ff4a 	bl	8006d64 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	4a2b      	ldr	r2, [pc, #172]	; (8005f84 <HAL_TIM_PWM_Start+0x1c0>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d00e      	beq.n	8005ef8 <HAL_TIM_PWM_Start+0x134>
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	4a2a      	ldr	r2, [pc, #168]	; (8005f88 <HAL_TIM_PWM_Start+0x1c4>)
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d009      	beq.n	8005ef8 <HAL_TIM_PWM_Start+0x134>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4a28      	ldr	r2, [pc, #160]	; (8005f8c <HAL_TIM_PWM_Start+0x1c8>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d004      	beq.n	8005ef8 <HAL_TIM_PWM_Start+0x134>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4a27      	ldr	r2, [pc, #156]	; (8005f90 <HAL_TIM_PWM_Start+0x1cc>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d101      	bne.n	8005efc <HAL_TIM_PWM_Start+0x138>
 8005ef8:	2301      	movs	r3, #1
 8005efa:	e000      	b.n	8005efe <HAL_TIM_PWM_Start+0x13a>
 8005efc:	2300      	movs	r3, #0
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d007      	beq.n	8005f12 <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005f10:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4a1b      	ldr	r2, [pc, #108]	; (8005f84 <HAL_TIM_PWM_Start+0x1c0>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d00e      	beq.n	8005f3a <HAL_TIM_PWM_Start+0x176>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f24:	d009      	beq.n	8005f3a <HAL_TIM_PWM_Start+0x176>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	4a1a      	ldr	r2, [pc, #104]	; (8005f94 <HAL_TIM_PWM_Start+0x1d0>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d004      	beq.n	8005f3a <HAL_TIM_PWM_Start+0x176>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a14      	ldr	r2, [pc, #80]	; (8005f88 <HAL_TIM_PWM_Start+0x1c4>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d115      	bne.n	8005f66 <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	689a      	ldr	r2, [r3, #8]
 8005f40:	4b15      	ldr	r3, [pc, #84]	; (8005f98 <HAL_TIM_PWM_Start+0x1d4>)
 8005f42:	4013      	ands	r3, r2
 8005f44:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	2b06      	cmp	r3, #6
 8005f4a:	d015      	beq.n	8005f78 <HAL_TIM_PWM_Start+0x1b4>
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f52:	d011      	beq.n	8005f78 <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	681a      	ldr	r2, [r3, #0]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f042 0201 	orr.w	r2, r2, #1
 8005f62:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f64:	e008      	b.n	8005f78 <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	681a      	ldr	r2, [r3, #0]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f042 0201 	orr.w	r2, r2, #1
 8005f74:	601a      	str	r2, [r3, #0]
 8005f76:	e000      	b.n	8005f7a <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f78:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005f7a:	2300      	movs	r3, #0
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	3710      	adds	r7, #16
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bd80      	pop	{r7, pc}
 8005f84:	40012c00 	.word	0x40012c00
 8005f88:	40014000 	.word	0x40014000
 8005f8c:	40014400 	.word	0x40014400
 8005f90:	40014800 	.word	0x40014800
 8005f94:	40000400 	.word	0x40000400
 8005f98:	00010007 	.word	0x00010007

08005f9c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b082      	sub	sp, #8
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
 8005fa4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	2200      	movs	r2, #0
 8005fac:	6839      	ldr	r1, [r7, #0]
 8005fae:	4618      	mov	r0, r3
 8005fb0:	f000 fed8 	bl	8006d64 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	4a3b      	ldr	r2, [pc, #236]	; (80060a8 <HAL_TIM_PWM_Stop+0x10c>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d00e      	beq.n	8005fdc <HAL_TIM_PWM_Stop+0x40>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	4a3a      	ldr	r2, [pc, #232]	; (80060ac <HAL_TIM_PWM_Stop+0x110>)
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d009      	beq.n	8005fdc <HAL_TIM_PWM_Stop+0x40>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4a38      	ldr	r2, [pc, #224]	; (80060b0 <HAL_TIM_PWM_Stop+0x114>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d004      	beq.n	8005fdc <HAL_TIM_PWM_Stop+0x40>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	4a37      	ldr	r2, [pc, #220]	; (80060b4 <HAL_TIM_PWM_Stop+0x118>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d101      	bne.n	8005fe0 <HAL_TIM_PWM_Stop+0x44>
 8005fdc:	2301      	movs	r3, #1
 8005fde:	e000      	b.n	8005fe2 <HAL_TIM_PWM_Stop+0x46>
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d017      	beq.n	8006016 <HAL_TIM_PWM_Stop+0x7a>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	6a1a      	ldr	r2, [r3, #32]
 8005fec:	f241 1311 	movw	r3, #4369	; 0x1111
 8005ff0:	4013      	ands	r3, r2
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d10f      	bne.n	8006016 <HAL_TIM_PWM_Stop+0x7a>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	6a1a      	ldr	r2, [r3, #32]
 8005ffc:	f240 4344 	movw	r3, #1092	; 0x444
 8006000:	4013      	ands	r3, r2
 8006002:	2b00      	cmp	r3, #0
 8006004:	d107      	bne.n	8006016 <HAL_TIM_PWM_Stop+0x7a>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006014:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	6a1a      	ldr	r2, [r3, #32]
 800601c:	f241 1311 	movw	r3, #4369	; 0x1111
 8006020:	4013      	ands	r3, r2
 8006022:	2b00      	cmp	r3, #0
 8006024:	d10f      	bne.n	8006046 <HAL_TIM_PWM_Stop+0xaa>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	6a1a      	ldr	r2, [r3, #32]
 800602c:	f240 4344 	movw	r3, #1092	; 0x444
 8006030:	4013      	ands	r3, r2
 8006032:	2b00      	cmp	r3, #0
 8006034:	d107      	bne.n	8006046 <HAL_TIM_PWM_Stop+0xaa>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	681a      	ldr	r2, [r3, #0]
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f022 0201 	bic.w	r2, r2, #1
 8006044:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d104      	bne.n	8006056 <HAL_TIM_PWM_Stop+0xba>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2201      	movs	r2, #1
 8006050:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006054:	e023      	b.n	800609e <HAL_TIM_PWM_Stop+0x102>
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	2b04      	cmp	r3, #4
 800605a:	d104      	bne.n	8006066 <HAL_TIM_PWM_Stop+0xca>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2201      	movs	r2, #1
 8006060:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006064:	e01b      	b.n	800609e <HAL_TIM_PWM_Stop+0x102>
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	2b08      	cmp	r3, #8
 800606a:	d104      	bne.n	8006076 <HAL_TIM_PWM_Stop+0xda>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2201      	movs	r2, #1
 8006070:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006074:	e013      	b.n	800609e <HAL_TIM_PWM_Stop+0x102>
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	2b0c      	cmp	r3, #12
 800607a:	d104      	bne.n	8006086 <HAL_TIM_PWM_Stop+0xea>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2201      	movs	r2, #1
 8006080:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006084:	e00b      	b.n	800609e <HAL_TIM_PWM_Stop+0x102>
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	2b10      	cmp	r3, #16
 800608a:	d104      	bne.n	8006096 <HAL_TIM_PWM_Stop+0xfa>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2201      	movs	r2, #1
 8006090:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006094:	e003      	b.n	800609e <HAL_TIM_PWM_Stop+0x102>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2201      	movs	r2, #1
 800609a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 800609e:	2300      	movs	r3, #0
}
 80060a0:	4618      	mov	r0, r3
 80060a2:	3708      	adds	r7, #8
 80060a4:	46bd      	mov	sp, r7
 80060a6:	bd80      	pop	{r7, pc}
 80060a8:	40012c00 	.word	0x40012c00
 80060ac:	40014000 	.word	0x40014000
 80060b0:	40014400 	.word	0x40014400
 80060b4:	40014800 	.word	0x40014800

080060b8 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b084      	sub	sp, #16
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
 80060c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80060c2:	2300      	movs	r3, #0
 80060c4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	2b0c      	cmp	r3, #12
 80060ca:	d841      	bhi.n	8006150 <HAL_TIM_PWM_Stop_IT+0x98>
 80060cc:	a201      	add	r2, pc, #4	; (adr r2, 80060d4 <HAL_TIM_PWM_Stop_IT+0x1c>)
 80060ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060d2:	bf00      	nop
 80060d4:	08006109 	.word	0x08006109
 80060d8:	08006151 	.word	0x08006151
 80060dc:	08006151 	.word	0x08006151
 80060e0:	08006151 	.word	0x08006151
 80060e4:	0800611b 	.word	0x0800611b
 80060e8:	08006151 	.word	0x08006151
 80060ec:	08006151 	.word	0x08006151
 80060f0:	08006151 	.word	0x08006151
 80060f4:	0800612d 	.word	0x0800612d
 80060f8:	08006151 	.word	0x08006151
 80060fc:	08006151 	.word	0x08006151
 8006100:	08006151 	.word	0x08006151
 8006104:	0800613f 	.word	0x0800613f
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	68da      	ldr	r2, [r3, #12]
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f022 0202 	bic.w	r2, r2, #2
 8006116:	60da      	str	r2, [r3, #12]
      break;
 8006118:	e01d      	b.n	8006156 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	68da      	ldr	r2, [r3, #12]
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f022 0204 	bic.w	r2, r2, #4
 8006128:	60da      	str	r2, [r3, #12]
      break;
 800612a:	e014      	b.n	8006156 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	68da      	ldr	r2, [r3, #12]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f022 0208 	bic.w	r2, r2, #8
 800613a:	60da      	str	r2, [r3, #12]
      break;
 800613c:	e00b      	b.n	8006156 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	68da      	ldr	r2, [r3, #12]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f022 0210 	bic.w	r2, r2, #16
 800614c:	60da      	str	r2, [r3, #12]
      break;
 800614e:	e002      	b.n	8006156 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8006150:	2301      	movs	r3, #1
 8006152:	73fb      	strb	r3, [r7, #15]
      break;
 8006154:	bf00      	nop
  }

  if (status == HAL_OK)
 8006156:	7bfb      	ldrb	r3, [r7, #15]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d17b      	bne.n	8006254 <HAL_TIM_PWM_Stop_IT+0x19c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	2200      	movs	r2, #0
 8006162:	6839      	ldr	r1, [r7, #0]
 8006164:	4618      	mov	r0, r3
 8006166:	f000 fdfd 	bl	8006d64 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	4a3c      	ldr	r2, [pc, #240]	; (8006260 <HAL_TIM_PWM_Stop_IT+0x1a8>)
 8006170:	4293      	cmp	r3, r2
 8006172:	d00e      	beq.n	8006192 <HAL_TIM_PWM_Stop_IT+0xda>
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	4a3a      	ldr	r2, [pc, #232]	; (8006264 <HAL_TIM_PWM_Stop_IT+0x1ac>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d009      	beq.n	8006192 <HAL_TIM_PWM_Stop_IT+0xda>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4a39      	ldr	r2, [pc, #228]	; (8006268 <HAL_TIM_PWM_Stop_IT+0x1b0>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d004      	beq.n	8006192 <HAL_TIM_PWM_Stop_IT+0xda>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	4a37      	ldr	r2, [pc, #220]	; (800626c <HAL_TIM_PWM_Stop_IT+0x1b4>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d101      	bne.n	8006196 <HAL_TIM_PWM_Stop_IT+0xde>
 8006192:	2301      	movs	r3, #1
 8006194:	e000      	b.n	8006198 <HAL_TIM_PWM_Stop_IT+0xe0>
 8006196:	2300      	movs	r3, #0
 8006198:	2b00      	cmp	r3, #0
 800619a:	d017      	beq.n	80061cc <HAL_TIM_PWM_Stop_IT+0x114>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	6a1a      	ldr	r2, [r3, #32]
 80061a2:	f241 1311 	movw	r3, #4369	; 0x1111
 80061a6:	4013      	ands	r3, r2
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d10f      	bne.n	80061cc <HAL_TIM_PWM_Stop_IT+0x114>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	6a1a      	ldr	r2, [r3, #32]
 80061b2:	f240 4344 	movw	r3, #1092	; 0x444
 80061b6:	4013      	ands	r3, r2
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d107      	bne.n	80061cc <HAL_TIM_PWM_Stop_IT+0x114>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80061ca:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	6a1a      	ldr	r2, [r3, #32]
 80061d2:	f241 1311 	movw	r3, #4369	; 0x1111
 80061d6:	4013      	ands	r3, r2
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d10f      	bne.n	80061fc <HAL_TIM_PWM_Stop_IT+0x144>
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	6a1a      	ldr	r2, [r3, #32]
 80061e2:	f240 4344 	movw	r3, #1092	; 0x444
 80061e6:	4013      	ands	r3, r2
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d107      	bne.n	80061fc <HAL_TIM_PWM_Stop_IT+0x144>
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	681a      	ldr	r2, [r3, #0]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f022 0201 	bic.w	r2, r2, #1
 80061fa:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d104      	bne.n	800620c <HAL_TIM_PWM_Stop_IT+0x154>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2201      	movs	r2, #1
 8006206:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800620a:	e023      	b.n	8006254 <HAL_TIM_PWM_Stop_IT+0x19c>
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	2b04      	cmp	r3, #4
 8006210:	d104      	bne.n	800621c <HAL_TIM_PWM_Stop_IT+0x164>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2201      	movs	r2, #1
 8006216:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800621a:	e01b      	b.n	8006254 <HAL_TIM_PWM_Stop_IT+0x19c>
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	2b08      	cmp	r3, #8
 8006220:	d104      	bne.n	800622c <HAL_TIM_PWM_Stop_IT+0x174>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2201      	movs	r2, #1
 8006226:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800622a:	e013      	b.n	8006254 <HAL_TIM_PWM_Stop_IT+0x19c>
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	2b0c      	cmp	r3, #12
 8006230:	d104      	bne.n	800623c <HAL_TIM_PWM_Stop_IT+0x184>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2201      	movs	r2, #1
 8006236:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800623a:	e00b      	b.n	8006254 <HAL_TIM_PWM_Stop_IT+0x19c>
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	2b10      	cmp	r3, #16
 8006240:	d104      	bne.n	800624c <HAL_TIM_PWM_Stop_IT+0x194>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2201      	movs	r2, #1
 8006246:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800624a:	e003      	b.n	8006254 <HAL_TIM_PWM_Stop_IT+0x19c>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2201      	movs	r2, #1
 8006250:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  }

  /* Return function status */
  return status;
 8006254:	7bfb      	ldrb	r3, [r7, #15]
}
 8006256:	4618      	mov	r0, r3
 8006258:	3710      	adds	r7, #16
 800625a:	46bd      	mov	sp, r7
 800625c:	bd80      	pop	{r7, pc}
 800625e:	bf00      	nop
 8006260:	40012c00 	.word	0x40012c00
 8006264:	40014000 	.word	0x40014000
 8006268:	40014400 	.word	0x40014400
 800626c:	40014800 	.word	0x40014800

08006270 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b082      	sub	sp, #8
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	691b      	ldr	r3, [r3, #16]
 800627e:	f003 0302 	and.w	r3, r3, #2
 8006282:	2b02      	cmp	r3, #2
 8006284:	d122      	bne.n	80062cc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	68db      	ldr	r3, [r3, #12]
 800628c:	f003 0302 	and.w	r3, r3, #2
 8006290:	2b02      	cmp	r3, #2
 8006292:	d11b      	bne.n	80062cc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f06f 0202 	mvn.w	r2, #2
 800629c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2201      	movs	r2, #1
 80062a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	699b      	ldr	r3, [r3, #24]
 80062aa:	f003 0303 	and.w	r3, r3, #3
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d003      	beq.n	80062ba <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80062b2:	6878      	ldr	r0, [r7, #4]
 80062b4:	f000 fa1a 	bl	80066ec <HAL_TIM_IC_CaptureCallback>
 80062b8:	e005      	b.n	80062c6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80062ba:	6878      	ldr	r0, [r7, #4]
 80062bc:	f000 fa0c 	bl	80066d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062c0:	6878      	ldr	r0, [r7, #4]
 80062c2:	f000 fa1d 	bl	8006700 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2200      	movs	r2, #0
 80062ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	691b      	ldr	r3, [r3, #16]
 80062d2:	f003 0304 	and.w	r3, r3, #4
 80062d6:	2b04      	cmp	r3, #4
 80062d8:	d122      	bne.n	8006320 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	68db      	ldr	r3, [r3, #12]
 80062e0:	f003 0304 	and.w	r3, r3, #4
 80062e4:	2b04      	cmp	r3, #4
 80062e6:	d11b      	bne.n	8006320 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f06f 0204 	mvn.w	r2, #4
 80062f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2202      	movs	r2, #2
 80062f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	699b      	ldr	r3, [r3, #24]
 80062fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006302:	2b00      	cmp	r3, #0
 8006304:	d003      	beq.n	800630e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006306:	6878      	ldr	r0, [r7, #4]
 8006308:	f000 f9f0 	bl	80066ec <HAL_TIM_IC_CaptureCallback>
 800630c:	e005      	b.n	800631a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800630e:	6878      	ldr	r0, [r7, #4]
 8006310:	f000 f9e2 	bl	80066d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006314:	6878      	ldr	r0, [r7, #4]
 8006316:	f000 f9f3 	bl	8006700 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2200      	movs	r2, #0
 800631e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	691b      	ldr	r3, [r3, #16]
 8006326:	f003 0308 	and.w	r3, r3, #8
 800632a:	2b08      	cmp	r3, #8
 800632c:	d122      	bne.n	8006374 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	68db      	ldr	r3, [r3, #12]
 8006334:	f003 0308 	and.w	r3, r3, #8
 8006338:	2b08      	cmp	r3, #8
 800633a:	d11b      	bne.n	8006374 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f06f 0208 	mvn.w	r2, #8
 8006344:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2204      	movs	r2, #4
 800634a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	69db      	ldr	r3, [r3, #28]
 8006352:	f003 0303 	and.w	r3, r3, #3
 8006356:	2b00      	cmp	r3, #0
 8006358:	d003      	beq.n	8006362 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800635a:	6878      	ldr	r0, [r7, #4]
 800635c:	f000 f9c6 	bl	80066ec <HAL_TIM_IC_CaptureCallback>
 8006360:	e005      	b.n	800636e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f000 f9b8 	bl	80066d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006368:	6878      	ldr	r0, [r7, #4]
 800636a:	f000 f9c9 	bl	8006700 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2200      	movs	r2, #0
 8006372:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	691b      	ldr	r3, [r3, #16]
 800637a:	f003 0310 	and.w	r3, r3, #16
 800637e:	2b10      	cmp	r3, #16
 8006380:	d122      	bne.n	80063c8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	68db      	ldr	r3, [r3, #12]
 8006388:	f003 0310 	and.w	r3, r3, #16
 800638c:	2b10      	cmp	r3, #16
 800638e:	d11b      	bne.n	80063c8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f06f 0210 	mvn.w	r2, #16
 8006398:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2208      	movs	r2, #8
 800639e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	69db      	ldr	r3, [r3, #28]
 80063a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d003      	beq.n	80063b6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	f000 f99c 	bl	80066ec <HAL_TIM_IC_CaptureCallback>
 80063b4:	e005      	b.n	80063c2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063b6:	6878      	ldr	r0, [r7, #4]
 80063b8:	f000 f98e 	bl	80066d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063bc:	6878      	ldr	r0, [r7, #4]
 80063be:	f000 f99f 	bl	8006700 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2200      	movs	r2, #0
 80063c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	691b      	ldr	r3, [r3, #16]
 80063ce:	f003 0301 	and.w	r3, r3, #1
 80063d2:	2b01      	cmp	r3, #1
 80063d4:	d10e      	bne.n	80063f4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	68db      	ldr	r3, [r3, #12]
 80063dc:	f003 0301 	and.w	r3, r3, #1
 80063e0:	2b01      	cmp	r3, #1
 80063e2:	d107      	bne.n	80063f4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f06f 0201 	mvn.w	r2, #1
 80063ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80063ee:	6878      	ldr	r0, [r7, #4]
 80063f0:	f7fb fba2 	bl	8001b38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	691b      	ldr	r3, [r3, #16]
 80063fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063fe:	2b80      	cmp	r3, #128	; 0x80
 8006400:	d10e      	bne.n	8006420 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	68db      	ldr	r3, [r3, #12]
 8006408:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800640c:	2b80      	cmp	r3, #128	; 0x80
 800640e:	d107      	bne.n	8006420 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006418:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	f000 fdb8 	bl	8006f90 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	691b      	ldr	r3, [r3, #16]
 8006426:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800642a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800642e:	d10e      	bne.n	800644e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	68db      	ldr	r3, [r3, #12]
 8006436:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800643a:	2b80      	cmp	r3, #128	; 0x80
 800643c:	d107      	bne.n	800644e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006446:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006448:	6878      	ldr	r0, [r7, #4]
 800644a:	f000 fdab 	bl	8006fa4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	691b      	ldr	r3, [r3, #16]
 8006454:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006458:	2b40      	cmp	r3, #64	; 0x40
 800645a:	d10e      	bne.n	800647a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	68db      	ldr	r3, [r3, #12]
 8006462:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006466:	2b40      	cmp	r3, #64	; 0x40
 8006468:	d107      	bne.n	800647a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006472:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006474:	6878      	ldr	r0, [r7, #4]
 8006476:	f000 f94d 	bl	8006714 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	691b      	ldr	r3, [r3, #16]
 8006480:	f003 0320 	and.w	r3, r3, #32
 8006484:	2b20      	cmp	r3, #32
 8006486:	d10e      	bne.n	80064a6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	68db      	ldr	r3, [r3, #12]
 800648e:	f003 0320 	and.w	r3, r3, #32
 8006492:	2b20      	cmp	r3, #32
 8006494:	d107      	bne.n	80064a6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f06f 0220 	mvn.w	r2, #32
 800649e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80064a0:	6878      	ldr	r0, [r7, #4]
 80064a2:	f000 fd6b 	bl	8006f7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80064a6:	bf00      	nop
 80064a8:	3708      	adds	r7, #8
 80064aa:	46bd      	mov	sp, r7
 80064ac:	bd80      	pop	{r7, pc}
	...

080064b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b086      	sub	sp, #24
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	60f8      	str	r0, [r7, #12]
 80064b8:	60b9      	str	r1, [r7, #8]
 80064ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80064bc:	2300      	movs	r3, #0
 80064be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064c6:	2b01      	cmp	r3, #1
 80064c8:	d101      	bne.n	80064ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80064ca:	2302      	movs	r3, #2
 80064cc:	e0ff      	b.n	80066ce <HAL_TIM_PWM_ConfigChannel+0x21e>
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2201      	movs	r2, #1
 80064d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2b14      	cmp	r3, #20
 80064da:	f200 80f0 	bhi.w	80066be <HAL_TIM_PWM_ConfigChannel+0x20e>
 80064de:	a201      	add	r2, pc, #4	; (adr r2, 80064e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80064e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064e4:	08006539 	.word	0x08006539
 80064e8:	080066bf 	.word	0x080066bf
 80064ec:	080066bf 	.word	0x080066bf
 80064f0:	080066bf 	.word	0x080066bf
 80064f4:	08006579 	.word	0x08006579
 80064f8:	080066bf 	.word	0x080066bf
 80064fc:	080066bf 	.word	0x080066bf
 8006500:	080066bf 	.word	0x080066bf
 8006504:	080065bb 	.word	0x080065bb
 8006508:	080066bf 	.word	0x080066bf
 800650c:	080066bf 	.word	0x080066bf
 8006510:	080066bf 	.word	0x080066bf
 8006514:	080065fb 	.word	0x080065fb
 8006518:	080066bf 	.word	0x080066bf
 800651c:	080066bf 	.word	0x080066bf
 8006520:	080066bf 	.word	0x080066bf
 8006524:	0800663d 	.word	0x0800663d
 8006528:	080066bf 	.word	0x080066bf
 800652c:	080066bf 	.word	0x080066bf
 8006530:	080066bf 	.word	0x080066bf
 8006534:	0800667d 	.word	0x0800667d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	68b9      	ldr	r1, [r7, #8]
 800653e:	4618      	mov	r0, r3
 8006540:	f000 f96a 	bl	8006818 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	699a      	ldr	r2, [r3, #24]
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f042 0208 	orr.w	r2, r2, #8
 8006552:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	699a      	ldr	r2, [r3, #24]
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f022 0204 	bic.w	r2, r2, #4
 8006562:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	6999      	ldr	r1, [r3, #24]
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	691a      	ldr	r2, [r3, #16]
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	430a      	orrs	r2, r1
 8006574:	619a      	str	r2, [r3, #24]
      break;
 8006576:	e0a5      	b.n	80066c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	68b9      	ldr	r1, [r7, #8]
 800657e:	4618      	mov	r0, r3
 8006580:	f000 f9d0 	bl	8006924 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	699a      	ldr	r2, [r3, #24]
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006592:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	699a      	ldr	r2, [r3, #24]
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	6999      	ldr	r1, [r3, #24]
 80065aa:	68bb      	ldr	r3, [r7, #8]
 80065ac:	691b      	ldr	r3, [r3, #16]
 80065ae:	021a      	lsls	r2, r3, #8
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	430a      	orrs	r2, r1
 80065b6:	619a      	str	r2, [r3, #24]
      break;
 80065b8:	e084      	b.n	80066c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	68b9      	ldr	r1, [r7, #8]
 80065c0:	4618      	mov	r0, r3
 80065c2:	f000 fa2f 	bl	8006a24 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	69da      	ldr	r2, [r3, #28]
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f042 0208 	orr.w	r2, r2, #8
 80065d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	69da      	ldr	r2, [r3, #28]
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f022 0204 	bic.w	r2, r2, #4
 80065e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	69d9      	ldr	r1, [r3, #28]
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	691a      	ldr	r2, [r3, #16]
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	430a      	orrs	r2, r1
 80065f6:	61da      	str	r2, [r3, #28]
      break;
 80065f8:	e064      	b.n	80066c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	68b9      	ldr	r1, [r7, #8]
 8006600:	4618      	mov	r0, r3
 8006602:	f000 fa8d 	bl	8006b20 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	69da      	ldr	r2, [r3, #28]
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006614:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	69da      	ldr	r2, [r3, #28]
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006624:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	69d9      	ldr	r1, [r3, #28]
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	691b      	ldr	r3, [r3, #16]
 8006630:	021a      	lsls	r2, r3, #8
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	430a      	orrs	r2, r1
 8006638:	61da      	str	r2, [r3, #28]
      break;
 800663a:	e043      	b.n	80066c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	68b9      	ldr	r1, [r7, #8]
 8006642:	4618      	mov	r0, r3
 8006644:	f000 fad0 	bl	8006be8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f042 0208 	orr.w	r2, r2, #8
 8006656:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f022 0204 	bic.w	r2, r2, #4
 8006666:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800666e:	68bb      	ldr	r3, [r7, #8]
 8006670:	691a      	ldr	r2, [r3, #16]
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	430a      	orrs	r2, r1
 8006678:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800667a:	e023      	b.n	80066c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	68b9      	ldr	r1, [r7, #8]
 8006682:	4618      	mov	r0, r3
 8006684:	f000 fb0e 	bl	8006ca4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006696:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066a6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80066ae:	68bb      	ldr	r3, [r7, #8]
 80066b0:	691b      	ldr	r3, [r3, #16]
 80066b2:	021a      	lsls	r2, r3, #8
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	430a      	orrs	r2, r1
 80066ba:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80066bc:	e002      	b.n	80066c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80066be:	2301      	movs	r3, #1
 80066c0:	75fb      	strb	r3, [r7, #23]
      break;
 80066c2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	2200      	movs	r2, #0
 80066c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80066cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	3718      	adds	r7, #24
 80066d2:	46bd      	mov	sp, r7
 80066d4:	bd80      	pop	{r7, pc}
 80066d6:	bf00      	nop

080066d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80066d8:	b480      	push	{r7}
 80066da:	b083      	sub	sp, #12
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80066e0:	bf00      	nop
 80066e2:	370c      	adds	r7, #12
 80066e4:	46bd      	mov	sp, r7
 80066e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ea:	4770      	bx	lr

080066ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80066ec:	b480      	push	{r7}
 80066ee:	b083      	sub	sp, #12
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80066f4:	bf00      	nop
 80066f6:	370c      	adds	r7, #12
 80066f8:	46bd      	mov	sp, r7
 80066fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fe:	4770      	bx	lr

08006700 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006700:	b480      	push	{r7}
 8006702:	b083      	sub	sp, #12
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006708:	bf00      	nop
 800670a:	370c      	adds	r7, #12
 800670c:	46bd      	mov	sp, r7
 800670e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006712:	4770      	bx	lr

08006714 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006714:	b480      	push	{r7}
 8006716:	b083      	sub	sp, #12
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800671c:	bf00      	nop
 800671e:	370c      	adds	r7, #12
 8006720:	46bd      	mov	sp, r7
 8006722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006726:	4770      	bx	lr

08006728 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006728:	b480      	push	{r7}
 800672a:	b085      	sub	sp, #20
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
 8006730:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	4a32      	ldr	r2, [pc, #200]	; (8006804 <TIM_Base_SetConfig+0xdc>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d007      	beq.n	8006750 <TIM_Base_SetConfig+0x28>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006746:	d003      	beq.n	8006750 <TIM_Base_SetConfig+0x28>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	4a2f      	ldr	r2, [pc, #188]	; (8006808 <TIM_Base_SetConfig+0xe0>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d108      	bne.n	8006762 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006756:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	68fa      	ldr	r2, [r7, #12]
 800675e:	4313      	orrs	r3, r2
 8006760:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	4a27      	ldr	r2, [pc, #156]	; (8006804 <TIM_Base_SetConfig+0xdc>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d013      	beq.n	8006792 <TIM_Base_SetConfig+0x6a>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006770:	d00f      	beq.n	8006792 <TIM_Base_SetConfig+0x6a>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	4a24      	ldr	r2, [pc, #144]	; (8006808 <TIM_Base_SetConfig+0xe0>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d00b      	beq.n	8006792 <TIM_Base_SetConfig+0x6a>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	4a23      	ldr	r2, [pc, #140]	; (800680c <TIM_Base_SetConfig+0xe4>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d007      	beq.n	8006792 <TIM_Base_SetConfig+0x6a>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	4a22      	ldr	r2, [pc, #136]	; (8006810 <TIM_Base_SetConfig+0xe8>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d003      	beq.n	8006792 <TIM_Base_SetConfig+0x6a>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	4a21      	ldr	r2, [pc, #132]	; (8006814 <TIM_Base_SetConfig+0xec>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d108      	bne.n	80067a4 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006798:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	68db      	ldr	r3, [r3, #12]
 800679e:	68fa      	ldr	r2, [r7, #12]
 80067a0:	4313      	orrs	r3, r2
 80067a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	695b      	ldr	r3, [r3, #20]
 80067ae:	4313      	orrs	r3, r2
 80067b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	68fa      	ldr	r2, [r7, #12]
 80067b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	689a      	ldr	r2, [r3, #8]
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	681a      	ldr	r2, [r3, #0]
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	4a0e      	ldr	r2, [pc, #56]	; (8006804 <TIM_Base_SetConfig+0xdc>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d00b      	beq.n	80067e8 <TIM_Base_SetConfig+0xc0>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	4a0e      	ldr	r2, [pc, #56]	; (800680c <TIM_Base_SetConfig+0xe4>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d007      	beq.n	80067e8 <TIM_Base_SetConfig+0xc0>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	4a0d      	ldr	r2, [pc, #52]	; (8006810 <TIM_Base_SetConfig+0xe8>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d003      	beq.n	80067e8 <TIM_Base_SetConfig+0xc0>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	4a0c      	ldr	r2, [pc, #48]	; (8006814 <TIM_Base_SetConfig+0xec>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d103      	bne.n	80067f0 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	691a      	ldr	r2, [r3, #16]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2201      	movs	r2, #1
 80067f4:	615a      	str	r2, [r3, #20]
}
 80067f6:	bf00      	nop
 80067f8:	3714      	adds	r7, #20
 80067fa:	46bd      	mov	sp, r7
 80067fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006800:	4770      	bx	lr
 8006802:	bf00      	nop
 8006804:	40012c00 	.word	0x40012c00
 8006808:	40000400 	.word	0x40000400
 800680c:	40014000 	.word	0x40014000
 8006810:	40014400 	.word	0x40014400
 8006814:	40014800 	.word	0x40014800

08006818 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006818:	b480      	push	{r7}
 800681a:	b087      	sub	sp, #28
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
 8006820:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6a1b      	ldr	r3, [r3, #32]
 8006826:	f023 0201 	bic.w	r2, r3, #1
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6a1b      	ldr	r3, [r3, #32]
 8006832:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	699b      	ldr	r3, [r3, #24]
 800683e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006846:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800684a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f023 0303 	bic.w	r3, r3, #3
 8006852:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	68fa      	ldr	r2, [r7, #12]
 800685a:	4313      	orrs	r3, r2
 800685c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800685e:	697b      	ldr	r3, [r7, #20]
 8006860:	f023 0302 	bic.w	r3, r3, #2
 8006864:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	689b      	ldr	r3, [r3, #8]
 800686a:	697a      	ldr	r2, [r7, #20]
 800686c:	4313      	orrs	r3, r2
 800686e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	4a28      	ldr	r2, [pc, #160]	; (8006914 <TIM_OC1_SetConfig+0xfc>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d00b      	beq.n	8006890 <TIM_OC1_SetConfig+0x78>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	4a27      	ldr	r2, [pc, #156]	; (8006918 <TIM_OC1_SetConfig+0x100>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d007      	beq.n	8006890 <TIM_OC1_SetConfig+0x78>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	4a26      	ldr	r2, [pc, #152]	; (800691c <TIM_OC1_SetConfig+0x104>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d003      	beq.n	8006890 <TIM_OC1_SetConfig+0x78>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	4a25      	ldr	r2, [pc, #148]	; (8006920 <TIM_OC1_SetConfig+0x108>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d10c      	bne.n	80068aa <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006890:	697b      	ldr	r3, [r7, #20]
 8006892:	f023 0308 	bic.w	r3, r3, #8
 8006896:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	68db      	ldr	r3, [r3, #12]
 800689c:	697a      	ldr	r2, [r7, #20]
 800689e:	4313      	orrs	r3, r2
 80068a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80068a2:	697b      	ldr	r3, [r7, #20]
 80068a4:	f023 0304 	bic.w	r3, r3, #4
 80068a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	4a19      	ldr	r2, [pc, #100]	; (8006914 <TIM_OC1_SetConfig+0xfc>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d00b      	beq.n	80068ca <TIM_OC1_SetConfig+0xb2>
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	4a18      	ldr	r2, [pc, #96]	; (8006918 <TIM_OC1_SetConfig+0x100>)
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d007      	beq.n	80068ca <TIM_OC1_SetConfig+0xb2>
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	4a17      	ldr	r2, [pc, #92]	; (800691c <TIM_OC1_SetConfig+0x104>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d003      	beq.n	80068ca <TIM_OC1_SetConfig+0xb2>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	4a16      	ldr	r2, [pc, #88]	; (8006920 <TIM_OC1_SetConfig+0x108>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d111      	bne.n	80068ee <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80068ca:	693b      	ldr	r3, [r7, #16]
 80068cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80068d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80068d2:	693b      	ldr	r3, [r7, #16]
 80068d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80068d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	695b      	ldr	r3, [r3, #20]
 80068de:	693a      	ldr	r2, [r7, #16]
 80068e0:	4313      	orrs	r3, r2
 80068e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	699b      	ldr	r3, [r3, #24]
 80068e8:	693a      	ldr	r2, [r7, #16]
 80068ea:	4313      	orrs	r3, r2
 80068ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	693a      	ldr	r2, [r7, #16]
 80068f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	68fa      	ldr	r2, [r7, #12]
 80068f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	685a      	ldr	r2, [r3, #4]
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	697a      	ldr	r2, [r7, #20]
 8006906:	621a      	str	r2, [r3, #32]
}
 8006908:	bf00      	nop
 800690a:	371c      	adds	r7, #28
 800690c:	46bd      	mov	sp, r7
 800690e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006912:	4770      	bx	lr
 8006914:	40012c00 	.word	0x40012c00
 8006918:	40014000 	.word	0x40014000
 800691c:	40014400 	.word	0x40014400
 8006920:	40014800 	.word	0x40014800

08006924 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006924:	b480      	push	{r7}
 8006926:	b087      	sub	sp, #28
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
 800692c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6a1b      	ldr	r3, [r3, #32]
 8006932:	f023 0210 	bic.w	r2, r3, #16
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6a1b      	ldr	r3, [r3, #32]
 800693e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	699b      	ldr	r3, [r3, #24]
 800694a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006952:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006956:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800695e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	021b      	lsls	r3, r3, #8
 8006966:	68fa      	ldr	r2, [r7, #12]
 8006968:	4313      	orrs	r3, r2
 800696a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800696c:	697b      	ldr	r3, [r7, #20]
 800696e:	f023 0320 	bic.w	r3, r3, #32
 8006972:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	689b      	ldr	r3, [r3, #8]
 8006978:	011b      	lsls	r3, r3, #4
 800697a:	697a      	ldr	r2, [r7, #20]
 800697c:	4313      	orrs	r3, r2
 800697e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	4a24      	ldr	r2, [pc, #144]	; (8006a14 <TIM_OC2_SetConfig+0xf0>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d10d      	bne.n	80069a4 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006988:	697b      	ldr	r3, [r7, #20]
 800698a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800698e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	68db      	ldr	r3, [r3, #12]
 8006994:	011b      	lsls	r3, r3, #4
 8006996:	697a      	ldr	r2, [r7, #20]
 8006998:	4313      	orrs	r3, r2
 800699a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800699c:	697b      	ldr	r3, [r7, #20]
 800699e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069a2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	4a1b      	ldr	r2, [pc, #108]	; (8006a14 <TIM_OC2_SetConfig+0xf0>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d00b      	beq.n	80069c4 <TIM_OC2_SetConfig+0xa0>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	4a1a      	ldr	r2, [pc, #104]	; (8006a18 <TIM_OC2_SetConfig+0xf4>)
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d007      	beq.n	80069c4 <TIM_OC2_SetConfig+0xa0>
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	4a19      	ldr	r2, [pc, #100]	; (8006a1c <TIM_OC2_SetConfig+0xf8>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d003      	beq.n	80069c4 <TIM_OC2_SetConfig+0xa0>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	4a18      	ldr	r2, [pc, #96]	; (8006a20 <TIM_OC2_SetConfig+0xfc>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d113      	bne.n	80069ec <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80069c4:	693b      	ldr	r3, [r7, #16]
 80069c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80069ca:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80069cc:	693b      	ldr	r3, [r7, #16]
 80069ce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80069d2:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	695b      	ldr	r3, [r3, #20]
 80069d8:	009b      	lsls	r3, r3, #2
 80069da:	693a      	ldr	r2, [r7, #16]
 80069dc:	4313      	orrs	r3, r2
 80069de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	699b      	ldr	r3, [r3, #24]
 80069e4:	009b      	lsls	r3, r3, #2
 80069e6:	693a      	ldr	r2, [r7, #16]
 80069e8:	4313      	orrs	r3, r2
 80069ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	693a      	ldr	r2, [r7, #16]
 80069f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	68fa      	ldr	r2, [r7, #12]
 80069f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	685a      	ldr	r2, [r3, #4]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	697a      	ldr	r2, [r7, #20]
 8006a04:	621a      	str	r2, [r3, #32]
}
 8006a06:	bf00      	nop
 8006a08:	371c      	adds	r7, #28
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a10:	4770      	bx	lr
 8006a12:	bf00      	nop
 8006a14:	40012c00 	.word	0x40012c00
 8006a18:	40014000 	.word	0x40014000
 8006a1c:	40014400 	.word	0x40014400
 8006a20:	40014800 	.word	0x40014800

08006a24 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a24:	b480      	push	{r7}
 8006a26:	b087      	sub	sp, #28
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
 8006a2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6a1b      	ldr	r3, [r3, #32]
 8006a32:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6a1b      	ldr	r3, [r3, #32]
 8006a3e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	69db      	ldr	r3, [r3, #28]
 8006a4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	f023 0303 	bic.w	r3, r3, #3
 8006a5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	68fa      	ldr	r2, [r7, #12]
 8006a66:	4313      	orrs	r3, r2
 8006a68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006a6a:	697b      	ldr	r3, [r7, #20]
 8006a6c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006a70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	689b      	ldr	r3, [r3, #8]
 8006a76:	021b      	lsls	r3, r3, #8
 8006a78:	697a      	ldr	r2, [r7, #20]
 8006a7a:	4313      	orrs	r3, r2
 8006a7c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	4a23      	ldr	r2, [pc, #140]	; (8006b10 <TIM_OC3_SetConfig+0xec>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d10d      	bne.n	8006aa2 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006a86:	697b      	ldr	r3, [r7, #20]
 8006a88:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a8c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	68db      	ldr	r3, [r3, #12]
 8006a92:	021b      	lsls	r3, r3, #8
 8006a94:	697a      	ldr	r2, [r7, #20]
 8006a96:	4313      	orrs	r3, r2
 8006a98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006a9a:	697b      	ldr	r3, [r7, #20]
 8006a9c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006aa0:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	4a1a      	ldr	r2, [pc, #104]	; (8006b10 <TIM_OC3_SetConfig+0xec>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d00b      	beq.n	8006ac2 <TIM_OC3_SetConfig+0x9e>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	4a19      	ldr	r2, [pc, #100]	; (8006b14 <TIM_OC3_SetConfig+0xf0>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d007      	beq.n	8006ac2 <TIM_OC3_SetConfig+0x9e>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	4a18      	ldr	r2, [pc, #96]	; (8006b18 <TIM_OC3_SetConfig+0xf4>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d003      	beq.n	8006ac2 <TIM_OC3_SetConfig+0x9e>
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	4a17      	ldr	r2, [pc, #92]	; (8006b1c <TIM_OC3_SetConfig+0xf8>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d113      	bne.n	8006aea <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006ac8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006aca:	693b      	ldr	r3, [r7, #16]
 8006acc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006ad0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	695b      	ldr	r3, [r3, #20]
 8006ad6:	011b      	lsls	r3, r3, #4
 8006ad8:	693a      	ldr	r2, [r7, #16]
 8006ada:	4313      	orrs	r3, r2
 8006adc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	699b      	ldr	r3, [r3, #24]
 8006ae2:	011b      	lsls	r3, r3, #4
 8006ae4:	693a      	ldr	r2, [r7, #16]
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	693a      	ldr	r2, [r7, #16]
 8006aee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	68fa      	ldr	r2, [r7, #12]
 8006af4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	685a      	ldr	r2, [r3, #4]
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	697a      	ldr	r2, [r7, #20]
 8006b02:	621a      	str	r2, [r3, #32]
}
 8006b04:	bf00      	nop
 8006b06:	371c      	adds	r7, #28
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0e:	4770      	bx	lr
 8006b10:	40012c00 	.word	0x40012c00
 8006b14:	40014000 	.word	0x40014000
 8006b18:	40014400 	.word	0x40014400
 8006b1c:	40014800 	.word	0x40014800

08006b20 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b20:	b480      	push	{r7}
 8006b22:	b087      	sub	sp, #28
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
 8006b28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6a1b      	ldr	r3, [r3, #32]
 8006b2e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6a1b      	ldr	r3, [r3, #32]
 8006b3a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	685b      	ldr	r3, [r3, #4]
 8006b40:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	69db      	ldr	r3, [r3, #28]
 8006b46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006b4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	021b      	lsls	r3, r3, #8
 8006b62:	68fa      	ldr	r2, [r7, #12]
 8006b64:	4313      	orrs	r3, r2
 8006b66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006b68:	693b      	ldr	r3, [r7, #16]
 8006b6a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006b6e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	689b      	ldr	r3, [r3, #8]
 8006b74:	031b      	lsls	r3, r3, #12
 8006b76:	693a      	ldr	r2, [r7, #16]
 8006b78:	4313      	orrs	r3, r2
 8006b7a:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	4a16      	ldr	r2, [pc, #88]	; (8006bd8 <TIM_OC4_SetConfig+0xb8>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d00b      	beq.n	8006b9c <TIM_OC4_SetConfig+0x7c>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	4a15      	ldr	r2, [pc, #84]	; (8006bdc <TIM_OC4_SetConfig+0xbc>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d007      	beq.n	8006b9c <TIM_OC4_SetConfig+0x7c>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	4a14      	ldr	r2, [pc, #80]	; (8006be0 <TIM_OC4_SetConfig+0xc0>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d003      	beq.n	8006b9c <TIM_OC4_SetConfig+0x7c>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	4a13      	ldr	r2, [pc, #76]	; (8006be4 <TIM_OC4_SetConfig+0xc4>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d109      	bne.n	8006bb0 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006b9c:	697b      	ldr	r3, [r7, #20]
 8006b9e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006ba2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	695b      	ldr	r3, [r3, #20]
 8006ba8:	019b      	lsls	r3, r3, #6
 8006baa:	697a      	ldr	r2, [r7, #20]
 8006bac:	4313      	orrs	r3, r2
 8006bae:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	697a      	ldr	r2, [r7, #20]
 8006bb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	68fa      	ldr	r2, [r7, #12]
 8006bba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	685a      	ldr	r2, [r3, #4]
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	693a      	ldr	r2, [r7, #16]
 8006bc8:	621a      	str	r2, [r3, #32]
}
 8006bca:	bf00      	nop
 8006bcc:	371c      	adds	r7, #28
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd4:	4770      	bx	lr
 8006bd6:	bf00      	nop
 8006bd8:	40012c00 	.word	0x40012c00
 8006bdc:	40014000 	.word	0x40014000
 8006be0:	40014400 	.word	0x40014400
 8006be4:	40014800 	.word	0x40014800

08006be8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006be8:	b480      	push	{r7}
 8006bea:	b087      	sub	sp, #28
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
 8006bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6a1b      	ldr	r3, [r3, #32]
 8006bf6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6a1b      	ldr	r3, [r3, #32]
 8006c02:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	685b      	ldr	r3, [r3, #4]
 8006c08:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	68fa      	ldr	r2, [r7, #12]
 8006c22:	4313      	orrs	r3, r2
 8006c24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006c26:	693b      	ldr	r3, [r7, #16]
 8006c28:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006c2c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	689b      	ldr	r3, [r3, #8]
 8006c32:	041b      	lsls	r3, r3, #16
 8006c34:	693a      	ldr	r2, [r7, #16]
 8006c36:	4313      	orrs	r3, r2
 8006c38:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	4a15      	ldr	r2, [pc, #84]	; (8006c94 <TIM_OC5_SetConfig+0xac>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d00b      	beq.n	8006c5a <TIM_OC5_SetConfig+0x72>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	4a14      	ldr	r2, [pc, #80]	; (8006c98 <TIM_OC5_SetConfig+0xb0>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d007      	beq.n	8006c5a <TIM_OC5_SetConfig+0x72>
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	4a13      	ldr	r2, [pc, #76]	; (8006c9c <TIM_OC5_SetConfig+0xb4>)
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d003      	beq.n	8006c5a <TIM_OC5_SetConfig+0x72>
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	4a12      	ldr	r2, [pc, #72]	; (8006ca0 <TIM_OC5_SetConfig+0xb8>)
 8006c56:	4293      	cmp	r3, r2
 8006c58:	d109      	bne.n	8006c6e <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006c5a:	697b      	ldr	r3, [r7, #20]
 8006c5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c60:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	695b      	ldr	r3, [r3, #20]
 8006c66:	021b      	lsls	r3, r3, #8
 8006c68:	697a      	ldr	r2, [r7, #20]
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	697a      	ldr	r2, [r7, #20]
 8006c72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	68fa      	ldr	r2, [r7, #12]
 8006c78:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	685a      	ldr	r2, [r3, #4]
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	693a      	ldr	r2, [r7, #16]
 8006c86:	621a      	str	r2, [r3, #32]
}
 8006c88:	bf00      	nop
 8006c8a:	371c      	adds	r7, #28
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c92:	4770      	bx	lr
 8006c94:	40012c00 	.word	0x40012c00
 8006c98:	40014000 	.word	0x40014000
 8006c9c:	40014400 	.word	0x40014400
 8006ca0:	40014800 	.word	0x40014800

08006ca4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006ca4:	b480      	push	{r7}
 8006ca6:	b087      	sub	sp, #28
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
 8006cac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6a1b      	ldr	r3, [r3, #32]
 8006cb2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6a1b      	ldr	r3, [r3, #32]
 8006cbe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	685b      	ldr	r3, [r3, #4]
 8006cc4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006cd2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006cd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	021b      	lsls	r3, r3, #8
 8006cde:	68fa      	ldr	r2, [r7, #12]
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006ce4:	693b      	ldr	r3, [r7, #16]
 8006ce6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006cea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	689b      	ldr	r3, [r3, #8]
 8006cf0:	051b      	lsls	r3, r3, #20
 8006cf2:	693a      	ldr	r2, [r7, #16]
 8006cf4:	4313      	orrs	r3, r2
 8006cf6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	4a16      	ldr	r2, [pc, #88]	; (8006d54 <TIM_OC6_SetConfig+0xb0>)
 8006cfc:	4293      	cmp	r3, r2
 8006cfe:	d00b      	beq.n	8006d18 <TIM_OC6_SetConfig+0x74>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	4a15      	ldr	r2, [pc, #84]	; (8006d58 <TIM_OC6_SetConfig+0xb4>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d007      	beq.n	8006d18 <TIM_OC6_SetConfig+0x74>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	4a14      	ldr	r2, [pc, #80]	; (8006d5c <TIM_OC6_SetConfig+0xb8>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d003      	beq.n	8006d18 <TIM_OC6_SetConfig+0x74>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	4a13      	ldr	r2, [pc, #76]	; (8006d60 <TIM_OC6_SetConfig+0xbc>)
 8006d14:	4293      	cmp	r3, r2
 8006d16:	d109      	bne.n	8006d2c <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006d1e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	695b      	ldr	r3, [r3, #20]
 8006d24:	029b      	lsls	r3, r3, #10
 8006d26:	697a      	ldr	r2, [r7, #20]
 8006d28:	4313      	orrs	r3, r2
 8006d2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	697a      	ldr	r2, [r7, #20]
 8006d30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	68fa      	ldr	r2, [r7, #12]
 8006d36:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	685a      	ldr	r2, [r3, #4]
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	693a      	ldr	r2, [r7, #16]
 8006d44:	621a      	str	r2, [r3, #32]
}
 8006d46:	bf00      	nop
 8006d48:	371c      	adds	r7, #28
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d50:	4770      	bx	lr
 8006d52:	bf00      	nop
 8006d54:	40012c00 	.word	0x40012c00
 8006d58:	40014000 	.word	0x40014000
 8006d5c:	40014400 	.word	0x40014400
 8006d60:	40014800 	.word	0x40014800

08006d64 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006d64:	b480      	push	{r7}
 8006d66:	b087      	sub	sp, #28
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	60f8      	str	r0, [r7, #12]
 8006d6c:	60b9      	str	r1, [r7, #8]
 8006d6e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	f003 031f 	and.w	r3, r3, #31
 8006d76:	2201      	movs	r2, #1
 8006d78:	fa02 f303 	lsl.w	r3, r2, r3
 8006d7c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	6a1a      	ldr	r2, [r3, #32]
 8006d82:	697b      	ldr	r3, [r7, #20]
 8006d84:	43db      	mvns	r3, r3
 8006d86:	401a      	ands	r2, r3
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	6a1a      	ldr	r2, [r3, #32]
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	f003 031f 	and.w	r3, r3, #31
 8006d96:	6879      	ldr	r1, [r7, #4]
 8006d98:	fa01 f303 	lsl.w	r3, r1, r3
 8006d9c:	431a      	orrs	r2, r3
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	621a      	str	r2, [r3, #32]
}
 8006da2:	bf00      	nop
 8006da4:	371c      	adds	r7, #28
 8006da6:	46bd      	mov	sp, r7
 8006da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dac:	4770      	bx	lr
	...

08006db0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006db0:	b480      	push	{r7}
 8006db2:	b085      	sub	sp, #20
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
 8006db8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006dc0:	2b01      	cmp	r3, #1
 8006dc2:	d101      	bne.n	8006dc8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006dc4:	2302      	movs	r3, #2
 8006dc6:	e054      	b.n	8006e72 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2201      	movs	r2, #1
 8006dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2202      	movs	r2, #2
 8006dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	685b      	ldr	r3, [r3, #4]
 8006dde:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	689b      	ldr	r3, [r3, #8]
 8006de6:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	4a24      	ldr	r2, [pc, #144]	; (8006e80 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d108      	bne.n	8006e04 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006df8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	685b      	ldr	r3, [r3, #4]
 8006dfe:	68fa      	ldr	r2, [r7, #12]
 8006e00:	4313      	orrs	r3, r2
 8006e02:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e0a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	68fa      	ldr	r2, [r7, #12]
 8006e12:	4313      	orrs	r3, r2
 8006e14:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	68fa      	ldr	r2, [r7, #12]
 8006e1c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	4a17      	ldr	r2, [pc, #92]	; (8006e80 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d00e      	beq.n	8006e46 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e30:	d009      	beq.n	8006e46 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	4a13      	ldr	r2, [pc, #76]	; (8006e84 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d004      	beq.n	8006e46 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	4a11      	ldr	r2, [pc, #68]	; (8006e88 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006e42:	4293      	cmp	r3, r2
 8006e44:	d10c      	bne.n	8006e60 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006e46:	68bb      	ldr	r3, [r7, #8]
 8006e48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e4c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	689b      	ldr	r3, [r3, #8]
 8006e52:	68ba      	ldr	r2, [r7, #8]
 8006e54:	4313      	orrs	r3, r2
 8006e56:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	68ba      	ldr	r2, [r7, #8]
 8006e5e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2201      	movs	r2, #1
 8006e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006e70:	2300      	movs	r3, #0
}
 8006e72:	4618      	mov	r0, r3
 8006e74:	3714      	adds	r7, #20
 8006e76:	46bd      	mov	sp, r7
 8006e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7c:	4770      	bx	lr
 8006e7e:	bf00      	nop
 8006e80:	40012c00 	.word	0x40012c00
 8006e84:	40000400 	.word	0x40000400
 8006e88:	40014000 	.word	0x40014000

08006e8c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b085      	sub	sp, #20
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
 8006e94:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006e96:	2300      	movs	r3, #0
 8006e98:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ea0:	2b01      	cmp	r3, #1
 8006ea2:	d101      	bne.n	8006ea8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006ea4:	2302      	movs	r3, #2
 8006ea6:	e060      	b.n	8006f6a <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2201      	movs	r2, #1
 8006eac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	68db      	ldr	r3, [r3, #12]
 8006eba:	4313      	orrs	r3, r2
 8006ebc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	689b      	ldr	r3, [r3, #8]
 8006ec8:	4313      	orrs	r3, r2
 8006eca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006ed2:	683b      	ldr	r3, [r7, #0]
 8006ed4:	685b      	ldr	r3, [r3, #4]
 8006ed6:	4313      	orrs	r3, r2
 8006ed8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	4313      	orrs	r3, r2
 8006ee6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	691b      	ldr	r3, [r3, #16]
 8006ef2:	4313      	orrs	r3, r2
 8006ef4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	695b      	ldr	r3, [r3, #20]
 8006f00:	4313      	orrs	r3, r2
 8006f02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f0e:	4313      	orrs	r3, r2
 8006f10:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	699b      	ldr	r3, [r3, #24]
 8006f1c:	041b      	lsls	r3, r3, #16
 8006f1e:	4313      	orrs	r3, r2
 8006f20:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a14      	ldr	r2, [pc, #80]	; (8006f78 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d115      	bne.n	8006f58 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f36:	051b      	lsls	r3, r3, #20
 8006f38:	4313      	orrs	r3, r2
 8006f3a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	69db      	ldr	r3, [r3, #28]
 8006f46:	4313      	orrs	r3, r2
 8006f48:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	6a1b      	ldr	r3, [r3, #32]
 8006f54:	4313      	orrs	r3, r2
 8006f56:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	68fa      	ldr	r2, [r7, #12]
 8006f5e:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2200      	movs	r2, #0
 8006f64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f68:	2300      	movs	r3, #0
}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	3714      	adds	r7, #20
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f74:	4770      	bx	lr
 8006f76:	bf00      	nop
 8006f78:	40012c00 	.word	0x40012c00

08006f7c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006f7c:	b480      	push	{r7}
 8006f7e:	b083      	sub	sp, #12
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006f84:	bf00      	nop
 8006f86:	370c      	adds	r7, #12
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8e:	4770      	bx	lr

08006f90 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006f90:	b480      	push	{r7}
 8006f92:	b083      	sub	sp, #12
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006f98:	bf00      	nop
 8006f9a:	370c      	adds	r7, #12
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa2:	4770      	bx	lr

08006fa4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	b083      	sub	sp, #12
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006fac:	bf00      	nop
 8006fae:	370c      	adds	r7, #12
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb6:	4770      	bx	lr

08006fb8 <__errno>:
 8006fb8:	4b01      	ldr	r3, [pc, #4]	; (8006fc0 <__errno+0x8>)
 8006fba:	6818      	ldr	r0, [r3, #0]
 8006fbc:	4770      	bx	lr
 8006fbe:	bf00      	nop
 8006fc0:	2000000c 	.word	0x2000000c

08006fc4 <__libc_init_array>:
 8006fc4:	b570      	push	{r4, r5, r6, lr}
 8006fc6:	4d0d      	ldr	r5, [pc, #52]	; (8006ffc <__libc_init_array+0x38>)
 8006fc8:	4c0d      	ldr	r4, [pc, #52]	; (8007000 <__libc_init_array+0x3c>)
 8006fca:	1b64      	subs	r4, r4, r5
 8006fcc:	10a4      	asrs	r4, r4, #2
 8006fce:	2600      	movs	r6, #0
 8006fd0:	42a6      	cmp	r6, r4
 8006fd2:	d109      	bne.n	8006fe8 <__libc_init_array+0x24>
 8006fd4:	4d0b      	ldr	r5, [pc, #44]	; (8007004 <__libc_init_array+0x40>)
 8006fd6:	4c0c      	ldr	r4, [pc, #48]	; (8007008 <__libc_init_array+0x44>)
 8006fd8:	f000 ff3c 	bl	8007e54 <_init>
 8006fdc:	1b64      	subs	r4, r4, r5
 8006fde:	10a4      	asrs	r4, r4, #2
 8006fe0:	2600      	movs	r6, #0
 8006fe2:	42a6      	cmp	r6, r4
 8006fe4:	d105      	bne.n	8006ff2 <__libc_init_array+0x2e>
 8006fe6:	bd70      	pop	{r4, r5, r6, pc}
 8006fe8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fec:	4798      	blx	r3
 8006fee:	3601      	adds	r6, #1
 8006ff0:	e7ee      	b.n	8006fd0 <__libc_init_array+0xc>
 8006ff2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ff6:	4798      	blx	r3
 8006ff8:	3601      	adds	r6, #1
 8006ffa:	e7f2      	b.n	8006fe2 <__libc_init_array+0x1e>
 8006ffc:	08007f80 	.word	0x08007f80
 8007000:	08007f80 	.word	0x08007f80
 8007004:	08007f80 	.word	0x08007f80
 8007008:	08007f84 	.word	0x08007f84

0800700c <memset>:
 800700c:	4402      	add	r2, r0
 800700e:	4603      	mov	r3, r0
 8007010:	4293      	cmp	r3, r2
 8007012:	d100      	bne.n	8007016 <memset+0xa>
 8007014:	4770      	bx	lr
 8007016:	f803 1b01 	strb.w	r1, [r3], #1
 800701a:	e7f9      	b.n	8007010 <memset+0x4>

0800701c <pow>:
 800701c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800701e:	ed2d 8b02 	vpush	{d8}
 8007022:	eeb0 8a40 	vmov.f32	s16, s0
 8007026:	eef0 8a60 	vmov.f32	s17, s1
 800702a:	ec55 4b11 	vmov	r4, r5, d1
 800702e:	f000 f867 	bl	8007100 <__ieee754_pow>
 8007032:	4622      	mov	r2, r4
 8007034:	462b      	mov	r3, r5
 8007036:	4620      	mov	r0, r4
 8007038:	4629      	mov	r1, r5
 800703a:	ec57 6b10 	vmov	r6, r7, d0
 800703e:	f7f9 fd19 	bl	8000a74 <__aeabi_dcmpun>
 8007042:	2800      	cmp	r0, #0
 8007044:	d13b      	bne.n	80070be <pow+0xa2>
 8007046:	ec51 0b18 	vmov	r0, r1, d8
 800704a:	2200      	movs	r2, #0
 800704c:	2300      	movs	r3, #0
 800704e:	f7f9 fcdf 	bl	8000a10 <__aeabi_dcmpeq>
 8007052:	b1b8      	cbz	r0, 8007084 <pow+0x68>
 8007054:	2200      	movs	r2, #0
 8007056:	2300      	movs	r3, #0
 8007058:	4620      	mov	r0, r4
 800705a:	4629      	mov	r1, r5
 800705c:	f7f9 fcd8 	bl	8000a10 <__aeabi_dcmpeq>
 8007060:	2800      	cmp	r0, #0
 8007062:	d146      	bne.n	80070f2 <pow+0xd6>
 8007064:	ec45 4b10 	vmov	d0, r4, r5
 8007068:	f000 fe63 	bl	8007d32 <finite>
 800706c:	b338      	cbz	r0, 80070be <pow+0xa2>
 800706e:	2200      	movs	r2, #0
 8007070:	2300      	movs	r3, #0
 8007072:	4620      	mov	r0, r4
 8007074:	4629      	mov	r1, r5
 8007076:	f7f9 fcd5 	bl	8000a24 <__aeabi_dcmplt>
 800707a:	b300      	cbz	r0, 80070be <pow+0xa2>
 800707c:	f7ff ff9c 	bl	8006fb8 <__errno>
 8007080:	2322      	movs	r3, #34	; 0x22
 8007082:	e01b      	b.n	80070bc <pow+0xa0>
 8007084:	ec47 6b10 	vmov	d0, r6, r7
 8007088:	f000 fe53 	bl	8007d32 <finite>
 800708c:	b9e0      	cbnz	r0, 80070c8 <pow+0xac>
 800708e:	eeb0 0a48 	vmov.f32	s0, s16
 8007092:	eef0 0a68 	vmov.f32	s1, s17
 8007096:	f000 fe4c 	bl	8007d32 <finite>
 800709a:	b1a8      	cbz	r0, 80070c8 <pow+0xac>
 800709c:	ec45 4b10 	vmov	d0, r4, r5
 80070a0:	f000 fe47 	bl	8007d32 <finite>
 80070a4:	b180      	cbz	r0, 80070c8 <pow+0xac>
 80070a6:	4632      	mov	r2, r6
 80070a8:	463b      	mov	r3, r7
 80070aa:	4630      	mov	r0, r6
 80070ac:	4639      	mov	r1, r7
 80070ae:	f7f9 fce1 	bl	8000a74 <__aeabi_dcmpun>
 80070b2:	2800      	cmp	r0, #0
 80070b4:	d0e2      	beq.n	800707c <pow+0x60>
 80070b6:	f7ff ff7f 	bl	8006fb8 <__errno>
 80070ba:	2321      	movs	r3, #33	; 0x21
 80070bc:	6003      	str	r3, [r0, #0]
 80070be:	ecbd 8b02 	vpop	{d8}
 80070c2:	ec47 6b10 	vmov	d0, r6, r7
 80070c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80070c8:	2200      	movs	r2, #0
 80070ca:	2300      	movs	r3, #0
 80070cc:	4630      	mov	r0, r6
 80070ce:	4639      	mov	r1, r7
 80070d0:	f7f9 fc9e 	bl	8000a10 <__aeabi_dcmpeq>
 80070d4:	2800      	cmp	r0, #0
 80070d6:	d0f2      	beq.n	80070be <pow+0xa2>
 80070d8:	eeb0 0a48 	vmov.f32	s0, s16
 80070dc:	eef0 0a68 	vmov.f32	s1, s17
 80070e0:	f000 fe27 	bl	8007d32 <finite>
 80070e4:	2800      	cmp	r0, #0
 80070e6:	d0ea      	beq.n	80070be <pow+0xa2>
 80070e8:	ec45 4b10 	vmov	d0, r4, r5
 80070ec:	f000 fe21 	bl	8007d32 <finite>
 80070f0:	e7c3      	b.n	800707a <pow+0x5e>
 80070f2:	4f01      	ldr	r7, [pc, #4]	; (80070f8 <pow+0xdc>)
 80070f4:	2600      	movs	r6, #0
 80070f6:	e7e2      	b.n	80070be <pow+0xa2>
 80070f8:	3ff00000 	.word	0x3ff00000
 80070fc:	00000000 	.word	0x00000000

08007100 <__ieee754_pow>:
 8007100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007104:	ed2d 8b06 	vpush	{d8-d10}
 8007108:	b089      	sub	sp, #36	; 0x24
 800710a:	ed8d 1b00 	vstr	d1, [sp]
 800710e:	e9dd 2900 	ldrd	r2, r9, [sp]
 8007112:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8007116:	ea58 0102 	orrs.w	r1, r8, r2
 800711a:	ec57 6b10 	vmov	r6, r7, d0
 800711e:	d115      	bne.n	800714c <__ieee754_pow+0x4c>
 8007120:	19b3      	adds	r3, r6, r6
 8007122:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8007126:	4152      	adcs	r2, r2
 8007128:	4299      	cmp	r1, r3
 800712a:	4b89      	ldr	r3, [pc, #548]	; (8007350 <__ieee754_pow+0x250>)
 800712c:	4193      	sbcs	r3, r2
 800712e:	f080 84d2 	bcs.w	8007ad6 <__ieee754_pow+0x9d6>
 8007132:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007136:	4630      	mov	r0, r6
 8007138:	4639      	mov	r1, r7
 800713a:	f7f9 f84b 	bl	80001d4 <__adddf3>
 800713e:	ec41 0b10 	vmov	d0, r0, r1
 8007142:	b009      	add	sp, #36	; 0x24
 8007144:	ecbd 8b06 	vpop	{d8-d10}
 8007148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800714c:	4b81      	ldr	r3, [pc, #516]	; (8007354 <__ieee754_pow+0x254>)
 800714e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8007152:	429c      	cmp	r4, r3
 8007154:	ee10 aa10 	vmov	sl, s0
 8007158:	463d      	mov	r5, r7
 800715a:	dc06      	bgt.n	800716a <__ieee754_pow+0x6a>
 800715c:	d101      	bne.n	8007162 <__ieee754_pow+0x62>
 800715e:	2e00      	cmp	r6, #0
 8007160:	d1e7      	bne.n	8007132 <__ieee754_pow+0x32>
 8007162:	4598      	cmp	r8, r3
 8007164:	dc01      	bgt.n	800716a <__ieee754_pow+0x6a>
 8007166:	d10f      	bne.n	8007188 <__ieee754_pow+0x88>
 8007168:	b172      	cbz	r2, 8007188 <__ieee754_pow+0x88>
 800716a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800716e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8007172:	ea55 050a 	orrs.w	r5, r5, sl
 8007176:	d1dc      	bne.n	8007132 <__ieee754_pow+0x32>
 8007178:	e9dd 3200 	ldrd	r3, r2, [sp]
 800717c:	18db      	adds	r3, r3, r3
 800717e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8007182:	4152      	adcs	r2, r2
 8007184:	429d      	cmp	r5, r3
 8007186:	e7d0      	b.n	800712a <__ieee754_pow+0x2a>
 8007188:	2d00      	cmp	r5, #0
 800718a:	da3b      	bge.n	8007204 <__ieee754_pow+0x104>
 800718c:	4b72      	ldr	r3, [pc, #456]	; (8007358 <__ieee754_pow+0x258>)
 800718e:	4598      	cmp	r8, r3
 8007190:	dc51      	bgt.n	8007236 <__ieee754_pow+0x136>
 8007192:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8007196:	4598      	cmp	r8, r3
 8007198:	f340 84ac 	ble.w	8007af4 <__ieee754_pow+0x9f4>
 800719c:	ea4f 5328 	mov.w	r3, r8, asr #20
 80071a0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80071a4:	2b14      	cmp	r3, #20
 80071a6:	dd0f      	ble.n	80071c8 <__ieee754_pow+0xc8>
 80071a8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80071ac:	fa22 f103 	lsr.w	r1, r2, r3
 80071b0:	fa01 f303 	lsl.w	r3, r1, r3
 80071b4:	4293      	cmp	r3, r2
 80071b6:	f040 849d 	bne.w	8007af4 <__ieee754_pow+0x9f4>
 80071ba:	f001 0101 	and.w	r1, r1, #1
 80071be:	f1c1 0302 	rsb	r3, r1, #2
 80071c2:	9304      	str	r3, [sp, #16]
 80071c4:	b182      	cbz	r2, 80071e8 <__ieee754_pow+0xe8>
 80071c6:	e05f      	b.n	8007288 <__ieee754_pow+0x188>
 80071c8:	2a00      	cmp	r2, #0
 80071ca:	d15b      	bne.n	8007284 <__ieee754_pow+0x184>
 80071cc:	f1c3 0314 	rsb	r3, r3, #20
 80071d0:	fa48 f103 	asr.w	r1, r8, r3
 80071d4:	fa01 f303 	lsl.w	r3, r1, r3
 80071d8:	4543      	cmp	r3, r8
 80071da:	f040 8488 	bne.w	8007aee <__ieee754_pow+0x9ee>
 80071de:	f001 0101 	and.w	r1, r1, #1
 80071e2:	f1c1 0302 	rsb	r3, r1, #2
 80071e6:	9304      	str	r3, [sp, #16]
 80071e8:	4b5c      	ldr	r3, [pc, #368]	; (800735c <__ieee754_pow+0x25c>)
 80071ea:	4598      	cmp	r8, r3
 80071ec:	d132      	bne.n	8007254 <__ieee754_pow+0x154>
 80071ee:	f1b9 0f00 	cmp.w	r9, #0
 80071f2:	f280 8478 	bge.w	8007ae6 <__ieee754_pow+0x9e6>
 80071f6:	4959      	ldr	r1, [pc, #356]	; (800735c <__ieee754_pow+0x25c>)
 80071f8:	4632      	mov	r2, r6
 80071fa:	463b      	mov	r3, r7
 80071fc:	2000      	movs	r0, #0
 80071fe:	f7f9 fac9 	bl	8000794 <__aeabi_ddiv>
 8007202:	e79c      	b.n	800713e <__ieee754_pow+0x3e>
 8007204:	2300      	movs	r3, #0
 8007206:	9304      	str	r3, [sp, #16]
 8007208:	2a00      	cmp	r2, #0
 800720a:	d13d      	bne.n	8007288 <__ieee754_pow+0x188>
 800720c:	4b51      	ldr	r3, [pc, #324]	; (8007354 <__ieee754_pow+0x254>)
 800720e:	4598      	cmp	r8, r3
 8007210:	d1ea      	bne.n	80071e8 <__ieee754_pow+0xe8>
 8007212:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8007216:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800721a:	ea53 030a 	orrs.w	r3, r3, sl
 800721e:	f000 845a 	beq.w	8007ad6 <__ieee754_pow+0x9d6>
 8007222:	4b4f      	ldr	r3, [pc, #316]	; (8007360 <__ieee754_pow+0x260>)
 8007224:	429c      	cmp	r4, r3
 8007226:	dd08      	ble.n	800723a <__ieee754_pow+0x13a>
 8007228:	f1b9 0f00 	cmp.w	r9, #0
 800722c:	f2c0 8457 	blt.w	8007ade <__ieee754_pow+0x9de>
 8007230:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007234:	e783      	b.n	800713e <__ieee754_pow+0x3e>
 8007236:	2302      	movs	r3, #2
 8007238:	e7e5      	b.n	8007206 <__ieee754_pow+0x106>
 800723a:	f1b9 0f00 	cmp.w	r9, #0
 800723e:	f04f 0000 	mov.w	r0, #0
 8007242:	f04f 0100 	mov.w	r1, #0
 8007246:	f6bf af7a 	bge.w	800713e <__ieee754_pow+0x3e>
 800724a:	e9dd 0300 	ldrd	r0, r3, [sp]
 800724e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007252:	e774      	b.n	800713e <__ieee754_pow+0x3e>
 8007254:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8007258:	d106      	bne.n	8007268 <__ieee754_pow+0x168>
 800725a:	4632      	mov	r2, r6
 800725c:	463b      	mov	r3, r7
 800725e:	4630      	mov	r0, r6
 8007260:	4639      	mov	r1, r7
 8007262:	f7f9 f96d 	bl	8000540 <__aeabi_dmul>
 8007266:	e76a      	b.n	800713e <__ieee754_pow+0x3e>
 8007268:	4b3e      	ldr	r3, [pc, #248]	; (8007364 <__ieee754_pow+0x264>)
 800726a:	4599      	cmp	r9, r3
 800726c:	d10c      	bne.n	8007288 <__ieee754_pow+0x188>
 800726e:	2d00      	cmp	r5, #0
 8007270:	db0a      	blt.n	8007288 <__ieee754_pow+0x188>
 8007272:	ec47 6b10 	vmov	d0, r6, r7
 8007276:	b009      	add	sp, #36	; 0x24
 8007278:	ecbd 8b06 	vpop	{d8-d10}
 800727c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007280:	f000 bc6c 	b.w	8007b5c <__ieee754_sqrt>
 8007284:	2300      	movs	r3, #0
 8007286:	9304      	str	r3, [sp, #16]
 8007288:	ec47 6b10 	vmov	d0, r6, r7
 800728c:	f000 fd48 	bl	8007d20 <fabs>
 8007290:	ec51 0b10 	vmov	r0, r1, d0
 8007294:	f1ba 0f00 	cmp.w	sl, #0
 8007298:	d129      	bne.n	80072ee <__ieee754_pow+0x1ee>
 800729a:	b124      	cbz	r4, 80072a6 <__ieee754_pow+0x1a6>
 800729c:	4b2f      	ldr	r3, [pc, #188]	; (800735c <__ieee754_pow+0x25c>)
 800729e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80072a2:	429a      	cmp	r2, r3
 80072a4:	d123      	bne.n	80072ee <__ieee754_pow+0x1ee>
 80072a6:	f1b9 0f00 	cmp.w	r9, #0
 80072aa:	da05      	bge.n	80072b8 <__ieee754_pow+0x1b8>
 80072ac:	4602      	mov	r2, r0
 80072ae:	460b      	mov	r3, r1
 80072b0:	2000      	movs	r0, #0
 80072b2:	492a      	ldr	r1, [pc, #168]	; (800735c <__ieee754_pow+0x25c>)
 80072b4:	f7f9 fa6e 	bl	8000794 <__aeabi_ddiv>
 80072b8:	2d00      	cmp	r5, #0
 80072ba:	f6bf af40 	bge.w	800713e <__ieee754_pow+0x3e>
 80072be:	9b04      	ldr	r3, [sp, #16]
 80072c0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80072c4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80072c8:	4323      	orrs	r3, r4
 80072ca:	d108      	bne.n	80072de <__ieee754_pow+0x1de>
 80072cc:	4602      	mov	r2, r0
 80072ce:	460b      	mov	r3, r1
 80072d0:	4610      	mov	r0, r2
 80072d2:	4619      	mov	r1, r3
 80072d4:	f7f8 ff7c 	bl	80001d0 <__aeabi_dsub>
 80072d8:	4602      	mov	r2, r0
 80072da:	460b      	mov	r3, r1
 80072dc:	e78f      	b.n	80071fe <__ieee754_pow+0xfe>
 80072de:	9b04      	ldr	r3, [sp, #16]
 80072e0:	2b01      	cmp	r3, #1
 80072e2:	f47f af2c 	bne.w	800713e <__ieee754_pow+0x3e>
 80072e6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80072ea:	4619      	mov	r1, r3
 80072ec:	e727      	b.n	800713e <__ieee754_pow+0x3e>
 80072ee:	0feb      	lsrs	r3, r5, #31
 80072f0:	3b01      	subs	r3, #1
 80072f2:	9306      	str	r3, [sp, #24]
 80072f4:	9a06      	ldr	r2, [sp, #24]
 80072f6:	9b04      	ldr	r3, [sp, #16]
 80072f8:	4313      	orrs	r3, r2
 80072fa:	d102      	bne.n	8007302 <__ieee754_pow+0x202>
 80072fc:	4632      	mov	r2, r6
 80072fe:	463b      	mov	r3, r7
 8007300:	e7e6      	b.n	80072d0 <__ieee754_pow+0x1d0>
 8007302:	4b19      	ldr	r3, [pc, #100]	; (8007368 <__ieee754_pow+0x268>)
 8007304:	4598      	cmp	r8, r3
 8007306:	f340 80fb 	ble.w	8007500 <__ieee754_pow+0x400>
 800730a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800730e:	4598      	cmp	r8, r3
 8007310:	4b13      	ldr	r3, [pc, #76]	; (8007360 <__ieee754_pow+0x260>)
 8007312:	dd0c      	ble.n	800732e <__ieee754_pow+0x22e>
 8007314:	429c      	cmp	r4, r3
 8007316:	dc0f      	bgt.n	8007338 <__ieee754_pow+0x238>
 8007318:	f1b9 0f00 	cmp.w	r9, #0
 800731c:	da0f      	bge.n	800733e <__ieee754_pow+0x23e>
 800731e:	2000      	movs	r0, #0
 8007320:	b009      	add	sp, #36	; 0x24
 8007322:	ecbd 8b06 	vpop	{d8-d10}
 8007326:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800732a:	f000 bcf0 	b.w	8007d0e <__math_oflow>
 800732e:	429c      	cmp	r4, r3
 8007330:	dbf2      	blt.n	8007318 <__ieee754_pow+0x218>
 8007332:	4b0a      	ldr	r3, [pc, #40]	; (800735c <__ieee754_pow+0x25c>)
 8007334:	429c      	cmp	r4, r3
 8007336:	dd19      	ble.n	800736c <__ieee754_pow+0x26c>
 8007338:	f1b9 0f00 	cmp.w	r9, #0
 800733c:	dcef      	bgt.n	800731e <__ieee754_pow+0x21e>
 800733e:	2000      	movs	r0, #0
 8007340:	b009      	add	sp, #36	; 0x24
 8007342:	ecbd 8b06 	vpop	{d8-d10}
 8007346:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800734a:	f000 bcd7 	b.w	8007cfc <__math_uflow>
 800734e:	bf00      	nop
 8007350:	fff00000 	.word	0xfff00000
 8007354:	7ff00000 	.word	0x7ff00000
 8007358:	433fffff 	.word	0x433fffff
 800735c:	3ff00000 	.word	0x3ff00000
 8007360:	3fefffff 	.word	0x3fefffff
 8007364:	3fe00000 	.word	0x3fe00000
 8007368:	41e00000 	.word	0x41e00000
 800736c:	4b60      	ldr	r3, [pc, #384]	; (80074f0 <__ieee754_pow+0x3f0>)
 800736e:	2200      	movs	r2, #0
 8007370:	f7f8 ff2e 	bl	80001d0 <__aeabi_dsub>
 8007374:	a354      	add	r3, pc, #336	; (adr r3, 80074c8 <__ieee754_pow+0x3c8>)
 8007376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800737a:	4604      	mov	r4, r0
 800737c:	460d      	mov	r5, r1
 800737e:	f7f9 f8df 	bl	8000540 <__aeabi_dmul>
 8007382:	a353      	add	r3, pc, #332	; (adr r3, 80074d0 <__ieee754_pow+0x3d0>)
 8007384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007388:	4606      	mov	r6, r0
 800738a:	460f      	mov	r7, r1
 800738c:	4620      	mov	r0, r4
 800738e:	4629      	mov	r1, r5
 8007390:	f7f9 f8d6 	bl	8000540 <__aeabi_dmul>
 8007394:	4b57      	ldr	r3, [pc, #348]	; (80074f4 <__ieee754_pow+0x3f4>)
 8007396:	4682      	mov	sl, r0
 8007398:	468b      	mov	fp, r1
 800739a:	2200      	movs	r2, #0
 800739c:	4620      	mov	r0, r4
 800739e:	4629      	mov	r1, r5
 80073a0:	f7f9 f8ce 	bl	8000540 <__aeabi_dmul>
 80073a4:	4602      	mov	r2, r0
 80073a6:	460b      	mov	r3, r1
 80073a8:	a14b      	add	r1, pc, #300	; (adr r1, 80074d8 <__ieee754_pow+0x3d8>)
 80073aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80073ae:	f7f8 ff0f 	bl	80001d0 <__aeabi_dsub>
 80073b2:	4622      	mov	r2, r4
 80073b4:	462b      	mov	r3, r5
 80073b6:	f7f9 f8c3 	bl	8000540 <__aeabi_dmul>
 80073ba:	4602      	mov	r2, r0
 80073bc:	460b      	mov	r3, r1
 80073be:	2000      	movs	r0, #0
 80073c0:	494d      	ldr	r1, [pc, #308]	; (80074f8 <__ieee754_pow+0x3f8>)
 80073c2:	f7f8 ff05 	bl	80001d0 <__aeabi_dsub>
 80073c6:	4622      	mov	r2, r4
 80073c8:	4680      	mov	r8, r0
 80073ca:	4689      	mov	r9, r1
 80073cc:	462b      	mov	r3, r5
 80073ce:	4620      	mov	r0, r4
 80073d0:	4629      	mov	r1, r5
 80073d2:	f7f9 f8b5 	bl	8000540 <__aeabi_dmul>
 80073d6:	4602      	mov	r2, r0
 80073d8:	460b      	mov	r3, r1
 80073da:	4640      	mov	r0, r8
 80073dc:	4649      	mov	r1, r9
 80073de:	f7f9 f8af 	bl	8000540 <__aeabi_dmul>
 80073e2:	a33f      	add	r3, pc, #252	; (adr r3, 80074e0 <__ieee754_pow+0x3e0>)
 80073e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073e8:	f7f9 f8aa 	bl	8000540 <__aeabi_dmul>
 80073ec:	4602      	mov	r2, r0
 80073ee:	460b      	mov	r3, r1
 80073f0:	4650      	mov	r0, sl
 80073f2:	4659      	mov	r1, fp
 80073f4:	f7f8 feec 	bl	80001d0 <__aeabi_dsub>
 80073f8:	4602      	mov	r2, r0
 80073fa:	460b      	mov	r3, r1
 80073fc:	4680      	mov	r8, r0
 80073fe:	4689      	mov	r9, r1
 8007400:	4630      	mov	r0, r6
 8007402:	4639      	mov	r1, r7
 8007404:	f7f8 fee6 	bl	80001d4 <__adddf3>
 8007408:	2000      	movs	r0, #0
 800740a:	4632      	mov	r2, r6
 800740c:	463b      	mov	r3, r7
 800740e:	4604      	mov	r4, r0
 8007410:	460d      	mov	r5, r1
 8007412:	f7f8 fedd 	bl	80001d0 <__aeabi_dsub>
 8007416:	4602      	mov	r2, r0
 8007418:	460b      	mov	r3, r1
 800741a:	4640      	mov	r0, r8
 800741c:	4649      	mov	r1, r9
 800741e:	f7f8 fed7 	bl	80001d0 <__aeabi_dsub>
 8007422:	9b04      	ldr	r3, [sp, #16]
 8007424:	9a06      	ldr	r2, [sp, #24]
 8007426:	3b01      	subs	r3, #1
 8007428:	4313      	orrs	r3, r2
 800742a:	4682      	mov	sl, r0
 800742c:	468b      	mov	fp, r1
 800742e:	f040 81e7 	bne.w	8007800 <__ieee754_pow+0x700>
 8007432:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 80074e8 <__ieee754_pow+0x3e8>
 8007436:	eeb0 8a47 	vmov.f32	s16, s14
 800743a:	eef0 8a67 	vmov.f32	s17, s15
 800743e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007442:	2600      	movs	r6, #0
 8007444:	4632      	mov	r2, r6
 8007446:	463b      	mov	r3, r7
 8007448:	e9dd 0100 	ldrd	r0, r1, [sp]
 800744c:	f7f8 fec0 	bl	80001d0 <__aeabi_dsub>
 8007450:	4622      	mov	r2, r4
 8007452:	462b      	mov	r3, r5
 8007454:	f7f9 f874 	bl	8000540 <__aeabi_dmul>
 8007458:	e9dd 2300 	ldrd	r2, r3, [sp]
 800745c:	4680      	mov	r8, r0
 800745e:	4689      	mov	r9, r1
 8007460:	4650      	mov	r0, sl
 8007462:	4659      	mov	r1, fp
 8007464:	f7f9 f86c 	bl	8000540 <__aeabi_dmul>
 8007468:	4602      	mov	r2, r0
 800746a:	460b      	mov	r3, r1
 800746c:	4640      	mov	r0, r8
 800746e:	4649      	mov	r1, r9
 8007470:	f7f8 feb0 	bl	80001d4 <__adddf3>
 8007474:	4632      	mov	r2, r6
 8007476:	463b      	mov	r3, r7
 8007478:	4680      	mov	r8, r0
 800747a:	4689      	mov	r9, r1
 800747c:	4620      	mov	r0, r4
 800747e:	4629      	mov	r1, r5
 8007480:	f7f9 f85e 	bl	8000540 <__aeabi_dmul>
 8007484:	460b      	mov	r3, r1
 8007486:	4604      	mov	r4, r0
 8007488:	460d      	mov	r5, r1
 800748a:	4602      	mov	r2, r0
 800748c:	4649      	mov	r1, r9
 800748e:	4640      	mov	r0, r8
 8007490:	f7f8 fea0 	bl	80001d4 <__adddf3>
 8007494:	4b19      	ldr	r3, [pc, #100]	; (80074fc <__ieee754_pow+0x3fc>)
 8007496:	4299      	cmp	r1, r3
 8007498:	ec45 4b19 	vmov	d9, r4, r5
 800749c:	4606      	mov	r6, r0
 800749e:	460f      	mov	r7, r1
 80074a0:	468b      	mov	fp, r1
 80074a2:	f340 82f1 	ble.w	8007a88 <__ieee754_pow+0x988>
 80074a6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80074aa:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80074ae:	4303      	orrs	r3, r0
 80074b0:	f000 81e4 	beq.w	800787c <__ieee754_pow+0x77c>
 80074b4:	ec51 0b18 	vmov	r0, r1, d8
 80074b8:	2200      	movs	r2, #0
 80074ba:	2300      	movs	r3, #0
 80074bc:	f7f9 fab2 	bl	8000a24 <__aeabi_dcmplt>
 80074c0:	3800      	subs	r0, #0
 80074c2:	bf18      	it	ne
 80074c4:	2001      	movne	r0, #1
 80074c6:	e72b      	b.n	8007320 <__ieee754_pow+0x220>
 80074c8:	60000000 	.word	0x60000000
 80074cc:	3ff71547 	.word	0x3ff71547
 80074d0:	f85ddf44 	.word	0xf85ddf44
 80074d4:	3e54ae0b 	.word	0x3e54ae0b
 80074d8:	55555555 	.word	0x55555555
 80074dc:	3fd55555 	.word	0x3fd55555
 80074e0:	652b82fe 	.word	0x652b82fe
 80074e4:	3ff71547 	.word	0x3ff71547
 80074e8:	00000000 	.word	0x00000000
 80074ec:	bff00000 	.word	0xbff00000
 80074f0:	3ff00000 	.word	0x3ff00000
 80074f4:	3fd00000 	.word	0x3fd00000
 80074f8:	3fe00000 	.word	0x3fe00000
 80074fc:	408fffff 	.word	0x408fffff
 8007500:	4bd5      	ldr	r3, [pc, #852]	; (8007858 <__ieee754_pow+0x758>)
 8007502:	402b      	ands	r3, r5
 8007504:	2200      	movs	r2, #0
 8007506:	b92b      	cbnz	r3, 8007514 <__ieee754_pow+0x414>
 8007508:	4bd4      	ldr	r3, [pc, #848]	; (800785c <__ieee754_pow+0x75c>)
 800750a:	f7f9 f819 	bl	8000540 <__aeabi_dmul>
 800750e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8007512:	460c      	mov	r4, r1
 8007514:	1523      	asrs	r3, r4, #20
 8007516:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800751a:	4413      	add	r3, r2
 800751c:	9305      	str	r3, [sp, #20]
 800751e:	4bd0      	ldr	r3, [pc, #832]	; (8007860 <__ieee754_pow+0x760>)
 8007520:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8007524:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8007528:	429c      	cmp	r4, r3
 800752a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800752e:	dd08      	ble.n	8007542 <__ieee754_pow+0x442>
 8007530:	4bcc      	ldr	r3, [pc, #816]	; (8007864 <__ieee754_pow+0x764>)
 8007532:	429c      	cmp	r4, r3
 8007534:	f340 8162 	ble.w	80077fc <__ieee754_pow+0x6fc>
 8007538:	9b05      	ldr	r3, [sp, #20]
 800753a:	3301      	adds	r3, #1
 800753c:	9305      	str	r3, [sp, #20]
 800753e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8007542:	2400      	movs	r4, #0
 8007544:	00e3      	lsls	r3, r4, #3
 8007546:	9307      	str	r3, [sp, #28]
 8007548:	4bc7      	ldr	r3, [pc, #796]	; (8007868 <__ieee754_pow+0x768>)
 800754a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800754e:	ed93 7b00 	vldr	d7, [r3]
 8007552:	4629      	mov	r1, r5
 8007554:	ec53 2b17 	vmov	r2, r3, d7
 8007558:	eeb0 9a47 	vmov.f32	s18, s14
 800755c:	eef0 9a67 	vmov.f32	s19, s15
 8007560:	4682      	mov	sl, r0
 8007562:	f7f8 fe35 	bl	80001d0 <__aeabi_dsub>
 8007566:	4652      	mov	r2, sl
 8007568:	4606      	mov	r6, r0
 800756a:	460f      	mov	r7, r1
 800756c:	462b      	mov	r3, r5
 800756e:	ec51 0b19 	vmov	r0, r1, d9
 8007572:	f7f8 fe2f 	bl	80001d4 <__adddf3>
 8007576:	4602      	mov	r2, r0
 8007578:	460b      	mov	r3, r1
 800757a:	2000      	movs	r0, #0
 800757c:	49bb      	ldr	r1, [pc, #748]	; (800786c <__ieee754_pow+0x76c>)
 800757e:	f7f9 f909 	bl	8000794 <__aeabi_ddiv>
 8007582:	ec41 0b1a 	vmov	d10, r0, r1
 8007586:	4602      	mov	r2, r0
 8007588:	460b      	mov	r3, r1
 800758a:	4630      	mov	r0, r6
 800758c:	4639      	mov	r1, r7
 800758e:	f7f8 ffd7 	bl	8000540 <__aeabi_dmul>
 8007592:	2300      	movs	r3, #0
 8007594:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007598:	9302      	str	r3, [sp, #8]
 800759a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800759e:	46ab      	mov	fp, r5
 80075a0:	106d      	asrs	r5, r5, #1
 80075a2:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80075a6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80075aa:	ec41 0b18 	vmov	d8, r0, r1
 80075ae:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 80075b2:	2200      	movs	r2, #0
 80075b4:	4640      	mov	r0, r8
 80075b6:	4649      	mov	r1, r9
 80075b8:	4614      	mov	r4, r2
 80075ba:	461d      	mov	r5, r3
 80075bc:	f7f8 ffc0 	bl	8000540 <__aeabi_dmul>
 80075c0:	4602      	mov	r2, r0
 80075c2:	460b      	mov	r3, r1
 80075c4:	4630      	mov	r0, r6
 80075c6:	4639      	mov	r1, r7
 80075c8:	f7f8 fe02 	bl	80001d0 <__aeabi_dsub>
 80075cc:	ec53 2b19 	vmov	r2, r3, d9
 80075d0:	4606      	mov	r6, r0
 80075d2:	460f      	mov	r7, r1
 80075d4:	4620      	mov	r0, r4
 80075d6:	4629      	mov	r1, r5
 80075d8:	f7f8 fdfa 	bl	80001d0 <__aeabi_dsub>
 80075dc:	4602      	mov	r2, r0
 80075de:	460b      	mov	r3, r1
 80075e0:	4650      	mov	r0, sl
 80075e2:	4659      	mov	r1, fp
 80075e4:	f7f8 fdf4 	bl	80001d0 <__aeabi_dsub>
 80075e8:	4642      	mov	r2, r8
 80075ea:	464b      	mov	r3, r9
 80075ec:	f7f8 ffa8 	bl	8000540 <__aeabi_dmul>
 80075f0:	4602      	mov	r2, r0
 80075f2:	460b      	mov	r3, r1
 80075f4:	4630      	mov	r0, r6
 80075f6:	4639      	mov	r1, r7
 80075f8:	f7f8 fdea 	bl	80001d0 <__aeabi_dsub>
 80075fc:	ec53 2b1a 	vmov	r2, r3, d10
 8007600:	f7f8 ff9e 	bl	8000540 <__aeabi_dmul>
 8007604:	ec53 2b18 	vmov	r2, r3, d8
 8007608:	ec41 0b19 	vmov	d9, r0, r1
 800760c:	ec51 0b18 	vmov	r0, r1, d8
 8007610:	f7f8 ff96 	bl	8000540 <__aeabi_dmul>
 8007614:	a37c      	add	r3, pc, #496	; (adr r3, 8007808 <__ieee754_pow+0x708>)
 8007616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800761a:	4604      	mov	r4, r0
 800761c:	460d      	mov	r5, r1
 800761e:	f7f8 ff8f 	bl	8000540 <__aeabi_dmul>
 8007622:	a37b      	add	r3, pc, #492	; (adr r3, 8007810 <__ieee754_pow+0x710>)
 8007624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007628:	f7f8 fdd4 	bl	80001d4 <__adddf3>
 800762c:	4622      	mov	r2, r4
 800762e:	462b      	mov	r3, r5
 8007630:	f7f8 ff86 	bl	8000540 <__aeabi_dmul>
 8007634:	a378      	add	r3, pc, #480	; (adr r3, 8007818 <__ieee754_pow+0x718>)
 8007636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800763a:	f7f8 fdcb 	bl	80001d4 <__adddf3>
 800763e:	4622      	mov	r2, r4
 8007640:	462b      	mov	r3, r5
 8007642:	f7f8 ff7d 	bl	8000540 <__aeabi_dmul>
 8007646:	a376      	add	r3, pc, #472	; (adr r3, 8007820 <__ieee754_pow+0x720>)
 8007648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800764c:	f7f8 fdc2 	bl	80001d4 <__adddf3>
 8007650:	4622      	mov	r2, r4
 8007652:	462b      	mov	r3, r5
 8007654:	f7f8 ff74 	bl	8000540 <__aeabi_dmul>
 8007658:	a373      	add	r3, pc, #460	; (adr r3, 8007828 <__ieee754_pow+0x728>)
 800765a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800765e:	f7f8 fdb9 	bl	80001d4 <__adddf3>
 8007662:	4622      	mov	r2, r4
 8007664:	462b      	mov	r3, r5
 8007666:	f7f8 ff6b 	bl	8000540 <__aeabi_dmul>
 800766a:	a371      	add	r3, pc, #452	; (adr r3, 8007830 <__ieee754_pow+0x730>)
 800766c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007670:	f7f8 fdb0 	bl	80001d4 <__adddf3>
 8007674:	4622      	mov	r2, r4
 8007676:	4606      	mov	r6, r0
 8007678:	460f      	mov	r7, r1
 800767a:	462b      	mov	r3, r5
 800767c:	4620      	mov	r0, r4
 800767e:	4629      	mov	r1, r5
 8007680:	f7f8 ff5e 	bl	8000540 <__aeabi_dmul>
 8007684:	4602      	mov	r2, r0
 8007686:	460b      	mov	r3, r1
 8007688:	4630      	mov	r0, r6
 800768a:	4639      	mov	r1, r7
 800768c:	f7f8 ff58 	bl	8000540 <__aeabi_dmul>
 8007690:	4642      	mov	r2, r8
 8007692:	4604      	mov	r4, r0
 8007694:	460d      	mov	r5, r1
 8007696:	464b      	mov	r3, r9
 8007698:	ec51 0b18 	vmov	r0, r1, d8
 800769c:	f7f8 fd9a 	bl	80001d4 <__adddf3>
 80076a0:	ec53 2b19 	vmov	r2, r3, d9
 80076a4:	f7f8 ff4c 	bl	8000540 <__aeabi_dmul>
 80076a8:	4622      	mov	r2, r4
 80076aa:	462b      	mov	r3, r5
 80076ac:	f7f8 fd92 	bl	80001d4 <__adddf3>
 80076b0:	4642      	mov	r2, r8
 80076b2:	4682      	mov	sl, r0
 80076b4:	468b      	mov	fp, r1
 80076b6:	464b      	mov	r3, r9
 80076b8:	4640      	mov	r0, r8
 80076ba:	4649      	mov	r1, r9
 80076bc:	f7f8 ff40 	bl	8000540 <__aeabi_dmul>
 80076c0:	4b6b      	ldr	r3, [pc, #428]	; (8007870 <__ieee754_pow+0x770>)
 80076c2:	2200      	movs	r2, #0
 80076c4:	4606      	mov	r6, r0
 80076c6:	460f      	mov	r7, r1
 80076c8:	f7f8 fd84 	bl	80001d4 <__adddf3>
 80076cc:	4652      	mov	r2, sl
 80076ce:	465b      	mov	r3, fp
 80076d0:	f7f8 fd80 	bl	80001d4 <__adddf3>
 80076d4:	2000      	movs	r0, #0
 80076d6:	4604      	mov	r4, r0
 80076d8:	460d      	mov	r5, r1
 80076da:	4602      	mov	r2, r0
 80076dc:	460b      	mov	r3, r1
 80076de:	4640      	mov	r0, r8
 80076e0:	4649      	mov	r1, r9
 80076e2:	f7f8 ff2d 	bl	8000540 <__aeabi_dmul>
 80076e6:	4b62      	ldr	r3, [pc, #392]	; (8007870 <__ieee754_pow+0x770>)
 80076e8:	4680      	mov	r8, r0
 80076ea:	4689      	mov	r9, r1
 80076ec:	2200      	movs	r2, #0
 80076ee:	4620      	mov	r0, r4
 80076f0:	4629      	mov	r1, r5
 80076f2:	f7f8 fd6d 	bl	80001d0 <__aeabi_dsub>
 80076f6:	4632      	mov	r2, r6
 80076f8:	463b      	mov	r3, r7
 80076fa:	f7f8 fd69 	bl	80001d0 <__aeabi_dsub>
 80076fe:	4602      	mov	r2, r0
 8007700:	460b      	mov	r3, r1
 8007702:	4650      	mov	r0, sl
 8007704:	4659      	mov	r1, fp
 8007706:	f7f8 fd63 	bl	80001d0 <__aeabi_dsub>
 800770a:	ec53 2b18 	vmov	r2, r3, d8
 800770e:	f7f8 ff17 	bl	8000540 <__aeabi_dmul>
 8007712:	4622      	mov	r2, r4
 8007714:	4606      	mov	r6, r0
 8007716:	460f      	mov	r7, r1
 8007718:	462b      	mov	r3, r5
 800771a:	ec51 0b19 	vmov	r0, r1, d9
 800771e:	f7f8 ff0f 	bl	8000540 <__aeabi_dmul>
 8007722:	4602      	mov	r2, r0
 8007724:	460b      	mov	r3, r1
 8007726:	4630      	mov	r0, r6
 8007728:	4639      	mov	r1, r7
 800772a:	f7f8 fd53 	bl	80001d4 <__adddf3>
 800772e:	4606      	mov	r6, r0
 8007730:	460f      	mov	r7, r1
 8007732:	4602      	mov	r2, r0
 8007734:	460b      	mov	r3, r1
 8007736:	4640      	mov	r0, r8
 8007738:	4649      	mov	r1, r9
 800773a:	f7f8 fd4b 	bl	80001d4 <__adddf3>
 800773e:	a33e      	add	r3, pc, #248	; (adr r3, 8007838 <__ieee754_pow+0x738>)
 8007740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007744:	2000      	movs	r0, #0
 8007746:	4604      	mov	r4, r0
 8007748:	460d      	mov	r5, r1
 800774a:	f7f8 fef9 	bl	8000540 <__aeabi_dmul>
 800774e:	4642      	mov	r2, r8
 8007750:	ec41 0b18 	vmov	d8, r0, r1
 8007754:	464b      	mov	r3, r9
 8007756:	4620      	mov	r0, r4
 8007758:	4629      	mov	r1, r5
 800775a:	f7f8 fd39 	bl	80001d0 <__aeabi_dsub>
 800775e:	4602      	mov	r2, r0
 8007760:	460b      	mov	r3, r1
 8007762:	4630      	mov	r0, r6
 8007764:	4639      	mov	r1, r7
 8007766:	f7f8 fd33 	bl	80001d0 <__aeabi_dsub>
 800776a:	a335      	add	r3, pc, #212	; (adr r3, 8007840 <__ieee754_pow+0x740>)
 800776c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007770:	f7f8 fee6 	bl	8000540 <__aeabi_dmul>
 8007774:	a334      	add	r3, pc, #208	; (adr r3, 8007848 <__ieee754_pow+0x748>)
 8007776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800777a:	4606      	mov	r6, r0
 800777c:	460f      	mov	r7, r1
 800777e:	4620      	mov	r0, r4
 8007780:	4629      	mov	r1, r5
 8007782:	f7f8 fedd 	bl	8000540 <__aeabi_dmul>
 8007786:	4602      	mov	r2, r0
 8007788:	460b      	mov	r3, r1
 800778a:	4630      	mov	r0, r6
 800778c:	4639      	mov	r1, r7
 800778e:	f7f8 fd21 	bl	80001d4 <__adddf3>
 8007792:	9a07      	ldr	r2, [sp, #28]
 8007794:	4b37      	ldr	r3, [pc, #220]	; (8007874 <__ieee754_pow+0x774>)
 8007796:	4413      	add	r3, r2
 8007798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800779c:	f7f8 fd1a 	bl	80001d4 <__adddf3>
 80077a0:	4682      	mov	sl, r0
 80077a2:	9805      	ldr	r0, [sp, #20]
 80077a4:	468b      	mov	fp, r1
 80077a6:	f7f8 fe61 	bl	800046c <__aeabi_i2d>
 80077aa:	9a07      	ldr	r2, [sp, #28]
 80077ac:	4b32      	ldr	r3, [pc, #200]	; (8007878 <__ieee754_pow+0x778>)
 80077ae:	4413      	add	r3, r2
 80077b0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80077b4:	4606      	mov	r6, r0
 80077b6:	460f      	mov	r7, r1
 80077b8:	4652      	mov	r2, sl
 80077ba:	465b      	mov	r3, fp
 80077bc:	ec51 0b18 	vmov	r0, r1, d8
 80077c0:	f7f8 fd08 	bl	80001d4 <__adddf3>
 80077c4:	4642      	mov	r2, r8
 80077c6:	464b      	mov	r3, r9
 80077c8:	f7f8 fd04 	bl	80001d4 <__adddf3>
 80077cc:	4632      	mov	r2, r6
 80077ce:	463b      	mov	r3, r7
 80077d0:	f7f8 fd00 	bl	80001d4 <__adddf3>
 80077d4:	2000      	movs	r0, #0
 80077d6:	4632      	mov	r2, r6
 80077d8:	463b      	mov	r3, r7
 80077da:	4604      	mov	r4, r0
 80077dc:	460d      	mov	r5, r1
 80077de:	f7f8 fcf7 	bl	80001d0 <__aeabi_dsub>
 80077e2:	4642      	mov	r2, r8
 80077e4:	464b      	mov	r3, r9
 80077e6:	f7f8 fcf3 	bl	80001d0 <__aeabi_dsub>
 80077ea:	ec53 2b18 	vmov	r2, r3, d8
 80077ee:	f7f8 fcef 	bl	80001d0 <__aeabi_dsub>
 80077f2:	4602      	mov	r2, r0
 80077f4:	460b      	mov	r3, r1
 80077f6:	4650      	mov	r0, sl
 80077f8:	4659      	mov	r1, fp
 80077fa:	e610      	b.n	800741e <__ieee754_pow+0x31e>
 80077fc:	2401      	movs	r4, #1
 80077fe:	e6a1      	b.n	8007544 <__ieee754_pow+0x444>
 8007800:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8007850 <__ieee754_pow+0x750>
 8007804:	e617      	b.n	8007436 <__ieee754_pow+0x336>
 8007806:	bf00      	nop
 8007808:	4a454eef 	.word	0x4a454eef
 800780c:	3fca7e28 	.word	0x3fca7e28
 8007810:	93c9db65 	.word	0x93c9db65
 8007814:	3fcd864a 	.word	0x3fcd864a
 8007818:	a91d4101 	.word	0xa91d4101
 800781c:	3fd17460 	.word	0x3fd17460
 8007820:	518f264d 	.word	0x518f264d
 8007824:	3fd55555 	.word	0x3fd55555
 8007828:	db6fabff 	.word	0xdb6fabff
 800782c:	3fdb6db6 	.word	0x3fdb6db6
 8007830:	33333303 	.word	0x33333303
 8007834:	3fe33333 	.word	0x3fe33333
 8007838:	e0000000 	.word	0xe0000000
 800783c:	3feec709 	.word	0x3feec709
 8007840:	dc3a03fd 	.word	0xdc3a03fd
 8007844:	3feec709 	.word	0x3feec709
 8007848:	145b01f5 	.word	0x145b01f5
 800784c:	be3e2fe0 	.word	0xbe3e2fe0
 8007850:	00000000 	.word	0x00000000
 8007854:	3ff00000 	.word	0x3ff00000
 8007858:	7ff00000 	.word	0x7ff00000
 800785c:	43400000 	.word	0x43400000
 8007860:	0003988e 	.word	0x0003988e
 8007864:	000bb679 	.word	0x000bb679
 8007868:	08007f50 	.word	0x08007f50
 800786c:	3ff00000 	.word	0x3ff00000
 8007870:	40080000 	.word	0x40080000
 8007874:	08007f70 	.word	0x08007f70
 8007878:	08007f60 	.word	0x08007f60
 800787c:	a3b5      	add	r3, pc, #724	; (adr r3, 8007b54 <__ieee754_pow+0xa54>)
 800787e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007882:	4640      	mov	r0, r8
 8007884:	4649      	mov	r1, r9
 8007886:	f7f8 fca5 	bl	80001d4 <__adddf3>
 800788a:	4622      	mov	r2, r4
 800788c:	ec41 0b1a 	vmov	d10, r0, r1
 8007890:	462b      	mov	r3, r5
 8007892:	4630      	mov	r0, r6
 8007894:	4639      	mov	r1, r7
 8007896:	f7f8 fc9b 	bl	80001d0 <__aeabi_dsub>
 800789a:	4602      	mov	r2, r0
 800789c:	460b      	mov	r3, r1
 800789e:	ec51 0b1a 	vmov	r0, r1, d10
 80078a2:	f7f9 f8dd 	bl	8000a60 <__aeabi_dcmpgt>
 80078a6:	2800      	cmp	r0, #0
 80078a8:	f47f ae04 	bne.w	80074b4 <__ieee754_pow+0x3b4>
 80078ac:	4aa4      	ldr	r2, [pc, #656]	; (8007b40 <__ieee754_pow+0xa40>)
 80078ae:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80078b2:	4293      	cmp	r3, r2
 80078b4:	f340 8108 	ble.w	8007ac8 <__ieee754_pow+0x9c8>
 80078b8:	151b      	asrs	r3, r3, #20
 80078ba:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80078be:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80078c2:	fa4a f303 	asr.w	r3, sl, r3
 80078c6:	445b      	add	r3, fp
 80078c8:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80078cc:	4e9d      	ldr	r6, [pc, #628]	; (8007b44 <__ieee754_pow+0xa44>)
 80078ce:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80078d2:	4116      	asrs	r6, r2
 80078d4:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80078d8:	2000      	movs	r0, #0
 80078da:	ea23 0106 	bic.w	r1, r3, r6
 80078de:	f1c2 0214 	rsb	r2, r2, #20
 80078e2:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80078e6:	fa4a fa02 	asr.w	sl, sl, r2
 80078ea:	f1bb 0f00 	cmp.w	fp, #0
 80078ee:	4602      	mov	r2, r0
 80078f0:	460b      	mov	r3, r1
 80078f2:	4620      	mov	r0, r4
 80078f4:	4629      	mov	r1, r5
 80078f6:	bfb8      	it	lt
 80078f8:	f1ca 0a00 	rsblt	sl, sl, #0
 80078fc:	f7f8 fc68 	bl	80001d0 <__aeabi_dsub>
 8007900:	ec41 0b19 	vmov	d9, r0, r1
 8007904:	4642      	mov	r2, r8
 8007906:	464b      	mov	r3, r9
 8007908:	ec51 0b19 	vmov	r0, r1, d9
 800790c:	f7f8 fc62 	bl	80001d4 <__adddf3>
 8007910:	a37b      	add	r3, pc, #492	; (adr r3, 8007b00 <__ieee754_pow+0xa00>)
 8007912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007916:	2000      	movs	r0, #0
 8007918:	4604      	mov	r4, r0
 800791a:	460d      	mov	r5, r1
 800791c:	f7f8 fe10 	bl	8000540 <__aeabi_dmul>
 8007920:	ec53 2b19 	vmov	r2, r3, d9
 8007924:	4606      	mov	r6, r0
 8007926:	460f      	mov	r7, r1
 8007928:	4620      	mov	r0, r4
 800792a:	4629      	mov	r1, r5
 800792c:	f7f8 fc50 	bl	80001d0 <__aeabi_dsub>
 8007930:	4602      	mov	r2, r0
 8007932:	460b      	mov	r3, r1
 8007934:	4640      	mov	r0, r8
 8007936:	4649      	mov	r1, r9
 8007938:	f7f8 fc4a 	bl	80001d0 <__aeabi_dsub>
 800793c:	a372      	add	r3, pc, #456	; (adr r3, 8007b08 <__ieee754_pow+0xa08>)
 800793e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007942:	f7f8 fdfd 	bl	8000540 <__aeabi_dmul>
 8007946:	a372      	add	r3, pc, #456	; (adr r3, 8007b10 <__ieee754_pow+0xa10>)
 8007948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800794c:	4680      	mov	r8, r0
 800794e:	4689      	mov	r9, r1
 8007950:	4620      	mov	r0, r4
 8007952:	4629      	mov	r1, r5
 8007954:	f7f8 fdf4 	bl	8000540 <__aeabi_dmul>
 8007958:	4602      	mov	r2, r0
 800795a:	460b      	mov	r3, r1
 800795c:	4640      	mov	r0, r8
 800795e:	4649      	mov	r1, r9
 8007960:	f7f8 fc38 	bl	80001d4 <__adddf3>
 8007964:	4604      	mov	r4, r0
 8007966:	460d      	mov	r5, r1
 8007968:	4602      	mov	r2, r0
 800796a:	460b      	mov	r3, r1
 800796c:	4630      	mov	r0, r6
 800796e:	4639      	mov	r1, r7
 8007970:	f7f8 fc30 	bl	80001d4 <__adddf3>
 8007974:	4632      	mov	r2, r6
 8007976:	463b      	mov	r3, r7
 8007978:	4680      	mov	r8, r0
 800797a:	4689      	mov	r9, r1
 800797c:	f7f8 fc28 	bl	80001d0 <__aeabi_dsub>
 8007980:	4602      	mov	r2, r0
 8007982:	460b      	mov	r3, r1
 8007984:	4620      	mov	r0, r4
 8007986:	4629      	mov	r1, r5
 8007988:	f7f8 fc22 	bl	80001d0 <__aeabi_dsub>
 800798c:	4642      	mov	r2, r8
 800798e:	4606      	mov	r6, r0
 8007990:	460f      	mov	r7, r1
 8007992:	464b      	mov	r3, r9
 8007994:	4640      	mov	r0, r8
 8007996:	4649      	mov	r1, r9
 8007998:	f7f8 fdd2 	bl	8000540 <__aeabi_dmul>
 800799c:	a35e      	add	r3, pc, #376	; (adr r3, 8007b18 <__ieee754_pow+0xa18>)
 800799e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079a2:	4604      	mov	r4, r0
 80079a4:	460d      	mov	r5, r1
 80079a6:	f7f8 fdcb 	bl	8000540 <__aeabi_dmul>
 80079aa:	a35d      	add	r3, pc, #372	; (adr r3, 8007b20 <__ieee754_pow+0xa20>)
 80079ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079b0:	f7f8 fc0e 	bl	80001d0 <__aeabi_dsub>
 80079b4:	4622      	mov	r2, r4
 80079b6:	462b      	mov	r3, r5
 80079b8:	f7f8 fdc2 	bl	8000540 <__aeabi_dmul>
 80079bc:	a35a      	add	r3, pc, #360	; (adr r3, 8007b28 <__ieee754_pow+0xa28>)
 80079be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079c2:	f7f8 fc07 	bl	80001d4 <__adddf3>
 80079c6:	4622      	mov	r2, r4
 80079c8:	462b      	mov	r3, r5
 80079ca:	f7f8 fdb9 	bl	8000540 <__aeabi_dmul>
 80079ce:	a358      	add	r3, pc, #352	; (adr r3, 8007b30 <__ieee754_pow+0xa30>)
 80079d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079d4:	f7f8 fbfc 	bl	80001d0 <__aeabi_dsub>
 80079d8:	4622      	mov	r2, r4
 80079da:	462b      	mov	r3, r5
 80079dc:	f7f8 fdb0 	bl	8000540 <__aeabi_dmul>
 80079e0:	a355      	add	r3, pc, #340	; (adr r3, 8007b38 <__ieee754_pow+0xa38>)
 80079e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079e6:	f7f8 fbf5 	bl	80001d4 <__adddf3>
 80079ea:	4622      	mov	r2, r4
 80079ec:	462b      	mov	r3, r5
 80079ee:	f7f8 fda7 	bl	8000540 <__aeabi_dmul>
 80079f2:	4602      	mov	r2, r0
 80079f4:	460b      	mov	r3, r1
 80079f6:	4640      	mov	r0, r8
 80079f8:	4649      	mov	r1, r9
 80079fa:	f7f8 fbe9 	bl	80001d0 <__aeabi_dsub>
 80079fe:	4604      	mov	r4, r0
 8007a00:	460d      	mov	r5, r1
 8007a02:	4602      	mov	r2, r0
 8007a04:	460b      	mov	r3, r1
 8007a06:	4640      	mov	r0, r8
 8007a08:	4649      	mov	r1, r9
 8007a0a:	f7f8 fd99 	bl	8000540 <__aeabi_dmul>
 8007a0e:	2200      	movs	r2, #0
 8007a10:	ec41 0b19 	vmov	d9, r0, r1
 8007a14:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007a18:	4620      	mov	r0, r4
 8007a1a:	4629      	mov	r1, r5
 8007a1c:	f7f8 fbd8 	bl	80001d0 <__aeabi_dsub>
 8007a20:	4602      	mov	r2, r0
 8007a22:	460b      	mov	r3, r1
 8007a24:	ec51 0b19 	vmov	r0, r1, d9
 8007a28:	f7f8 feb4 	bl	8000794 <__aeabi_ddiv>
 8007a2c:	4632      	mov	r2, r6
 8007a2e:	4604      	mov	r4, r0
 8007a30:	460d      	mov	r5, r1
 8007a32:	463b      	mov	r3, r7
 8007a34:	4640      	mov	r0, r8
 8007a36:	4649      	mov	r1, r9
 8007a38:	f7f8 fd82 	bl	8000540 <__aeabi_dmul>
 8007a3c:	4632      	mov	r2, r6
 8007a3e:	463b      	mov	r3, r7
 8007a40:	f7f8 fbc8 	bl	80001d4 <__adddf3>
 8007a44:	4602      	mov	r2, r0
 8007a46:	460b      	mov	r3, r1
 8007a48:	4620      	mov	r0, r4
 8007a4a:	4629      	mov	r1, r5
 8007a4c:	f7f8 fbc0 	bl	80001d0 <__aeabi_dsub>
 8007a50:	4642      	mov	r2, r8
 8007a52:	464b      	mov	r3, r9
 8007a54:	f7f8 fbbc 	bl	80001d0 <__aeabi_dsub>
 8007a58:	460b      	mov	r3, r1
 8007a5a:	4602      	mov	r2, r0
 8007a5c:	493a      	ldr	r1, [pc, #232]	; (8007b48 <__ieee754_pow+0xa48>)
 8007a5e:	2000      	movs	r0, #0
 8007a60:	f7f8 fbb6 	bl	80001d0 <__aeabi_dsub>
 8007a64:	ec41 0b10 	vmov	d0, r0, r1
 8007a68:	ee10 3a90 	vmov	r3, s1
 8007a6c:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8007a70:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a74:	da2b      	bge.n	8007ace <__ieee754_pow+0x9ce>
 8007a76:	4650      	mov	r0, sl
 8007a78:	f000 f966 	bl	8007d48 <scalbn>
 8007a7c:	ec51 0b10 	vmov	r0, r1, d0
 8007a80:	ec53 2b18 	vmov	r2, r3, d8
 8007a84:	f7ff bbed 	b.w	8007262 <__ieee754_pow+0x162>
 8007a88:	4b30      	ldr	r3, [pc, #192]	; (8007b4c <__ieee754_pow+0xa4c>)
 8007a8a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8007a8e:	429e      	cmp	r6, r3
 8007a90:	f77f af0c 	ble.w	80078ac <__ieee754_pow+0x7ac>
 8007a94:	4b2e      	ldr	r3, [pc, #184]	; (8007b50 <__ieee754_pow+0xa50>)
 8007a96:	440b      	add	r3, r1
 8007a98:	4303      	orrs	r3, r0
 8007a9a:	d009      	beq.n	8007ab0 <__ieee754_pow+0x9b0>
 8007a9c:	ec51 0b18 	vmov	r0, r1, d8
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	f7f8 ffbe 	bl	8000a24 <__aeabi_dcmplt>
 8007aa8:	3800      	subs	r0, #0
 8007aaa:	bf18      	it	ne
 8007aac:	2001      	movne	r0, #1
 8007aae:	e447      	b.n	8007340 <__ieee754_pow+0x240>
 8007ab0:	4622      	mov	r2, r4
 8007ab2:	462b      	mov	r3, r5
 8007ab4:	f7f8 fb8c 	bl	80001d0 <__aeabi_dsub>
 8007ab8:	4642      	mov	r2, r8
 8007aba:	464b      	mov	r3, r9
 8007abc:	f7f8 ffc6 	bl	8000a4c <__aeabi_dcmpge>
 8007ac0:	2800      	cmp	r0, #0
 8007ac2:	f43f aef3 	beq.w	80078ac <__ieee754_pow+0x7ac>
 8007ac6:	e7e9      	b.n	8007a9c <__ieee754_pow+0x99c>
 8007ac8:	f04f 0a00 	mov.w	sl, #0
 8007acc:	e71a      	b.n	8007904 <__ieee754_pow+0x804>
 8007ace:	ec51 0b10 	vmov	r0, r1, d0
 8007ad2:	4619      	mov	r1, r3
 8007ad4:	e7d4      	b.n	8007a80 <__ieee754_pow+0x980>
 8007ad6:	491c      	ldr	r1, [pc, #112]	; (8007b48 <__ieee754_pow+0xa48>)
 8007ad8:	2000      	movs	r0, #0
 8007ada:	f7ff bb30 	b.w	800713e <__ieee754_pow+0x3e>
 8007ade:	2000      	movs	r0, #0
 8007ae0:	2100      	movs	r1, #0
 8007ae2:	f7ff bb2c 	b.w	800713e <__ieee754_pow+0x3e>
 8007ae6:	4630      	mov	r0, r6
 8007ae8:	4639      	mov	r1, r7
 8007aea:	f7ff bb28 	b.w	800713e <__ieee754_pow+0x3e>
 8007aee:	9204      	str	r2, [sp, #16]
 8007af0:	f7ff bb7a 	b.w	80071e8 <__ieee754_pow+0xe8>
 8007af4:	2300      	movs	r3, #0
 8007af6:	f7ff bb64 	b.w	80071c2 <__ieee754_pow+0xc2>
 8007afa:	bf00      	nop
 8007afc:	f3af 8000 	nop.w
 8007b00:	00000000 	.word	0x00000000
 8007b04:	3fe62e43 	.word	0x3fe62e43
 8007b08:	fefa39ef 	.word	0xfefa39ef
 8007b0c:	3fe62e42 	.word	0x3fe62e42
 8007b10:	0ca86c39 	.word	0x0ca86c39
 8007b14:	be205c61 	.word	0xbe205c61
 8007b18:	72bea4d0 	.word	0x72bea4d0
 8007b1c:	3e663769 	.word	0x3e663769
 8007b20:	c5d26bf1 	.word	0xc5d26bf1
 8007b24:	3ebbbd41 	.word	0x3ebbbd41
 8007b28:	af25de2c 	.word	0xaf25de2c
 8007b2c:	3f11566a 	.word	0x3f11566a
 8007b30:	16bebd93 	.word	0x16bebd93
 8007b34:	3f66c16c 	.word	0x3f66c16c
 8007b38:	5555553e 	.word	0x5555553e
 8007b3c:	3fc55555 	.word	0x3fc55555
 8007b40:	3fe00000 	.word	0x3fe00000
 8007b44:	000fffff 	.word	0x000fffff
 8007b48:	3ff00000 	.word	0x3ff00000
 8007b4c:	4090cbff 	.word	0x4090cbff
 8007b50:	3f6f3400 	.word	0x3f6f3400
 8007b54:	652b82fe 	.word	0x652b82fe
 8007b58:	3c971547 	.word	0x3c971547

08007b5c <__ieee754_sqrt>:
 8007b5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b60:	ec55 4b10 	vmov	r4, r5, d0
 8007b64:	4e55      	ldr	r6, [pc, #340]	; (8007cbc <__ieee754_sqrt+0x160>)
 8007b66:	43ae      	bics	r6, r5
 8007b68:	ee10 0a10 	vmov	r0, s0
 8007b6c:	ee10 3a10 	vmov	r3, s0
 8007b70:	462a      	mov	r2, r5
 8007b72:	4629      	mov	r1, r5
 8007b74:	d110      	bne.n	8007b98 <__ieee754_sqrt+0x3c>
 8007b76:	ee10 2a10 	vmov	r2, s0
 8007b7a:	462b      	mov	r3, r5
 8007b7c:	f7f8 fce0 	bl	8000540 <__aeabi_dmul>
 8007b80:	4602      	mov	r2, r0
 8007b82:	460b      	mov	r3, r1
 8007b84:	4620      	mov	r0, r4
 8007b86:	4629      	mov	r1, r5
 8007b88:	f7f8 fb24 	bl	80001d4 <__adddf3>
 8007b8c:	4604      	mov	r4, r0
 8007b8e:	460d      	mov	r5, r1
 8007b90:	ec45 4b10 	vmov	d0, r4, r5
 8007b94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b98:	2d00      	cmp	r5, #0
 8007b9a:	dc10      	bgt.n	8007bbe <__ieee754_sqrt+0x62>
 8007b9c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8007ba0:	4330      	orrs	r0, r6
 8007ba2:	d0f5      	beq.n	8007b90 <__ieee754_sqrt+0x34>
 8007ba4:	b15d      	cbz	r5, 8007bbe <__ieee754_sqrt+0x62>
 8007ba6:	ee10 2a10 	vmov	r2, s0
 8007baa:	462b      	mov	r3, r5
 8007bac:	ee10 0a10 	vmov	r0, s0
 8007bb0:	f7f8 fb0e 	bl	80001d0 <__aeabi_dsub>
 8007bb4:	4602      	mov	r2, r0
 8007bb6:	460b      	mov	r3, r1
 8007bb8:	f7f8 fdec 	bl	8000794 <__aeabi_ddiv>
 8007bbc:	e7e6      	b.n	8007b8c <__ieee754_sqrt+0x30>
 8007bbe:	1512      	asrs	r2, r2, #20
 8007bc0:	d074      	beq.n	8007cac <__ieee754_sqrt+0x150>
 8007bc2:	07d4      	lsls	r4, r2, #31
 8007bc4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8007bc8:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8007bcc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8007bd0:	bf5e      	ittt	pl
 8007bd2:	0fda      	lsrpl	r2, r3, #31
 8007bd4:	005b      	lslpl	r3, r3, #1
 8007bd6:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8007bda:	2400      	movs	r4, #0
 8007bdc:	0fda      	lsrs	r2, r3, #31
 8007bde:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8007be2:	107f      	asrs	r7, r7, #1
 8007be4:	005b      	lsls	r3, r3, #1
 8007be6:	2516      	movs	r5, #22
 8007be8:	4620      	mov	r0, r4
 8007bea:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8007bee:	1886      	adds	r6, r0, r2
 8007bf0:	428e      	cmp	r6, r1
 8007bf2:	bfde      	ittt	le
 8007bf4:	1b89      	suble	r1, r1, r6
 8007bf6:	18b0      	addle	r0, r6, r2
 8007bf8:	18a4      	addle	r4, r4, r2
 8007bfa:	0049      	lsls	r1, r1, #1
 8007bfc:	3d01      	subs	r5, #1
 8007bfe:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8007c02:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8007c06:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007c0a:	d1f0      	bne.n	8007bee <__ieee754_sqrt+0x92>
 8007c0c:	462a      	mov	r2, r5
 8007c0e:	f04f 0e20 	mov.w	lr, #32
 8007c12:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8007c16:	4281      	cmp	r1, r0
 8007c18:	eb06 0c05 	add.w	ip, r6, r5
 8007c1c:	dc02      	bgt.n	8007c24 <__ieee754_sqrt+0xc8>
 8007c1e:	d113      	bne.n	8007c48 <__ieee754_sqrt+0xec>
 8007c20:	459c      	cmp	ip, r3
 8007c22:	d811      	bhi.n	8007c48 <__ieee754_sqrt+0xec>
 8007c24:	f1bc 0f00 	cmp.w	ip, #0
 8007c28:	eb0c 0506 	add.w	r5, ip, r6
 8007c2c:	da43      	bge.n	8007cb6 <__ieee754_sqrt+0x15a>
 8007c2e:	2d00      	cmp	r5, #0
 8007c30:	db41      	blt.n	8007cb6 <__ieee754_sqrt+0x15a>
 8007c32:	f100 0801 	add.w	r8, r0, #1
 8007c36:	1a09      	subs	r1, r1, r0
 8007c38:	459c      	cmp	ip, r3
 8007c3a:	bf88      	it	hi
 8007c3c:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8007c40:	eba3 030c 	sub.w	r3, r3, ip
 8007c44:	4432      	add	r2, r6
 8007c46:	4640      	mov	r0, r8
 8007c48:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8007c4c:	f1be 0e01 	subs.w	lr, lr, #1
 8007c50:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8007c54:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007c58:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8007c5c:	d1db      	bne.n	8007c16 <__ieee754_sqrt+0xba>
 8007c5e:	430b      	orrs	r3, r1
 8007c60:	d006      	beq.n	8007c70 <__ieee754_sqrt+0x114>
 8007c62:	1c50      	adds	r0, r2, #1
 8007c64:	bf13      	iteet	ne
 8007c66:	3201      	addne	r2, #1
 8007c68:	3401      	addeq	r4, #1
 8007c6a:	4672      	moveq	r2, lr
 8007c6c:	f022 0201 	bicne.w	r2, r2, #1
 8007c70:	1063      	asrs	r3, r4, #1
 8007c72:	0852      	lsrs	r2, r2, #1
 8007c74:	07e1      	lsls	r1, r4, #31
 8007c76:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8007c7a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8007c7e:	bf48      	it	mi
 8007c80:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8007c84:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8007c88:	4614      	mov	r4, r2
 8007c8a:	e781      	b.n	8007b90 <__ieee754_sqrt+0x34>
 8007c8c:	0ad9      	lsrs	r1, r3, #11
 8007c8e:	3815      	subs	r0, #21
 8007c90:	055b      	lsls	r3, r3, #21
 8007c92:	2900      	cmp	r1, #0
 8007c94:	d0fa      	beq.n	8007c8c <__ieee754_sqrt+0x130>
 8007c96:	02cd      	lsls	r5, r1, #11
 8007c98:	d50a      	bpl.n	8007cb0 <__ieee754_sqrt+0x154>
 8007c9a:	f1c2 0420 	rsb	r4, r2, #32
 8007c9e:	fa23 f404 	lsr.w	r4, r3, r4
 8007ca2:	1e55      	subs	r5, r2, #1
 8007ca4:	4093      	lsls	r3, r2
 8007ca6:	4321      	orrs	r1, r4
 8007ca8:	1b42      	subs	r2, r0, r5
 8007caa:	e78a      	b.n	8007bc2 <__ieee754_sqrt+0x66>
 8007cac:	4610      	mov	r0, r2
 8007cae:	e7f0      	b.n	8007c92 <__ieee754_sqrt+0x136>
 8007cb0:	0049      	lsls	r1, r1, #1
 8007cb2:	3201      	adds	r2, #1
 8007cb4:	e7ef      	b.n	8007c96 <__ieee754_sqrt+0x13a>
 8007cb6:	4680      	mov	r8, r0
 8007cb8:	e7bd      	b.n	8007c36 <__ieee754_sqrt+0xda>
 8007cba:	bf00      	nop
 8007cbc:	7ff00000 	.word	0x7ff00000

08007cc0 <with_errno>:
 8007cc0:	b570      	push	{r4, r5, r6, lr}
 8007cc2:	4604      	mov	r4, r0
 8007cc4:	460d      	mov	r5, r1
 8007cc6:	4616      	mov	r6, r2
 8007cc8:	f7ff f976 	bl	8006fb8 <__errno>
 8007ccc:	4629      	mov	r1, r5
 8007cce:	6006      	str	r6, [r0, #0]
 8007cd0:	4620      	mov	r0, r4
 8007cd2:	bd70      	pop	{r4, r5, r6, pc}

08007cd4 <xflow>:
 8007cd4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007cd6:	4614      	mov	r4, r2
 8007cd8:	461d      	mov	r5, r3
 8007cda:	b108      	cbz	r0, 8007ce0 <xflow+0xc>
 8007cdc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007ce0:	e9cd 2300 	strd	r2, r3, [sp]
 8007ce4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ce8:	4620      	mov	r0, r4
 8007cea:	4629      	mov	r1, r5
 8007cec:	f7f8 fc28 	bl	8000540 <__aeabi_dmul>
 8007cf0:	2222      	movs	r2, #34	; 0x22
 8007cf2:	b003      	add	sp, #12
 8007cf4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007cf8:	f7ff bfe2 	b.w	8007cc0 <with_errno>

08007cfc <__math_uflow>:
 8007cfc:	b508      	push	{r3, lr}
 8007cfe:	2200      	movs	r2, #0
 8007d00:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007d04:	f7ff ffe6 	bl	8007cd4 <xflow>
 8007d08:	ec41 0b10 	vmov	d0, r0, r1
 8007d0c:	bd08      	pop	{r3, pc}

08007d0e <__math_oflow>:
 8007d0e:	b508      	push	{r3, lr}
 8007d10:	2200      	movs	r2, #0
 8007d12:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8007d16:	f7ff ffdd 	bl	8007cd4 <xflow>
 8007d1a:	ec41 0b10 	vmov	d0, r0, r1
 8007d1e:	bd08      	pop	{r3, pc}

08007d20 <fabs>:
 8007d20:	ec51 0b10 	vmov	r0, r1, d0
 8007d24:	ee10 2a10 	vmov	r2, s0
 8007d28:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007d2c:	ec43 2b10 	vmov	d0, r2, r3
 8007d30:	4770      	bx	lr

08007d32 <finite>:
 8007d32:	b082      	sub	sp, #8
 8007d34:	ed8d 0b00 	vstr	d0, [sp]
 8007d38:	9801      	ldr	r0, [sp, #4]
 8007d3a:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8007d3e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8007d42:	0fc0      	lsrs	r0, r0, #31
 8007d44:	b002      	add	sp, #8
 8007d46:	4770      	bx	lr

08007d48 <scalbn>:
 8007d48:	b570      	push	{r4, r5, r6, lr}
 8007d4a:	ec55 4b10 	vmov	r4, r5, d0
 8007d4e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8007d52:	4606      	mov	r6, r0
 8007d54:	462b      	mov	r3, r5
 8007d56:	b99a      	cbnz	r2, 8007d80 <scalbn+0x38>
 8007d58:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8007d5c:	4323      	orrs	r3, r4
 8007d5e:	d036      	beq.n	8007dce <scalbn+0x86>
 8007d60:	4b39      	ldr	r3, [pc, #228]	; (8007e48 <scalbn+0x100>)
 8007d62:	4629      	mov	r1, r5
 8007d64:	ee10 0a10 	vmov	r0, s0
 8007d68:	2200      	movs	r2, #0
 8007d6a:	f7f8 fbe9 	bl	8000540 <__aeabi_dmul>
 8007d6e:	4b37      	ldr	r3, [pc, #220]	; (8007e4c <scalbn+0x104>)
 8007d70:	429e      	cmp	r6, r3
 8007d72:	4604      	mov	r4, r0
 8007d74:	460d      	mov	r5, r1
 8007d76:	da10      	bge.n	8007d9a <scalbn+0x52>
 8007d78:	a32b      	add	r3, pc, #172	; (adr r3, 8007e28 <scalbn+0xe0>)
 8007d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d7e:	e03a      	b.n	8007df6 <scalbn+0xae>
 8007d80:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8007d84:	428a      	cmp	r2, r1
 8007d86:	d10c      	bne.n	8007da2 <scalbn+0x5a>
 8007d88:	ee10 2a10 	vmov	r2, s0
 8007d8c:	4620      	mov	r0, r4
 8007d8e:	4629      	mov	r1, r5
 8007d90:	f7f8 fa20 	bl	80001d4 <__adddf3>
 8007d94:	4604      	mov	r4, r0
 8007d96:	460d      	mov	r5, r1
 8007d98:	e019      	b.n	8007dce <scalbn+0x86>
 8007d9a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007d9e:	460b      	mov	r3, r1
 8007da0:	3a36      	subs	r2, #54	; 0x36
 8007da2:	4432      	add	r2, r6
 8007da4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8007da8:	428a      	cmp	r2, r1
 8007daa:	dd08      	ble.n	8007dbe <scalbn+0x76>
 8007dac:	2d00      	cmp	r5, #0
 8007dae:	a120      	add	r1, pc, #128	; (adr r1, 8007e30 <scalbn+0xe8>)
 8007db0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007db4:	da1c      	bge.n	8007df0 <scalbn+0xa8>
 8007db6:	a120      	add	r1, pc, #128	; (adr r1, 8007e38 <scalbn+0xf0>)
 8007db8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007dbc:	e018      	b.n	8007df0 <scalbn+0xa8>
 8007dbe:	2a00      	cmp	r2, #0
 8007dc0:	dd08      	ble.n	8007dd4 <scalbn+0x8c>
 8007dc2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007dc6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007dca:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007dce:	ec45 4b10 	vmov	d0, r4, r5
 8007dd2:	bd70      	pop	{r4, r5, r6, pc}
 8007dd4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8007dd8:	da19      	bge.n	8007e0e <scalbn+0xc6>
 8007dda:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007dde:	429e      	cmp	r6, r3
 8007de0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8007de4:	dd0a      	ble.n	8007dfc <scalbn+0xb4>
 8007de6:	a112      	add	r1, pc, #72	; (adr r1, 8007e30 <scalbn+0xe8>)
 8007de8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d1e2      	bne.n	8007db6 <scalbn+0x6e>
 8007df0:	a30f      	add	r3, pc, #60	; (adr r3, 8007e30 <scalbn+0xe8>)
 8007df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007df6:	f7f8 fba3 	bl	8000540 <__aeabi_dmul>
 8007dfa:	e7cb      	b.n	8007d94 <scalbn+0x4c>
 8007dfc:	a10a      	add	r1, pc, #40	; (adr r1, 8007e28 <scalbn+0xe0>)
 8007dfe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d0b8      	beq.n	8007d78 <scalbn+0x30>
 8007e06:	a10e      	add	r1, pc, #56	; (adr r1, 8007e40 <scalbn+0xf8>)
 8007e08:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e0c:	e7b4      	b.n	8007d78 <scalbn+0x30>
 8007e0e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007e12:	3236      	adds	r2, #54	; 0x36
 8007e14:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007e18:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8007e1c:	4620      	mov	r0, r4
 8007e1e:	4b0c      	ldr	r3, [pc, #48]	; (8007e50 <scalbn+0x108>)
 8007e20:	2200      	movs	r2, #0
 8007e22:	e7e8      	b.n	8007df6 <scalbn+0xae>
 8007e24:	f3af 8000 	nop.w
 8007e28:	c2f8f359 	.word	0xc2f8f359
 8007e2c:	01a56e1f 	.word	0x01a56e1f
 8007e30:	8800759c 	.word	0x8800759c
 8007e34:	7e37e43c 	.word	0x7e37e43c
 8007e38:	8800759c 	.word	0x8800759c
 8007e3c:	fe37e43c 	.word	0xfe37e43c
 8007e40:	c2f8f359 	.word	0xc2f8f359
 8007e44:	81a56e1f 	.word	0x81a56e1f
 8007e48:	43500000 	.word	0x43500000
 8007e4c:	ffff3cb0 	.word	0xffff3cb0
 8007e50:	3c900000 	.word	0x3c900000

08007e54 <_init>:
 8007e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e56:	bf00      	nop
 8007e58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e5a:	bc08      	pop	{r3}
 8007e5c:	469e      	mov	lr, r3
 8007e5e:	4770      	bx	lr

08007e60 <_fini>:
 8007e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e62:	bf00      	nop
 8007e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e66:	bc08      	pop	{r3}
 8007e68:	469e      	mov	lr, r3
 8007e6a:	4770      	bx	lr
