{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1599221484484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1599221484485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 04 15:11:24 2020 " "Processing started: Fri Sep 04 15:11:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1599221484485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1599221484485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ssegment_dipswitch_combined -c ssegment_dipswitch_combined " "Command: quartus_map --read_settings_files=on --write_settings_files=off ssegment_dipswitch_combined -c ssegment_dipswitch_combined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1599221484485 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1599221484849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssegment_dipswitch_combined.v 1 1 " "Found 1 design units, including 1 entities, in source file ssegment_dipswitch_combined.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssegment_dipswitch_combined " "Found entity 1: ssegment_dipswitch_combined" {  } { { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599221484901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599221484901 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ssegment_dipswitch_combined " "Elaborating entity \"ssegment_dipswitch_combined\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1599221484929 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 ssegment_dipswitch_combined.v(21) " "Verilog HDL assignment warning at ssegment_dipswitch_combined.v(21): truncated value with size 32 to match size of target (26)" {  } { { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599221484931 "|ssegment_dipswitch_combined"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ssegment_dipswitch_combined.v(26) " "Verilog HDL assignment warning at ssegment_dipswitch_combined.v(26): truncated value with size 32 to match size of target (2)" {  } { { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599221484931 "|ssegment_dipswitch_combined"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ssegment_dipswitch_combined.v(68) " "Verilog HDL assignment warning at ssegment_dipswitch_combined.v(68): truncated value with size 32 to match size of target (16)" {  } { { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599221484932 "|ssegment_dipswitch_combined"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ssegment_dipswitch_combined.v(73) " "Verilog HDL assignment warning at ssegment_dipswitch_combined.v(73): truncated value with size 32 to match size of target (16)" {  } { { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599221484932 "|ssegment_dipswitch_combined"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ssegment_dipswitch_combined.v(78) " "Verilog HDL assignment warning at ssegment_dipswitch_combined.v(78): truncated value with size 32 to match size of target (16)" {  } { { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599221484932 "|ssegment_dipswitch_combined"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ssegment_dipswitch_combined.v(83) " "Verilog HDL assignment warning at ssegment_dipswitch_combined.v(83): truncated value with size 32 to match size of target (16)" {  } { { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1599221484933 "|ssegment_dipswitch_combined"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1599221485668 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1599221485820 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1599221485990 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599221485990 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "159 " "Implemented 159 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1599221486081 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1599221486081 ""} { "Info" "ICUT_CUT_TM_LCELLS" "139 " "Implemented 139 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1599221486081 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1599221486081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599221486126 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 04 15:11:26 2020 " "Processing ended: Fri Sep 04 15:11:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599221486126 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599221486126 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599221486126 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1599221486126 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1599221487211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1599221487212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 04 15:11:26 2020 " "Processing started: Fri Sep 04 15:11:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1599221487212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1599221487212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ssegment_dipswitch_combined -c ssegment_dipswitch_combined " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ssegment_dipswitch_combined -c ssegment_dipswitch_combined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1599221487212 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1599221487307 ""}
{ "Info" "0" "" "Project  = ssegment_dipswitch_combined" {  } {  } 0 0 "Project  = ssegment_dipswitch_combined" 0 0 "Fitter" 0 0 1599221487307 ""}
{ "Info" "0" "" "Revision = ssegment_dipswitch_combined" {  } {  } 0 0 "Revision = ssegment_dipswitch_combined" 0 0 "Fitter" 0 0 1599221487307 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1599221487377 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ssegment_dipswitch_combined EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"ssegment_dipswitch_combined\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1599221487388 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599221487430 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599221487431 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599221487431 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1599221487531 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1599221487541 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1599221487816 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1599221487816 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1599221487816 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1599221487816 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1599221487818 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1599221487818 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1599221487818 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1599221487818 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1599221487818 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1599221487818 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1599221487820 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 20 " "No exact pin location assignment(s) for 20 pins of 20 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[0\] " "Pin leds\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds[0] } } } { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599221488282 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[1\] " "Pin leds\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds[1] } } } { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599221488282 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[2\] " "Pin leds\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds[2] } } } { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599221488282 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[3\] " "Pin leds\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { leds[3] } } } { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { leds[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599221488282 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display\[0\] " "Pin display\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { display[0] } } } { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599221488282 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display\[1\] " "Pin display\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { display[1] } } } { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599221488282 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display\[2\] " "Pin display\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { display[2] } } } { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599221488282 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display\[3\] " "Pin display\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { display[3] } } } { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599221488282 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display\[4\] " "Pin display\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { display[4] } } } { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599221488282 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display\[5\] " "Pin display\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { display[5] } } } { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599221488282 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display\[6\] " "Pin display\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { display[6] } } } { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599221488282 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "grounds\[0\] " "Pin grounds\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { grounds[0] } } } { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { grounds[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599221488282 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "grounds\[1\] " "Pin grounds\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { grounds[1] } } } { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { grounds[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599221488282 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "grounds\[2\] " "Pin grounds\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { grounds[2] } } } { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { grounds[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599221488282 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "grounds\[3\] " "Pin grounds\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { grounds[3] } } } { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { grounds[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599221488282 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ds\[0\] " "Pin ds\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ds[0] } } } { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ds[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599221488282 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ds\[1\] " "Pin ds\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ds[1] } } } { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ds[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599221488282 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ds\[2\] " "Pin ds\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ds[2] } } } { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ds[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599221488282 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ds\[3\] " "Pin ds\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ds[3] } } } { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ds[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599221488282 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1599221488282 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1599221488282 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ssegment_dipswitch_combined.sdc " "Synopsys Design Constraints File file not found: 'ssegment_dipswitch_combined.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1599221488530 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1599221488531 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1599221488533 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1599221488533 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1599221488534 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1599221488554 ""}  } { { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599221488554 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk1\[20\]  " "Automatically promoted node clk1\[20\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1599221488554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk1\[20\]~58 " "Destination node clk1\[20\]~58" {  } { { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1[20]~58 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599221488554 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1599221488554 ""}  } { { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599221488554 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk1\[15\]  " "Automatically promoted node clk1\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1599221488554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk1\[15\]~48 " "Destination node clk1\[15\]~48" {  } { { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1[15]~48 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1599221488554 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1599221488554 ""}  } { { "ssegment_dipswitch_combined.v" "" { Text "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/ssegment_dipswitch_combined.v" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1599221488554 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1599221488888 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1599221488889 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1599221488889 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599221488890 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599221488890 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1599221488891 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1599221488891 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1599221488891 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1599221488901 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1599221488902 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1599221488902 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 2.5V 4 15 0 " "Number of I/O pins in group: 19 (unused VREF, 2.5V VCCIO, 4 input, 15 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1599221488904 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1599221488904 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1599221488904 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1599221488905 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1599221488905 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1599221488905 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1599221488905 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1599221488905 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1599221488905 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1599221488905 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1599221488905 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1599221488905 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1599221488905 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599221489129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1599221490772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599221490865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1599221490873 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1599221491475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599221491475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1599221491917 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X43_Y23 X53_Y34 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X43_Y23 to location X53_Y34" {  } { { "loc" "" { Generic "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X43_Y23 to location X53_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X43_Y23 to location X53_Y34"} 43 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1599221492861 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1599221492861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599221493563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1599221493565 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1599221493565 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1599221493574 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1599221493647 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1599221493858 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1599221493930 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1599221494102 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599221494512 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/output_files/ssegment_dipswitch_combined.fit.smsg " "Generated suppressed messages file C:/Users/Cem/Documents/GitHub/CSE4117-Microprocessors-Workspace/LAB/ssegment_dipswitch_combined/output_files/ssegment_dipswitch_combined.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1599221495078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599221495493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 04 15:11:35 2020 " "Processing ended: Fri Sep 04 15:11:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599221495493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599221495493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599221495493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1599221495493 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1599221496588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1599221496588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 04 15:11:36 2020 " "Processing started: Fri Sep 04 15:11:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1599221496588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1599221496588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ssegment_dipswitch_combined -c ssegment_dipswitch_combined " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ssegment_dipswitch_combined -c ssegment_dipswitch_combined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1599221496588 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1599221497699 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1599221497744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599221498237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 04 15:11:38 2020 " "Processing ended: Fri Sep 04 15:11:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599221498237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599221498237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599221498237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1599221498237 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1599221498881 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1599221499496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1599221499497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 04 15:11:39 2020 " "Processing started: Fri Sep 04 15:11:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1599221499497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1599221499497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ssegment_dipswitch_combined -c ssegment_dipswitch_combined " "Command: quartus_sta ssegment_dipswitch_combined -c ssegment_dipswitch_combined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1599221499498 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1599221499597 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1599221499758 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1599221499758 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1599221499804 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1599221499804 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ssegment_dipswitch_combined.sdc " "Synopsys Design Constraints File file not found: 'ssegment_dipswitch_combined.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1599221500072 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1599221500072 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk1\[20\] clk1\[20\] " "create_clock -period 1.000 -name clk1\[20\] clk1\[20\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1599221500073 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1599221500073 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk1\[15\] clk1\[15\] " "create_clock -period 1.000 -name clk1\[15\] clk1\[15\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1599221500073 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1599221500073 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1599221500222 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1599221500223 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1599221500224 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1599221500238 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1599221500259 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1599221500259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.361 " "Worst-case setup slack is -2.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221500268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221500268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.361       -31.966 clk1\[20\]  " "   -2.361       -31.966 clk1\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221500268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.496       -18.333 clk  " "   -1.496       -18.333 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221500268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221         0.000 clk1\[15\]  " "    0.221         0.000 clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221500268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599221500268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.593 " "Worst-case hold slack is -0.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221500287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221500287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.593        -1.754 clk  " "   -0.593        -1.754 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221500287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342         0.000 clk1\[20\]  " "    0.342         0.000 clk1\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221500287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357         0.000 clk1\[15\]  " "    0.357         0.000 clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221500287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599221500287 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1599221500297 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1599221500307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221500318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221500318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -24.000 clk  " "   -3.000       -24.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221500318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -17.000 clk1\[20\]  " "   -1.000       -17.000 clk1\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221500318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -6.000 clk1\[15\]  " "   -1.000        -6.000 clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221500318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599221500318 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1599221500779 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1599221500800 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1599221501283 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501328 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1599221501340 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1599221501340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.031 " "Worst-case setup slack is -2.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.031       -26.922 clk1\[20\]  " "   -2.031       -26.922 clk1\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.194       -13.921 clk  " "   -1.194       -13.921 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300         0.000 clk1\[15\]  " "    0.300         0.000 clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599221501351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.510 " "Worst-case hold slack is -0.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.510        -1.471 clk  " "   -0.510        -1.471 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299         0.000 clk1\[20\]  " "    0.299         0.000 clk1\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 clk1\[15\]  " "    0.312         0.000 clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599221501361 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1599221501376 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1599221501396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -24.000 clk  " "   -3.000       -24.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -17.000 clk1\[20\]  " "   -1.000       -17.000 clk1\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -6.000 clk1\[15\]  " "   -1.000        -6.000 clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599221501409 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1599221501562 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501708 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1599221501709 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1599221501709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.910 " "Worst-case setup slack is -0.910" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.910       -11.286 clk1\[20\]  " "   -0.910       -11.286 clk1\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.423        -2.652 clk  " "   -0.423        -2.652 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564         0.000 clk1\[15\]  " "    0.564         0.000 clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599221501720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.352 " "Worst-case hold slack is -0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.352        -1.124 clk  " "   -0.352        -1.124 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178         0.000 clk1\[20\]  " "    0.178         0.000 clk1\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 clk1\[15\]  " "    0.187         0.000 clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599221501734 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1599221501745 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1599221501758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -25.236 clk  " "   -3.000       -25.236 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -17.000 clk1\[20\]  " "   -1.000       -17.000 clk1\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501990 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -6.000 clk1\[15\]  " "   -1.000        -6.000 clk1\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1599221501990 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1599221501990 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1599221502638 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1599221502638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599221502787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 04 15:11:42 2020 " "Processing ended: Fri Sep 04 15:11:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599221502787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599221502787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599221502787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1599221502787 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus II Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1599221503506 ""}
