{
	"author": ["M. Iachponi", "D. Vail", "S. Bierly", "A. Ignatowski"],
	"booktitle": "DAC",
	"crossref": "conf/dac/1985",
	"dblpkey": "conf/dac/IachponiVBI85",
	"doi": "10.1145/317825.317925",
	"ee": "http://doi.acm.org/10.1145/317825.317925",
	"pages": "439-442",
	"publisher": "ACM",
	"title": "A hierarchical gate array architecture and design methodology",
	"type": "inproceedings",
	"year": 1985
}