{"children":[{"children":[{"data":[179950,358572,492,123,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[12524,15522,104,0,0],"details":[{"text":"Global interconnect for 3 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 3 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[373,758,0,0,7],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,55,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 15 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 15 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - 'i' (fpga_compile.cpp:82)","type":"resource"},{"data":[76,308,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 312 due to a loop initiation interval of 312.","type":"text"}],"text":"1 register of width 15 bits and depth 4","type":"text"},{"details":[{"text":" Depth was increased by a factor of 312 due to a loop initiation interval of 312.","type":"text"}],"text":"1 register of width 32 bits and depth 4","type":"text"},{"text":"Register,\n1 reg, 15 width by 4 depth,\n1 reg, 32 width by 4 depth","type":"brief"}],"name":"Private Variable: \n - 'i' (fpga_compile.cpp:90)","type":"resource"},{"data":[0,0,0,0,1024],"details":[{"Additional information":[{"text":"Requested size 40960 bytes, implemented size 65536 bytes, stall-free, 0 reads and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"8192 words","Bank width":"64 bits","Implemented size":"65536 bytes","Memory Usage":"1024 MLABs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"40960 bytes","type":"table"},{"text":"Stall-free,\n40960B requested,\n65536B implemented.","type":"brief"}],"name":"fpga_compile.cpp:79 (temp_c)","type":"resource"},{"children":[{"count":"1","data":[2,64,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp","line":"894"}]],"name":"State","type":"resource"}],"data":[2,64,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp","line":894}]],"name":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp:894","type":"resource"},{"children":[{"count":2,"data":[261,284,10,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[261,284,10,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp","line":"82"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp","line":"82"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp","line":"82"}]],"name":"15-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp","line":"82"}]],"name":"4-bit Select","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp","line":82}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp:82","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp","line":"83"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp","line":"83"}]],"name":"Store","type":"resource"}],"data":[538,2074,15,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp","line":83}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp:83","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp","line":"90"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp","line":"90"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp","line":"90"}]],"name":"15-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp","line":"90"}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[10,2,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp","line":"90"}]],"name":"Iteration Initiation","type":"resource"}],"data":[21,2,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp","line":90}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp:90","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp","line":"91"}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[1008,4100,30,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp","line":"91"}]],"name":"Load","type":"resource"},{"count":1,"data":[402,2216,1,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp","line":"91"}]],"name":"Store","type":"resource"}],"data":[1442,6316,31,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp","line":91}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/GettingStarted/fpga_compile/build/src/fpga_compile.cpp:91","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3810,12086,56,0,1072],"debug":[[{"filename":"fpga_compile.cpp","line":79}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"VectorAdd","total_kernel_resources":[3810,12086,56,0,1072],"total_percent":[3.26636,2.95529,0.70728,2.06414,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[16334,27675,162,0,1072],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[196284,386247,654,123,1072],"total_percent":[46.3202,25.4827,22.6034,24.1062,8.10277],"type":"module"}