// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Haaris_Core_HH_
#define _Haaris_Core_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Haaris_Core_entry242.h"
#include "Block_Mat_exit47_pro.h"
#include "AXIvideo2Mat.h"
#include "CvtColor.h"
#include "Block_Mat_exit4750_p.h"
#include "Duplicate_1.h"
#include "Sobel.h"
#include "Duplicate181.h"
#include "Duplicate182.h"
#include "Sobel_1.h"
#include "Duplicate183.h"
#include "Duplicate.h"
#include "Mul184.h"
#include "Mul185.h"
#include "Mul.h"
#include "BoxFilter186.h"
#include "BoxFilter187.h"
#include "BoxFilter.h"
#include "CalCim188.h"
#include "FindMax.h"
#include "Dilate.h"
#include "Mat2AXIvideo.h"
#include "fifo_w32_d2_A_x.h"
#include "fifo_w32_d11_A.h"
#include "fifo_w32_d12_A.h"
#include "fifo_w32_d4_A.h"
#include "fifo_w32_d13_A.h"
#include "fifo_w8_d2_A.h"
#include "fifo_w32_d5_A.h"
#include "fifo_w32_d6_A.h"
#include "fifo_w32_d7_A.h"
#include "fifo_w32_d8_A.h"
#include "fifo_w32_d9_A.h"
#include "fifo_w32_d10_A.h"
#include "fifo_w15_d2_A.h"
#include "fifo_w35_d2_A.h"
#include "start_for_Block_MVhK.h"
#include "start_for_Block_MWhU.h"
#include "start_for_CalCim1Xh4.h"
#include "start_for_FindMaxYie.h"
#include "start_for_DuplicaZio.h"
#include "start_for_Dilate_U0.h"
#include "start_for_Mat2AXI0iy.h"
#include "start_for_CvtColo1iI.h"
#include "start_for_Sobel_U0.h"
#include "start_for_Duplica2iS.h"
#include "start_for_Duplica3i2.h"
#include "start_for_Sobel_14jc.h"
#include "start_for_Duplica5jm.h"
#include "start_for_Duplica6jw.h"
#include "start_for_Mul184_U0.h"
#include "start_for_Mul185_U0.h"
#include "start_for_Mul_U0.h"
#include "start_for_BoxFilt7jG.h"
#include "start_for_BoxFilt8jQ.h"
#include "start_for_BoxFilt9j0.h"
#include "Haaris_Core_ctrl_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CTRL_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CTRL_DATA_WIDTH = 32>
struct Haaris_Core : public sc_module {
    // Port declarations 38
    sc_in< sc_logic > s_axi_ctrl_AWVALID;
    sc_out< sc_logic > s_axi_ctrl_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_AWADDR;
    sc_in< sc_logic > s_axi_ctrl_WVALID;
    sc_out< sc_logic > s_axi_ctrl_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH/8> > s_axi_ctrl_WSTRB;
    sc_in< sc_logic > s_axi_ctrl_ARVALID;
    sc_out< sc_logic > s_axi_ctrl_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_ARADDR;
    sc_out< sc_logic > s_axi_ctrl_RVALID;
    sc_in< sc_logic > s_axi_ctrl_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_RDATA;
    sc_out< sc_lv<2> > s_axi_ctrl_RRESP;
    sc_out< sc_logic > s_axi_ctrl_BVALID;
    sc_in< sc_logic > s_axi_ctrl_BREADY;
    sc_out< sc_lv<2> > s_axi_ctrl_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > interrupt;
    sc_in< sc_lv<32> > src_axis_TDATA;
    sc_in< sc_lv<4> > src_axis_TKEEP;
    sc_in< sc_lv<4> > src_axis_TSTRB;
    sc_in< sc_lv<1> > src_axis_TUSER;
    sc_in< sc_lv<1> > src_axis_TLAST;
    sc_in< sc_lv<1> > src_axis_TID;
    sc_in< sc_lv<1> > src_axis_TDEST;
    sc_out< sc_lv<8> > dst_axis_TDATA;
    sc_out< sc_lv<1> > dst_axis_TKEEP;
    sc_out< sc_lv<1> > dst_axis_TSTRB;
    sc_out< sc_lv<1> > dst_axis_TUSER;
    sc_out< sc_lv<1> > dst_axis_TLAST;
    sc_out< sc_lv<1> > dst_axis_TID;
    sc_out< sc_lv<1> > dst_axis_TDEST;
    sc_in< sc_logic > src_axis_TVALID;
    sc_out< sc_logic > src_axis_TREADY;
    sc_out< sc_logic > dst_axis_TVALID;
    sc_in< sc_logic > dst_axis_TREADY;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    Haaris_Core(sc_module_name name);
    SC_HAS_PROCESS(Haaris_Core);

    ~Haaris_Core();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    Haaris_Core_ctrl_s_axi<C_S_AXI_CTRL_ADDR_WIDTH,C_S_AXI_CTRL_DATA_WIDTH>* Haaris_Core_ctrl_s_axi_U;
    Haaris_Core_entry242* Haaris_Core_entry242_U0;
    Block_Mat_exit47_pro* Block_Mat_exit47_pro_U0;
    AXIvideo2Mat* AXIvideo2Mat_U0;
    CvtColor* CvtColor_U0;
    Block_Mat_exit4750_p* Block_Mat_exit4750_p_U0;
    Duplicate_1* Duplicate_1_U0;
    Sobel* Sobel_U0;
    Duplicate181* Duplicate181_U0;
    Duplicate182* Duplicate182_U0;
    Sobel_1* Sobel_1_U0;
    Duplicate183* Duplicate183_U0;
    Duplicate* Duplicate_U0;
    Mul184* Mul184_U0;
    Mul185* Mul185_U0;
    Mul* Mul_U0;
    BoxFilter186* BoxFilter186_U0;
    BoxFilter187* BoxFilter187_U0;
    BoxFilter* BoxFilter_U0;
    CalCim188* CalCim188_U0;
    FindMax* FindMax_U0;
    Dilate* Dilate_U0;
    Mat2AXIvideo* Mat2AXIvideo_U0;
    fifo_w32_d2_A_x* rows_c_U;
    fifo_w32_d2_A_x* rows_c90_U;
    fifo_w32_d2_A_x* cols_c_U;
    fifo_w32_d2_A_x* cols_c91_U;
    fifo_w32_d11_A* k_c_U;
    fifo_w32_d12_A* threshold_c_U;
    fifo_w32_d2_A_x* src_rows_V_c_U;
    fifo_w32_d2_A_x* src_cols_V_c_U;
    fifo_w32_d4_A* gray_rows_V_c_U;
    fifo_w32_d4_A* gray_cols_V_c_U;
    fifo_w32_d12_A* dst0_rows_V_c_U;
    fifo_w32_d12_A* dst0_cols_V_c_U;
    fifo_w32_d13_A* dst1_rows_V_c_U;
    fifo_w32_d13_A* dst1_cols_V_c_U;
    fifo_w8_d2_A* src_data_stream_0_V_U;
    fifo_w8_d2_A* src_data_stream_1_V_U;
    fifo_w8_d2_A* src_data_stream_2_V_U;
    fifo_w32_d2_A_x* src_rows_V_c92_U;
    fifo_w32_d2_A_x* src_cols_V_c93_U;
    fifo_w8_d2_A* gray_data_stream_0_s_U;
    fifo_w32_d11_A* res_rows_V_c_U;
    fifo_w32_d11_A* res_cols_V_c_U;
    fifo_w32_d5_A* gray1_rows_V_c_U;
    fifo_w32_d5_A* gray1_cols_V_c_U;
    fifo_w32_d5_A* gray2_rows_V_c_U;
    fifo_w32_d5_A* gray2_cols_V_c_U;
    fifo_w32_d6_A* grad_x_rows_V_c_U;
    fifo_w32_d6_A* grad_x_cols_V_c_U;
    fifo_w32_d7_A* grad_x1_rows_V_c_U;
    fifo_w32_d7_A* grad_x1_cols_V_c_U;
    fifo_w32_d7_A* grad_x2_rows_V_c_U;
    fifo_w32_d7_A* grad_x2_cols_V_c_U;
    fifo_w32_d8_A* grad_x3_rows_V_c_U;
    fifo_w32_d8_A* grad_x3_cols_V_c_U;
    fifo_w32_d6_A* grad_y_rows_V_c_U;
    fifo_w32_d6_A* grad_y_cols_V_c_U;
    fifo_w32_d7_A* grad_y1_rows_V_c_U;
    fifo_w32_d7_A* grad_y1_cols_V_c_U;
    fifo_w32_d8_A* grad_y3_rows_V_c_U;
    fifo_w32_d8_A* grad_y3_cols_V_c_U;
    fifo_w32_d9_A* grad_xx_rows_V_c_U;
    fifo_w32_d9_A* grad_xx_cols_V_c_U;
    fifo_w32_d9_A* grad_yy_rows_V_c_U;
    fifo_w32_d9_A* grad_yy_cols_V_c_U;
    fifo_w32_d8_A* grad_xy_rows_V_c_U;
    fifo_w32_d8_A* grad_xy_cols_V_c_U;
    fifo_w32_d10_A* grad_gy_rows_V_c_U;
    fifo_w32_d10_A* grad_gy_cols_V_c_U;
    fifo_w8_d2_A* gray1_data_stream_0_U;
    fifo_w8_d2_A* gray2_data_stream_0_U;
    fifo_w15_d2_A* grad_x_data_stream_0_U;
    fifo_w15_d2_A* grad_x1_data_stream_s_U;
    fifo_w15_d2_A* grad_x2_data_stream_s_U;
    fifo_w15_d2_A* grad_x3_data_stream_s_U;
    fifo_w15_d2_A* grad_x4_data_stream_s_U;
    fifo_w15_d2_A* grad_y_data_stream_0_U;
    fifo_w15_d2_A* grad_y1_data_stream_s_U;
    fifo_w15_d2_A* grad_y2_data_stream_s_U;
    fifo_w15_d2_A* grad_y3_data_stream_s_U;
    fifo_w15_d2_A* grad_y4_data_stream_s_U;
    fifo_w35_d2_A* grad_xx_data_stream_s_U;
    fifo_w35_d2_A* grad_yy_data_stream_s_U;
    fifo_w35_d2_A* grad_xy_data_stream_s_U;
    fifo_w35_d2_A* grad_gx_data_stream_s_U;
    fifo_w35_d2_A* grad_gy_data_stream_s_U;
    fifo_w35_d2_A* grad_gxy_data_stream_U;
    fifo_w32_d2_A_x* res_data_stream_0_V_U;
    fifo_w8_d2_A* dst0_data_stream_0_s_U;
    fifo_w8_d2_A* dst1_data_stream_0_s_U;
    start_for_Block_MVhK* start_for_Block_MVhK_U;
    start_for_Block_MWhU* start_for_Block_MWhU_U;
    start_for_CalCim1Xh4* start_for_CalCim1Xh4_U;
    start_for_FindMaxYie* start_for_FindMaxYie_U;
    start_for_DuplicaZio* start_for_DuplicaZio_U;
    start_for_Dilate_U0* start_for_Dilate_U0_U;
    start_for_Mat2AXI0iy* start_for_Mat2AXI0iy_U;
    start_for_CvtColo1iI* start_for_CvtColo1iI_U;
    start_for_Sobel_U0* start_for_Sobel_U0_U;
    start_for_Duplica2iS* start_for_Duplica2iS_U;
    start_for_Duplica3i2* start_for_Duplica3i2_U;
    start_for_Sobel_14jc* start_for_Sobel_14jc_U;
    start_for_Duplica5jm* start_for_Duplica5jm_U;
    start_for_Duplica6jw* start_for_Duplica6jw_U;
    start_for_Mul184_U0* start_for_Mul184_U0_U;
    start_for_Mul185_U0* start_for_Mul185_U0_U;
    start_for_Mul_U0* start_for_Mul_U0_U;
    start_for_BoxFilt7jG* start_for_BoxFilt7jG_U;
    start_for_BoxFilt8jQ* start_for_BoxFilt8jQ_U;
    start_for_BoxFilt9j0* start_for_BoxFilt9j0_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<32> > rows;
    sc_signal< sc_lv<32> > cols;
    sc_signal< sc_lv<32> > k;
    sc_signal< sc_lv<32> > threshold;
    sc_signal< sc_logic > Haaris_Core_entry242_U0_ap_start;
    sc_signal< sc_logic > Haaris_Core_entry242_U0_start_full_n;
    sc_signal< sc_logic > Haaris_Core_entry242_U0_ap_done;
    sc_signal< sc_logic > Haaris_Core_entry242_U0_ap_continue;
    sc_signal< sc_logic > Haaris_Core_entry242_U0_ap_idle;
    sc_signal< sc_logic > Haaris_Core_entry242_U0_ap_ready;
    sc_signal< sc_logic > Haaris_Core_entry242_U0_start_out;
    sc_signal< sc_logic > Haaris_Core_entry242_U0_start_write;
    sc_signal< sc_lv<32> > Haaris_Core_entry242_U0_rows_out_din;
    sc_signal< sc_logic > Haaris_Core_entry242_U0_rows_out_write;
    sc_signal< sc_lv<32> > Haaris_Core_entry242_U0_rows_out1_din;
    sc_signal< sc_logic > Haaris_Core_entry242_U0_rows_out1_write;
    sc_signal< sc_lv<32> > Haaris_Core_entry242_U0_cols_out_din;
    sc_signal< sc_logic > Haaris_Core_entry242_U0_cols_out_write;
    sc_signal< sc_lv<32> > Haaris_Core_entry242_U0_cols_out2_din;
    sc_signal< sc_logic > Haaris_Core_entry242_U0_cols_out2_write;
    sc_signal< sc_lv<32> > Haaris_Core_entry242_U0_k_out_din;
    sc_signal< sc_logic > Haaris_Core_entry242_U0_k_out_write;
    sc_signal< sc_lv<32> > Haaris_Core_entry242_U0_threshold_out_din;
    sc_signal< sc_logic > Haaris_Core_entry242_U0_threshold_out_write;
    sc_signal< sc_logic > Block_Mat_exit47_pro_U0_ap_start;
    sc_signal< sc_logic > Block_Mat_exit47_pro_U0_start_full_n;
    sc_signal< sc_logic > Block_Mat_exit47_pro_U0_ap_done;
    sc_signal< sc_logic > Block_Mat_exit47_pro_U0_ap_continue;
    sc_signal< sc_logic > Block_Mat_exit47_pro_U0_ap_idle;
    sc_signal< sc_logic > Block_Mat_exit47_pro_U0_ap_ready;
    sc_signal< sc_logic > Block_Mat_exit47_pro_U0_start_out;
    sc_signal< sc_logic > Block_Mat_exit47_pro_U0_start_write;
    sc_signal< sc_logic > Block_Mat_exit47_pro_U0_rows_read;
    sc_signal< sc_logic > Block_Mat_exit47_pro_U0_cols_read;
    sc_signal< sc_lv<32> > Block_Mat_exit47_pro_U0_src_rows_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit47_pro_U0_src_rows_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit47_pro_U0_src_cols_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit47_pro_U0_src_cols_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit47_pro_U0_gray_rows_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit47_pro_U0_gray_rows_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit47_pro_U0_gray_cols_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit47_pro_U0_gray_cols_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit47_pro_U0_dst0_rows_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit47_pro_U0_dst0_rows_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit47_pro_U0_dst0_cols_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit47_pro_U0_dst0_cols_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit47_pro_U0_dst1_rows_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit47_pro_U0_dst1_rows_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit47_pro_U0_dst1_cols_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit47_pro_U0_dst1_cols_V_out_write;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_start;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_done;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_continue;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_idle;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_ready;
    sc_signal< sc_logic > AXIvideo2Mat_U0_start_out;
    sc_signal< sc_logic > AXIvideo2Mat_U0_start_write;
    sc_signal< sc_logic > AXIvideo2Mat_U0_src_axis_TREADY;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_rows_V_read;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_cols_V_read;
    sc_signal< sc_lv<8> > AXIvideo2Mat_U0_img_data_stream_0_V_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_data_stream_0_V_write;
    sc_signal< sc_lv<8> > AXIvideo2Mat_U0_img_data_stream_1_V_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_data_stream_1_V_write;
    sc_signal< sc_lv<8> > AXIvideo2Mat_U0_img_data_stream_2_V_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_data_stream_2_V_write;
    sc_signal< sc_lv<32> > AXIvideo2Mat_U0_img_rows_V_out_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_rows_V_out_write;
    sc_signal< sc_lv<32> > AXIvideo2Mat_U0_img_cols_V_out_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_cols_V_out_write;
    sc_signal< sc_logic > CvtColor_U0_ap_start;
    sc_signal< sc_logic > CvtColor_U0_ap_done;
    sc_signal< sc_logic > CvtColor_U0_ap_continue;
    sc_signal< sc_logic > CvtColor_U0_ap_idle;
    sc_signal< sc_logic > CvtColor_U0_ap_ready;
    sc_signal< sc_logic > CvtColor_U0_p_src_rows_V_read;
    sc_signal< sc_logic > CvtColor_U0_p_src_cols_V_read;
    sc_signal< sc_logic > CvtColor_U0_p_src_data_stream_0_V_read;
    sc_signal< sc_logic > CvtColor_U0_p_src_data_stream_1_V_read;
    sc_signal< sc_logic > CvtColor_U0_p_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > CvtColor_U0_p_dst_data_stream_V_din;
    sc_signal< sc_logic > CvtColor_U0_p_dst_data_stream_V_write;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_ap_start;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_start_full_n;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_ap_done;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_ap_continue;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_ap_idle;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_ap_ready;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_start_out;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_start_write;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_rows_read;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_cols_read;
    sc_signal< sc_lv<32> > Block_Mat_exit4750_p_U0_res_rows_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_res_rows_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit4750_p_U0_res_cols_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_res_cols_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit4750_p_U0_gray1_rows_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_gray1_rows_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit4750_p_U0_gray1_cols_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_gray1_cols_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit4750_p_U0_gray2_rows_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_gray2_rows_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit4750_p_U0_gray2_cols_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_gray2_cols_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit4750_p_U0_grad_x_rows_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_grad_x_rows_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit4750_p_U0_grad_x_cols_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_grad_x_cols_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit4750_p_U0_grad_x1_rows_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_grad_x1_rows_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit4750_p_U0_grad_x1_cols_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_grad_x1_cols_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit4750_p_U0_grad_x2_rows_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_grad_x2_rows_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit4750_p_U0_grad_x2_cols_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_grad_x2_cols_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit4750_p_U0_grad_x3_rows_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_grad_x3_rows_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit4750_p_U0_grad_x3_cols_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_grad_x3_cols_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit4750_p_U0_grad_y_rows_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_grad_y_rows_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit4750_p_U0_grad_y_cols_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_grad_y_cols_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit4750_p_U0_grad_y1_rows_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_grad_y1_rows_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit4750_p_U0_grad_y1_cols_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_grad_y1_cols_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit4750_p_U0_grad_y3_rows_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_grad_y3_rows_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit4750_p_U0_grad_y3_cols_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_grad_y3_cols_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit4750_p_U0_grad_xx_rows_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_grad_xx_rows_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit4750_p_U0_grad_xx_cols_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_grad_xx_cols_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit4750_p_U0_grad_yy_rows_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_grad_yy_rows_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit4750_p_U0_grad_yy_cols_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_grad_yy_cols_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit4750_p_U0_grad_xy_rows_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_grad_xy_rows_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit4750_p_U0_grad_xy_cols_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_grad_xy_cols_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit4750_p_U0_grad_gy_rows_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_grad_gy_rows_V_out_write;
    sc_signal< sc_lv<32> > Block_Mat_exit4750_p_U0_grad_gy_cols_V_out_din;
    sc_signal< sc_logic > Block_Mat_exit4750_p_U0_grad_gy_cols_V_out_write;
    sc_signal< sc_logic > Duplicate_1_U0_ap_start;
    sc_signal< sc_logic > Duplicate_1_U0_ap_done;
    sc_signal< sc_logic > Duplicate_1_U0_ap_continue;
    sc_signal< sc_logic > Duplicate_1_U0_ap_idle;
    sc_signal< sc_logic > Duplicate_1_U0_ap_ready;
    sc_signal< sc_logic > Duplicate_1_U0_src_rows_V_read;
    sc_signal< sc_logic > Duplicate_1_U0_src_cols_V_read;
    sc_signal< sc_logic > Duplicate_1_U0_src_data_stream_V_read;
    sc_signal< sc_lv<8> > Duplicate_1_U0_dst1_data_stream_V_din;
    sc_signal< sc_logic > Duplicate_1_U0_dst1_data_stream_V_write;
    sc_signal< sc_lv<8> > Duplicate_1_U0_dst2_data_stream_V_din;
    sc_signal< sc_logic > Duplicate_1_U0_dst2_data_stream_V_write;
    sc_signal< sc_logic > Sobel_U0_ap_start;
    sc_signal< sc_logic > Sobel_U0_ap_done;
    sc_signal< sc_logic > Sobel_U0_ap_continue;
    sc_signal< sc_logic > Sobel_U0_ap_idle;
    sc_signal< sc_logic > Sobel_U0_ap_ready;
    sc_signal< sc_logic > Sobel_U0_p_src_rows_V_read;
    sc_signal< sc_logic > Sobel_U0_p_src_cols_V_read;
    sc_signal< sc_logic > Sobel_U0_p_src_data_stream_V_read;
    sc_signal< sc_lv<15> > Sobel_U0_p_dst_data_stream_V_V_din;
    sc_signal< sc_logic > Sobel_U0_p_dst_data_stream_V_V_write;
    sc_signal< sc_logic > Duplicate181_U0_ap_start;
    sc_signal< sc_logic > Duplicate181_U0_ap_done;
    sc_signal< sc_logic > Duplicate181_U0_ap_continue;
    sc_signal< sc_logic > Duplicate181_U0_ap_idle;
    sc_signal< sc_logic > Duplicate181_U0_ap_ready;
    sc_signal< sc_logic > Duplicate181_U0_src_rows_V_read;
    sc_signal< sc_logic > Duplicate181_U0_src_cols_V_read;
    sc_signal< sc_logic > Duplicate181_U0_src_data_stream_V_V_read;
    sc_signal< sc_lv<15> > Duplicate181_U0_dst1_data_stream_V_V_din;
    sc_signal< sc_logic > Duplicate181_U0_dst1_data_stream_V_V_write;
    sc_signal< sc_lv<15> > Duplicate181_U0_dst2_data_stream_V_V_din;
    sc_signal< sc_logic > Duplicate181_U0_dst2_data_stream_V_V_write;
    sc_signal< sc_logic > Duplicate182_U0_ap_start;
    sc_signal< sc_logic > Duplicate182_U0_ap_done;
    sc_signal< sc_logic > Duplicate182_U0_ap_continue;
    sc_signal< sc_logic > Duplicate182_U0_ap_idle;
    sc_signal< sc_logic > Duplicate182_U0_ap_ready;
    sc_signal< sc_logic > Duplicate182_U0_src_rows_V_read;
    sc_signal< sc_logic > Duplicate182_U0_src_cols_V_read;
    sc_signal< sc_logic > Duplicate182_U0_src_data_stream_V_V_read;
    sc_signal< sc_lv<15> > Duplicate182_U0_dst1_data_stream_V_V_din;
    sc_signal< sc_logic > Duplicate182_U0_dst1_data_stream_V_V_write;
    sc_signal< sc_lv<15> > Duplicate182_U0_dst2_data_stream_V_V_din;
    sc_signal< sc_logic > Duplicate182_U0_dst2_data_stream_V_V_write;
    sc_signal< sc_logic > Sobel_1_U0_ap_start;
    sc_signal< sc_logic > Sobel_1_U0_ap_done;
    sc_signal< sc_logic > Sobel_1_U0_ap_continue;
    sc_signal< sc_logic > Sobel_1_U0_ap_idle;
    sc_signal< sc_logic > Sobel_1_U0_ap_ready;
    sc_signal< sc_logic > Sobel_1_U0_p_src_rows_V_read;
    sc_signal< sc_logic > Sobel_1_U0_p_src_cols_V_read;
    sc_signal< sc_logic > Sobel_1_U0_p_src_data_stream_V_read;
    sc_signal< sc_lv<15> > Sobel_1_U0_p_dst_data_stream_V_V_din;
    sc_signal< sc_logic > Sobel_1_U0_p_dst_data_stream_V_V_write;
    sc_signal< sc_logic > Duplicate183_U0_ap_start;
    sc_signal< sc_logic > Duplicate183_U0_ap_done;
    sc_signal< sc_logic > Duplicate183_U0_ap_continue;
    sc_signal< sc_logic > Duplicate183_U0_ap_idle;
    sc_signal< sc_logic > Duplicate183_U0_ap_ready;
    sc_signal< sc_logic > Duplicate183_U0_src_rows_V_read;
    sc_signal< sc_logic > Duplicate183_U0_src_cols_V_read;
    sc_signal< sc_logic > Duplicate183_U0_src_data_stream_V_V_read;
    sc_signal< sc_lv<15> > Duplicate183_U0_dst1_data_stream_V_V_din;
    sc_signal< sc_logic > Duplicate183_U0_dst1_data_stream_V_V_write;
    sc_signal< sc_lv<15> > Duplicate183_U0_dst2_data_stream_V_V_din;
    sc_signal< sc_logic > Duplicate183_U0_dst2_data_stream_V_V_write;
    sc_signal< sc_logic > Duplicate_U0_ap_start;
    sc_signal< sc_logic > Duplicate_U0_ap_done;
    sc_signal< sc_logic > Duplicate_U0_ap_continue;
    sc_signal< sc_logic > Duplicate_U0_ap_idle;
    sc_signal< sc_logic > Duplicate_U0_ap_ready;
    sc_signal< sc_logic > Duplicate_U0_src_rows_V_read;
    sc_signal< sc_logic > Duplicate_U0_src_cols_V_read;
    sc_signal< sc_logic > Duplicate_U0_src_data_stream_V_V_read;
    sc_signal< sc_lv<15> > Duplicate_U0_dst1_data_stream_V_V_din;
    sc_signal< sc_logic > Duplicate_U0_dst1_data_stream_V_V_write;
    sc_signal< sc_lv<15> > Duplicate_U0_dst2_data_stream_V_V_din;
    sc_signal< sc_logic > Duplicate_U0_dst2_data_stream_V_V_write;
    sc_signal< sc_logic > Mul184_U0_ap_start;
    sc_signal< sc_logic > Mul184_U0_ap_done;
    sc_signal< sc_logic > Mul184_U0_ap_continue;
    sc_signal< sc_logic > Mul184_U0_ap_idle;
    sc_signal< sc_logic > Mul184_U0_ap_ready;
    sc_signal< sc_logic > Mul184_U0_src1_rows_V_read;
    sc_signal< sc_logic > Mul184_U0_src1_cols_V_read;
    sc_signal< sc_logic > Mul184_U0_src1_data_stream_V_V_read;
    sc_signal< sc_logic > Mul184_U0_src2_data_stream_V_V_read;
    sc_signal< sc_lv<35> > Mul184_U0_dst_data_stream_V_V_din;
    sc_signal< sc_logic > Mul184_U0_dst_data_stream_V_V_write;
    sc_signal< sc_logic > Mul185_U0_ap_start;
    sc_signal< sc_logic > Mul185_U0_ap_done;
    sc_signal< sc_logic > Mul185_U0_ap_continue;
    sc_signal< sc_logic > Mul185_U0_ap_idle;
    sc_signal< sc_logic > Mul185_U0_ap_ready;
    sc_signal< sc_logic > Mul185_U0_src1_rows_V_read;
    sc_signal< sc_logic > Mul185_U0_src1_cols_V_read;
    sc_signal< sc_logic > Mul185_U0_src1_data_stream_V_V_read;
    sc_signal< sc_logic > Mul185_U0_src2_data_stream_V_V_read;
    sc_signal< sc_lv<35> > Mul185_U0_dst_data_stream_V_V_din;
    sc_signal< sc_logic > Mul185_U0_dst_data_stream_V_V_write;
    sc_signal< sc_logic > Mul_U0_ap_start;
    sc_signal< sc_logic > Mul_U0_ap_done;
    sc_signal< sc_logic > Mul_U0_ap_continue;
    sc_signal< sc_logic > Mul_U0_ap_idle;
    sc_signal< sc_logic > Mul_U0_ap_ready;
    sc_signal< sc_logic > Mul_U0_src1_rows_V_read;
    sc_signal< sc_logic > Mul_U0_src1_cols_V_read;
    sc_signal< sc_logic > Mul_U0_src1_data_stream_V_V_read;
    sc_signal< sc_logic > Mul_U0_src2_data_stream_V_V_read;
    sc_signal< sc_lv<35> > Mul_U0_dst_data_stream_V_V_din;
    sc_signal< sc_logic > Mul_U0_dst_data_stream_V_V_write;
    sc_signal< sc_logic > BoxFilter186_U0_ap_start;
    sc_signal< sc_logic > BoxFilter186_U0_ap_done;
    sc_signal< sc_logic > BoxFilter186_U0_ap_continue;
    sc_signal< sc_logic > BoxFilter186_U0_ap_idle;
    sc_signal< sc_logic > BoxFilter186_U0_ap_ready;
    sc_signal< sc_logic > BoxFilter186_U0_p_src_rows_V_read;
    sc_signal< sc_logic > BoxFilter186_U0_p_src_cols_V_read;
    sc_signal< sc_logic > BoxFilter186_U0_p_src_data_stream_V_V_read;
    sc_signal< sc_lv<35> > BoxFilter186_U0_p_dst_data_stream_V_V_din;
    sc_signal< sc_logic > BoxFilter186_U0_p_dst_data_stream_V_V_write;
    sc_signal< sc_logic > BoxFilter187_U0_ap_start;
    sc_signal< sc_logic > BoxFilter187_U0_ap_done;
    sc_signal< sc_logic > BoxFilter187_U0_ap_continue;
    sc_signal< sc_logic > BoxFilter187_U0_ap_idle;
    sc_signal< sc_logic > BoxFilter187_U0_ap_ready;
    sc_signal< sc_logic > BoxFilter187_U0_p_src_rows_V_read;
    sc_signal< sc_logic > BoxFilter187_U0_p_src_cols_V_read;
    sc_signal< sc_logic > BoxFilter187_U0_p_src_data_stream_V_V_read;
    sc_signal< sc_lv<35> > BoxFilter187_U0_p_dst_data_stream_V_V_din;
    sc_signal< sc_logic > BoxFilter187_U0_p_dst_data_stream_V_V_write;
    sc_signal< sc_logic > BoxFilter_U0_ap_start;
    sc_signal< sc_logic > BoxFilter_U0_ap_done;
    sc_signal< sc_logic > BoxFilter_U0_ap_continue;
    sc_signal< sc_logic > BoxFilter_U0_ap_idle;
    sc_signal< sc_logic > BoxFilter_U0_ap_ready;
    sc_signal< sc_logic > BoxFilter_U0_p_src_rows_V_read;
    sc_signal< sc_logic > BoxFilter_U0_p_src_cols_V_read;
    sc_signal< sc_logic > BoxFilter_U0_p_src_data_stream_V_V_read;
    sc_signal< sc_lv<35> > BoxFilter_U0_p_dst_data_stream_V_V_din;
    sc_signal< sc_logic > BoxFilter_U0_p_dst_data_stream_V_V_write;
    sc_signal< sc_logic > CalCim188_U0_ap_start;
    sc_signal< sc_logic > CalCim188_U0_ap_done;
    sc_signal< sc_logic > CalCim188_U0_ap_continue;
    sc_signal< sc_logic > CalCim188_U0_ap_idle;
    sc_signal< sc_logic > CalCim188_U0_ap_ready;
    sc_signal< sc_logic > CalCim188_U0_p_gradx_data_stream_V_V_read;
    sc_signal< sc_logic > CalCim188_U0_p_grady_rows_V_read;
    sc_signal< sc_logic > CalCim188_U0_p_grady_cols_V_read;
    sc_signal< sc_logic > CalCim188_U0_p_grady_data_stream_V_V_read;
    sc_signal< sc_logic > CalCim188_U0_p_gradxy_data_stream_V_V_read;
    sc_signal< sc_lv<32> > CalCim188_U0_p_dst_data_stream_V_din;
    sc_signal< sc_logic > CalCim188_U0_p_dst_data_stream_V_write;
    sc_signal< sc_logic > CalCim188_U0_k_read;
    sc_signal< sc_logic > FindMax_U0_ap_start;
    sc_signal< sc_logic > FindMax_U0_ap_done;
    sc_signal< sc_logic > FindMax_U0_ap_continue;
    sc_signal< sc_logic > FindMax_U0_ap_idle;
    sc_signal< sc_logic > FindMax_U0_ap_ready;
    sc_signal< sc_logic > FindMax_U0_p_src_rows_V_read;
    sc_signal< sc_logic > FindMax_U0_p_src_cols_V_read;
    sc_signal< sc_logic > FindMax_U0_p_src_data_stream_V_read;
    sc_signal< sc_lv<8> > FindMax_U0_p_dst_data_stream_V_din;
    sc_signal< sc_logic > FindMax_U0_p_dst_data_stream_V_write;
    sc_signal< sc_logic > FindMax_U0_threshold_read;
    sc_signal< sc_logic > Dilate_U0_ap_start;
    sc_signal< sc_logic > Dilate_U0_ap_done;
    sc_signal< sc_logic > Dilate_U0_ap_continue;
    sc_signal< sc_logic > Dilate_U0_ap_idle;
    sc_signal< sc_logic > Dilate_U0_ap_ready;
    sc_signal< sc_logic > Dilate_U0_p_src_rows_V_read;
    sc_signal< sc_logic > Dilate_U0_p_src_cols_V_read;
    sc_signal< sc_logic > Dilate_U0_p_src_data_stream_V_read;
    sc_signal< sc_lv<8> > Dilate_U0_p_dst_data_stream_V_din;
    sc_signal< sc_logic > Dilate_U0_p_dst_data_stream_V_write;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_start;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_done;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_continue;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_idle;
    sc_signal< sc_logic > Mat2AXIvideo_U0_ap_ready;
    sc_signal< sc_logic > Mat2AXIvideo_U0_img_rows_V_read;
    sc_signal< sc_logic > Mat2AXIvideo_U0_img_cols_V_read;
    sc_signal< sc_logic > Mat2AXIvideo_U0_img_data_stream_V_read;
    sc_signal< sc_lv<8> > Mat2AXIvideo_U0_dst_axis_TDATA;
    sc_signal< sc_logic > Mat2AXIvideo_U0_dst_axis_TVALID;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_dst_axis_TKEEP;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_dst_axis_TSTRB;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_dst_axis_TUSER;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_dst_axis_TLAST;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_dst_axis_TID;
    sc_signal< sc_lv<1> > Mat2AXIvideo_U0_dst_axis_TDEST;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > rows_c_full_n;
    sc_signal< sc_lv<32> > rows_c_dout;
    sc_signal< sc_logic > rows_c_empty_n;
    sc_signal< sc_logic > rows_c90_full_n;
    sc_signal< sc_lv<32> > rows_c90_dout;
    sc_signal< sc_logic > rows_c90_empty_n;
    sc_signal< sc_logic > cols_c_full_n;
    sc_signal< sc_lv<32> > cols_c_dout;
    sc_signal< sc_logic > cols_c_empty_n;
    sc_signal< sc_logic > cols_c91_full_n;
    sc_signal< sc_lv<32> > cols_c91_dout;
    sc_signal< sc_logic > cols_c91_empty_n;
    sc_signal< sc_logic > k_c_full_n;
    sc_signal< sc_lv<32> > k_c_dout;
    sc_signal< sc_logic > k_c_empty_n;
    sc_signal< sc_logic > threshold_c_full_n;
    sc_signal< sc_lv<32> > threshold_c_dout;
    sc_signal< sc_logic > threshold_c_empty_n;
    sc_signal< sc_logic > src_rows_V_c_full_n;
    sc_signal< sc_lv<32> > src_rows_V_c_dout;
    sc_signal< sc_logic > src_rows_V_c_empty_n;
    sc_signal< sc_logic > src_cols_V_c_full_n;
    sc_signal< sc_lv<32> > src_cols_V_c_dout;
    sc_signal< sc_logic > src_cols_V_c_empty_n;
    sc_signal< sc_logic > gray_rows_V_c_full_n;
    sc_signal< sc_lv<32> > gray_rows_V_c_dout;
    sc_signal< sc_logic > gray_rows_V_c_empty_n;
    sc_signal< sc_logic > gray_cols_V_c_full_n;
    sc_signal< sc_lv<32> > gray_cols_V_c_dout;
    sc_signal< sc_logic > gray_cols_V_c_empty_n;
    sc_signal< sc_logic > dst0_rows_V_c_full_n;
    sc_signal< sc_lv<32> > dst0_rows_V_c_dout;
    sc_signal< sc_logic > dst0_rows_V_c_empty_n;
    sc_signal< sc_logic > dst0_cols_V_c_full_n;
    sc_signal< sc_lv<32> > dst0_cols_V_c_dout;
    sc_signal< sc_logic > dst0_cols_V_c_empty_n;
    sc_signal< sc_logic > dst1_rows_V_c_full_n;
    sc_signal< sc_lv<32> > dst1_rows_V_c_dout;
    sc_signal< sc_logic > dst1_rows_V_c_empty_n;
    sc_signal< sc_logic > dst1_cols_V_c_full_n;
    sc_signal< sc_lv<32> > dst1_cols_V_c_dout;
    sc_signal< sc_logic > dst1_cols_V_c_empty_n;
    sc_signal< sc_logic > src_data_stream_0_V_full_n;
    sc_signal< sc_lv<8> > src_data_stream_0_V_dout;
    sc_signal< sc_logic > src_data_stream_0_V_empty_n;
    sc_signal< sc_logic > src_data_stream_1_V_full_n;
    sc_signal< sc_lv<8> > src_data_stream_1_V_dout;
    sc_signal< sc_logic > src_data_stream_1_V_empty_n;
    sc_signal< sc_logic > src_data_stream_2_V_full_n;
    sc_signal< sc_lv<8> > src_data_stream_2_V_dout;
    sc_signal< sc_logic > src_data_stream_2_V_empty_n;
    sc_signal< sc_logic > src_rows_V_c92_full_n;
    sc_signal< sc_lv<32> > src_rows_V_c92_dout;
    sc_signal< sc_logic > src_rows_V_c92_empty_n;
    sc_signal< sc_logic > src_cols_V_c93_full_n;
    sc_signal< sc_lv<32> > src_cols_V_c93_dout;
    sc_signal< sc_logic > src_cols_V_c93_empty_n;
    sc_signal< sc_logic > gray_data_stream_0_s_full_n;
    sc_signal< sc_lv<8> > gray_data_stream_0_s_dout;
    sc_signal< sc_logic > gray_data_stream_0_s_empty_n;
    sc_signal< sc_logic > res_rows_V_c_full_n;
    sc_signal< sc_lv<32> > res_rows_V_c_dout;
    sc_signal< sc_logic > res_rows_V_c_empty_n;
    sc_signal< sc_logic > res_cols_V_c_full_n;
    sc_signal< sc_lv<32> > res_cols_V_c_dout;
    sc_signal< sc_logic > res_cols_V_c_empty_n;
    sc_signal< sc_logic > gray1_rows_V_c_full_n;
    sc_signal< sc_lv<32> > gray1_rows_V_c_dout;
    sc_signal< sc_logic > gray1_rows_V_c_empty_n;
    sc_signal< sc_logic > gray1_cols_V_c_full_n;
    sc_signal< sc_lv<32> > gray1_cols_V_c_dout;
    sc_signal< sc_logic > gray1_cols_V_c_empty_n;
    sc_signal< sc_logic > gray2_rows_V_c_full_n;
    sc_signal< sc_lv<32> > gray2_rows_V_c_dout;
    sc_signal< sc_logic > gray2_rows_V_c_empty_n;
    sc_signal< sc_logic > gray2_cols_V_c_full_n;
    sc_signal< sc_lv<32> > gray2_cols_V_c_dout;
    sc_signal< sc_logic > gray2_cols_V_c_empty_n;
    sc_signal< sc_logic > grad_x_rows_V_c_full_n;
    sc_signal< sc_lv<32> > grad_x_rows_V_c_dout;
    sc_signal< sc_logic > grad_x_rows_V_c_empty_n;
    sc_signal< sc_logic > grad_x_cols_V_c_full_n;
    sc_signal< sc_lv<32> > grad_x_cols_V_c_dout;
    sc_signal< sc_logic > grad_x_cols_V_c_empty_n;
    sc_signal< sc_logic > grad_x1_rows_V_c_full_n;
    sc_signal< sc_lv<32> > grad_x1_rows_V_c_dout;
    sc_signal< sc_logic > grad_x1_rows_V_c_empty_n;
    sc_signal< sc_logic > grad_x1_cols_V_c_full_n;
    sc_signal< sc_lv<32> > grad_x1_cols_V_c_dout;
    sc_signal< sc_logic > grad_x1_cols_V_c_empty_n;
    sc_signal< sc_logic > grad_x2_rows_V_c_full_n;
    sc_signal< sc_lv<32> > grad_x2_rows_V_c_dout;
    sc_signal< sc_logic > grad_x2_rows_V_c_empty_n;
    sc_signal< sc_logic > grad_x2_cols_V_c_full_n;
    sc_signal< sc_lv<32> > grad_x2_cols_V_c_dout;
    sc_signal< sc_logic > grad_x2_cols_V_c_empty_n;
    sc_signal< sc_logic > grad_x3_rows_V_c_full_n;
    sc_signal< sc_lv<32> > grad_x3_rows_V_c_dout;
    sc_signal< sc_logic > grad_x3_rows_V_c_empty_n;
    sc_signal< sc_logic > grad_x3_cols_V_c_full_n;
    sc_signal< sc_lv<32> > grad_x3_cols_V_c_dout;
    sc_signal< sc_logic > grad_x3_cols_V_c_empty_n;
    sc_signal< sc_logic > grad_y_rows_V_c_full_n;
    sc_signal< sc_lv<32> > grad_y_rows_V_c_dout;
    sc_signal< sc_logic > grad_y_rows_V_c_empty_n;
    sc_signal< sc_logic > grad_y_cols_V_c_full_n;
    sc_signal< sc_lv<32> > grad_y_cols_V_c_dout;
    sc_signal< sc_logic > grad_y_cols_V_c_empty_n;
    sc_signal< sc_logic > grad_y1_rows_V_c_full_n;
    sc_signal< sc_lv<32> > grad_y1_rows_V_c_dout;
    sc_signal< sc_logic > grad_y1_rows_V_c_empty_n;
    sc_signal< sc_logic > grad_y1_cols_V_c_full_n;
    sc_signal< sc_lv<32> > grad_y1_cols_V_c_dout;
    sc_signal< sc_logic > grad_y1_cols_V_c_empty_n;
    sc_signal< sc_logic > grad_y3_rows_V_c_full_n;
    sc_signal< sc_lv<32> > grad_y3_rows_V_c_dout;
    sc_signal< sc_logic > grad_y3_rows_V_c_empty_n;
    sc_signal< sc_logic > grad_y3_cols_V_c_full_n;
    sc_signal< sc_lv<32> > grad_y3_cols_V_c_dout;
    sc_signal< sc_logic > grad_y3_cols_V_c_empty_n;
    sc_signal< sc_logic > grad_xx_rows_V_c_full_n;
    sc_signal< sc_lv<32> > grad_xx_rows_V_c_dout;
    sc_signal< sc_logic > grad_xx_rows_V_c_empty_n;
    sc_signal< sc_logic > grad_xx_cols_V_c_full_n;
    sc_signal< sc_lv<32> > grad_xx_cols_V_c_dout;
    sc_signal< sc_logic > grad_xx_cols_V_c_empty_n;
    sc_signal< sc_logic > grad_yy_rows_V_c_full_n;
    sc_signal< sc_lv<32> > grad_yy_rows_V_c_dout;
    sc_signal< sc_logic > grad_yy_rows_V_c_empty_n;
    sc_signal< sc_logic > grad_yy_cols_V_c_full_n;
    sc_signal< sc_lv<32> > grad_yy_cols_V_c_dout;
    sc_signal< sc_logic > grad_yy_cols_V_c_empty_n;
    sc_signal< sc_logic > grad_xy_rows_V_c_full_n;
    sc_signal< sc_lv<32> > grad_xy_rows_V_c_dout;
    sc_signal< sc_logic > grad_xy_rows_V_c_empty_n;
    sc_signal< sc_logic > grad_xy_cols_V_c_full_n;
    sc_signal< sc_lv<32> > grad_xy_cols_V_c_dout;
    sc_signal< sc_logic > grad_xy_cols_V_c_empty_n;
    sc_signal< sc_logic > grad_gy_rows_V_c_full_n;
    sc_signal< sc_lv<32> > grad_gy_rows_V_c_dout;
    sc_signal< sc_logic > grad_gy_rows_V_c_empty_n;
    sc_signal< sc_logic > grad_gy_cols_V_c_full_n;
    sc_signal< sc_lv<32> > grad_gy_cols_V_c_dout;
    sc_signal< sc_logic > grad_gy_cols_V_c_empty_n;
    sc_signal< sc_logic > gray1_data_stream_0_full_n;
    sc_signal< sc_lv<8> > gray1_data_stream_0_dout;
    sc_signal< sc_logic > gray1_data_stream_0_empty_n;
    sc_signal< sc_logic > gray2_data_stream_0_full_n;
    sc_signal< sc_lv<8> > gray2_data_stream_0_dout;
    sc_signal< sc_logic > gray2_data_stream_0_empty_n;
    sc_signal< sc_logic > grad_x_data_stream_0_full_n;
    sc_signal< sc_lv<15> > grad_x_data_stream_0_dout;
    sc_signal< sc_logic > grad_x_data_stream_0_empty_n;
    sc_signal< sc_logic > grad_x1_data_stream_s_full_n;
    sc_signal< sc_lv<15> > grad_x1_data_stream_s_dout;
    sc_signal< sc_logic > grad_x1_data_stream_s_empty_n;
    sc_signal< sc_logic > grad_x2_data_stream_s_full_n;
    sc_signal< sc_lv<15> > grad_x2_data_stream_s_dout;
    sc_signal< sc_logic > grad_x2_data_stream_s_empty_n;
    sc_signal< sc_logic > grad_x3_data_stream_s_full_n;
    sc_signal< sc_lv<15> > grad_x3_data_stream_s_dout;
    sc_signal< sc_logic > grad_x3_data_stream_s_empty_n;
    sc_signal< sc_logic > grad_x4_data_stream_s_full_n;
    sc_signal< sc_lv<15> > grad_x4_data_stream_s_dout;
    sc_signal< sc_logic > grad_x4_data_stream_s_empty_n;
    sc_signal< sc_logic > grad_y_data_stream_0_full_n;
    sc_signal< sc_lv<15> > grad_y_data_stream_0_dout;
    sc_signal< sc_logic > grad_y_data_stream_0_empty_n;
    sc_signal< sc_logic > grad_y1_data_stream_s_full_n;
    sc_signal< sc_lv<15> > grad_y1_data_stream_s_dout;
    sc_signal< sc_logic > grad_y1_data_stream_s_empty_n;
    sc_signal< sc_logic > grad_y2_data_stream_s_full_n;
    sc_signal< sc_lv<15> > grad_y2_data_stream_s_dout;
    sc_signal< sc_logic > grad_y2_data_stream_s_empty_n;
    sc_signal< sc_logic > grad_y3_data_stream_s_full_n;
    sc_signal< sc_lv<15> > grad_y3_data_stream_s_dout;
    sc_signal< sc_logic > grad_y3_data_stream_s_empty_n;
    sc_signal< sc_logic > grad_y4_data_stream_s_full_n;
    sc_signal< sc_lv<15> > grad_y4_data_stream_s_dout;
    sc_signal< sc_logic > grad_y4_data_stream_s_empty_n;
    sc_signal< sc_logic > grad_xx_data_stream_s_full_n;
    sc_signal< sc_lv<35> > grad_xx_data_stream_s_dout;
    sc_signal< sc_logic > grad_xx_data_stream_s_empty_n;
    sc_signal< sc_logic > grad_yy_data_stream_s_full_n;
    sc_signal< sc_lv<35> > grad_yy_data_stream_s_dout;
    sc_signal< sc_logic > grad_yy_data_stream_s_empty_n;
    sc_signal< sc_logic > grad_xy_data_stream_s_full_n;
    sc_signal< sc_lv<35> > grad_xy_data_stream_s_dout;
    sc_signal< sc_logic > grad_xy_data_stream_s_empty_n;
    sc_signal< sc_logic > grad_gx_data_stream_s_full_n;
    sc_signal< sc_lv<35> > grad_gx_data_stream_s_dout;
    sc_signal< sc_logic > grad_gx_data_stream_s_empty_n;
    sc_signal< sc_logic > grad_gy_data_stream_s_full_n;
    sc_signal< sc_lv<35> > grad_gy_data_stream_s_dout;
    sc_signal< sc_logic > grad_gy_data_stream_s_empty_n;
    sc_signal< sc_logic > grad_gxy_data_stream_full_n;
    sc_signal< sc_lv<35> > grad_gxy_data_stream_dout;
    sc_signal< sc_logic > grad_gxy_data_stream_empty_n;
    sc_signal< sc_logic > res_data_stream_0_V_full_n;
    sc_signal< sc_lv<32> > res_data_stream_0_V_dout;
    sc_signal< sc_logic > res_data_stream_0_V_empty_n;
    sc_signal< sc_logic > dst0_data_stream_0_s_full_n;
    sc_signal< sc_lv<8> > dst0_data_stream_0_s_dout;
    sc_signal< sc_logic > dst0_data_stream_0_s_empty_n;
    sc_signal< sc_logic > dst1_data_stream_0_s_full_n;
    sc_signal< sc_lv<8> > dst1_data_stream_0_s_dout;
    sc_signal< sc_logic > dst1_data_stream_0_s_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_AXIvideo2Mat_U0_ap_ready;
    sc_signal< sc_lv<2> > AXIvideo2Mat_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_Haaris_Core_entry242_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Haaris_Core_entry242_U0_ap_ready;
    sc_signal< sc_lv<2> > Haaris_Core_entry242_U0_ap_ready_count;
    sc_signal< sc_lv<1> > start_for_Block_Mat_exit47_pro_U0_din;
    sc_signal< sc_logic > start_for_Block_Mat_exit47_pro_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Block_Mat_exit47_pro_U0_dout;
    sc_signal< sc_logic > start_for_Block_Mat_exit47_pro_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Block_Mat_exit4750_p_U0_din;
    sc_signal< sc_logic > start_for_Block_Mat_exit4750_p_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Block_Mat_exit4750_p_U0_dout;
    sc_signal< sc_logic > start_for_Block_Mat_exit4750_p_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_CalCim188_U0_din;
    sc_signal< sc_logic > start_for_CalCim188_U0_full_n;
    sc_signal< sc_lv<1> > start_for_CalCim188_U0_dout;
    sc_signal< sc_logic > start_for_CalCim188_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_FindMax_U0_din;
    sc_signal< sc_logic > start_for_FindMax_U0_full_n;
    sc_signal< sc_lv<1> > start_for_FindMax_U0_dout;
    sc_signal< sc_logic > start_for_FindMax_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Duplicate_1_U0_din;
    sc_signal< sc_logic > start_for_Duplicate_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Duplicate_1_U0_dout;
    sc_signal< sc_logic > start_for_Duplicate_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Dilate_U0_din;
    sc_signal< sc_logic > start_for_Dilate_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Dilate_U0_dout;
    sc_signal< sc_logic > start_for_Dilate_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Mat2AXIvideo_U0_din;
    sc_signal< sc_logic > start_for_Mat2AXIvideo_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Mat2AXIvideo_U0_dout;
    sc_signal< sc_logic > start_for_Mat2AXIvideo_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_CvtColor_U0_din;
    sc_signal< sc_logic > start_for_CvtColor_U0_full_n;
    sc_signal< sc_lv<1> > start_for_CvtColor_U0_dout;
    sc_signal< sc_logic > start_for_CvtColor_U0_empty_n;
    sc_signal< sc_logic > CvtColor_U0_start_full_n;
    sc_signal< sc_logic > CvtColor_U0_start_write;
    sc_signal< sc_lv<1> > start_for_Sobel_U0_din;
    sc_signal< sc_logic > start_for_Sobel_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Sobel_U0_dout;
    sc_signal< sc_logic > start_for_Sobel_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Duplicate181_U0_din;
    sc_signal< sc_logic > start_for_Duplicate181_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Duplicate181_U0_dout;
    sc_signal< sc_logic > start_for_Duplicate181_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Duplicate182_U0_din;
    sc_signal< sc_logic > start_for_Duplicate182_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Duplicate182_U0_dout;
    sc_signal< sc_logic > start_for_Duplicate182_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Sobel_1_U0_din;
    sc_signal< sc_logic > start_for_Sobel_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Sobel_1_U0_dout;
    sc_signal< sc_logic > start_for_Sobel_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Duplicate183_U0_din;
    sc_signal< sc_logic > start_for_Duplicate183_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Duplicate183_U0_dout;
    sc_signal< sc_logic > start_for_Duplicate183_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Duplicate_U0_din;
    sc_signal< sc_logic > start_for_Duplicate_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Duplicate_U0_dout;
    sc_signal< sc_logic > start_for_Duplicate_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Mul184_U0_din;
    sc_signal< sc_logic > start_for_Mul184_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Mul184_U0_dout;
    sc_signal< sc_logic > start_for_Mul184_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Mul185_U0_din;
    sc_signal< sc_logic > start_for_Mul185_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Mul185_U0_dout;
    sc_signal< sc_logic > start_for_Mul185_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Mul_U0_din;
    sc_signal< sc_logic > start_for_Mul_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Mul_U0_dout;
    sc_signal< sc_logic > start_for_Mul_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_BoxFilter186_U0_din;
    sc_signal< sc_logic > start_for_BoxFilter186_U0_full_n;
    sc_signal< sc_lv<1> > start_for_BoxFilter186_U0_dout;
    sc_signal< sc_logic > start_for_BoxFilter186_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_BoxFilter187_U0_din;
    sc_signal< sc_logic > start_for_BoxFilter187_U0_full_n;
    sc_signal< sc_lv<1> > start_for_BoxFilter187_U0_dout;
    sc_signal< sc_logic > start_for_BoxFilter187_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_BoxFilter_U0_din;
    sc_signal< sc_logic > start_for_BoxFilter_U0_full_n;
    sc_signal< sc_lv<1> > start_for_BoxFilter_U0_dout;
    sc_signal< sc_logic > start_for_BoxFilter_U0_empty_n;
    sc_signal< sc_logic > Duplicate_1_U0_start_full_n;
    sc_signal< sc_logic > Duplicate_1_U0_start_write;
    sc_signal< sc_logic > Sobel_U0_start_full_n;
    sc_signal< sc_logic > Sobel_U0_start_write;
    sc_signal< sc_logic > Duplicate181_U0_start_full_n;
    sc_signal< sc_logic > Duplicate181_U0_start_write;
    sc_signal< sc_logic > Duplicate182_U0_start_full_n;
    sc_signal< sc_logic > Duplicate182_U0_start_write;
    sc_signal< sc_logic > Sobel_1_U0_start_full_n;
    sc_signal< sc_logic > Sobel_1_U0_start_write;
    sc_signal< sc_logic > Duplicate183_U0_start_full_n;
    sc_signal< sc_logic > Duplicate183_U0_start_write;
    sc_signal< sc_logic > Duplicate_U0_start_full_n;
    sc_signal< sc_logic > Duplicate_U0_start_write;
    sc_signal< sc_logic > Mul184_U0_start_full_n;
    sc_signal< sc_logic > Mul184_U0_start_write;
    sc_signal< sc_logic > Mul185_U0_start_full_n;
    sc_signal< sc_logic > Mul185_U0_start_write;
    sc_signal< sc_logic > Mul_U0_start_full_n;
    sc_signal< sc_logic > Mul_U0_start_write;
    sc_signal< sc_logic > BoxFilter186_U0_start_full_n;
    sc_signal< sc_logic > BoxFilter186_U0_start_write;
    sc_signal< sc_logic > BoxFilter187_U0_start_full_n;
    sc_signal< sc_logic > BoxFilter187_U0_start_write;
    sc_signal< sc_logic > BoxFilter_U0_start_full_n;
    sc_signal< sc_logic > BoxFilter_U0_start_write;
    sc_signal< sc_logic > CalCim188_U0_start_full_n;
    sc_signal< sc_logic > CalCim188_U0_start_write;
    sc_signal< sc_logic > FindMax_U0_start_full_n;
    sc_signal< sc_logic > FindMax_U0_start_write;
    sc_signal< sc_logic > Dilate_U0_start_full_n;
    sc_signal< sc_logic > Dilate_U0_start_write;
    sc_signal< sc_logic > Mat2AXIvideo_U0_start_full_n;
    sc_signal< sc_logic > Mat2AXIvideo_U0_start_write;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_S_AXI_WSTRB_WIDTH;
    static const int C_S_AXI_ADDR_WIDTH;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_AXIvideo2Mat_U0_ap_continue();
    void thread_AXIvideo2Mat_U0_ap_start();
    void thread_Block_Mat_exit4750_p_U0_ap_continue();
    void thread_Block_Mat_exit4750_p_U0_ap_start();
    void thread_Block_Mat_exit4750_p_U0_start_full_n();
    void thread_Block_Mat_exit47_pro_U0_ap_continue();
    void thread_Block_Mat_exit47_pro_U0_ap_start();
    void thread_Block_Mat_exit47_pro_U0_start_full_n();
    void thread_BoxFilter186_U0_ap_continue();
    void thread_BoxFilter186_U0_ap_start();
    void thread_BoxFilter186_U0_start_full_n();
    void thread_BoxFilter186_U0_start_write();
    void thread_BoxFilter187_U0_ap_continue();
    void thread_BoxFilter187_U0_ap_start();
    void thread_BoxFilter187_U0_start_full_n();
    void thread_BoxFilter187_U0_start_write();
    void thread_BoxFilter_U0_ap_continue();
    void thread_BoxFilter_U0_ap_start();
    void thread_BoxFilter_U0_start_full_n();
    void thread_BoxFilter_U0_start_write();
    void thread_CalCim188_U0_ap_continue();
    void thread_CalCim188_U0_ap_start();
    void thread_CalCim188_U0_start_full_n();
    void thread_CalCim188_U0_start_write();
    void thread_CvtColor_U0_ap_continue();
    void thread_CvtColor_U0_ap_start();
    void thread_CvtColor_U0_start_full_n();
    void thread_CvtColor_U0_start_write();
    void thread_Dilate_U0_ap_continue();
    void thread_Dilate_U0_ap_start();
    void thread_Dilate_U0_start_full_n();
    void thread_Dilate_U0_start_write();
    void thread_Duplicate181_U0_ap_continue();
    void thread_Duplicate181_U0_ap_start();
    void thread_Duplicate181_U0_start_full_n();
    void thread_Duplicate181_U0_start_write();
    void thread_Duplicate182_U0_ap_continue();
    void thread_Duplicate182_U0_ap_start();
    void thread_Duplicate182_U0_start_full_n();
    void thread_Duplicate182_U0_start_write();
    void thread_Duplicate183_U0_ap_continue();
    void thread_Duplicate183_U0_ap_start();
    void thread_Duplicate183_U0_start_full_n();
    void thread_Duplicate183_U0_start_write();
    void thread_Duplicate_1_U0_ap_continue();
    void thread_Duplicate_1_U0_ap_start();
    void thread_Duplicate_1_U0_start_full_n();
    void thread_Duplicate_1_U0_start_write();
    void thread_Duplicate_U0_ap_continue();
    void thread_Duplicate_U0_ap_start();
    void thread_Duplicate_U0_start_full_n();
    void thread_Duplicate_U0_start_write();
    void thread_FindMax_U0_ap_continue();
    void thread_FindMax_U0_ap_start();
    void thread_FindMax_U0_start_full_n();
    void thread_FindMax_U0_start_write();
    void thread_Haaris_Core_entry242_U0_ap_continue();
    void thread_Haaris_Core_entry242_U0_ap_start();
    void thread_Haaris_Core_entry242_U0_start_full_n();
    void thread_Mat2AXIvideo_U0_ap_continue();
    void thread_Mat2AXIvideo_U0_ap_start();
    void thread_Mat2AXIvideo_U0_start_full_n();
    void thread_Mat2AXIvideo_U0_start_write();
    void thread_Mul184_U0_ap_continue();
    void thread_Mul184_U0_ap_start();
    void thread_Mul184_U0_start_full_n();
    void thread_Mul184_U0_start_write();
    void thread_Mul185_U0_ap_continue();
    void thread_Mul185_U0_ap_start();
    void thread_Mul185_U0_start_full_n();
    void thread_Mul185_U0_start_write();
    void thread_Mul_U0_ap_continue();
    void thread_Mul_U0_ap_start();
    void thread_Mul_U0_start_full_n();
    void thread_Mul_U0_start_write();
    void thread_Sobel_1_U0_ap_continue();
    void thread_Sobel_1_U0_ap_start();
    void thread_Sobel_1_U0_start_full_n();
    void thread_Sobel_1_U0_start_write();
    void thread_Sobel_U0_ap_continue();
    void thread_Sobel_U0_ap_start();
    void thread_Sobel_U0_start_full_n();
    void thread_Sobel_U0_start_write();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_AXIvideo2Mat_U0_ap_ready();
    void thread_ap_sync_Haaris_Core_entry242_U0_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_dst_axis_TDATA();
    void thread_dst_axis_TDEST();
    void thread_dst_axis_TID();
    void thread_dst_axis_TKEEP();
    void thread_dst_axis_TLAST();
    void thread_dst_axis_TSTRB();
    void thread_dst_axis_TUSER();
    void thread_dst_axis_TVALID();
    void thread_src_axis_TREADY();
    void thread_start_for_Block_Mat_exit4750_p_U0_din();
    void thread_start_for_Block_Mat_exit47_pro_U0_din();
    void thread_start_for_BoxFilter186_U0_din();
    void thread_start_for_BoxFilter187_U0_din();
    void thread_start_for_BoxFilter_U0_din();
    void thread_start_for_CalCim188_U0_din();
    void thread_start_for_CvtColor_U0_din();
    void thread_start_for_Dilate_U0_din();
    void thread_start_for_Duplicate181_U0_din();
    void thread_start_for_Duplicate182_U0_din();
    void thread_start_for_Duplicate183_U0_din();
    void thread_start_for_Duplicate_1_U0_din();
    void thread_start_for_Duplicate_U0_din();
    void thread_start_for_FindMax_U0_din();
    void thread_start_for_Mat2AXIvideo_U0_din();
    void thread_start_for_Mul184_U0_din();
    void thread_start_for_Mul185_U0_din();
    void thread_start_for_Mul_U0_din();
    void thread_start_for_Sobel_1_U0_din();
    void thread_start_for_Sobel_U0_din();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
