Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.filters
Done writing Tab View settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.gui
Writing filter settings....
Done writing filter settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.filters
Done writing Tab View settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Assigned Driver tft 3.01.a for instance xps_tft_0
xps_tft_0 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_DCR_SPLB_SLAVE_IF - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_TFT_INTERFACE - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_I2C_SLAVE_ADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_DEFAULT_TFT_BASE_ADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_SPLB_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_SPLB_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_tft_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_DCR_SPLB_SLAVE_IF - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_TFT_INTERFACE - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_I2C_SLAVE_ADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_DEFAULT_TFT_BASE_ADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_SPLB_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_SPLB_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_tft_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

********************************************************************************
At Local date and time: Mon Nov 25 18:24:23 2013
 makeiplocal -corename xps_tft -corever 2.01.a -srcpath /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/ -destpath /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/ -xmpfile /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.xmp started...

Making IP xps_tft_v2_01_a local.... 

Copying the dependent library 'proc_common_v3_00_a' to the local pcores
directory and renaming it to 'xps_tft_v2_01_a_proc_common_v3_00_a'.... 

Copying the dependent library 'plbv46_slave_single_v1_01_a' to the local pcores
directory and renaming it to 'xps_tft_v2_01_a_plbv46_slave_single_v1_01_a'.... 

Copying the dependent library 'plbv46_master_burst_v1_01_a' to the local pcores
directory and renaming it to 'xps_tft_v2_01_a_plbv46_master_burst_v1_01_a'.... 

Log file was written to
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu//pcores/xps_tft_
v2_01_a/make_ip_local.log 

Core xps_tft_v2_01_a is now local to the project. 

Writing filter settings....
Done writing filter settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.filters
Done writing Tab View settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.gui
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_DCR_SPLB_SLAVE_IF - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_TFT_INTERFACE - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_I2C_SLAVE_ADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_DEFAULT_TFT_BASE_ADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_SPLB_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_SPLB_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_tft_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
IP was made local successfully.
Done!
xps_tft_0 has been deleted from the project
Assigned Driver tft 3.01.a for instance xps_tft_0
xps_tft_0 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_DCR_SPLB_SLAVE_IF - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_TFT_INTERFACE - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_I2C_SLAVE_ADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_DEFAULT_TFT_BASE_ADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_SPLB_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_SPLB_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_tft_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_tft_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
xps_tft_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.filters
Done writing Tab View settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Assigned Driver tetris_vga 1.00.a for instance tetris_vga_0
tetris_vga_0 has been added to the project
WARNING:EDK:2137 - Peripheral tetris_vga_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral tetris_vga_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
tetris_vga_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.filters
Done writing Tab View settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.gui
Assigned Driver tetris_vga 1.00.a for instance tetris_vga_0
tetris_vga_0 has been added to the project
WARNING:EDK:2137 - Peripheral tetris_vga_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral tetris_vga_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
tetris_vga_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.filters
Done writing Tab View settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.gui
Assigned Driver tetris_vga 1.00.a for instance tetris_vga_0
tetris_vga_0 has been added to the project
WARNING:EDK:2137 - Peripheral tetris_vga_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral tetris_vga_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance tetris_vga_0 port VGA_Vs external with net as port name
Instance tetris_vga_0 port VGA_Vs connector undefined, using tetris_vga_0_VGA_Vs
Make instance tetris_vga_0 port VGA_G external with net as port name
Instance tetris_vga_0 port VGA_G connector undefined, using tetris_vga_0_VGA_G
Make instance tetris_vga_0 port VGA_B external with net as port name
Instance tetris_vga_0 port VGA_B connector undefined, using tetris_vga_0_VGA_B
Make instance tetris_vga_0 port VGA_R external with net as port name
Instance tetris_vga_0 port VGA_R connector undefined, using tetris_vga_0_VGA_R
Assigned Driver intc 2.05.a for instance xps_intc_0
xps_intc_0 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_intc, INSTANCE: xps_intc_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_intc, INSTANCE: xps_intc_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral xps_intc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - xps_intc (xps_intc_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line 163 
WARNING:EDK:3967 - xps_intc (xps_intc_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line 163 
WARNING:EDK:3967 - xps_intc (xps_intc_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line 163 
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc9a00000-0xc9a0ffff) tetris_vga_0	mb_plb
Generated Addresses Successfully
Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.3/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Tue Nov 26 18:54:13 2013
 make -f system.make exporttosdk started...
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.3 - psf2Edward EDK_P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
   line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 14.3 - xdsgen EDK_P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_b;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_b;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing LEDs_8Bit.jpg.....
Rasterizing DIP_Switches_4Bit.jpg.....
Rasterizing xps_timer_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing tetris_vga_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc9a00000-0xc9a0ffff) tetris_vga_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
   line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
82 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
29 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
43 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
50 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
57 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
64 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
73 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
82 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:leds_8bit -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
89 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dip_switches_4bit -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_timer_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
115 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:tetris_vga_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
166 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLCompilers:87 - "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_00_a/hdl/verilog/user_logic.v" line 207 Could not find module/primitive 'vga'
ERROR:HDLCompilers:87 - "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_00_a/hdl/verilog/user_logic.v" line 222 Could not find module/primitive 'siggen'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/synthesis/sys
   tem_tetris_vga_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
29 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
50 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
57 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc9a00000-0xc9a0ffff) tetris_vga_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Tue Nov 26 19:00:54 2013
 make -f system.make simmodel started...
cp -f /opt/Xilinx/14.3/ISE_DS/EDK/sw/lib/microblaze/mb_bootloop.elf bootloops/microblaze_0.elf
*********************************************
Creating behavioral simulation models...
*********************************************
simgen -p xc3s500efg320-4 -lang vhdl -intstyle default   -pe microblaze_0 bootloops/microblaze_0.elf -msg __xps/ise/xmsgprops.lst -s isim -m behavioral system.mhs

Release 14.3 - Simulation Model Generator Xilinx EDK 14.3 Build EDK_P.40xd
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

ERROR:EDK:3557 - SimGen does not support spartan3e architecture from EDK 12.1
   release. Invalid architecture/device specified: spartan3e/xc3s500efg320-4
make: *** [simulation/behavioral/system_setup.tcl] Error 1
Done!

********************************************************************************
At Local date and time: Tue Nov 26 19:08:11 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc9a00000-0xc9a0ffff) tetris_vga_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
   line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
29 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
43 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
50 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
57 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
64 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
73 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
82 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
89 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
102 - Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
115 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
141 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
153 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
82 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:tetris_vga_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
166 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_intc_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
180 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
180 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_xps_intc_0_wrapper.ngc
../system_xps_intc_0_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
xps_intc_0_wrapper/system_xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 94.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile /opt/Xilinx/14.3/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation 

Using Flow File:
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/f
pga.flw 
Using Option File(s): 
 /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/s
ystem.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system.ngc" ...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_mb_plb_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_ilmb_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_dlmb_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_lmb_bram_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_leds_8bit_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_dip_switches_4bit_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_xps_timer_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_mdm_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_tetris_vga_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_xps_intc_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
ERROR:ConstraintSystem:300 - In file: system.ucf(22): Syntax error.  Ensure that
   the previous constraint specification was terminated with ';'.
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:  42

Total REAL time to NGDBUILD completion:  15 sec
Total CPU time to NGDBUILD completion:   15 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Tue Nov 26 19:11:48 2013
 make -f system.make exporttosdk started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/f
pga.flw 
Using Option File(s): 
 /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/s
ystem.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system.ngc" ...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_mb_plb_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_ilmb_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_dlmb_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_lmb_bram_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_leds_8bit_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_dip_switches_4bit_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_xps_timer_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_mdm_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_tetris_vga_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_xps_intc_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  16 sec
Total CPU time to NGDBUILD completion:   16 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.3 - Map P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 10 secs 
Total CPU  time at the beginning of Placer: 9 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:8d470469) REAL time: 11 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:8d470469) REAL time: 11 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:86c76070) REAL time: 11 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:ce823231) REAL time: 13 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:ce823231) REAL time: 13 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:ce823231) REAL time: 13 secs 

Phase 7.8  Global Placement
............................
............................................................................................................................
.....
..................
Phase 7.8  Global Placement (Checksum:1c0bada0) REAL time: 24 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:1c0bada0) REAL time: 24 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:5a2f5ab0) REAL time: 39 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:5a2f5ab0) REAL time: 39 secs 

Total REAL time to Placer completion: 39 secs 
Total CPU  time to Placer completion: 39 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:         3,885 out of   9,312   41%
  Number of 4 input LUTs:             5,994 out of   9,312   64%
Logic Distribution:
  Number of occupied Slices:          4,147 out of   4,656   89%
    Number of Slices containing only related logic:   4,147 out of   4,147 100%
    Number of Slices containing unrelated logic:          0 out of   4,147   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       6,193 out of   9,312   66%
    Number used as logic:             5,615
    Number used as a route-thru:        199
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     123

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 19 out of     232    8%
    IOB Flip Flops:                      10
  Number of RAMB16s:                     16 out of      20   80%
  Number of BUFGMUXs:                     2 out of      24    8%
  Number of DCMs:                         1 out of       4   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%

Average Fanout of Non-Clock Nets:                3.87

Peak Memory Usage:  806 MB
Total REAL time to MAP completion:  43 secs 
Total CPU time to MAP completion:   42 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - par P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.3/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2012-10-12".



Design Summary Report:

 Number of External IOBs                          19 out of 232     8%

   Number of External Input IOBs                  6

      Number of External Input IBUFs              6
        Number of LOCed External Input IBUFs      6 out of 6     100%


   Number of External Output IOBs                13

      Number of External Output IOBs             13
        Number of LOCed External Output IOBs     13 out of 13    100%


   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        2 out of 24      8%
   Number of DCMs                            1 out of 4      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16s                        16 out of 20     80%
   Number of Slices                       4147 out of 4656   89%
      Number of SLICEMs                    203 out of 2328    8%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 35119 unrouted;      REAL time: 8 secs 

Phase  2  : 31406 unrouted;      REAL time: 8 secs 

Phase  3  : 13219 unrouted;      REAL time: 11 secs 

Phase  4  : 13219 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 12 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      8 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 27 secs 
Total CPU time to Router completion: 27 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y10| No   | 3141 |  0.089     |  0.206      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |  BUFGMUX_X1Y0| No   |  161 |  0.082     |  0.199      |
+---------------------+--------------+------+------+------------+-------------+
|      xps_intc_0_Irq |         Local|      |    1 |  0.000     |  0.671      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   33 |  2.153     |  3.957      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.191      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    4 |  0.000     |  2.168      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.427ns|    19.573ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.745ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    18.251ns|     1.749ns|       0|           0
  pin" 50 MHz HIGH 50% | HOLD        |     0.983ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.573ns|            0|            0|            3|       461563|
| TS_clock_generator_0_clock_gen|     20.000ns|     19.573ns|          N/A|            0|            0|       461563|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 29 secs 
Total CPU time to PAR completion: 29 secs 

Peak Memory Usage:  619 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2012-10-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 461566 paths, 0 nets, and 33569 connections

Design statistics:
   Minimum period:  19.573ns (Maximum frequency:  51.091MHz)


Analysis completed Tue Nov 26 19:13:31 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.3 - Bitgen P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Tue Nov 26 19:13:35 2013


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_0' at 'RAMB16_X1Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_1' at 'RAMB16_X1Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_2' at 'RAMB16_X0Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_3' at 'RAMB16_X1Y9' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_4' at 'RAMB16_X1Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_5' at 'RAMB16_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_6' at 'RAMB16_X1Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_7' at 'RAMB16_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_8' at 'RAMB16_X0Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_9' at 'RAMB16_X0Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_10' at 'RAMB16_X0Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_11' at 'RAMB16_X0Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_12' at 'RAMB16_X0Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_13' at 'RAMB16_X0Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_14' at 'RAMB16_X0Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_15' at 'RAMB16_X0Y9' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Nov 26 19:14:03 2013
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.filters
Done writing Tab View settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Nov 26 19:52:05 2013
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Tue Nov 26 19:52:19 2013
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Tue Nov 26 19:52:32 2013
 make -f system.make bitsclean started...
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
Done!

********************************************************************************
At Local date and time: Tue Nov 26 19:52:35 2013
 make -f system.make bits started...
xilperl /opt/Xilinx/14.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.3 - Bitgen P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
ERROR:Bitgen:4 - The input NCD file "system.ncd" is not in the specified
   location.  Please check the correct location of the file or view the .par
   logfile to verify its' creation.
Done!

********************************************************************************
At Local date and time: Tue Nov 26 19:52:46 2013
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_leds_8bit_wrapper.ngc implementation/system_dip_switches_4bit_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_tetris_vga_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Tue Nov 26 19:52:50 2013
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc9a00000-0xc9a0ffff) tetris_vga_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
   line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
82 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
29 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
43 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
50 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
57 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
64 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
73 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
82 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:leds_8bit -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
89 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dip_switches_4bit -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_timer_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
115 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:tetris_vga_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
166 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_intc_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
180 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
29 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
50 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
57 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
180 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_xps_intc_0_wrapper.ngc
../system_xps_intc_0_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
xps_intc_0_wrapper/system_xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 398.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
Done!

********************************************************************************
At Local date and time: Tue Nov 26 20:14:19 2013
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile /opt/Xilinx/14.3/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation 

Using Flow File:
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/f
pga.flw 
Using Option File(s): 
 /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/s
ystem.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system.ngc" ...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_mb_plb_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_ilmb_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_dlmb_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_lmb_bram_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_leds_8bit_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_dip_switches_4bit_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_xps_timer_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_mdm_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_tetris_vga_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_xps_intc_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  16 sec
Total CPU time to NGDBUILD completion:   16 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.3 - Map P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 10 secs 
Total CPU  time at the beginning of Placer: 9 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:6aef655) REAL time: 11 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:6aef655) REAL time: 11 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:25420b5e) REAL time: 11 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:7f30eda9) REAL time: 13 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:7f30eda9) REAL time: 13 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:7f30eda9) REAL time: 13 secs 

Phase 7.8  Global Placement
............................
.....................................................................................................................................
....
....................
Phase 7.8  Global Placement (Checksum:7696ce61) REAL time: 24 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:7696ce61) REAL time: 24 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:afcde92d) REAL time: 38 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:afcde92d) REAL time: 39 secs 

Total REAL time to Placer completion: 39 secs 
Total CPU  time to Placer completion: 39 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:         3,885 out of   9,312   41%
  Number of 4 input LUTs:             5,979 out of   9,312   64%
Logic Distribution:
  Number of occupied Slices:          4,015 out of   4,656   86%
    Number of Slices containing only related logic:   4,015 out of   4,015 100%
    Number of Slices containing unrelated logic:          0 out of   4,015   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       6,178 out of   9,312   66%
    Number used as logic:             5,600
    Number used as a route-thru:        199
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     123

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 19 out of     232    8%
    IOB Flip Flops:                      10
  Number of RAMB16s:                     16 out of      20   80%
  Number of BUFGMUXs:                     2 out of      24    8%
  Number of DCMs:                         1 out of       4   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%

Average Fanout of Non-Clock Nets:                3.87

Peak Memory Usage:  806 MB
Total REAL time to MAP completion:  42 secs 
Total CPU time to MAP completion:   42 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - par P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.3/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2012-10-12".



Design Summary Report:

 Number of External IOBs                          19 out of 232     8%

   Number of External Input IOBs                  6

      Number of External Input IBUFs              6
        Number of LOCed External Input IBUFs      6 out of 6     100%


   Number of External Output IOBs                13

      Number of External Output IOBs             13
        Number of LOCed External Output IOBs     13 out of 13    100%


   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        2 out of 24      8%
   Number of DCMs                            1 out of 4      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16s                        16 out of 20     80%
   Number of Slices                       4015 out of 4656   86%
      Number of SLICEMs                    201 out of 2328    8%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 35206 unrouted;      REAL time: 8 secs 

Phase  2  : 31477 unrouted;      REAL time: 8 secs 

Phase  3  : 14025 unrouted;      REAL time: 11 secs 

Phase  4  : 14025 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 12 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      12 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 34 secs 
Total CPU time to Router completion: 33 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y10| No   | 3187 |  0.085     |  0.202      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |  BUFGMUX_X1Y0| No   |  160 |  0.081     |  0.199      |
+---------------------+--------------+------+------+------------+-------------+
|      xps_intc_0_Irq |         Local|      |    1 |  0.000     |  1.442      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   36 |  1.735     |  3.705      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  0.863      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.156     |  2.201      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.153ns|    19.847ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.729ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.458ns|     2.542ns|       0|           0
  pin" 50 MHz HIGH 50% | HOLD        |     1.080ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.847ns|            0|            0|            3|       461483|
| TS_clock_generator_0_clock_gen|     20.000ns|     19.847ns|          N/A|            0|            0|       461483|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 35 secs 
Total CPU time to PAR completion: 35 secs 

Peak Memory Usage:  617 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2012-10-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 461486 paths, 0 nets, and 33680 connections

Design statistics:
   Minimum period:  19.847ns (Maximum frequency:  50.385MHz)


Analysis completed Tue Nov 26 20:16:08 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.3 - Bitgen P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Tue Nov 26 20:16:11 2013


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_0' at 'RAMB16_X1Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_1' at 'RAMB16_X1Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_2' at 'RAMB16_X0Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_3' at 'RAMB16_X1Y9' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_4' at 'RAMB16_X1Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_5' at 'RAMB16_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_6' at 'RAMB16_X1Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_7' at 'RAMB16_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_8' at 'RAMB16_X0Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_9' at 'RAMB16_X0Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_10' at 'RAMB16_X0Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_11' at 'RAMB16_X0Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_12' at 'RAMB16_X0Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_13' at 'RAMB16_X0Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_14' at 'RAMB16_X0Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_15' at 'RAMB16_X0Y9' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Nov 26 20:16:36 2013
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Tue Nov 26 20:16:45 2013
 make -f system.make exporttosdk started...
Done!
Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.3/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Tue Nov 26 20:21:54 2013
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_leds_8bit_wrapper.ngc implementation/system_dip_switches_4bit_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_tetris_vga_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Tue Nov 26 20:22:02 2013
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc9a00000-0xc9a0ffff) tetris_vga_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
   line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
82 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
29 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
43 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
50 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
57 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
64 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
73 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
82 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:leds_8bit -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
89 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dip_switches_4bit -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_timer_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
115 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:tetris_vga_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
166 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_intc_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
180 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
29 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
50 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
57 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
180 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_xps_intc_0_wrapper.ngc
../system_xps_intc_0_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
xps_intc_0_wrapper/system_xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 403.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
Done!

********************************************************************************
At Local date and time: Tue Nov 26 20:30:16 2013
 make -f system.make bits started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile /opt/Xilinx/14.3/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation 

Using Flow File:
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/f
pga.flw 
Using Option File(s): 
 /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/s
ystem.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system.ngc" ...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_mb_plb_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_ilmb_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_dlmb_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_lmb_bram_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_leds_8bit_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_dip_switches_4bit_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_xps_timer_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_mdm_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_tetris_vga_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_xps_intc_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  16 sec
Total CPU time to NGDBUILD completion:   16 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.3 - Map P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 10 secs 
Total CPU  time at the beginning of Placer: 10 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b7b59db7) REAL time: 11 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:b7b59db7) REAL time: 11 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:436a0dfc) REAL time: 11 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:e8080173) REAL time: 13 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:e8080173) REAL time: 13 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:e8080173) REAL time: 13 secs 

Phase 7.8  Global Placement
..........................
..................................................................................................................................
....
..................
Phase 7.8  Global Placement (Checksum:36d16a5a) REAL time: 25 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:36d16a5a) REAL time: 25 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:28ff5830) REAL time: 39 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:28ff5830) REAL time: 39 secs 

Total REAL time to Placer completion: 40 secs 
Total CPU  time to Placer completion: 39 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:         3,879 out of   9,312   41%
  Number of 4 input LUTs:             5,992 out of   9,312   64%
Logic Distribution:
  Number of occupied Slices:          4,097 out of   4,656   87%
    Number of Slices containing only related logic:   4,097 out of   4,097 100%
    Number of Slices containing unrelated logic:          0 out of   4,097   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       6,190 out of   9,312   66%
    Number used as logic:             5,613
    Number used as a route-thru:        198
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     123

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 19 out of     232    8%
    IOB Flip Flops:                      10
  Number of RAMB16s:                     16 out of      20   80%
  Number of BUFGMUXs:                     2 out of      24    8%
  Number of DCMs:                         1 out of       4   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%

Average Fanout of Non-Clock Nets:                3.87

Peak Memory Usage:  806 MB
Total REAL time to MAP completion:  43 secs 
Total CPU time to MAP completion:   43 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - par P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.3/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2012-10-12".



Design Summary Report:

 Number of External IOBs                          19 out of 232     8%

   Number of External Input IOBs                  6

      Number of External Input IBUFs              6
        Number of LOCed External Input IBUFs      6 out of 6     100%


   Number of External Output IOBs                13

      Number of External Output IOBs             13
        Number of LOCed External Output IOBs     13 out of 13    100%


   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        2 out of 24      8%
   Number of DCMs                            1 out of 4      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16s                        16 out of 20     80%
   Number of Slices                       4097 out of 4656   87%
      Number of SLICEMs                    202 out of 2328    8%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 34978 unrouted;      REAL time: 8 secs 

Phase  2  : 31315 unrouted;      REAL time: 8 secs 

Phase  3  : 13465 unrouted;      REAL time: 11 secs 

Phase  4  : 13465 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 12 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 28 secs 
Total CPU time to Router completion: 28 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y10| No   | 3102 |  0.087     |  0.204      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |  BUFGMUX_X1Y0| No   |  145 |  0.071     |  0.189      |
+---------------------+--------------+------+------+------------+-------------+
|      xps_intc_0_Irq |         Local|      |    1 |  0.000     |  1.262      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   29 |  1.914     |  3.876      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.483      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.010     |  2.185      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.414ns|    19.586ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.756ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    18.011ns|     1.989ns|       0|           0
  pin" 50 MHz HIGH 50% | HOLD        |     1.000ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.586ns|            0|            0|            3|       459671|
| TS_clock_generator_0_clock_gen|     20.000ns|     19.586ns|          N/A|            0|            0|       459671|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 29 secs 
Total CPU time to PAR completion: 29 secs 

Peak Memory Usage:  618 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2012-10-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 459674 paths, 0 nets, and 33461 connections

Design statistics:
   Minimum period:  19.586ns (Maximum frequency:  51.057MHz)


Analysis completed Tue Nov 26 20:31:59 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.3 - Bitgen P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Tue Nov 26 20:32:03 2013


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_0' at 'RAMB16_X1Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_1' at 'RAMB16_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_2' at 'RAMB16_X1Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_3' at 'RAMB16_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_4' at 'RAMB16_X0Y0' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_5' at 'RAMB16_X1Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_6' at 'RAMB16_X1Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_7' at 'RAMB16_X0Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_8' at 'RAMB16_X0Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_9' at 'RAMB16_X0Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_10' at 'RAMB16_X0Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_11' at 'RAMB16_X0Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_12' at 'RAMB16_X0Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_13' at 'RAMB16_X0Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_14' at 'RAMB16_X0Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_15' at 'RAMB16_X0Y9' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Nov 26 20:33:24 2013
 make -f system.make exporttosdk started...
Done!
Writing filter settings....
Done writing filter settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.filters
Done writing Tab View settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.3/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Tue Nov 26 20:45:09 2013
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_leds_8bit_wrapper.ngc implementation/system_dip_switches_4bit_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_tetris_vga_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Tue Nov 26 20:45:23 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc9a00000-0xc9a0ffff) tetris_vga_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
   line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
82 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
29 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
43 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
50 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
57 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
64 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
73 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
82 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:leds_8bit -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
89 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dip_switches_4bit -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_timer_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
115 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:tetris_vga_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
166 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_intc_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
180 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
29 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
50 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
57 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
180 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_xps_intc_0_wrapper.ngc
../system_xps_intc_0_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
xps_intc_0_wrapper/system_xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 405.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile /opt/Xilinx/14.3/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation 

Using Flow File:
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/f
pga.flw 
Using Option File(s): 
 /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/s
ystem.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system.ngc" ...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_mb_plb_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_ilmb_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_dlmb_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_lmb_bram_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_leds_8bit_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_dip_switches_4bit_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_xps_timer_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_mdm_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_tetris_vga_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_xps_intc_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  16 sec
Total CPU time to NGDBUILD completion:   16 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.3 - Map P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 10 secs 
Total CPU  time at the beginning of Placer: 9 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b7b59db7) REAL time: 11 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:b7b59db7) REAL time: 11 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:436a0dfc) REAL time: 11 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:e8080173) REAL time: 13 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:e8080173) REAL time: 13 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:e8080173) REAL time: 13 secs 

Phase 7.8  Global Placement
..........................
..................................................................................................................................
....
..................
Phase 7.8  Global Placement (Checksum:36d16a5a) REAL time: 24 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:36d16a5a) REAL time: 24 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:28ff5830) REAL time: 39 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:28ff5830) REAL time: 39 secs 

Total REAL time to Placer completion: 39 secs 
Total CPU  time to Placer completion: 39 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:         3,879 out of   9,312   41%
  Number of 4 input LUTs:             5,992 out of   9,312   64%
Logic Distribution:
  Number of occupied Slices:          4,097 out of   4,656   87%
    Number of Slices containing only related logic:   4,097 out of   4,097 100%
    Number of Slices containing unrelated logic:          0 out of   4,097   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       6,190 out of   9,312   66%
    Number used as logic:             5,613
    Number used as a route-thru:        198
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     123

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 19 out of     232    8%
    IOB Flip Flops:                      10
  Number of RAMB16s:                     16 out of      20   80%
  Number of BUFGMUXs:                     2 out of      24    8%
  Number of DCMs:                         1 out of       4   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%

Average Fanout of Non-Clock Nets:                3.87

Peak Memory Usage:  806 MB
Total REAL time to MAP completion:  43 secs 
Total CPU time to MAP completion:   43 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - par P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.3/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2012-10-12".



Design Summary Report:

 Number of External IOBs                          19 out of 232     8%

   Number of External Input IOBs                  6

      Number of External Input IBUFs              6
        Number of LOCed External Input IBUFs      6 out of 6     100%


   Number of External Output IOBs                13

      Number of External Output IOBs             13
        Number of LOCed External Output IOBs     13 out of 13    100%


   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        2 out of 24      8%
   Number of DCMs                            1 out of 4      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16s                        16 out of 20     80%
   Number of Slices                       4097 out of 4656   87%
      Number of SLICEMs                    202 out of 2328    8%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 34978 unrouted;      REAL time: 8 secs 

Phase  2  : 31315 unrouted;      REAL time: 9 secs 

Phase  3  : 13465 unrouted;      REAL time: 12 secs 

Phase  4  : 13465 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 12 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 23 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 29 secs 
Total CPU time to Router completion: 28 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y10| No   | 3102 |  0.087     |  0.204      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |  BUFGMUX_X1Y0| No   |  145 |  0.071     |  0.189      |
+---------------------+--------------+------+------+------------+-------------+
|      xps_intc_0_Irq |         Local|      |    1 |  0.000     |  1.262      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   29 |  1.914     |  3.876      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.483      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.010     |  2.185      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.414ns|    19.586ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.756ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    18.011ns|     1.989ns|       0|           0
  pin" 50 MHz HIGH 50% | HOLD        |     1.000ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.586ns|            0|            0|            3|       459671|
| TS_clock_generator_0_clock_gen|     20.000ns|     19.586ns|          N/A|            0|            0|       459671|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 30 secs 
Total CPU time to PAR completion: 30 secs 

Peak Memory Usage:  618 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2012-10-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 459674 paths, 0 nets, and 33461 connections

Design statistics:
   Minimum period:  19.586ns (Maximum frequency:  51.057MHz)


Analysis completed Tue Nov 26 20:55:07 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 7 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.3 - Bitgen P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Tue Nov 26 20:55:11 2013


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_0' at 'RAMB16_X1Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_1' at 'RAMB16_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_2' at 'RAMB16_X1Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_3' at 'RAMB16_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_4' at 'RAMB16_X0Y0' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_5' at 'RAMB16_X1Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_6' at 'RAMB16_X1Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_7' at 'RAMB16_X0Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_8' at 'RAMB16_X0Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_9' at 'RAMB16_X0Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_10' at 'RAMB16_X0Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_11' at 'RAMB16_X0Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_12' at 'RAMB16_X0Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_13' at 'RAMB16_X0Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_14' at 'RAMB16_X0Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_15' at 'RAMB16_X0Y9' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
chipscope_icon_0 has been added to the project
ERROR:EDK:4125 - IPNAME: chipscope_icon, INSTANCE: chipscope_icon_0, PORT: control0 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: chipscope_icon, INSTANCE: chipscope_icon_0, PORT: control0 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
chipscope_ila_0 has been added to the project
ERROR:EDK:4125 - IPNAME: chipscope_icon, INSTANCE: chipscope_icon_0, PORT: control0 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: chipscope_icon, INSTANCE: chipscope_icon_0, PORT: control0 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
chipscope_ila_0 has been deleted from the project
ERROR:EDK:4125 - IPNAME: chipscope_icon, INSTANCE: chipscope_icon_0, PORT: control0 - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
chipscope_icon_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.filters
Done writing Tab View settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.3/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Wed Nov 27 09:48:06 2013
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc9a00000-0xc9a0ffff) tetris_vga_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
   line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
29 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
43 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
50 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
57 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
64 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
73 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
82 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
89 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
102 - Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
115 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
141 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
153 - Copying cache implementation netlist
IPNAME:tetris_vga INSTANCE:tetris_vga_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
166 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
180 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
82 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 11.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/f
pga.flw 
Using Option File(s): 
 /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/s
ystem.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system.ngc" ...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_mb_plb_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_ilmb_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_dlmb_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_lmb_bram_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_leds_8bit_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_dip_switches_4bit_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_xps_timer_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_mdm_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_tetris_vga_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_xps_intc_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  16 sec
Total CPU time to NGDBUILD completion:   16 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.3 - Map P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 9 secs 
Total CPU  time at the beginning of Placer: 9 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b7b59db7) REAL time: 11 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:b7b59db7) REAL time: 11 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:436a0dfc) REAL time: 11 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:e8080173) REAL time: 13 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:e8080173) REAL time: 13 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:e8080173) REAL time: 13 secs 

Phase 7.8  Global Placement
..........................
..................................................................................................................................
....
..................
Phase 7.8  Global Placement (Checksum:36d16a5a) REAL time: 24 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:36d16a5a) REAL time: 24 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:28ff5830) REAL time: 38 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:28ff5830) REAL time: 38 secs 

Total REAL time to Placer completion: 38 secs 
Total CPU  time to Placer completion: 38 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:         3,879 out of   9,312   41%
  Number of 4 input LUTs:             5,992 out of   9,312   64%
Logic Distribution:
  Number of occupied Slices:          4,097 out of   4,656   87%
    Number of Slices containing only related logic:   4,097 out of   4,097 100%
    Number of Slices containing unrelated logic:          0 out of   4,097   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       6,190 out of   9,312   66%
    Number used as logic:             5,613
    Number used as a route-thru:        198
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     123

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 19 out of     232    8%
    IOB Flip Flops:                      10
  Number of RAMB16s:                     16 out of      20   80%
  Number of BUFGMUXs:                     2 out of      24    8%
  Number of DCMs:                         1 out of       4   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%

Average Fanout of Non-Clock Nets:                3.87

Peak Memory Usage:  805 MB
Total REAL time to MAP completion:  42 secs 
Total CPU time to MAP completion:   41 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - par P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.3/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2012-10-12".



Design Summary Report:

 Number of External IOBs                          19 out of 232     8%

   Number of External Input IOBs                  6

      Number of External Input IBUFs              6
        Number of LOCed External Input IBUFs      6 out of 6     100%


   Number of External Output IOBs                13

      Number of External Output IOBs             13
        Number of LOCed External Output IOBs     13 out of 13    100%


   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        2 out of 24      8%
   Number of DCMs                            1 out of 4      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16s                        16 out of 20     80%
   Number of Slices                       4097 out of 4656   87%
      Number of SLICEMs                    202 out of 2328    8%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 34978 unrouted;      REAL time: 8 secs 

Phase  2  : 31315 unrouted;      REAL time: 8 secs 

Phase  3  : 13465 unrouted;      REAL time: 11 secs 

Phase  4  : 13465 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 11 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 27 secs 
Total CPU time to Router completion: 27 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y10| No   | 3102 |  0.087     |  0.204      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |  BUFGMUX_X1Y0| No   |  145 |  0.071     |  0.189      |
+---------------------+--------------+------+------+------------+-------------+
|      xps_intc_0_Irq |         Local|      |    1 |  0.000     |  1.262      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   29 |  1.914     |  3.876      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.483      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.010     |  2.185      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.414ns|    19.586ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.756ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    18.011ns|     1.989ns|       0|           0
  pin" 50 MHz HIGH 50% | HOLD        |     1.000ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.586ns|            0|            0|            3|       459671|
| TS_clock_generator_0_clock_gen|     20.000ns|     19.586ns|          N/A|            0|            0|       459671|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 29 secs 
Total CPU time to PAR completion: 29 secs 

Peak Memory Usage:  618 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2012-10-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 459674 paths, 0 nets, and 33461 connections

Design statistics:
   Minimum period:  19.586ns (Maximum frequency:  51.057MHz)


Analysis completed Wed Nov 27 09:51:08 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.3 - Bitgen P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Wed Nov 27 09:51:12 2013


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_0' at 'RAMB16_X1Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_1' at 'RAMB16_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_2' at 'RAMB16_X1Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_3' at 'RAMB16_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_4' at 'RAMB16_X0Y0' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_5' at 'RAMB16_X1Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_6' at 'RAMB16_X1Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_7' at 'RAMB16_X0Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_8' at 'RAMB16_X0Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_9' at 'RAMB16_X0Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_10' at 'RAMB16_X0Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_11' at 'RAMB16_X0Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_12' at 'RAMB16_X0Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_13' at 'RAMB16_X0Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_14' at 'RAMB16_X0Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_15' at 'RAMB16_X0Y9' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.filters
Done writing Tab View settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.filters
Done writing Tab View settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.gui
Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.3/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.filters
Done writing Tab View settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.3/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.filters
Done writing Tab View settings to:
	/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.filters
Done writing Tab View settings to:
	/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.gui
Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.3/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Wed Nov 27 22:41:58 2013
 make -f system.make exporttosdk started...
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.3 - psf2Edward EDK_P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
   line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 14.3 - xdsgen EDK_P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_b;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_b;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing LEDs_8Bit.jpg.....
Rasterizing DIP_Switches_4Bit.jpg.....
Rasterizing xps_timer_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing tetris_vga_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc9a00000-0xc9a0ffff) tetris_vga_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
   line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 29 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 43 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 50 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 57 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 64 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 73 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 82 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 89 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 102 - Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 115 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 141 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 153 - Copying cache implementation netlist
IPNAME:tetris_vga INSTANCE:tetris_vga_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 166 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 180 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 82 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 45.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementatio
n/fpga.flw 
Using Option File(s): 
 /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementatio
n/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system.ngc" ...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_ilmb_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_dlmb_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_lmb_bram_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_leds_8bit_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_dip_switches_4bit_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_xps_timer_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_tetris_vga_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_xps_intc_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  16 sec
Total CPU time to NGDBUILD completion:   15 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.3 - Map P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 21 secs 
Total CPU  time at the beginning of Placer: 9 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b7b59db7) REAL time: 26 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:b7b59db7) REAL time: 27 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:436a0dfc) REAL time: 27 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:e8080173) REAL time: 29 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:e8080173) REAL time: 29 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:e8080173) REAL time: 29 secs 

Phase 7.8  Global Placement
..........................
..................................................................................................................................
....
..................
Phase 7.8  Global Placement (Checksum:36d16a5a) REAL time: 41 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:36d16a5a) REAL time: 41 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:28ff5830) REAL time: 55 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:28ff5830) REAL time: 55 secs 

Total REAL time to Placer completion: 55 secs 
Total CPU  time to Placer completion: 39 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:         3,879 out of   9,312   41%
  Number of 4 input LUTs:             5,992 out of   9,312   64%
Logic Distribution:
  Number of occupied Slices:          4,097 out of   4,656   87%
    Number of Slices containing only related logic:   4,097 out of   4,097 100%
    Number of Slices containing unrelated logic:          0 out of   4,097   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       6,190 out of   9,312   66%
    Number used as logic:             5,613
    Number used as a route-thru:        198
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     123

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 19 out of     232    8%
    IOB Flip Flops:                      10
  Number of RAMB16s:                     16 out of      20   80%
  Number of BUFGMUXs:                     2 out of      24    8%
  Number of DCMs:                         1 out of       4   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%

Average Fanout of Non-Clock Nets:                3.87

Peak Memory Usage:  809 MB
Total REAL time to MAP completion:  59 secs 
Total CPU time to MAP completion:   42 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - par P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.3/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2012-10-12".



Design Summary Report:

 Number of External IOBs                          19 out of 232     8%

   Number of External Input IOBs                  6

      Number of External Input IBUFs              6
        Number of LOCed External Input IBUFs      6 out of 6     100%


   Number of External Output IOBs                13

      Number of External Output IOBs             13
        Number of LOCed External Output IOBs     13 out of 13    100%


   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        2 out of 24      8%
   Number of DCMs                            1 out of 4      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16s                        16 out of 20     80%
   Number of Slices                       4097 out of 4656   87%
      Number of SLICEMs                    202 out of 2328    8%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 6 secs 
Finished initial Timing Analysis.  REAL time: 6 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 34978 unrouted;      REAL time: 9 secs 

Phase  2  : 31315 unrouted;      REAL time: 10 secs 

Phase  3  : 13465 unrouted;      REAL time: 13 secs 

Phase  4  : 13465 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 14 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 31 secs 
Total CPU time to Router completion: 29 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y10| No   | 3102 |  0.087     |  0.204      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |  BUFGMUX_X1Y0| No   |  145 |  0.071     |  0.189      |
+---------------------+--------------+------+------+------------+-------------+
|      xps_intc_0_Irq |         Local|      |    1 |  0.000     |  1.262      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   29 |  1.914     |  3.876      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.483      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.010     |  2.185      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.414ns|    19.586ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.756ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    18.011ns|     1.989ns|       0|           0
  pin" 50 MHz HIGH 50% | HOLD        |     1.000ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.586ns|            0|            0|            3|       459671|
| TS_clock_generator_0_clock_gen|     20.000ns|     19.586ns|          N/A|            0|            0|       459671|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 32 secs 
Total CPU time to PAR completion: 30 secs 

Peak Memory Usage:  618 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2012-10-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 459674 paths, 0 nets, and 33461 connections

Design statistics:
   Minimum period:  19.586ns (Maximum frequency:  51.057MHz)


Analysis completed Wed Nov 27 22:46:31 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 7 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.3 - Bitgen P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Wed Nov 27 22:46:37 2013


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_0' at 'RAMB16_X1Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_1' at 'RAMB16_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_2' at 'RAMB16_X1Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_3' at 'RAMB16_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_4' at 'RAMB16_X0Y0' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_5' at 'RAMB16_X1Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_6' at 'RAMB16_X1Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_7' at 'RAMB16_X0Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_8' at 'RAMB16_X0Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_9' at 'RAMB16_X0Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_10' at 'RAMB16_X0Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_11' at 'RAMB16_X0Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_12' at 'RAMB16_X0Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_13' at 'RAMB16_X0Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_14' at 'RAMB16_X0Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_15' at 'RAMB16_X0Y9' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.filters
Done writing Tab View settings to:
	/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.gui

********************************************************************************
At Local date and time: Thu Nov 28 09:59:05 2013
 make -f system.make exporttosdk started...
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/f
pga.flw 
Using Option File(s): 
 /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/s
ystem.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system.ngc" ...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_mb_plb_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_ilmb_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_dlmb_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_lmb_bram_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_leds_8bit_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_dip_switches_4bit_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_xps_timer_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_mdm_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_tetris_vga_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_xps_intc_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  16 sec
Total CPU time to NGDBUILD completion:   16 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.3 - Map P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 10 secs 
Total CPU  time at the beginning of Placer: 10 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b7b59db7) REAL time: 11 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:b7b59db7) REAL time: 11 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:436a0dfc) REAL time: 11 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:e8080173) REAL time: 13 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:e8080173) REAL time: 13 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:e8080173) REAL time: 13 secs 

Phase 7.8  Global Placement
..........................
..................................................................................................................................
....
..................
Phase 7.8  Global Placement (Checksum:36d16a5a) REAL time: 24 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:36d16a5a) REAL time: 24 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:28ff5830) REAL time: 39 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:28ff5830) REAL time: 39 secs 

Total REAL time to Placer completion: 39 secs 
Total CPU  time to Placer completion: 39 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:         3,879 out of   9,312   41%
  Number of 4 input LUTs:             5,992 out of   9,312   64%
Logic Distribution:
  Number of occupied Slices:          4,097 out of   4,656   87%
    Number of Slices containing only related logic:   4,097 out of   4,097 100%
    Number of Slices containing unrelated logic:          0 out of   4,097   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       6,190 out of   9,312   66%
    Number used as logic:             5,613
    Number used as a route-thru:        198
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     123

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 19 out of     232    8%
    IOB Flip Flops:                      10
  Number of RAMB16s:                     16 out of      20   80%
  Number of BUFGMUXs:                     2 out of      24    8%
  Number of DCMs:                         1 out of       4   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%

Average Fanout of Non-Clock Nets:                3.87

Peak Memory Usage:  805 MB
Total REAL time to MAP completion:  43 secs 
Total CPU time to MAP completion:   42 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - par P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.3/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2012-10-12".



Design Summary Report:

 Number of External IOBs                          19 out of 232     8%

   Number of External Input IOBs                  6

      Number of External Input IBUFs              6
        Number of LOCed External Input IBUFs      6 out of 6     100%


   Number of External Output IOBs                13

      Number of External Output IOBs             13
        Number of LOCed External Output IOBs     13 out of 13    100%


   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        2 out of 24      8%
   Number of DCMs                            1 out of 4      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16s                        16 out of 20     80%
   Number of Slices                       4097 out of 4656   87%
      Number of SLICEMs                    202 out of 2328    8%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 34978 unrouted;      REAL time: 8 secs 

Phase  2  : 31315 unrouted;      REAL time: 8 secs 

Phase  3  : 13465 unrouted;      REAL time: 11 secs 

Phase  4  : 13465 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 12 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 22 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      4 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 28 secs 
Total CPU time to Router completion: 28 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y10| No   | 3102 |  0.087     |  0.204      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |  BUFGMUX_X1Y0| No   |  145 |  0.071     |  0.189      |
+---------------------+--------------+------+------+------------+-------------+
|      xps_intc_0_Irq |         Local|      |    1 |  0.000     |  1.262      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   29 |  1.914     |  3.876      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.483      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.010     |  2.185      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.414ns|    19.586ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.756ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    18.011ns|     1.989ns|       0|           0
  pin" 50 MHz HIGH 50% | HOLD        |     1.000ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.586ns|            0|            0|            3|       459671|
| TS_clock_generator_0_clock_gen|     20.000ns|     19.586ns|          N/A|            0|            0|       459671|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 30 secs 
Total CPU time to PAR completion: 30 secs 

Peak Memory Usage:  618 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2012-10-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 459674 paths, 0 nets, and 33461 connections

Design statistics:
   Minimum period:  19.586ns (Maximum frequency:  51.057MHz)


Analysis completed Thu Nov 28 10:00:49 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.3 - Bitgen P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Thu Nov 28 10:00:52 2013


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_0' at 'RAMB16_X1Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_1' at 'RAMB16_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_2' at 'RAMB16_X1Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_3' at 'RAMB16_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_4' at 'RAMB16_X0Y0' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_5' at 'RAMB16_X1Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_6' at 'RAMB16_X1Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_7' at 'RAMB16_X0Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_8' at 'RAMB16_X0Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_9' at 'RAMB16_X0Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_10' at 'RAMB16_X0Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_11' at 'RAMB16_X0Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_12' at 'RAMB16_X0Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_13' at 'RAMB16_X0Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_14' at 'RAMB16_X0Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_15' at 'RAMB16_X0Y9' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.filters
Done writing Tab View settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.gui

********************************************************************************
At Local date and time: Thu Nov 28 12:52:23 2013
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_leds_8bit_wrapper.ngc implementation/system_dip_switches_4bit_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_tetris_vga_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!
Writing filter settings....
Done writing filter settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.filters
Done writing Tab View settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.gui

********************************************************************************
At Local date and time: Thu Nov 28 12:55:04 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc9a00000-0xc9a0ffff) tetris_vga_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
   line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
82 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
29 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
43 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
50 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
57 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
64 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
73 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
82 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:leds_8bit -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
89 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dip_switches_4bit -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_timer_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
115 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:tetris_vga_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
166 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLCompilers:87 - "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_00_a/hdl/verilog/user_logic.v" line 233 Could not find module/primitive 'raster'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/synthesis/sys
   tem_tetris_vga_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
29 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
50 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
57 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Thu Nov 28 13:02:42 2013
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_leds_8bit_wrapper.ngc implementation/system_dip_switches_4bit_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_tetris_vga_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Thu Nov 28 13:02:49 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc9a00000-0xc9a0ffff) tetris_vga_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
   line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
82 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
29 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
43 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
50 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
57 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
64 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
73 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
82 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:leds_8bit -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
89 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dip_switches_4bit -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_timer_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
115 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:tetris_vga_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
166 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLCompilers:87 - "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_00_a/hdl/verilog/user_logic.v" line 233 Could not find module/primitive 'raster'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/synthesis/sys
   tem_tetris_vga_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
29 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
50 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
57 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.filters
Done writing Tab View settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.gui
Writing filter settings....
Done writing filter settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.filters
Done writing Tab View settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.gui

********************************************************************************
At Local date and time: Thu Nov 28 13:13:45 2013
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_leds_8bit_wrapper.ngc implementation/system_dip_switches_4bit_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_tetris_vga_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Thu Nov 28 13:13:51 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc9a00000-0xc9a0ffff) tetris_vga_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_00_a/data/tetris_vga_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
   line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
82 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
29 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
43 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
50 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
57 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
64 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
73 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
82 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:leds_8bit -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
89 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dip_switches_4bit -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_timer_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
115 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:tetris_vga_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
166 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_intc_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
180 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
29 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
50 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
57 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
180 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_xps_intc_0_wrapper.ngc
../system_xps_intc_0_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
xps_intc_0_wrapper/system_xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 414.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile /opt/Xilinx/14.3/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation 

Using Flow File:
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/f
pga.flw 
Using Option File(s): 
 /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/s
ystem.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system.ngc" ...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_mb_plb_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_ilmb_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_dlmb_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_lmb_bram_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_leds_8bit_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_dip_switches_4bit_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_xps_timer_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_mdm_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_tetris_vga_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_xps_intc_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  16 sec
Total CPU time to NGDBUILD completion:   16 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.3 - Map P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 10 secs 
Total CPU  time at the beginning of Placer: 10 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d7d6d6c3) REAL time: 12 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:d7d6d6c3) REAL time: 12 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8a5b2912) REAL time: 12 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:6de9883b) REAL time: 14 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:6de9883b) REAL time: 14 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:6de9883b) REAL time: 14 secs 

Phase 7.8  Global Placement
.........................
............................................................................................................................
.....
...............................................................................................................................
................
...............................
Phase 7.8  Global Placement (Checksum:1af5558b) REAL time: 32 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:1af5558b) REAL time: 32 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:95652ad1) REAL time: 50 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:95652ad1) REAL time: 50 secs 

Total REAL time to Placer completion: 50 secs 
Total CPU  time to Placer completion: 50 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:         3,824 out of   9,312   41%
  Number of 4 input LUTs:             6,722 out of   9,312   72%
Logic Distribution:
  Number of occupied Slices:          4,146 out of   4,656   89%
    Number of Slices containing only related logic:   4,146 out of   4,146 100%
    Number of Slices containing unrelated logic:          0 out of   4,146   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       6,881 out of   9,312   73%
    Number used as logic:             6,343
    Number used as a route-thru:        159
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     123

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 19 out of     232    8%
    IOB Flip Flops:                      10
  Number of RAMB16s:                     16 out of      20   80%
  Number of BUFGMUXs:                     2 out of      24    8%
  Number of DCMs:                         1 out of       4   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%

Average Fanout of Non-Clock Nets:                3.87

Peak Memory Usage:  815 MB
Total REAL time to MAP completion:  54 secs 
Total CPU time to MAP completion:   54 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - par P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.3/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2012-10-12".



Design Summary Report:

 Number of External IOBs                          19 out of 232     8%

   Number of External Input IOBs                  6

      Number of External Input IBUFs              6
        Number of LOCed External Input IBUFs      6 out of 6     100%


   Number of External Output IOBs                13

      Number of External Output IOBs             13
        Number of LOCed External Output IOBs     13 out of 13    100%


   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        2 out of 24      8%
   Number of DCMs                            1 out of 4      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16s                        16 out of 20     80%
   Number of Slices                       4146 out of 4656   89%
      Number of SLICEMs                    208 out of 2328    8%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 6 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 37722 unrouted;      REAL time: 8 secs 

Phase  2  : 33994 unrouted;      REAL time: 9 secs 

Phase  3  : 16488 unrouted;      REAL time: 12 secs 

Phase  4  : 16471 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 14 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 35 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 38 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 41 secs 
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 41 secs 
Total CPU time to Router completion: 41 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y10| No   | 3179 |  0.089     |  0.206      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |  BUFGMUX_X1Y0| No   |  152 |  0.082     |  0.199      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   34 |  1.541     |  3.342      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.146     |  2.176      |
+---------------------+--------------+------+------+------------+-------------+
|      xps_intc_0_Irq |         Local|      |    1 |  0.000     |  1.157      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.172      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.481ns|    19.519ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.707ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.616ns|     2.384ns|       0|           0
  pin" 50 MHz HIGH 50% | HOLD        |     1.000ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.519ns|            0|            0|            3|       476960|
| TS_clock_generator_0_clock_gen|     20.000ns|     19.519ns|          N/A|            0|            0|       476960|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 43 secs 
Total CPU time to PAR completion: 43 secs 

Peak Memory Usage:  624 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2012-10-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 476963 paths, 0 nets, and 36192 connections

Design statistics:
   Minimum period:  19.519ns (Maximum frequency:  51.232MHz)


Analysis completed Thu Nov 28 13:24:08 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 7 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.3 - Bitgen P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Thu Nov 28 13:24:12 2013


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_0' at 'RAMB16_X1Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_1' at 'RAMB16_X1Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_2' at 'RAMB16_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_3' at 'RAMB16_X1Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_4' at 'RAMB16_X1Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_5' at 'RAMB16_X1Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_6' at 'RAMB16_X0Y9' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_7' at 'RAMB16_X0Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_8' at 'RAMB16_X0Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_9' at 'RAMB16_X0Y0' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_10' at 'RAMB16_X0Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_11' at 'RAMB16_X0Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_12' at 'RAMB16_X0Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_13' at 'RAMB16_X0Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_14' at 'RAMB16_X0Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_15' at 'RAMB16_X0Y2' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.filters
Done writing Tab View settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.gui
Deleting External port : tetris_vga_0_VGA_Hs_pin 
Deleting Internal port tetris_vga_0:VGA_Hs 
Deleting External port : tetris_vga_0_VGA_Vs_pin 
Deleting Internal port tetris_vga_0:VGA_Vs 
Deleting External port : tetris_vga_0_VGA_G_pin 
Deleting Internal port tetris_vga_0:VGA_G 
Deleting External port : tetris_vga_0_VGA_B_pin 
Deleting Internal port tetris_vga_0:VGA_B 
Deleting External port : tetris_vga_0_VGA_R_pin 
Deleting Internal port tetris_vga_0:VGA_R 
Deleting Internal port tetris_vga_0:IP2INTC_Irpt 
tetris_vga_0 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   tetris_vga_0_VGA_B_pin
   tetris_vga_0_VGA_G_pin
   tetris_vga_0_VGA_Hs_pin
   tetris_vga_0_VGA_R_pin
   tetris_vga_0_VGA_Vs_pin
Assigned Driver tetris_vga 1.00.a for instance tetris_vga_0
tetris_vga_0 has been added to the project
WARNING:EDK:2137 - Peripheral tetris_vga_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral tetris_vga_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance tetris_vga_0 port VGA_R external with net as port name
Instance tetris_vga_0 port VGA_R connector undefined, using tetris_vga_0_VGA_R
Make instance tetris_vga_0 port VGA_Vs external with net as port name
Instance tetris_vga_0 port VGA_Vs connector undefined, using tetris_vga_0_VGA_Vs
Make instance tetris_vga_0 port VGA_G external with net as port name
Instance tetris_vga_0 port VGA_G connector undefined, using tetris_vga_0_VGA_G
Make instance tetris_vga_0 port VGA_B external with net as port name
Instance tetris_vga_0 port VGA_B connector undefined, using tetris_vga_0_VGA_B
Make instance tetris_vga_0 port VGA_Hs external with net as port name
Instance tetris_vga_0 port VGA_Hs connector undefined, using tetris_vga_0_VGA_Hs
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc9a00000-0xc9a0ffff) tetris_vga_0	mb_plb
Generated Addresses Successfully

********************************************************************************
At Local date and time: Thu Nov 28 13:52:14 2013
 make -f system.make exporttosdk started...
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.3 - psf2Edward EDK_P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
   line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 14.3 - xdsgen EDK_P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_b;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_b;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing mb_plb.jpg.....
Rasterizing ilmb.jpg.....
Rasterizing dlmb.jpg.....
Rasterizing dlmb_cntlr.jpg.....
Rasterizing ilmb_cntlr.jpg.....
Rasterizing lmb_bram.jpg.....
Rasterizing LEDs_8Bit.jpg.....
Rasterizing DIP_Switches_4Bit.jpg.....
Rasterizing xps_timer_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing mdm_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing xps_intc_0.jpg.....
Rasterizing tetris_vga_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc9a00000-0xc9a0ffff) tetris_vga_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris
   _vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
   line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
29 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
43 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
50 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
57 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
64 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
73 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
82 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
89 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
102 - Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
115 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
141 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
153 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
166 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
82 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:tetris_vga_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
176 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs line
126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 96.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File:
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/f
pga.flw 
Using Option File(s): 
 /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/s
ystem.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system.ngc" ...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_mb_plb_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_ilmb_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_dlmb_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_lmb_bram_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_leds_8bit_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_dip_switches_4bit_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_xps_timer_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_mdm_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_xps_intc_0_wrapper.ngc"...
Loading design module
"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementation/
system_tetris_vga_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  16 sec
Total CPU time to NGDBUILD completion:   16 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.3 - Map P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 10 secs 
Total CPU  time at the beginning of Placer: 10 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:bb8c9f0a) REAL time: 12 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:bb8c9f0a) REAL time: 12 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:e1273b3e) REAL time: 12 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:1f9e14a0) REAL time: 14 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:1f9e14a0) REAL time: 14 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:1f9e14a0) REAL time: 14 secs 

Phase 7.8  Global Placement
.........................
.......................................................................................................................................
.....
............................................................................................................................................
................
........................
Phase 7.8  Global Placement (Checksum:3711d73) REAL time: 34 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:3711d73) REAL time: 34 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:3380d7b8) REAL time: 52 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:3380d7b8) REAL time: 52 secs 

Total REAL time to Placer completion: 52 secs 
Total CPU  time to Placer completion: 52 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:         3,821 out of   9,312   41%
  Number of 4 input LUTs:             6,707 out of   9,312   72%
Logic Distribution:
  Number of occupied Slices:          4,335 out of   4,656   93%
    Number of Slices containing only related logic:   4,335 out of   4,335 100%
    Number of Slices containing unrelated logic:          0 out of   4,335   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       6,866 out of   9,312   73%
    Number used as logic:             6,328
    Number used as a route-thru:        159
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     123

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 19 out of     232    8%
    IOB Flip Flops:                      10
  Number of RAMB16s:                     16 out of      20   80%
  Number of BUFGMUXs:                     2 out of      24    8%
  Number of DCMs:                         1 out of       4   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%

Average Fanout of Non-Clock Nets:                3.85

Peak Memory Usage:  813 MB
Total REAL time to MAP completion:  56 secs 
Total CPU time to MAP completion:   56 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - par P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.3/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2012-10-12".



Design Summary Report:

 Number of External IOBs                          19 out of 232     8%

   Number of External Input IOBs                  6

      Number of External Input IBUFs              6
        Number of LOCed External Input IBUFs      6 out of 6     100%


   Number of External Output IOBs                13

      Number of External Output IOBs             13
        Number of LOCed External Output IOBs     13 out of 13    100%


   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        2 out of 24      8%
   Number of DCMs                            1 out of 4      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16s                        16 out of 20     80%
   Number of Slices                       4335 out of 4656   93%
      Number of SLICEMs                    213 out of 2328    9%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 6 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 37855 unrouted;      REAL time: 8 secs 

Phase  2  : 34036 unrouted;      REAL time: 9 secs 

Phase  3  : 15879 unrouted;      REAL time: 12 secs 

Phase  4  : 15869 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 14 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 33 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 37 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 39 secs 
Total CPU time to Router completion: 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y10| No   | 3259 |  0.089     |  0.206      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |  BUFGMUX_X1Y0| No   |  148 |  0.076     |  0.194      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   31 |  0.799     |  2.772      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.044     |  2.193      |
+---------------------+--------------+------+------+------------+-------------+
|      xps_intc_0_Irq |         Local|      |    1 |  0.000     |  0.919      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.028      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.569ns|    19.431ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.702ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.566ns|     2.434ns|       0|           0
  pin" 50 MHz HIGH 50% | HOLD        |     1.002ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.431ns|            0|            0|            3|       477421|
| TS_clock_generator_0_clock_gen|     20.000ns|     19.431ns|          N/A|            0|            0|       477421|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 41 secs 
Total CPU time to PAR completion: 41 secs 

Peak Memory Usage:  624 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2012-10-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 477424 paths, 0 nets, and 36320 connections

Design statistics:
   Minimum period:  19.431ns (Maximum frequency:  51.464MHz)


Analysis completed Thu Nov 28 13:57:21 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 7 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.3 - Bitgen P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Thu Nov 28 13:57:25 2013


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_0' at 'RAMB16_X1Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_1' at 'RAMB16_X0Y9' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_2' at 'RAMB16_X1Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_3' at 'RAMB16_X0Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_4' at 'RAMB16_X1Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_5' at 'RAMB16_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_6' at 'RAMB16_X1Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_7' at 'RAMB16_X1Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_8' at 'RAMB16_X0Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_9' at 'RAMB16_X0Y0' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_10' at 'RAMB16_X0Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_11' at 'RAMB16_X0Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_12' at 'RAMB16_X0Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_13' at 'RAMB16_X0Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_14' at 'RAMB16_X0Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_15' at 'RAMB16_X0Y6' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.filters
Done writing Tab View settings to:
	/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.3 Build EDK_P.40xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Fri Nov 29 10:38:18 2013
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_leds_8bit_wrapper.ngc implementation/system_dip_switches_4bit_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc implementation/system_tetris_vga_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!
Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.3/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Fri Nov 29 11:07:42 2013
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc9a00000-0xc9a0ffff) tetris_vga_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
   line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 82 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 29 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 43 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 50 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 57 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 64 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 73 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 82 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:leds_8bit -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 89 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dip_switches_4bit -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_timer_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 115 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_intc_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 166 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:tetris_vga_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 176 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLCompilers:28 - "/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_02_a/hdl/verilog/raster.v" line 340 'tile_n' has not been declared
ERROR:HDLCompilers:28 - "/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_02_a/hdl/verilog/raster.v" line 343 'tile_n' has not been declared
ERROR:HDLCompilers:26 - "/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_02_a/hdl/verilog/raster.v" line 344 expecting 'end', found 'else'
ERROR:HDLCompilers:26 - "/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_02_a/hdl/verilog/raster.v" line 345 expecting '(', found 'end'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/synthesis/
   system_tetris_vga_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 29 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 50 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 57 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 166 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_xps_intc_0_wrapper.ngc
../system_xps_intc_0_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/xps_intc_0_wrapper/system_xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Fri Nov 29 11:31:59 2013
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_leds_8bit_wrapper.ngc implementation/system_dip_switches_4bit_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc implementation/system_tetris_vga_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Fri Nov 29 11:32:48 2013
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc9a00000-0xc9a0ffff) tetris_vga_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
   line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 82 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 29 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 43 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 50 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 57 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 64 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 73 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 82 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:leds_8bit -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 89 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dip_switches_4bit -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_timer_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 115 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_intc_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 166 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:tetris_vga_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 176 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:HDLCompilers:26 - "/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_02_a/hdl/verilog/raster.v" line 341 expecting '}', found '{'
ERROR:HDLCompilers:26 - "/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_02_a/hdl/verilog/raster.v" line 341 expecting ';', found ':'
ERROR:HDLCompilers:26 - "/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_02_a/hdl/verilog/raster.v" line 341 expecting ':', found ']'
ERROR:HDLCompilers:26 - "/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_02_a/hdl/verilog/raster.v" line 342 expecting '}', found '{'
ERROR:HDLCompilers:26 - "/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_02_a/hdl/verilog/raster.v" line 342 expecting ';', found ':'
ERROR:HDLCompilers:26 - "/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_02_a/hdl/verilog/raster.v" line 342 expecting ':', found ']'
ERROR:HDLCompilers:26 - "/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_02_a/hdl/verilog/raster.v" line 343 expecting '}', found '{'
ERROR:HDLCompilers:26 - "/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_02_a/hdl/verilog/raster.v" line 343 expecting ';', found ':'
ERROR:HDLCompilers:26 - "/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_02_a/hdl/verilog/raster.v" line 343 expecting ':', found ']'
ERROR:HDLCompilers:26 - "/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_02_a/hdl/verilog/raster.v" line 344 expecting '}', found '{'
ERROR:HDLCompilers:26 - "/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_02_a/hdl/verilog/raster.v" line 344 expecting ';', found ':'
ERROR:HDLCompilers:26 - "/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_02_a/hdl/verilog/raster.v" line 344 expecting ':', found ']'
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/synthesis/
   system_tetris_vga_0_wrapper_xst.srp for details

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 29 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 50 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 57 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 166 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_xps_intc_0_wrapper.ngc
../system_xps_intc_0_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/xps_intc_0_wrapper/system_xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Fri Nov 29 11:40:35 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc9a00000-0xc9a0ffff) tetris_vga_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
   line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 29 - Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 43 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 50 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 57 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 64 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 73 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 82 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 89 - Copying cache implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_4bit -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 102 - Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 115 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 141 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 153 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 166 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 82 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:tetris_vga_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 176 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 85.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile /opt/Xilinx/14.3/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementatio
n 

Using Flow File:
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementatio
n/fpga.flw 
Using Option File(s): 
 /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementatio
n/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system.ngc" ...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_ilmb_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_dlmb_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_lmb_bram_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_leds_8bit_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_dip_switches_4bit_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_xps_timer_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_xps_intc_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_tetris_vga_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  15 sec
Total CPU time to NGDBUILD completion:   15 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.3 - Map P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:266 - The function generator
   tetris_vga_0/tetris_vga_0/USER_LOGIC_I/render/Mmux_pixels_n_mux0000_3 failed
   to merge with F5 multiplexer
   tetris_vga_0/tetris_vga_0/USER_LOGIC_I/render/Mmux_pixels_n_mux0000_2_f5_41. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   tetris_vga_0/tetris_vga_0/USER_LOGIC_I/render/Mmux_pixels_n_mux0000_31 failed
   to merge with F5 multiplexer
   tetris_vga_0/tetris_vga_0/USER_LOGIC_I/render/Mmux_pixels_n_mux0000_2_f5_42. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   tetris_vga_0/tetris_vga_0/USER_LOGIC_I/render/Mmux_pixels_n_mux0000_32 failed
   to merge with F5 multiplexer
   tetris_vga_0/tetris_vga_0/USER_LOGIC_I/render/Mmux_pixels_n_mux0000_2_f5_43. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 9 secs 
Total CPU  time at the beginning of Placer: 9 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:85211c2a) REAL time: 10 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:85211c2a) REAL time: 11 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:bb214cea) REAL time: 11 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:bfc42208) REAL time: 13 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:bfc42208) REAL time: 13 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:bfc42208) REAL time: 13 secs 

Phase 7.8  Global Placement
.........................
.......................................................................................................
....
...................
Phase 7.8  Global Placement (Checksum:4e619fac) REAL time: 23 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:4e619fac) REAL time: 24 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:e32daed4) REAL time: 39 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:e32daed4) REAL time: 39 secs 

Total REAL time to Placer completion: 40 secs 
Total CPU  time to Placer completion: 39 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    6
Logic Utilization:
  Total Number Slice Registers:       3,887 out of   9,312   41%
    Number used as Flip Flops:        3,881
    Number used as Latches:               6
  Number of 4 input LUTs:             5,997 out of   9,312   64%
Logic Distribution:
  Number of occupied Slices:          4,104 out of   4,656   88%
    Number of Slices containing only related logic:   4,104 out of   4,104 100%
    Number of Slices containing unrelated logic:          0 out of   4,104   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       6,201 out of   9,312   66%
    Number used as logic:             5,618
    Number used as a route-thru:        204
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     123

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 19 out of     232    8%
    IOB Flip Flops:                      10
  Number of RAMB16s:                     16 out of      20   80%
  Number of BUFGMUXs:                     2 out of      24    8%
  Number of DCMs:                         1 out of       4   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%

Average Fanout of Non-Clock Nets:                3.86

Peak Memory Usage:  810 MB
Total REAL time to MAP completion:  43 secs 
Total CPU time to MAP completion:   42 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - par P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.3/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2012-10-12".



Design Summary Report:

 Number of External IOBs                          19 out of 232     8%

   Number of External Input IOBs                  6

      Number of External Input IBUFs              6
        Number of LOCed External Input IBUFs      6 out of 6     100%


   Number of External Output IOBs                13

      Number of External Output IOBs             13
        Number of LOCed External Output IOBs     13 out of 13    100%


   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        2 out of 24      8%
   Number of DCMs                            1 out of 4      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16s                        16 out of 20     80%
   Number of Slices                       4104 out of 4656   88%
      Number of SLICEMs                    202 out of 2328    8%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 35033 unrouted;      REAL time: 8 secs 

Phase  2  : 31384 unrouted;      REAL time: 9 secs 

Phase  3  : 13715 unrouted;      REAL time: 12 secs 

Phase  4  : 13715 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 12 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      11 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 30 secs 
Total CPU time to Router completion: 30 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y10| No   | 3110 |  0.085     |  0.202      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |  BUFGMUX_X1Y0| No   |  141 |  0.067     |  0.185      |
+---------------------+--------------+------+------+------------+-------------+
|      xps_intc_0_Irq |         Local|      |    1 |  0.000     |  0.887      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   31 |  2.220     |  4.184      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.627      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.135     |  2.180      |
+---------------------+--------------+------+------+------------+-------------+
|tetris_vga_0/tetris_ |              |      |      |            |             |
|vga_0/USER_LOGIC_I/r |              |      |      |            |             |
|ender/pixels_n_cmp_l |              |      |      |            |             |
|               t0000 |         Local|      |    6 |  0.113     |  1.824      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.445ns|    18.555ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.739ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.363ns|     2.637ns|       0|           0
  pin" 50 MHz HIGH 50% | HOLD        |     1.034ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     18.555ns|            0|            0|            3|       459633|
| TS_clock_generator_0_clock_gen|     20.000ns|     18.555ns|          N/A|            0|            0|       459633|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 32 secs 
Total CPU time to PAR completion: 32 secs 

Peak Memory Usage:  617 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2012-10-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 459636 paths, 0 nets, and 33468 connections

Design statistics:
   Minimum period:  18.555ns (Maximum frequency:  53.894MHz)


Analysis completed Fri Nov 29 11:45:01 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.3 - Bitgen P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Fri Nov 29 11:45:04 2013


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_0' at 'RAMB16_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_1' at 'RAMB16_X1Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_2' at 'RAMB16_X1Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_3' at 'RAMB16_X1Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_4' at 'RAMB16_X0Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_5' at 'RAMB16_X1Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_6' at 'RAMB16_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_7' at 'RAMB16_X0Y9' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_8' at 'RAMB16_X0Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_9' at 'RAMB16_X0Y0' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_10' at 'RAMB16_X0Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_11' at 'RAMB16_X0Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_12' at 'RAMB16_X0Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_13' at 'RAMB16_X0Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_14' at 'RAMB16_X0Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_15' at 'RAMB16_X0Y8' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   tetris_vga_0/tetris_vga_0/USER_LOGIC_I/render/pixels_n_cmp_lt0000 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 3 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Fri Nov 29 11:46:26 2013
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Fri Nov 29 11:55:18 2013
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_leds_8bit_wrapper.ngc implementation/system_dip_switches_4bit_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc implementation/system_tetris_vga_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Fri Nov 29 11:55:48 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc9a00000-0xc9a0ffff) tetris_vga_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
   line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 82 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 29 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 43 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 50 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 57 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 64 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 73 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 82 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:leds_8bit -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 89 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dip_switches_4bit -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_timer_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 115 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_intc_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 166 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:tetris_vga_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 176 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 29 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 50 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 57 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 166 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_xps_intc_0_wrapper.ngc
../system_xps_intc_0_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/xps_intc_0_wrapper/system_xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 450.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile /opt/Xilinx/14.3/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementatio
n 

Using Flow File:
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementatio
n/fpga.flw 
Using Option File(s): 
 /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementatio
n/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system.ngc" ...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_ilmb_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_dlmb_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_lmb_bram_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_leds_8bit_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_dip_switches_4bit_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_xps_timer_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_xps_intc_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_tetris_vga_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  15 sec
Total CPU time to NGDBUILD completion:   15 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.3 - Map P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:266 - The function generator
   tetris_vga_0/tetris_vga_0/USER_LOGIC_I/render/Mmux_pixels_n_mux0000_3 failed
   to merge with F5 multiplexer
   tetris_vga_0/tetris_vga_0/USER_LOGIC_I/render/Mmux_pixels_n_mux0000_2_f5_41. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   tetris_vga_0/tetris_vga_0/USER_LOGIC_I/render/Mmux_pixels_n_mux0000_31 failed
   to merge with F5 multiplexer
   tetris_vga_0/tetris_vga_0/USER_LOGIC_I/render/Mmux_pixels_n_mux0000_2_f5_42. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   tetris_vga_0/tetris_vga_0/USER_LOGIC_I/render/Mmux_pixels_n_mux0000_32 failed
   to merge with F5 multiplexer
   tetris_vga_0/tetris_vga_0/USER_LOGIC_I/render/Mmux_pixels_n_mux0000_2_f5_43. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 9 secs 
Total CPU  time at the beginning of Placer: 9 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:9e49c466) REAL time: 10 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:9e49c466) REAL time: 10 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:900de2af) REAL time: 10 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:8f30233a) REAL time: 13 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:8f30233a) REAL time: 13 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:8f30233a) REAL time: 13 secs 

Phase 7.8  Global Placement
............................
.................................................................................................................................
...
...............
Phase 7.8  Global Placement (Checksum:fcbde0d1) REAL time: 25 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:fcbde0d1) REAL time: 25 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:bbf2c7d4) REAL time: 40 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:bbf2c7d4) REAL time: 40 secs 

Total REAL time to Placer completion: 40 secs 
Total CPU  time to Placer completion: 40 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    6
Logic Utilization:
  Total Number Slice Registers:       3,896 out of   9,312   41%
    Number used as Flip Flops:        3,890
    Number used as Latches:               6
  Number of 4 input LUTs:             6,062 out of   9,312   65%
Logic Distribution:
  Number of occupied Slices:          4,075 out of   4,656   87%
    Number of Slices containing only related logic:   4,075 out of   4,075 100%
    Number of Slices containing unrelated logic:          0 out of   4,075   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       6,224 out of   9,312   66%
    Number used as logic:             5,683
    Number used as a route-thru:        162
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     123

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 19 out of     232    8%
    IOB Flip Flops:                      10
  Number of RAMB16s:                     16 out of      20   80%
  Number of BUFGMUXs:                     2 out of      24    8%
  Number of DCMs:                         1 out of       4   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%

Average Fanout of Non-Clock Nets:                3.88

Peak Memory Usage:  811 MB
Total REAL time to MAP completion:  43 secs 
Total CPU time to MAP completion:   43 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - par P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.3/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2012-10-12".



Design Summary Report:

 Number of External IOBs                          19 out of 232     8%

   Number of External Input IOBs                  6

      Number of External Input IBUFs              6
        Number of LOCed External Input IBUFs      6 out of 6     100%


   Number of External Output IOBs                13

      Number of External Output IOBs             13
        Number of LOCed External Output IOBs     13 out of 13    100%


   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        2 out of 24      8%
   Number of DCMs                            1 out of 4      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16s                        16 out of 20     80%
   Number of Slices                       4075 out of 4656   87%
      Number of SLICEMs                    200 out of 2328    8%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 35331 unrouted;      REAL time: 8 secs 

Phase  2  : 31620 unrouted;      REAL time: 9 secs 

Phase  3  : 13986 unrouted;      REAL time: 12 secs 

Phase  4  : 13986 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 13 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 34 secs 
WARNING:Route:455 - CLK Net:tetris_vga_0/tetris_vga_0/USER_LOGIC_I/render/pixels_n_cmp_lt0000 may have excessive skew
   because 
      2 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 34 secs 
Total CPU time to Router completion: 33 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y10| No   | 3145 |  0.085     |  0.202      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |  BUFGMUX_X1Y0| No   |  157 |  0.082     |  0.202      |
+---------------------+--------------+------+------+------------+-------------+
|tetris_vga_0/tetris_ |              |      |      |            |             |
|vga_0/USER_LOGIC_I/r |              |      |      |            |             |
|ender/pixels_n_cmp_l |              |      |      |            |             |
|               t0000 |         Local|      |    6 |  0.188     |  0.841      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   38 |  0.560     |  2.347      |
+---------------------+--------------+------+------+------------+-------------+
|      xps_intc_0_Irq |         Local|      |    1 |  0.000     |  1.156      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.404      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.138     |  2.307      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.121ns|    18.879ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.716ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.741ns|     2.259ns|       0|           0
  pin" 50 MHz HIGH 50% | HOLD        |     0.542ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     18.879ns|            0|            0|            3|       460404|
| TS_clock_generator_0_clock_gen|     20.000ns|     18.879ns|          N/A|            0|            0|       460404|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 35 secs 
Total CPU time to PAR completion: 35 secs 

Peak Memory Usage:  617 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2012-10-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 460407 paths, 0 nets, and 33737 connections

Design statistics:
   Minimum period:  18.879ns (Maximum frequency:  52.969MHz)


Analysis completed Fri Nov 29 12:06:22 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.3 - Bitgen P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Fri Nov 29 12:06:25 2013


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_0' at 'RAMB16_X0Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_1' at 'RAMB16_X0Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_2' at 'RAMB16_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_3' at 'RAMB16_X0Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_4' at 'RAMB16_X0Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_5' at 'RAMB16_X0Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_6' at 'RAMB16_X0Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_7' at 'RAMB16_X0Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_8' at 'RAMB16_X1Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_9' at 'RAMB16_X1Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_10' at 'RAMB16_X1Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_11' at 'RAMB16_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_12' at 'RAMB16_X1Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_13' at 'RAMB16_X1Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_14' at 'RAMB16_X1Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_15' at 'RAMB16_X1Y9' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   tetris_vga_0/tetris_vga_0/USER_LOGIC_I/render/pixels_n_cmp_lt0000 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 3 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Fri Nov 29 12:15:45 2013
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_leds_8bit_wrapper.ngc implementation/system_dip_switches_4bit_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc implementation/system_tetris_vga_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Fri Nov 29 12:16:36 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc9a00000-0xc9a0ffff) tetris_vga_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
   line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 82 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 29 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 43 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 50 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 57 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 64 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 73 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 82 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:leds_8bit -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 89 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dip_switches_4bit -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_timer_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 115 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_intc_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 166 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:tetris_vga_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 176 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 29 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 50 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 57 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 166 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_xps_intc_0_wrapper.ngc
../system_xps_intc_0_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/xps_intc_0_wrapper/system_xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 451.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile /opt/Xilinx/14.3/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementatio
n 

Using Flow File:
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementatio
n/fpga.flw 
Using Option File(s): 
 /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementatio
n/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system.ngc" ...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_ilmb_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_dlmb_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_lmb_bram_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_leds_8bit_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_dip_switches_4bit_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_xps_timer_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_xps_intc_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_tetris_vga_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  15 sec
Total CPU time to NGDBUILD completion:   15 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.3 - Map P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 9 secs 
Total CPU  time at the beginning of Placer: 9 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:6de33514) REAL time: 11 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:6de33514) REAL time: 11 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:954126e) REAL time: 11 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:15f440e) REAL time: 13 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:15f440e) REAL time: 13 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:15f440e) REAL time: 13 secs 

Phase 7.8  Global Placement
..........................
...................................................................................................................
.....
..................
Phase 7.8  Global Placement (Checksum:7f3fe19e) REAL time: 24 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:7f3fe19e) REAL time: 24 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:bfb52407) REAL time: 39 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:bfb52407) REAL time: 39 secs 

Total REAL time to Placer completion: 39 secs 
Total CPU  time to Placer completion: 39 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:         3,879 out of   9,312   41%
  Number of 4 input LUTs:             5,993 out of   9,312   64%
Logic Distribution:
  Number of occupied Slices:          4,101 out of   4,656   88%
    Number of Slices containing only related logic:   4,101 out of   4,101 100%
    Number of Slices containing unrelated logic:          0 out of   4,101   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       6,191 out of   9,312   66%
    Number used as logic:             5,614
    Number used as a route-thru:        198
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     123

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 19 out of     232    8%
    IOB Flip Flops:                      10
  Number of RAMB16s:                     16 out of      20   80%
  Number of BUFGMUXs:                     2 out of      24    8%
  Number of DCMs:                         1 out of       4   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%

Average Fanout of Non-Clock Nets:                3.87

Peak Memory Usage:  811 MB
Total REAL time to MAP completion:  42 secs 
Total CPU time to MAP completion:   42 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - par P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.3/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2012-10-12".



Design Summary Report:

 Number of External IOBs                          19 out of 232     8%

   Number of External Input IOBs                  6

      Number of External Input IBUFs              6
        Number of LOCed External Input IBUFs      6 out of 6     100%


   Number of External Output IOBs                13

      Number of External Output IOBs             13
        Number of LOCed External Output IOBs     13 out of 13    100%


   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        2 out of 24      8%
   Number of DCMs                            1 out of 4      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16s                        16 out of 20     80%
   Number of Slices                       4101 out of 4656   88%
      Number of SLICEMs                    202 out of 2328    8%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 35314 unrouted;      REAL time: 8 secs 

Phase  2  : 31545 unrouted;      REAL time: 9 secs 

Phase  3  : 14108 unrouted;      REAL time: 12 secs 

Phase  4  : 14108 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 13 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      6 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 32 secs 
Total CPU time to Router completion: 31 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y10| No   | 3205 |  0.087     |  0.204      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |  BUFGMUX_X1Y0| No   |  153 |  0.084     |  0.201      |
+---------------------+--------------+------+------+------------+-------------+
|      xps_intc_0_Irq |         Local|      |    1 |  0.000     |  0.683      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   35 |  1.664     |  3.617      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.326      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.010     |  2.172      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.078ns|    19.922ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.767ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    18.067ns|     1.933ns|       0|           0
  pin" 50 MHz HIGH 50% | HOLD        |     1.002ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.922ns|            0|            0|            3|       459751|
| TS_clock_generator_0_clock_gen|     20.000ns|     19.922ns|          N/A|            0|            0|       459751|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 33 secs 
Total CPU time to PAR completion: 33 secs 

Peak Memory Usage:  617 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2012-10-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 459754 paths, 0 nets, and 33770 connections

Design statistics:
   Minimum period:  19.922ns (Maximum frequency:  50.196MHz)


Analysis completed Fri Nov 29 12:27:09 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.3 - Bitgen P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Fri Nov 29 12:27:13 2013


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_0' at 'RAMB16_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_1' at 'RAMB16_X1Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_2' at 'RAMB16_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_3' at 'RAMB16_X1Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_4' at 'RAMB16_X0Y0' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_5' at 'RAMB16_X1Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_6' at 'RAMB16_X1Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_7' at 'RAMB16_X0Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_8' at 'RAMB16_X0Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_9' at 'RAMB16_X0Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_10' at 'RAMB16_X0Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_11' at 'RAMB16_X0Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_12' at 'RAMB16_X0Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_13' at 'RAMB16_X0Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_14' at 'RAMB16_X0Y9' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_15' at 'RAMB16_X0Y8' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Fri Nov 29 12:31:38 2013
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_leds_8bit_wrapper.ngc implementation/system_dip_switches_4bit_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc implementation/system_tetris_vga_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Fri Nov 29 12:31:46 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc9a00000-0xc9a0ffff) tetris_vga_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
   line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 82 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 29 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 43 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 50 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 57 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 64 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 73 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 82 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:leds_8bit -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 89 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dip_switches_4bit -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_timer_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 115 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_intc_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 166 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:tetris_vga_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 176 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 29 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 50 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 57 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 166 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_xps_intc_0_wrapper.ngc
../system_xps_intc_0_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/xps_intc_0_wrapper/system_xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 450.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile /opt/Xilinx/14.3/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementatio
n 

Using Flow File:
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementatio
n/fpga.flw 
Using Option File(s): 
 /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementatio
n/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system.ngc" ...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_ilmb_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_dlmb_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_lmb_bram_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_leds_8bit_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_dip_switches_4bit_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_xps_timer_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_xps_intc_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_tetris_vga_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  15 sec
Total CPU time to NGDBUILD completion:   15 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.3 - Map P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 9 secs 
Total CPU  time at the beginning of Placer: 9 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b7b59db7) REAL time: 10 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:b7b59db7) REAL time: 10 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:436a0dfc) REAL time: 10 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:e8080173) REAL time: 13 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:e8080173) REAL time: 13 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:e8080173) REAL time: 13 secs 

Phase 7.8  Global Placement
..........................
............................................................................................................
.....
................
Phase 7.8  Global Placement (Checksum:2877998) REAL time: 25 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:2877998) REAL time: 25 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:86053937) REAL time: 39 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:86053937) REAL time: 39 secs 

Total REAL time to Placer completion: 40 secs 
Total CPU  time to Placer completion: 39 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:         3,879 out of   9,312   41%
  Number of 4 input LUTs:             5,987 out of   9,312   64%
Logic Distribution:
  Number of occupied Slices:          4,142 out of   4,656   88%
    Number of Slices containing only related logic:   4,142 out of   4,142 100%
    Number of Slices containing unrelated logic:          0 out of   4,142   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       6,185 out of   9,312   66%
    Number used as logic:             5,608
    Number used as a route-thru:        198
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     123

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 19 out of     232    8%
    IOB Flip Flops:                      10
  Number of RAMB16s:                     16 out of      20   80%
  Number of BUFGMUXs:                     2 out of      24    8%
  Number of DCMs:                         1 out of       4   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%

Average Fanout of Non-Clock Nets:                3.87

Peak Memory Usage:  811 MB
Total REAL time to MAP completion:  43 secs 
Total CPU time to MAP completion:   42 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - par P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.3/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2012-10-12".



Design Summary Report:

 Number of External IOBs                          19 out of 232     8%

   Number of External Input IOBs                  6

      Number of External Input IBUFs              6
        Number of LOCed External Input IBUFs      6 out of 6     100%


   Number of External Output IOBs                13

      Number of External Output IOBs             13
        Number of LOCed External Output IOBs     13 out of 13    100%


   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        2 out of 24      8%
   Number of DCMs                            1 out of 4      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16s                        16 out of 20     80%
   Number of Slices                       4142 out of 4656   88%
      Number of SLICEMs                    200 out of 2328    8%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 35289 unrouted;      REAL time: 8 secs 

Phase  2  : 31533 unrouted;      REAL time: 9 secs 

Phase  3  : 13758 unrouted;      REAL time: 12 secs 

Phase  4  : 13758 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 13 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      12 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 32 secs 
Total CPU time to Router completion: 31 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y10| No   | 3199 |  0.089     |  0.206      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |  BUFGMUX_X1Y0| No   |  155 |  0.072     |  0.191      |
+---------------------+--------------+------+------+------------+-------------+
|      xps_intc_0_Irq |         Local|      |    1 |  0.000     |  0.891      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   34 |  1.878     |  3.842      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.393      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.074     |  2.187      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.184ns|    18.816ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.727ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.349ns|     2.651ns|       0|           0
  pin" 50 MHz HIGH 50% | HOLD        |     1.001ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     18.816ns|            0|            0|            3|       459671|
| TS_clock_generator_0_clock_gen|     20.000ns|     18.816ns|          N/A|            0|            0|       459671|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 33 secs 
Total CPU time to PAR completion: 33 secs 

Peak Memory Usage:  618 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2012-10-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 459674 paths, 0 nets, and 33729 connections

Design statistics:
   Minimum period:  18.816ns (Maximum frequency:  53.146MHz)


Analysis completed Fri Nov 29 12:42:18 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.3 - Bitgen P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Fri Nov 29 12:42:22 2013


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_0' at 'RAMB16_X1Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_1' at 'RAMB16_X1Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_2' at 'RAMB16_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_3' at 'RAMB16_X1Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_4' at 'RAMB16_X0Y0' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_5' at 'RAMB16_X1Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_6' at 'RAMB16_X1Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_7' at 'RAMB16_X0Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_8' at 'RAMB16_X0Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_9' at 'RAMB16_X0Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_10' at 'RAMB16_X0Y9' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_11' at 'RAMB16_X0Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_12' at 'RAMB16_X0Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_13' at 'RAMB16_X0Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_14' at 'RAMB16_X0Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_15' at 'RAMB16_X0Y8' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Fri Nov 29 12:46:17 2013
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_leds_8bit_wrapper.ngc implementation/system_dip_switches_4bit_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc implementation/system_tetris_vga_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Fri Nov 29 12:46:26 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc9a00000-0xc9a0ffff) tetris_vga_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
   line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 82 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 29 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 43 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 50 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 57 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 64 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 73 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 82 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:leds_8bit -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 89 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dip_switches_4bit -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_timer_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 115 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_intc_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 166 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:tetris_vga_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 176 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 29 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 50 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 57 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 166 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_xps_intc_0_wrapper.ngc
../system_xps_intc_0_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/xps_intc_0_wrapper/system_xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 452.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile /opt/Xilinx/14.3/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementatio
n 

Using Flow File:
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementatio
n/fpga.flw 
Using Option File(s): 
 /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementatio
n/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system.ngc" ...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_ilmb_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_dlmb_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_lmb_bram_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_leds_8bit_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_dip_switches_4bit_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_xps_timer_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_xps_intc_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_tetris_vga_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  16 sec
Total CPU time to NGDBUILD completion:   16 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.3 - Map P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 9 secs 
Total CPU  time at the beginning of Placer: 9 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:9d789423) REAL time: 11 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:9d789423) REAL time: 11 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:6db89794) REAL time: 11 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:cb6517e7) REAL time: 13 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:cb6517e7) REAL time: 13 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:cb6517e7) REAL time: 13 secs 

Phase 7.8  Global Placement
..........................
..................................................................................................................
.....
...........................
Phase 7.8  Global Placement (Checksum:5bbf8865) REAL time: 24 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:5bbf8865) REAL time: 24 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:f071d76e) REAL time: 38 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:f071d76e) REAL time: 39 secs 

Total REAL time to Placer completion: 39 secs 
Total CPU  time to Placer completion: 39 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:         3,879 out of   9,312   41%
  Number of 4 input LUTs:             5,988 out of   9,312   64%
Logic Distribution:
  Number of occupied Slices:          4,110 out of   4,656   88%
    Number of Slices containing only related logic:   4,110 out of   4,110 100%
    Number of Slices containing unrelated logic:          0 out of   4,110   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       6,186 out of   9,312   66%
    Number used as logic:             5,609
    Number used as a route-thru:        198
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     123

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 19 out of     232    8%
    IOB Flip Flops:                      10
  Number of RAMB16s:                     16 out of      20   80%
  Number of BUFGMUXs:                     2 out of      24    8%
  Number of DCMs:                         1 out of       4   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%

Average Fanout of Non-Clock Nets:                3.87

Peak Memory Usage:  810 MB
Total REAL time to MAP completion:  42 secs 
Total CPU time to MAP completion:   42 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - par P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.3/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2012-10-12".



Design Summary Report:

 Number of External IOBs                          19 out of 232     8%

   Number of External Input IOBs                  6

      Number of External Input IBUFs              6
        Number of LOCed External Input IBUFs      6 out of 6     100%


   Number of External Output IOBs                13

      Number of External Output IOBs             13
        Number of LOCed External Output IOBs     13 out of 13    100%


   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        2 out of 24      8%
   Number of DCMs                            1 out of 4      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16s                        16 out of 20     80%
   Number of Slices                       4110 out of 4656   88%
      Number of SLICEMs                    201 out of 2328    8%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 35182 unrouted;      REAL time: 8 secs 

Phase  2  : 31465 unrouted;      REAL time: 9 secs 

Phase  3  : 13901 unrouted;      REAL time: 12 secs 

Phase  4  : 13901 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 13 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 31 secs 
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      4 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 31 secs 
Total CPU time to Router completion: 31 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y10| No   | 3169 |  0.087     |  0.204      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |  BUFGMUX_X1Y0| No   |  155 |  0.082     |  0.199      |
+---------------------+--------------+------+------+------------+-------------+
|      xps_intc_0_Irq |         Local|      |    1 |  0.000     |  0.648      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   34 |  1.808     |  3.603      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.308      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.119     |  2.196      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     1.210ns|    18.790ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.720ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    17.566ns|     2.434ns|       0|           0
  pin" 50 MHz HIGH 50% | HOLD        |     1.000ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     18.790ns|            0|            0|            3|       459748|
| TS_clock_generator_0_clock_gen|     20.000ns|     18.790ns|          N/A|            0|            0|       459748|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 33 secs 
Total CPU time to PAR completion: 32 secs 

Peak Memory Usage:  617 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2012-10-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 459751 paths, 0 nets, and 33645 connections

Design statistics:
   Minimum period:  18.790ns (Maximum frequency:  53.220MHz)


Analysis completed Fri Nov 29 12:56:59 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.3 - Bitgen P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Fri Nov 29 12:57:03 2013


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_0' at 'RAMB16_X1Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_1' at 'RAMB16_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_2' at 'RAMB16_X1Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_3' at 'RAMB16_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_4' at 'RAMB16_X0Y0' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_5' at 'RAMB16_X1Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_6' at 'RAMB16_X1Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_7' at 'RAMB16_X0Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_8' at 'RAMB16_X0Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_9' at 'RAMB16_X0Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_10' at 'RAMB16_X0Y9' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_11' at 'RAMB16_X0Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_12' at 'RAMB16_X0Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_13' at 'RAMB16_X0Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_14' at 'RAMB16_X0Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_15' at 'RAMB16_X0Y8' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 2 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Fri Nov 29 13:00:14 2013
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Fri Nov 29 13:02:41 2013
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_ilmb_wrapper.ngc implementation/system_dlmb_wrapper.ngc implementation/system_dlmb_cntlr_wrapper.ngc implementation/system_ilmb_cntlr_wrapper.ngc implementation/system_lmb_bram_wrapper.ngc implementation/system_leds_8bit_wrapper.ngc implementation/system_dip_switches_4bit_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc implementation/system_tetris_vga_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Fri Nov 29 13:02:49 2013
 make -f system.make exporttosdk started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3s500efg320-4 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.3 - platgen Xilinx EDK 14.3 Build EDK_P.40xd
 (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s500efg320-4 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) dlmb_cntlr	dlmb
  (0000000000-0x00007fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) LEDs_8Bit	mb_plb
  (0x81420000-0x8142ffff) DIP_Switches_4Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0xc9a00000-0xc9a0ffff) tetris_vga_0	mb_plb
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 6 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER
   C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:LEDs_8Bit - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:DIP_Switches_4Bit - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/d
   ata/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 25 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 26 
INFO:EDK:4130 - IPNAME: tetris_vga, INSTANCE:tetris_vga_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tet
   ris_vga_v1_02_a/data/tetris_vga_v2_1_0.mpd line 27 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 2 master(s) : 6 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR: sys_periph_reset -
   floating connection -
   /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
   line 163 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 335 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_40_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is
   overriding PARAMETER C_MASK value to 0x80000000 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The ilmb core has constraints automatically generated by XPS in
implementation/ilmb_wrapper/ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The dlmb core has constraints automatically generated by XPS in
implementation/dlmb_wrapper/dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 82 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 29 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mb_plb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 43 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 50 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 57 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dlmb_cntlr -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 64 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:ilmb_cntlr -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 73 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lmb_bram -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 82 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:leds_8bit -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 89 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:dip_switches_4bit -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 102 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_timer_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 115 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:mdm_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:proc_sys_reset_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 153 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:xps_intc_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 166 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:tetris_vga_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 176 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 29 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ilmb_wrapper INSTANCE:ilmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 50 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_ilmb_wrapper.ngc
../system_ilmb_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/ilmb_wrapper/system_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_dlmb_wrapper INSTANCE:dlmb -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 57 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_dlmb_wrapper.ngc
../system_dlmb_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/dlmb_wrapper/system_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 126 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/system.mhs
line 166 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3s500efg320-4 -intstyle silent -i -sd .. system_xps_intc_0_wrapper.ngc
../system_xps_intc_0_wrapper

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/xps_intc_0_wrapper/system_xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec

Writing NGCBUILD log file "../system_xps_intc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 459.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc
Release 14.3 - Xflow P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc3s500efg320-4 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>
.... Copying flowfile /opt/Xilinx/14.3/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementatio
n 

Using Flow File:
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementatio
n/fpga.flw 
Using Option File(s): 
 /home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s500efg320-4 -nt timestamp -bm system.bmm
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.3 - ngdbuild P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: /opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc3s500efg320-4 -nt timestamp -bm system.bmm
/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementatio
n/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system.ngc" ...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_mb_plb_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_ilmb_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_dlmb_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_lmb_bram_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_leds_8bit_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_dip_switches_4bit_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_xps_timer_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_mdm_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_xps_intc_0_wrapper.ngc"...
Loading design module
"/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/implementati
on/system_tetris_vga_0_wrapper.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  42

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  15 sec
Total CPU time to NGDBUILD completion:   15 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.3 - Map P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s500efg320-4".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:266 - The function generator
   tetris_vga_0/tetris_vga_0/USER_LOGIC_I/render/Mmux_pixels_n_mux0000_3 failed
   to merge with F5 multiplexer
   tetris_vga_0/tetris_vga_0/USER_LOGIC_I/render/Mmux_pixels_n_mux0000_2_f5_41. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   tetris_vga_0/tetris_vga_0/USER_LOGIC_I/render/Mmux_pixels_n_mux0000_31 failed
   to merge with F5 multiplexer
   tetris_vga_0/tetris_vga_0/USER_LOGIC_I/render/Mmux_pixels_n_mux0000_2_f5_42. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
WARNING:Pack:266 - The function generator
   tetris_vga_0/tetris_vga_0/USER_LOGIC_I/render/Mmux_pixels_n_mux0000_32 failed
   to merge with F5 multiplexer
   tetris_vga_0/tetris_vga_0/USER_LOGIC_I/render/Mmux_pixels_n_mux0000_2_f5_43. 
   There is a conflict for the FXMUX.  The design will exhibit suboptimal
   timing.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 9 secs 
Total CPU  time at the beginning of Placer: 9 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:9e49c466) REAL time: 11 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:9e49c466) REAL time: 11 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:900de2af) REAL time: 11 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:8f30233a) REAL time: 13 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:8f30233a) REAL time: 13 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:8f30233a) REAL time: 13 secs 

Phase 7.8  Global Placement
............................
.................................................................................................................................
.....
............
Phase 7.8  Global Placement (Checksum:6098d70d) REAL time: 25 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:6098d70d) REAL time: 25 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:288222aa) REAL time: 39 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:288222aa) REAL time: 39 secs 

Total REAL time to Placer completion: 40 secs 
Total CPU  time to Placer completion: 39 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    6
Logic Utilization:
  Total Number Slice Registers:       3,896 out of   9,312   41%
    Number used as Flip Flops:        3,890
    Number used as Latches:               6
  Number of 4 input LUTs:             6,062 out of   9,312   65%
Logic Distribution:
  Number of occupied Slices:          4,169 out of   4,656   89%
    Number of Slices containing only related logic:   4,169 out of   4,169 100%
    Number of Slices containing unrelated logic:          0 out of   4,169   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       6,224 out of   9,312   66%
    Number used as logic:             5,683
    Number used as a route-thru:        162
    Number used for Dual Port RAMs:     256
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     123

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 19 out of     232    8%
    IOB Flip Flops:                      10
  Number of RAMB16s:                     16 out of      20   80%
  Number of BUFGMUXs:                     2 out of      24    8%
  Number of DCMs:                         1 out of       4   25%
  Number of BSCANs:                       1 out of       1  100%
  Number of MULT18X18SIOs:                3 out of      20   15%

Average Fanout of Non-Clock Nets:                3.88

Peak Memory Usage:  811 MB
Total REAL time to MAP completion:  43 secs 
Total CPU time to MAP completion:   42 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - par P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.3/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.320 Volts)


Device speed data version:  "PRODUCTION 1.27 2012-10-12".



Design Summary Report:

 Number of External IOBs                          19 out of 232     8%

   Number of External Input IOBs                  6

      Number of External Input IBUFs              6
        Number of LOCed External Input IBUFs      6 out of 6     100%


   Number of External Output IOBs                13

      Number of External Output IOBs             13
        Number of LOCed External Output IOBs     13 out of 13    100%


   Number of External Bidir IOBs                  0


   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        2 out of 24      8%
   Number of DCMs                            1 out of 4      25%
   Number of MULT18X18SIOs                   3 out of 20     15%
   Number of RAMB16s                        16 out of 20     80%
   Number of Slices                       4169 out of 4656   89%
      Number of SLICEMs                    202 out of 2328    8%



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:288 - The signal dlmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal dlmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 35498 unrouted;      REAL time: 8 secs 

Phase  2  : 31736 unrouted;      REAL time: 9 secs 

Phase  3  : 13899 unrouted;      REAL time: 12 secs 

Phase  4  : 13899 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 13 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 30 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 32 secs 
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 32 secs 
Total CPU time to Router completion: 32 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_50_0000MHz | BUFGMUX_X1Y10| No   | 3203 |  0.088     |  0.205      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |  BUFGMUX_X1Y0| No   |  160 |  0.083     |  0.204      |
+---------------------+--------------+------+------+------------+-------------+
|tetris_vga_0/tetris_ |              |      |      |            |             |
|vga_0/USER_LOGIC_I/r |              |      |      |            |             |
|ender/pixels_n_cmp_l |              |      |      |            |             |
|               t0000 |         Local|      |    6 |  0.095     |  1.831      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   37 |  0.536     |  2.324      |
+---------------------+--------------+------+------+------------+-------------+
|      xps_intc_0_Irq |         Local|      |    1 |  0.000     |  1.156      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.024      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.007     |  2.172      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.693ns|    19.307ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.746ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    18.000ns|     2.000ns|       0|           0
  pin" 50 MHz HIGH 50% | HOLD        |     0.777ns|            |       0|           0
                                            | MINLOWPULSE |    14.000ns|     6.000ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      6.000ns|     19.307ns|            0|            0|            3|       460404|
| TS_clock_generator_0_clock_gen|     20.000ns|     19.307ns|          N/A|            0|            0|       460404|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 34 secs 
Total CPU time to PAR completion: 34 secs 

Peak Memory Usage:  618 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 5
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.3 - Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s500e,-4 (PRODUCTION 1.27 2012-10-12)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 460407 paths, 0 nets, and 33882 connections

Design statistics:
   Minimum period:  19.307ns (Maximum frequency:  51.795MHz)


Analysis completed Fri Nov 29 13:13:32 2013
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 5
Total time: 6 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.3/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.3 - Bitgen P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.3/ISE_DS/EDK/spartan3e/data/spartan3e.acd> with local file
</opt/Xilinx/14.3/ISE_DS/ISE/spartan3e/data/spartan3e.acd>
Loading device for application Rf_Device from file '3s500e.nph' in environment
/opt/Xilinx/14.3/ISE_DS/ISE/:/opt/Xilinx/14.3/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc3s500e, package fg320, speed -4
Opened constraints file system.pcf.

Fri Nov 29 13:13:35 2013


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_0' at 'RAMB16_X0Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_1' at 'RAMB16_X0Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_2' at 'RAMB16_X1Y7' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_3' at 'RAMB16_X0Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_4' at 'RAMB16_X0Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_5' at 'RAMB16_X0Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_6' at 'RAMB16_X0Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_7' at 'RAMB16_X0Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_8' at 'RAMB16_X1Y3' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_9' at 'RAMB16_X1Y2' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_10' at 'RAMB16_X1Y1' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_11' at 'RAMB16_X1Y4' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_12' at 'RAMB16_X1Y5' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_13' at 'RAMB16_X1Y6' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_14' at 'RAMB16_X1Y8' location successfully updated with design data.


INFO::100 - BRAM 'lmb_bram/lmb_bram/ramb16_s2_s2_15' at 'RAMB16_X1Y9' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   tetris_vga_0/tetris_vga_0/USER_LOGIC_I/render/pixels_n_cmp_lt0000 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 3 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.filters
Done writing Tab View settings to:
	/home/bobthegoat/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/etc/system.gui
