# SOME DESCRIPTIVE TITLE.
# Copyright (C) The kernel development community
# This file is distributed under the same license as the The Linux Kernel package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: The Linux Kernel 6\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-11-25 09:05+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: zh_CN\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../gpu/meson.rst:3
msgid "drm/meson AmLogic Meson Video Processing Unit"
msgstr ""

#: ../../../gpu/meson:5: drivers/gpu/drm/meson/meson_drv.c:47
msgid ""
"VPU Handles the Global Video Processing, it includes management of the "
"clocks gates, blocks reset lines and power domains."
msgstr ""

#: ../../../gpu/meson:30: drivers/gpu/drm/meson/meson_viu.c:28
#: ../../../gpu/meson:36: drivers/gpu/drm/meson/meson_vpp.c:25
#: ../../../gpu/meson:42: drivers/gpu/drm/meson/meson_venc.c:27
#: ../../../gpu/meson:48: drivers/gpu/drm/meson/meson_vclk.c:22
#: ../../../gpu/meson:54: drivers/gpu/drm/meson/meson_dw_hdmi.c:83
#: ../../../gpu/meson:5: drivers/gpu/drm/meson/meson_drv.c:50
msgid "What is missing :"
msgstr ""

#: ../../../gpu/meson:5: drivers/gpu/drm/meson/meson_drv.c:52
msgid "Full reset of entire video processing HW blocks"
msgstr ""

#: ../../../gpu/meson:5: drivers/gpu/drm/meson/meson_drv.c:53
msgid "Scaling and setup of the VPU clock"
msgstr ""

#: ../../../gpu/meson:5: drivers/gpu/drm/meson/meson_drv.c:54
msgid "Bus clock gates"
msgstr ""

#: ../../../gpu/meson:5: drivers/gpu/drm/meson/meson_drv.c:55
msgid "Powering up video processing HW blocks"
msgstr ""

#: ../../../gpu/meson:5: drivers/gpu/drm/meson/meson_drv.c:56
msgid "Powering Up HDMI controller and PHY"
msgstr ""

#: ../../../gpu/meson.rst:9
msgid "Video Processing Unit"
msgstr ""

#: ../../../gpu/meson.rst:11
msgid ""
"The Amlogic Meson Display controller is composed of several components that "
"are going to be documented below:"
msgstr ""

#: ../../../gpu/meson.rst:28
msgid "Video Input Unit"
msgstr ""

#: ../../../gpu/meson:30: drivers/gpu/drm/meson/meson_viu.c:19
msgid ""
"VIU Handles the Pixel scanout and the basic Colorspace conversions We handle "
"the following features :"
msgstr ""

#: ../../../gpu/meson:30: drivers/gpu/drm/meson/meson_viu.c:22
msgid "OSD1 RGB565/RGB888/xRGB8888 scanout"
msgstr ""

#: ../../../gpu/meson:30: drivers/gpu/drm/meson/meson_viu.c:23
msgid "RGB conversion to x/cb/cr"
msgstr ""

#: ../../../gpu/meson:30: drivers/gpu/drm/meson/meson_viu.c:24
msgid "Progressive or Interlace buffer scanout"
msgstr ""

#: ../../../gpu/meson:30: drivers/gpu/drm/meson/meson_viu.c:25
msgid "OSD1 Commit on Vsync"
msgstr ""

#: ../../../gpu/meson:30: drivers/gpu/drm/meson/meson_viu.c:26
msgid "HDR OSD matrix for GXL/GXM"
msgstr ""

#: ../../../gpu/meson:30: drivers/gpu/drm/meson/meson_viu.c:30
msgid "BGR888/xBGR8888/BGRx8888/BGRx8888 modes"
msgstr ""

#: ../../../gpu/meson:30: drivers/gpu/drm/meson/meson_viu.c:31
msgid "YUV4:2:2 Y0CbY1Cr scanout"
msgstr ""

#: ../../../gpu/meson:30: drivers/gpu/drm/meson/meson_viu.c:32
msgid "Conversion to YUV 4:4:4 from 4:2:2 input"
msgstr ""

#: ../../../gpu/meson:30: drivers/gpu/drm/meson/meson_viu.c:33
msgid "Colorkey Alpha matching"
msgstr ""

#: ../../../gpu/meson:30: drivers/gpu/drm/meson/meson_viu.c:34
msgid "Big endian scanout"
msgstr ""

#: ../../../gpu/meson:30: drivers/gpu/drm/meson/meson_viu.c:35
msgid "X/Y reverse scanout"
msgstr ""

#: ../../../gpu/meson:30: drivers/gpu/drm/meson/meson_viu.c:36
msgid "Global alpha setup"
msgstr ""

#: ../../../gpu/meson:30: drivers/gpu/drm/meson/meson_viu.c:37
msgid "OSD2 support, would need interlace switching on vsync"
msgstr ""

#: ../../../gpu/meson:30: drivers/gpu/drm/meson/meson_viu.c:38
msgid "OSD1 full scaling to support TV overscan"
msgstr ""

#: ../../../gpu/meson.rst:34
msgid "Video Post Processing"
msgstr ""

#: ../../../gpu/meson:36: drivers/gpu/drm/meson/meson_vpp.c:16
msgid ""
"VPP Handles all the Post Processing after the Scanout from the VIU We handle "
"the following post processings :"
msgstr ""

#: ../../../gpu/meson:36: drivers/gpu/drm/meson/meson_vpp.c:19
msgid "Postblend, Blends the OSD1 only"
msgstr ""

#: ../../../gpu/meson:36: drivers/gpu/drm/meson/meson_vpp.c:20
msgid "We exclude OSD2, VS1, VS1 and Preblend output"
msgstr ""

#: ../../../gpu/meson:36: drivers/gpu/drm/meson/meson_vpp.c:21
msgid "Vertical OSD Scaler for OSD1 only, we disable vertical scaler and"
msgstr ""

#: ../../../gpu/meson:36: drivers/gpu/drm/meson/meson_vpp.c:22
msgid "use it only for interlace scanout"
msgstr ""

#: ../../../gpu/meson:36: drivers/gpu/drm/meson/meson_vpp.c:23
msgid "Intermediate FIFO with default Amlogic values"
msgstr ""

#: ../../../gpu/meson:36: drivers/gpu/drm/meson/meson_vpp.c:27
msgid "Preblend for video overlay pre-scaling"
msgstr ""

#: ../../../gpu/meson:36: drivers/gpu/drm/meson/meson_vpp.c:28
msgid "OSD2 support for cursor framebuffer"
msgstr ""

#: ../../../gpu/meson:36: drivers/gpu/drm/meson/meson_vpp.c:29
msgid "Video pre-scaling before postblend"
msgstr ""

#: ../../../gpu/meson:36: drivers/gpu/drm/meson/meson_vpp.c:30
msgid "Full Vertical/Horizontal OSD scaling to support TV overscan"
msgstr ""

#: ../../../gpu/meson:36: drivers/gpu/drm/meson/meson_vpp.c:31
msgid "HDR conversion"
msgstr ""

#: ../../../gpu/meson.rst:40
msgid "Video Encoder"
msgstr ""

#: ../../../gpu/meson:42: drivers/gpu/drm/meson/meson_venc.c:20
msgid ""
"VENC Handle the pixels encoding to the output formats. We handle the "
"following encodings :"
msgstr ""

#: ../../../gpu/meson:42: drivers/gpu/drm/meson/meson_venc.c:23
msgid "CVBS Encoding via the ENCI encoder and VDAC digital to analog converter"
msgstr ""

#: ../../../gpu/meson:42: drivers/gpu/drm/meson/meson_venc.c:24
msgid "TMDS/HDMI Encoding via ENCI_DIV and ENCP"
msgstr ""

#: ../../../gpu/meson:42: drivers/gpu/drm/meson/meson_venc.c:25
msgid "Setup of more clock rates for HDMI modes"
msgstr ""

#: ../../../gpu/meson:42: drivers/gpu/drm/meson/meson_venc.c:29
msgid "LCD Panel encoding via ENCL"
msgstr ""

#: ../../../gpu/meson:42: drivers/gpu/drm/meson/meson_venc.c:30
msgid "TV Panel encoding via ENCT"
msgstr ""

#: ../../../gpu/meson:42: drivers/gpu/drm/meson/meson_venc.c:32
msgid "VENC paths :"
msgstr ""

#: ../../../gpu/meson:42: drivers/gpu/drm/meson/meson_venc.c:45
msgid ""
"The ENCI is designed for PAl or NTSC encoding and can go through the VDAC "
"directly for CVBS encoding or through the ENCI_DVI encoder for HDMI. The "
"ENCP is designed for Progressive encoding but can also generate 1080i "
"interlaced pixels, and was initially designed to encode pixels for VDAC to "
"output RGB ou YUV analog outputs. It's output is only used through the "
"ENCP_DVI encoder for HDMI. The ENCL LVDS encoder is not implemented."
msgstr ""

#: ../../../gpu/meson:42: drivers/gpu/drm/meson/meson_venc.c:53
msgid ""
"The ENCI and ENCP encoders needs specially defined parameters for each "
"supported mode and thus cannot be determined from standard video timings."
msgstr ""

#: ../../../gpu/meson:42: drivers/gpu/drm/meson/meson_venc.c:56
msgid ""
"The ENCI end ENCP DVI encoders are more generic and can generate any timings "
"from the pixel data generated by ENCI or ENCP, so can use the standard video "
"timings are source for HW parameters."
msgstr ""

#: ../../../gpu/meson.rst:46
msgid "Video Clocks"
msgstr ""

#: ../../../gpu/meson:48: drivers/gpu/drm/meson/meson_vclk.c:16
msgid ""
"VCLK is the \"Pixel Clock\" frequency generator from a dedicated PLL. We "
"handle the following encodings :"
msgstr ""

#: ../../../gpu/meson:48: drivers/gpu/drm/meson/meson_vclk.c:19
msgid "CVBS 27MHz generator via the VCLK2 to the VENCI and VDAC blocks"
msgstr ""

#: ../../../gpu/meson:48: drivers/gpu/drm/meson/meson_vclk.c:20
msgid "HDMI Pixel Clocks generation"
msgstr ""

#: ../../../gpu/meson:48: drivers/gpu/drm/meson/meson_vclk.c:24
msgid "Genenate Pixel clocks for 2K/4K 10bit formats"
msgstr ""

#: ../../../gpu/meson:48: drivers/gpu/drm/meson/meson_vclk.c:26
msgid "Clock generator scheme :"
msgstr ""

#: ../../../gpu/meson:48: drivers/gpu/drm/meson/meson_vclk.c:37
msgid ""
"Final clocks can take input for either VCLK or VCLK2, but VCLK is the "
"preferred path for HDMI clocking and VCLK2 is the preferred path for CVBS "
"VDAC clocking."
msgstr ""

#: ../../../gpu/meson:48: drivers/gpu/drm/meson/meson_vclk.c:41
msgid ""
"VCLK and VCLK2 have fixed divided clocks paths for /1, /2, /4, /6 or /12."
msgstr ""

#: ../../../gpu/meson:48: drivers/gpu/drm/meson/meson_vclk.c:43
msgid ""
"The PLL_DIV can achieve an additional fractional dividing like 1.5, 3.5, "
"3.75... to generate special 2K and 4K 10bit clocks."
msgstr ""

#: ../../../gpu/meson.rst:52
msgid "HDMI Video Output"
msgstr ""

#: ../../../gpu/meson:54: drivers/gpu/drm/meson/meson_dw_hdmi.c:36
msgid "HDMI Output is composed of :"
msgstr ""

#: ../../../gpu/meson:54: drivers/gpu/drm/meson/meson_dw_hdmi.c:38
msgid "A Synopsys DesignWare HDMI Controller IP"
msgstr ""

#: ../../../gpu/meson:54: drivers/gpu/drm/meson/meson_dw_hdmi.c:39
msgid "A TOP control block controlling the Clocks and PHY"
msgstr ""

#: ../../../gpu/meson:54: drivers/gpu/drm/meson/meson_dw_hdmi.c:40
msgid "A custom HDMI PHY in order convert video to TMDS signal"
msgstr ""

#: ../../../gpu/meson:54: drivers/gpu/drm/meson/meson_dw_hdmi.c:53
msgid ""
"The HDMI TOP block only supports HPD sensing. The Synopsys HDMI Controller "
"interrupt is routed through the TOP Block interrupt. Communication to the "
"TOP Block and the Synopsys HDMI Controller is done a pair of addr+read/write "
"registers. The HDMI PHY is configured by registers in the HHI register block."
msgstr ""

#: ../../../gpu/meson:54: drivers/gpu/drm/meson/meson_dw_hdmi.c:62
msgid ""
"Pixel data arrives in 4:4:4 format from the VENC block and the VPU HDMI mux "
"selects either the ENCI encoder for the 576i or 480i formats or the ENCP "
"encoder for all the other formats including interlaced HD formats. The VENC "
"uses a DVI encoder on top of the ENCI or ENCP encoders to generate DVI "
"timings for the HDMI controller."
msgstr ""

#: ../../../gpu/meson:54: drivers/gpu/drm/meson/meson_dw_hdmi.c:71
msgid ""
"GXBB, GXL and GXM embeds the Synopsys DesignWare HDMI TX IP version 2.01a "
"with HDCP and I2C & S/PDIF audio source interfaces."
msgstr ""

#: ../../../gpu/meson:54: drivers/gpu/drm/meson/meson_dw_hdmi.c:75
msgid "We handle the following features :"
msgstr ""

#: ../../../gpu/meson:54: drivers/gpu/drm/meson/meson_dw_hdmi.c:77
msgid "HPD Rise & Fall interrupt"
msgstr ""

#: ../../../gpu/meson:54: drivers/gpu/drm/meson/meson_dw_hdmi.c:78
msgid "HDMI Controller Interrupt"
msgstr ""

#: ../../../gpu/meson:54: drivers/gpu/drm/meson/meson_dw_hdmi.c:79
msgid "HDMI PHY Init for 480i to 1080p60"
msgstr ""

#: ../../../gpu/meson:54: drivers/gpu/drm/meson/meson_dw_hdmi.c:80
msgid "VENC & HDMI Clock setup for 480i to 1080p60"
msgstr ""

#: ../../../gpu/meson:54: drivers/gpu/drm/meson/meson_dw_hdmi.c:81
msgid "VENC Mode setup for 480i to 1080p60"
msgstr ""

#: ../../../gpu/meson:54: drivers/gpu/drm/meson/meson_dw_hdmi.c:85
msgid "PHY, Clock and Mode setup for 2k && 4k modes"
msgstr ""

#: ../../../gpu/meson:54: drivers/gpu/drm/meson/meson_dw_hdmi.c:86
msgid "SDDC Scrambling mode for HDMI 2.0a"
msgstr ""

#: ../../../gpu/meson:54: drivers/gpu/drm/meson/meson_dw_hdmi.c:87
msgid "HDCP Setup"
msgstr ""

#: ../../../gpu/meson:54: drivers/gpu/drm/meson/meson_dw_hdmi.c:88
msgid "CEC Management"
msgstr ""
