Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Jun 14 16:40:03 2025
| Host         : NB459408 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file transceiver_wrapper_timing_summary_routed.rpt -pb transceiver_wrapper_timing_summary_routed.pb -rpx transceiver_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : transceiver_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.578        0.000                      0                 2735        0.044        0.000                      0                 2735        4.020        0.000                       0                  1245  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.578        0.000                      0                 2735        0.044        0.000                      0                 2735        4.020        0.000                       0                  1245  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 1.907ns (32.255%)  route 4.005ns (67.745%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        1.765     3.073    transceiver_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.759     6.166    transceiver_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y51         LUT5 (Prop_lut5_I1_O)        0.124     6.290 r  transceiver_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.589     6.879    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/transmitter_wvalid
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.117     6.996 r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          0.947     7.943    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg_wren__2
    SLICE_X17Y44         LUT4 (Prop_lut4_I0_O)        0.332     8.275 r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.710     8.985    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2[7]_i_1_n_0
    SLICE_X17Y42         FDRE                                         r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        1.499    12.691    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/transmitter_aclk
    SLICE_X17Y42         FDRE                                         r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2_reg[4]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X17Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.563    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 1.907ns (32.255%)  route 4.005ns (67.745%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        1.765     3.073    transceiver_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.759     6.166    transceiver_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y51         LUT5 (Prop_lut5_I1_O)        0.124     6.290 r  transceiver_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.589     6.879    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/transmitter_wvalid
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.117     6.996 r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          0.947     7.943    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg_wren__2
    SLICE_X17Y44         LUT4 (Prop_lut4_I0_O)        0.332     8.275 r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.710     8.985    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2[7]_i_1_n_0
    SLICE_X17Y42         FDRE                                         r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        1.499    12.691    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/transmitter_aclk
    SLICE_X17Y42         FDRE                                         r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2_reg[5]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X17Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.563    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 1.907ns (32.255%)  route 4.005ns (67.745%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        1.765     3.073    transceiver_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.759     6.166    transceiver_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y51         LUT5 (Prop_lut5_I1_O)        0.124     6.290 r  transceiver_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.589     6.879    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/transmitter_wvalid
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.117     6.996 r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          0.947     7.943    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg_wren__2
    SLICE_X17Y44         LUT4 (Prop_lut4_I0_O)        0.332     8.275 r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.710     8.985    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2[7]_i_1_n_0
    SLICE_X17Y42         FDRE                                         r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        1.499    12.691    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/transmitter_aclk
    SLICE_X17Y42         FDRE                                         r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2_reg[6]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X17Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.563    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 1.907ns (32.255%)  route 4.005ns (67.745%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        1.765     3.073    transceiver_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.759     6.166    transceiver_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y51         LUT5 (Prop_lut5_I1_O)        0.124     6.290 r  transceiver_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.589     6.879    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/transmitter_wvalid
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.117     6.996 r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          0.947     7.943    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg_wren__2
    SLICE_X17Y44         LUT4 (Prop_lut4_I0_O)        0.332     8.275 r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2[7]_i_1/O
                         net (fo=8, routed)           0.710     8.985    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2[7]_i_1_n_0
    SLICE_X17Y42         FDRE                                         r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        1.499    12.691    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/transmitter_aclk
    SLICE_X17Y42         FDRE                                         r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2_reg[7]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X17Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.563    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.656ns  (required time - arrival time)
  Source:                 transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 1.907ns (33.394%)  route 3.804ns (66.606%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        1.765     3.073    transceiver_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.759     6.166    transceiver_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y51         LUT5 (Prop_lut5_I1_O)        0.124     6.290 r  transceiver_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.589     6.879    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/transmitter_wvalid
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.117     6.996 r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          0.944     7.940    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg_wren__2
    SLICE_X17Y50         LUT4 (Prop_lut4_I0_O)        0.332     8.272 r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.511     8.783    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0[31]_i_1_n_0
    SLICE_X18Y50         FDRE                                         r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        1.491    12.683    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/transmitter_aclk
    SLICE_X18Y50         FDRE                                         r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0_reg[24]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X18Y50         FDRE (Setup_fdre_C_CE)      -0.205    12.440    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0_reg[24]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  3.656    

Slack (MET) :             3.656ns  (required time - arrival time)
  Source:                 transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 1.907ns (33.394%)  route 3.804ns (66.606%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        1.765     3.073    transceiver_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.759     6.166    transceiver_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y51         LUT5 (Prop_lut5_I1_O)        0.124     6.290 r  transceiver_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.589     6.879    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/transmitter_wvalid
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.117     6.996 r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          0.944     7.940    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg_wren__2
    SLICE_X17Y50         LUT4 (Prop_lut4_I0_O)        0.332     8.272 r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.511     8.783    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0[31]_i_1_n_0
    SLICE_X18Y50         FDRE                                         r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        1.491    12.683    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/transmitter_aclk
    SLICE_X18Y50         FDRE                                         r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0_reg[25]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X18Y50         FDRE (Setup_fdre_C_CE)      -0.205    12.440    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0_reg[25]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  3.656    

Slack (MET) :             3.656ns  (required time - arrival time)
  Source:                 transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 1.907ns (33.394%)  route 3.804ns (66.606%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        1.765     3.073    transceiver_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.759     6.166    transceiver_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y51         LUT5 (Prop_lut5_I1_O)        0.124     6.290 r  transceiver_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.589     6.879    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/transmitter_wvalid
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.117     6.996 r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          0.944     7.940    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg_wren__2
    SLICE_X17Y50         LUT4 (Prop_lut4_I0_O)        0.332     8.272 r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.511     8.783    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0[31]_i_1_n_0
    SLICE_X18Y50         FDRE                                         r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        1.491    12.683    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/transmitter_aclk
    SLICE_X18Y50         FDRE                                         r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0_reg[26]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X18Y50         FDRE (Setup_fdre_C_CE)      -0.205    12.440    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0_reg[26]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  3.656    

Slack (MET) :             3.656ns  (required time - arrival time)
  Source:                 transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 1.907ns (33.394%)  route 3.804ns (66.606%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        1.765     3.073    transceiver_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.759     6.166    transceiver_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y51         LUT5 (Prop_lut5_I1_O)        0.124     6.290 r  transceiver_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.589     6.879    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/transmitter_wvalid
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.117     6.996 r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          0.944     7.940    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg_wren__2
    SLICE_X17Y50         LUT4 (Prop_lut4_I0_O)        0.332     8.272 r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.511     8.783    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0[31]_i_1_n_0
    SLICE_X18Y50         FDRE                                         r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        1.491    12.683    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/transmitter_aclk
    SLICE_X18Y50         FDRE                                         r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0_reg[27]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X18Y50         FDRE (Setup_fdre_C_CE)      -0.205    12.440    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0_reg[27]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  3.656    

Slack (MET) :             3.656ns  (required time - arrival time)
  Source:                 transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 1.907ns (33.394%)  route 3.804ns (66.606%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        1.765     3.073    transceiver_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.759     6.166    transceiver_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y51         LUT5 (Prop_lut5_I1_O)        0.124     6.290 r  transceiver_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.589     6.879    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/transmitter_wvalid
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.117     6.996 r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          0.944     7.940    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg_wren__2
    SLICE_X17Y50         LUT4 (Prop_lut4_I0_O)        0.332     8.272 r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.511     8.783    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0[31]_i_1_n_0
    SLICE_X18Y50         FDRE                                         r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        1.491    12.683    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/transmitter_aclk
    SLICE_X18Y50         FDRE                                         r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0_reg[28]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X18Y50         FDRE (Setup_fdre_C_CE)      -0.205    12.440    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0_reg[28]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  3.656    

Slack (MET) :             3.656ns  (required time - arrival time)
  Source:                 transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 1.907ns (33.394%)  route 3.804ns (66.606%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.683 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        1.765     3.073    transceiver_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.759     6.166    transceiver_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y51         LUT5 (Prop_lut5_I1_O)        0.124     6.290 r  transceiver_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.589     6.879    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/transmitter_wvalid
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.117     6.996 r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          0.944     7.940    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg_wren__2
    SLICE_X17Y50         LUT4 (Prop_lut4_I0_O)        0.332     8.272 r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.511     8.783    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0[31]_i_1_n_0
    SLICE_X18Y50         FDRE                                         r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        1.491    12.683    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/transmitter_aclk
    SLICE_X18Y50         FDRE                                         r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0_reg[29]/C
                         clock pessimism              0.116    12.799    
                         clock uncertainty           -0.154    12.645    
    SLICE_X18Y50         FDRE (Setup_fdre_C_CE)      -0.205    12.440    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0_reg[29]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  3.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.873%)  route 0.219ns (54.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        0.562     0.903    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/transmitter_aclk
    SLICE_X18Y50         FDRE                                         r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0_reg[27]/Q
                         net (fo=1, routed)           0.219     1.263    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0_reg_n_0_[27]
    SLICE_X19Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.308 r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     1.308    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/reg_data_out[27]
    SLICE_X19Y49         FDRE                                         r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        0.832     1.202    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/transmitter_aclk
    SLICE_X19Y49         FDRE                                         r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X19Y49         FDRE (Hold_fdre_C_D)         0.091     1.264    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.263%)  route 0.218ns (60.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        0.584     0.925    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.218     1.284    transceiver_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        0.893     1.263    transceiver_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.234    transceiver_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.236%)  route 0.218ns (60.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        0.584     0.925    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.218     1.284    transceiver_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        0.893     1.263    transceiver_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.234    transceiver_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 transceiver_i/buttons/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transceiver_i/buttons/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.533%)  route 0.273ns (59.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        0.558     0.899    transceiver_i/buttons/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y54         FDRE                                         r  transceiver_i/buttons/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y54         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  transceiver_i/buttons/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/Q
                         net (fo=1, routed)           0.273     1.312    transceiver_i/buttons/U0/gpio_core_1/gpio_Data_In[1]
    SLICE_X20Y48         LUT5 (Prop_lut5_I0_O)        0.045     1.357 r  transceiver_i/buttons/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1[29]_i_1/O
                         net (fo=1, routed)           0.000     1.357    transceiver_i/buttons/U0/gpio_core_1/Read_Reg_In[1]
    SLICE_X20Y48         FDRE                                         r  transceiver_i/buttons/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        0.831     1.201    transceiver_i/buttons/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y48         FDRE                                         r  transceiver_i/buttons/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1_reg[29]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X20Y48         FDRE (Hold_fdre_C_D)         0.121     1.293    transceiver_i/buttons/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/slv_reg1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.227ns (53.128%)  route 0.200ns (46.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        0.562     0.903    transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/receiver_aclk
    SLICE_X17Y51         FDRE                                         r  transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/slv_reg1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/slv_reg1_reg[28]/Q
                         net (fo=1, routed)           0.200     1.231    transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/slv_reg1[28]
    SLICE_X17Y49         LUT5 (Prop_lut5_I0_O)        0.099     1.330 r  transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     1.330    transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/reg_data_out[28]
    SLICE_X17Y49         FDRE                                         r  transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        0.832     1.202    transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/receiver_aclk
    SLICE_X17Y49         FDRE                                         r  transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/axi_rdata_reg[28]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X17Y49         FDRE (Hold_fdre_C_D)         0.092     1.265    transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.226ns (50.232%)  route 0.224ns (49.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        0.565     0.906    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/transmitter_aclk
    SLICE_X11Y50         FDRE                                         r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.128     1.034 r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2_reg[22]/Q
                         net (fo=1, routed)           0.224     1.258    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2[22]
    SLICE_X11Y49         LUT6 (Prop_lut6_I3_O)        0.098     1.356 r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     1.356    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/reg_data_out[22]
    SLICE_X11Y49         FDRE                                         r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        0.835     1.205    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/transmitter_aclk
    SLICE_X11Y49         FDRE                                         r  transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/axi_rdata_reg[22]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.092     1.268    transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.394%)  route 0.275ns (62.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        0.584     0.925    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y42          FDRE                                         r  transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=10, routed)          0.275     1.363    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[18]
    SLICE_X5Y50          FDRE                                         r  transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        0.853     1.223    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y50          FDRE                                         r  transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.076     1.270    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.268%)  route 0.225ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        0.584     0.925    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.225     1.278    transceiver_i/processing_system7_0/inst/M_AXI_GP0_BID[1]
    PS7_X0Y0             PS7                                          r  transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        0.893     1.263    transceiver_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[1])
                                                     -0.054     1.180    transceiver_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.578%)  route 0.175ns (55.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        0.583     0.924    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y53          FDRE                                         r  transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.175     1.240    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X0Y53          SRL16E                                       r  transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        0.850     1.220    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y53          SRL16E                                       r  transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.263     0.957    
    SLICE_X0Y53          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.140    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.706%)  route 0.249ns (60.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        0.581     0.922    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X0Y54          FDRE                                         r  transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.164     1.086 r  transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.249     1.335    transceiver_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    transceiver_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1245, routed)        0.893     1.263    transceiver_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  transceiver_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    transceiver_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { transceiver_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  transceiver_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X15Y48   transceiver_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y47   transceiver_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y47   transceiver_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y47   transceiver_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X17Y47   transceiver_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X17Y47   transceiver_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X17Y47   transceiver_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X17Y47   transceiver_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y33    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y53    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y53    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y53    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y53    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y53    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y53    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y53    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y53    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y51    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y51    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y53    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y53    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y53    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y53    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y39    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y39    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41   transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y39    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y39    transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



