INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab3-Regfile/lab3-Regfile.srcs/sources_1/new/lab3-Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Thyolo/Desktop/2019/lab3-Regfile/lab3-Regfile.srcs/sim_1/new/Regfile_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_test
