C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/testbench/tb_register_file.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/testbench/tb_register_file.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity tb_register_file
-- Compiling architecture bench of tb_register_file

} {} {}} C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/register_file.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/register_file.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity register_file
-- Compiling architecture synth of register_file

} {} {}} C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/FPGA4U_with_controller.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/FPGA4U_with_controller.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity FPGA4U_WITH_CONTROLLER
-- Compiling architecture bdf_type of FPGA4U_WITH_CONTROLLER

} {} {}} C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/ROM.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/ROM.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ROM
-- Compiling architecture synth of ROM

} {} {}} C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/testbench/tb_memories.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/testbench/tb_memories.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity tb_memories
-- Compiling architecture testbench of tb_memories
-- Loading entity FPGA4U_WITHOUT_CONTROLLER

} {} {}} C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/Controller.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/Controller.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity controller
-- Compiling architecture synth of controller

} {} {}} C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/FPGA4U_without_controller.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/FPGA4U_without_controller.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity FPGA4U_WITHOUT_CONTROLLER
-- Compiling architecture bdf_type of FPGA4U_WITHOUT_CONTROLLER

} {} {}} C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/decoder.vhd {2 {vcom -work work -2002 -explicit -stats=none C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/decoder.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity decoder
-- Compiling architecture synth of decoder
** Warning: C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/decoder.vhd(24): (vcom-1143) Ambiguous parameter type to function 'To_StdLogicVector'.
  Expression is illegal VHDL-1993 but legal VHDL-1987.
  Suggest use of qualified expressions or VHDL-1987.
** Warning: C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/decoder.vhd(28): (vcom-1143) Ambiguous parameter type to function 'To_StdLogicVector'.
  Expression is illegal VHDL-1993 but legal VHDL-1987.
  Suggest use of qualified expressions or VHDL-1987.
** Warning: C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/decoder.vhd(28): (vcom-1143) Ambiguous parameter type to function 'To_StdLogicVector'.
  Expression is illegal VHDL-1993 but legal VHDL-1987.
  Suggest use of qualified expressions or VHDL-1987.
** Warning: C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/decoder.vhd(32): (vcom-1143) Ambiguous parameter type to function 'To_StdLogicVector'.
  Expression is illegal VHDL-1993 but legal VHDL-1987.
  Suggest use of qualified expressions or VHDL-1987.
** Warning: C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/decoder.vhd(32): (vcom-1143) Ambiguous parameter type to function 'To_StdLogicVector'.
  Expression is illegal VHDL-1993 but legal VHDL-1987.
  Suggest use of qualified expressions or VHDL-1987.

} {} {}} C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/rgb_led96.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/rgb_led96.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling package pack
-- Compiling package body pack
-- Loading package pack
-- Loading package pack
-- Compiling entity rgb_led96
-- Compiling architecture arch of rgb_led96

} {} {}} C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/ROM_Block.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/ROM_Block.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ROM_Block
-- Compiling architecture SYN of rom_block

} {} {}} C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/LEDs.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/LEDs.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity LEDs
-- Compiling architecture synth of LEDs

} {} {}}
