

================================================================
== Vitis HLS Report for 'runWeight2Reg'
================================================================
* Date:           Fri Jan 14 19:05:39 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.916 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27| 0.270 us | 0.270 us |   27|   27|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1_VITIS_LOOP_42_2  |       25|       25|        11|          1|          1|    16|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 13 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.91>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weight_regfile_3_3_1 = alloca i32"   --->   Operation 14 'alloca' 'weight_regfile_3_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%write_flag_1 = alloca i32"   --->   Operation 15 'alloca' 'write_flag_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%write_flag45_1 = alloca i32"   --->   Operation 16 'alloca' 'write_flag45_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weight_regfile_3_2_1 = alloca i32"   --->   Operation 17 'alloca' 'weight_regfile_3_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weight_regfile_0_0_1 = alloca i32"   --->   Operation 18 'alloca' 'weight_regfile_0_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%write_flag42_1 = alloca i32"   --->   Operation 19 'alloca' 'write_flag42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weight_regfile_3_1_1 = alloca i32"   --->   Operation 20 'alloca' 'weight_regfile_3_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%write_flag3_1 = alloca i32"   --->   Operation 21 'alloca' 'write_flag3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%write_flag39_1 = alloca i32"   --->   Operation 22 'alloca' 'write_flag39_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%weight_regfile_3_0_1 = alloca i32"   --->   Operation 23 'alloca' 'weight_regfile_3_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weight_regfile_0_1_1 = alloca i32"   --->   Operation 24 'alloca' 'weight_regfile_0_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%write_flag36_1 = alloca i32"   --->   Operation 25 'alloca' 'write_flag36_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%weight_regfile_2_3_1 = alloca i32"   --->   Operation 26 'alloca' 'weight_regfile_2_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%write_flag6_1 = alloca i32"   --->   Operation 27 'alloca' 'write_flag6_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%write_flag33_1 = alloca i32"   --->   Operation 28 'alloca' 'write_flag33_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%weight_regfile_2_2_1 = alloca i32"   --->   Operation 29 'alloca' 'weight_regfile_2_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%weight_regfile_0_2_1 = alloca i32"   --->   Operation 30 'alloca' 'weight_regfile_0_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%write_flag30_1 = alloca i32"   --->   Operation 31 'alloca' 'write_flag30_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%weight_regfile_2_1_1 = alloca i32"   --->   Operation 32 'alloca' 'weight_regfile_2_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%write_flag9_1 = alloca i32"   --->   Operation 33 'alloca' 'write_flag9_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_flag27_1 = alloca i32"   --->   Operation 34 'alloca' 'write_flag27_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%weight_regfile_2_0_1 = alloca i32"   --->   Operation 35 'alloca' 'weight_regfile_2_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%weight_regfile_0_3_1 = alloca i32"   --->   Operation 36 'alloca' 'weight_regfile_0_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_flag24_1 = alloca i32"   --->   Operation 37 'alloca' 'write_flag24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%weight_regfile_1_3_1 = alloca i32"   --->   Operation 38 'alloca' 'weight_regfile_1_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%write_flag12_1 = alloca i32"   --->   Operation 39 'alloca' 'write_flag12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_flag21_1 = alloca i32"   --->   Operation 40 'alloca' 'write_flag21_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%weight_regfile_1_2_1 = alloca i32"   --->   Operation 41 'alloca' 'weight_regfile_1_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%weight_regfile_1_0_1 = alloca i32"   --->   Operation 42 'alloca' 'weight_regfile_1_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_flag18_1 = alloca i32"   --->   Operation 43 'alloca' 'write_flag18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%weight_regfile_1_1_1 = alloca i32"   --->   Operation 44 'alloca' 'weight_regfile_1_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%write_flag15_1 = alloca i32"   --->   Operation 45 'alloca' 'write_flag15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %s, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %r, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %co_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %ko_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %empty_13, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %empty, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.45ns)   --->   "%ko_1_read = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %ko_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:37->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315]   --->   Operation 52 'read' 'ko_1_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 53 [1/1] (1.45ns)   --->   "%co_2_read = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %co_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:37->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315]   --->   Operation 53 'read' 'co_2_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (1.45ns)   --->   "%r_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %r" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:37->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315]   --->   Operation 54 'read' 'r_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (1.45ns)   --->   "%s_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:37->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315]   --->   Operation 55 'read' 's_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %ko_1_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.45ns)   --->   "%write_ln301 = write void @_ssdm_op_Write.ap_fifo.i9P, i9 %ko_1_out, i9 %ko_1_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 57 'write' 'write_ln301' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (1.45ns)   --->   "%C_assign = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %empty_13"   --->   Operation 58 'read' 'C_assign' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 59 [1/1] (1.45ns)   --->   "%RS_assign = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %empty"   --->   Operation 59 'read' 'RS_assign' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 60 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag15_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 60 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 61 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag18_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 61 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 62 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag21_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 62 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 63 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag12_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 63 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 64 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag24_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 64 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 65 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag27_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 65 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 66 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag9_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 66 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 67 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag30_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 67 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 68 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag33_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 68 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 69 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag6_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 69 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 70 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag36_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 70 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 71 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag39_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 71 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 72 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 72 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 73 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag42_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 73 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 74 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag45_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 74 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 75 [1/1] (0.60ns)   --->   "%store_ln40 = store i1, i1 %write_flag_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 75 'store' 'store_ln40' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 76 [1/1] (0.60ns)   --->   "%br_ln40 = br void %bb.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 76 'br' 'br_ln40' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.86>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5, void %entry, i5 %add_ln40, void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 77 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%ki = phi i3, void %entry, i3 %select_ln40_3, void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 78 'phi' 'ki' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%ci = phi i3, void %entry, i3 %add_ln42, void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 79 'phi' 'ci' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%empty_29 = trunc i3 %ki" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 80 'trunc' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %ko_1_read, i2 %empty_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:37->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315]   --->   Operation 81 'bitconcatenate' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.63ns)   --->   "%icmp_ln40 = icmp_eq  i5 %indvar_flatten, i5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 82 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.70ns)   --->   "%add_ln40 = add i5, i5 %indvar_flatten" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 83 'add' 'add_ln40' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %.split.i.i, void %.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 84 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.49ns)   --->   "%icmp_ln42 = icmp_eq  i3 %ci, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 85 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.27ns)   --->   "%select_ln40 = select i1 %icmp_ln42, i3, i3 %ci" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 86 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.57ns)   --->   "%add_ln40_1 = add i3, i3 %ki" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 87 'add' 'add_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%empty_30 = trunc i3 %add_ln40_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 88 'trunc' 'empty_30' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.27ns)   --->   "%select_ln40_1 = select i1 %icmp_ln42, i2 %empty_30, i2 %empty_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 89 'select' 'select_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_cast_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %ko_1_read, i2 %empty_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:37->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315]   --->   Operation 90 'bitconcatenate' 'p_cast_mid1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.30ns)   --->   "%select_ln40_2 = select i1 %icmp_ln42, i11 %p_cast_mid1, i11 %p_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 91 'select' 'select_ln40_2' <Predicate = (!icmp_ln40)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [3/3] (0.99ns) (grouped into DSP with root node add_ln49)   --->   "%mul_ln40 = mul i11 %select_ln40_2, i11 %C_assign" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 92 'mul' 'mul_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 93 [1/1] (0.27ns)   --->   "%select_ln40_3 = select i1 %icmp_ln42, i3 %add_ln40_1, i3 %ki" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 93 'select' 'select_ln40_3' <Predicate = (!icmp_ln40)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i3 %select_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 94 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.65ns)   --->   "%switch_ln47 = switch i2 %select_ln40_1, void %branch3.i.i, i2, void %branch0.i.i, i2, void %branch1.i.i, i2, void %branch2.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 95 'switch' 'switch_ln47' <Predicate = (!icmp_ln40)> <Delay = 0.65>
ST_2 : Operation 96 [1/1] (0.57ns)   --->   "%add_ln42 = add i3 %select_ln40, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 96 'add' 'add_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb.i.i"   --->   Operation 97 'br' 'br_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 98 [2/3] (0.99ns) (grouped into DSP with root node add_ln49)   --->   "%mul_ln40 = mul i11 %select_ln40_2, i11 %C_assign" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 98 'mul' 'mul_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 99 [1/3] (0.00ns) (grouped into DSP with root node add_ln49)   --->   "%mul_ln40 = mul i11 %select_ln40_2, i11 %C_assign" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:40->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 99 'mul' 'mul_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %co_2_read, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 100 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 101 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49 = add i11 %tmp, i11 %mul_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 101 'add' 'add_ln49' <Predicate = (!icmp_ln40)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.18>
ST_5 : Operation 102 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49 = add i11 %tmp, i11 %mul_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 102 'add' 'add_ln49' <Predicate = (!icmp_ln40)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln49 = mul i11 %RS_assign, i11 %add_ln49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 103 'mul' 'mul_ln49' <Predicate = (!icmp_ln40)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.53>
ST_6 : Operation 104 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln49 = mul i11 %RS_assign, i11 %add_ln49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 104 'mul' 'mul_ln49' <Predicate = (!icmp_ln40)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.53>
ST_7 : Operation 105 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln49 = mul i11 %RS_assign, i11 %add_ln49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 105 'mul' 'mul_ln49' <Predicate = (!icmp_ln40)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.69>
ST_8 : Operation 106 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln49 = mul i11 %RS_assign, i11 %add_ln49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 106 'mul' 'mul_ln49' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 107 [1/1] (1.69ns) (grouped into DSP with root node add_ln49_2)   --->   "%add_ln49_1 = add i11 %r_read, i11 %mul_ln49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 107 'add' 'add_ln49_1' <Predicate = (!icmp_ln40)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 108 [3/3] (0.99ns) (grouped into DSP with root node add_ln49_2)   --->   "%mul_ln49_1 = mul i11 %RS_assign, i11 %add_ln49_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 108 'mul' 'mul_ln49_1' <Predicate = (!icmp_ln40)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 0.99>
ST_9 : Operation 109 [2/3] (0.99ns) (grouped into DSP with root node add_ln49_2)   --->   "%mul_ln49_1 = mul i11 %RS_assign, i11 %add_ln49_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 109 'mul' 'mul_ln49_1' <Predicate = (!icmp_ln40)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.64>
ST_10 : Operation 110 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_2)   --->   "%mul_ln49_1 = mul i11 %RS_assign, i11 %add_ln49_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 110 'mul' 'mul_ln49_1' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 111 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_2 = add i11 %s_read, i11 %mul_ln49_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 111 'add' 'add_ln49_2' <Predicate = (!icmp_ln40)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.80>
ST_11 : Operation 112 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln49_2 = add i11 %s_read, i11 %mul_ln49_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:49->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 112 'add' 'add_ln49_2' <Predicate = (!icmp_ln40)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i11 %add_ln49_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 113 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln49_2, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 114 'partselect' 'lshr_ln' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i9 %lshr_ln" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 115 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%weight_l2_0_addr = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln47_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 116 'getelementptr' 'weight_l2_0_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 117 [2/2] (1.15ns)   --->   "%weight_l2_0_load = load i9 %weight_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 117 'load' 'weight_l2_0_load' <Predicate = (!icmp_ln40)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%weight_l2_1_addr = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln47_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 118 'getelementptr' 'weight_l2_1_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 119 [2/2] (1.15ns)   --->   "%weight_l2_1_load = load i9 %weight_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 119 'load' 'weight_l2_1_load' <Predicate = (!icmp_ln40)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%weight_l2_2_addr = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln47_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 120 'getelementptr' 'weight_l2_2_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 121 [2/2] (1.15ns)   --->   "%weight_l2_2_load = load i9 %weight_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 121 'load' 'weight_l2_2_load' <Predicate = (!icmp_ln40)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%weight_l2_3_addr = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln47_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 122 'getelementptr' 'weight_l2_3_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 123 [2/2] (1.15ns)   --->   "%weight_l2_3_load = load i9 %weight_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 123 'load' 'weight_l2_3_load' <Predicate = (!icmp_ln40)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 12 <SV = 11> <Delay = 1.94>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_40_1_VITIS_LOOP_42_2_str"   --->   Operation 124 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 125 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 126 'specpipeline' 'specpipeline_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:42->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 127 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i2 %trunc_ln47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 128 'zext' 'zext_ln47' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 129 [1/2] (1.15ns)   --->   "%weight_l2_0_load = load i9 %weight_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 129 'load' 'weight_l2_0_load' <Predicate = (!icmp_ln40)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_12 : Operation 130 [1/2] (1.15ns)   --->   "%weight_l2_1_load = load i9 %weight_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 130 'load' 'weight_l2_1_load' <Predicate = (!icmp_ln40)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_12 : Operation 131 [1/2] (1.15ns)   --->   "%weight_l2_2_load = load i9 %weight_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 131 'load' 'weight_l2_2_load' <Predicate = (!icmp_ln40)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_12 : Operation 132 [1/2] (1.15ns)   --->   "%weight_l2_3_load = load i9 %weight_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 132 'load' 'weight_l2_3_load' <Predicate = (!icmp_ln40)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_12 : Operation 133 [1/1] (0.39ns)   --->   "%weight_regfile_1_1 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i32, i8 %weight_l2_0_load, i8 %weight_l2_1_load, i8 %weight_l2_2_load, i8 %weight_l2_3_load, i32 %zext_ln47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 133 'mux' 'weight_regfile_1_1' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%weight_regfile_2_3_1_load_1 = load i8 %weight_regfile_2_3_1"   --->   Operation 134 'load' 'weight_regfile_2_3_1_load_1' <Predicate = (select_ln40_1 == 2)> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%write_flag33_1_load = load i1 %write_flag33_1, void %store_ln40"   --->   Operation 135 'load' 'write_flag33_1_load' <Predicate = (select_ln40_1 == 2)> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%weight_regfile_2_2_1_load_1 = load i8 %weight_regfile_2_2_1"   --->   Operation 136 'load' 'weight_regfile_2_2_1_load_1' <Predicate = (select_ln40_1 == 2)> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%write_flag30_1_load = load i1 %write_flag30_1, void %store_ln40"   --->   Operation 137 'load' 'write_flag30_1_load' <Predicate = (select_ln40_1 == 2)> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%weight_regfile_2_1_1_load_1 = load i8 %weight_regfile_2_1_1"   --->   Operation 138 'load' 'weight_regfile_2_1_1_load_1' <Predicate = (select_ln40_1 == 2)> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%write_flag27_1_load = load i1 %write_flag27_1, void %store_ln40"   --->   Operation 139 'load' 'write_flag27_1_load' <Predicate = (select_ln40_1 == 2)> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%weight_regfile_2_0_1_load_1 = load i8 %weight_regfile_2_0_1"   --->   Operation 140 'load' 'weight_regfile_2_0_1_load_1' <Predicate = (select_ln40_1 == 2)> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%write_flag24_1_load = load i1 %write_flag24_1, void %store_ln40"   --->   Operation 141 'load' 'write_flag24_1_load' <Predicate = (select_ln40_1 == 2)> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.39ns)   --->   "%weight_regfile_2_3_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_2_3_1_load_1, i8 %weight_regfile_2_3_1_load_1, i8 %weight_regfile_2_3_1_load_1, i8 %weight_regfile_1_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 142 'mux' 'weight_regfile_2_3_3' <Predicate = (select_ln40_1 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (0.39ns)   --->   "%write_flag33_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag33_1_load, i1 %write_flag33_1_load, i1 %write_flag33_1_load, i1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 143 'mux' 'write_flag33_3' <Predicate = (select_ln40_1 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (0.39ns)   --->   "%weight_regfile_2_2_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_2_2_1_load_1, i8 %weight_regfile_2_2_1_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_2_2_1_load_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 144 'mux' 'weight_regfile_2_2_3' <Predicate = (select_ln40_1 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.39ns)   --->   "%write_flag30_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag30_1_load, i1 %write_flag30_1_load, i1, i1 %write_flag30_1_load, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 145 'mux' 'write_flag30_3' <Predicate = (select_ln40_1 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.39ns)   --->   "%weight_regfile_2_1_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_2_1_1_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_2_1_1_load_1, i8 %weight_regfile_2_1_1_load_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 146 'mux' 'weight_regfile_2_1_3' <Predicate = (select_ln40_1 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.39ns)   --->   "%write_flag27_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag27_1_load, i1, i1 %write_flag27_1_load, i1 %write_flag27_1_load, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 147 'mux' 'write_flag27_3' <Predicate = (select_ln40_1 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (0.39ns)   --->   "%weight_regfile_2_0_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_1, i8 %weight_regfile_2_0_1_load_1, i8 %weight_regfile_2_0_1_load_1, i8 %weight_regfile_2_0_1_load_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 148 'mux' 'weight_regfile_2_0_3' <Predicate = (select_ln40_1 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (0.39ns)   --->   "%write_flag24_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag24_1_load, i1 %write_flag24_1_load, i1 %write_flag24_1_load, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 149 'mux' 'write_flag24_3' <Predicate = (select_ln40_1 == 2)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag24_3, i1 %write_flag24_1, i1 %write_flag24_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 150 'store' 'store_ln47' <Predicate = (select_ln40_1 == 2)> <Delay = 0.60>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_2_0_3, i8 %weight_regfile_2_0_1, i8 %weight_regfile_2_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 151 'store' 'store_ln47' <Predicate = (select_ln40_1 == 2)> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag27_3, i1 %write_flag27_1, i1 %write_flag27_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 152 'store' 'store_ln47' <Predicate = (select_ln40_1 == 2)> <Delay = 0.60>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_2_1_3, i8 %weight_regfile_2_1_1, i8 %weight_regfile_2_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 153 'store' 'store_ln47' <Predicate = (select_ln40_1 == 2)> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag30_3, i1 %write_flag30_1, i1 %write_flag30_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 154 'store' 'store_ln47' <Predicate = (select_ln40_1 == 2)> <Delay = 0.60>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_2_2_3, i8 %weight_regfile_2_2_1, i8 %weight_regfile_2_2_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 155 'store' 'store_ln47' <Predicate = (select_ln40_1 == 2)> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag33_3, i1 %write_flag33_1, i1 %write_flag33_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 156 'store' 'store_ln47' <Predicate = (select_ln40_1 == 2)> <Delay = 0.60>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_2_3_3, i8 %weight_regfile_2_3_1, i8 %weight_regfile_2_3_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 157 'store' 'store_ln47' <Predicate = (select_ln40_1 == 2)> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln47 = br void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 158 'br' 'br_ln47' <Predicate = (select_ln40_1 == 2)> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%weight_regfile_1_3_1_load_1 = load i8 %weight_regfile_1_3_1"   --->   Operation 159 'load' 'weight_regfile_1_3_1_load_1' <Predicate = (select_ln40_1 == 1)> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%write_flag12_1_load = load i1 %write_flag12_1, void %store_ln40"   --->   Operation 160 'load' 'write_flag12_1_load' <Predicate = (select_ln40_1 == 1)> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%write_flag21_1_load = load i1 %write_flag21_1, void %store_ln40"   --->   Operation 161 'load' 'write_flag21_1_load' <Predicate = (select_ln40_1 == 1)> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%weight_regfile_1_2_1_load_1 = load i8 %weight_regfile_1_2_1"   --->   Operation 162 'load' 'weight_regfile_1_2_1_load_1' <Predicate = (select_ln40_1 == 1)> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%weight_regfile_1_0_1_load_1 = load i8 %weight_regfile_1_0_1"   --->   Operation 163 'load' 'weight_regfile_1_0_1_load_1' <Predicate = (select_ln40_1 == 1)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%write_flag18_1_load = load i1 %write_flag18_1, void %store_ln40"   --->   Operation 164 'load' 'write_flag18_1_load' <Predicate = (select_ln40_1 == 1)> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%weight_regfile_1_1_1_load_1 = load i8 %weight_regfile_1_1_1"   --->   Operation 165 'load' 'weight_regfile_1_1_1_load_1' <Predicate = (select_ln40_1 == 1)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%write_flag15_1_load = load i1 %write_flag15_1, void %store_ln40"   --->   Operation 166 'load' 'write_flag15_1_load' <Predicate = (select_ln40_1 == 1)> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.39ns)   --->   "%weight_regfile_1_3_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_3_1_load_1, i8 %weight_regfile_1_3_1_load_1, i8 %weight_regfile_1_3_1_load_1, i8 %weight_regfile_1_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 167 'mux' 'weight_regfile_1_3_3' <Predicate = (select_ln40_1 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 168 [1/1] (0.39ns)   --->   "%write_flag12_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag12_1_load, i1 %write_flag12_1_load, i1 %write_flag12_1_load, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 168 'mux' 'write_flag12_3' <Predicate = (select_ln40_1 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (0.39ns)   --->   "%write_flag21_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag21_1_load, i1 %write_flag21_1_load, i1 %write_flag21_1_load, i1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 169 'mux' 'write_flag21_3' <Predicate = (select_ln40_1 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [1/1] (0.39ns)   --->   "%weight_regfile_1_2_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_2_1_load_1, i8 %weight_regfile_1_2_1_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_1_2_1_load_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 170 'mux' 'weight_regfile_1_2_3' <Predicate = (select_ln40_1 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [1/1] (0.39ns)   --->   "%weight_regfile_1_0_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_1, i8 %weight_regfile_1_0_1_load_1, i8 %weight_regfile_1_0_1_load_1, i8 %weight_regfile_1_0_1_load_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 171 'mux' 'weight_regfile_1_0_3' <Predicate = (select_ln40_1 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (0.39ns)   --->   "%write_flag18_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag18_1_load, i1 %write_flag18_1_load, i1, i1 %write_flag18_1_load, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 172 'mux' 'write_flag18_3' <Predicate = (select_ln40_1 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 173 [1/1] (0.39ns)   --->   "%weight_regfile_1_1_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_1_1_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_1_1_1_load_1, i8 %weight_regfile_1_1_1_load_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 173 'mux' 'weight_regfile_1_1_3' <Predicate = (select_ln40_1 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (0.39ns)   --->   "%write_flag15_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag15_1_load, i1, i1 %write_flag15_1_load, i1 %write_flag15_1_load, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 174 'mux' 'write_flag15_3' <Predicate = (select_ln40_1 == 1)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag15_3, i1 %write_flag15_1, i1 %write_flag15_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 175 'store' 'store_ln47' <Predicate = (select_ln40_1 == 1)> <Delay = 0.60>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_1_1_3, i8 %weight_regfile_1_1_1, i8 %weight_regfile_1_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 176 'store' 'store_ln47' <Predicate = (select_ln40_1 == 1)> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag18_3, i1 %write_flag18_1, i1 %write_flag18_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 177 'store' 'store_ln47' <Predicate = (select_ln40_1 == 1)> <Delay = 0.60>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_1_0_3, i8 %weight_regfile_1_0_1, i8 %weight_regfile_1_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 178 'store' 'store_ln47' <Predicate = (select_ln40_1 == 1)> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_1_2_3, i8 %weight_regfile_1_2_1, i8 %weight_regfile_1_2_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 179 'store' 'store_ln47' <Predicate = (select_ln40_1 == 1)> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag21_3, i1 %write_flag21_1, i1 %write_flag21_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 180 'store' 'store_ln47' <Predicate = (select_ln40_1 == 1)> <Delay = 0.60>
ST_12 : Operation 181 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag12_3, i1 %write_flag12_1, i1 %write_flag12_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 181 'store' 'store_ln47' <Predicate = (select_ln40_1 == 1)> <Delay = 0.60>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_1_3_3, i8 %weight_regfile_1_3_1, i8 %weight_regfile_1_3_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 182 'store' 'store_ln47' <Predicate = (select_ln40_1 == 1)> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln47 = br void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 183 'br' 'br_ln47' <Predicate = (select_ln40_1 == 1)> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%write_flag_1_load = load i1 %write_flag_1, void %store_ln40"   --->   Operation 184 'load' 'write_flag_1_load' <Predicate = (select_ln40_1 == 0)> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%weight_regfile_0_0_1_load_1 = load i8 %weight_regfile_0_0_1"   --->   Operation 185 'load' 'weight_regfile_0_0_1_load_1' <Predicate = (select_ln40_1 == 0)> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%write_flag3_1_load = load i1 %write_flag3_1, void %store_ln40"   --->   Operation 186 'load' 'write_flag3_1_load' <Predicate = (select_ln40_1 == 0)> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%weight_regfile_0_1_1_load_1 = load i8 %weight_regfile_0_1_1"   --->   Operation 187 'load' 'weight_regfile_0_1_1_load_1' <Predicate = (select_ln40_1 == 0)> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%write_flag6_1_load = load i1 %write_flag6_1, void %store_ln40"   --->   Operation 188 'load' 'write_flag6_1_load' <Predicate = (select_ln40_1 == 0)> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%weight_regfile_0_2_1_load_1 = load i8 %weight_regfile_0_2_1"   --->   Operation 189 'load' 'weight_regfile_0_2_1_load_1' <Predicate = (select_ln40_1 == 0)> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%write_flag9_1_load = load i1 %write_flag9_1, void %store_ln40"   --->   Operation 190 'load' 'write_flag9_1_load' <Predicate = (select_ln40_1 == 0)> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%weight_regfile_0_3_1_load_1 = load i8 %weight_regfile_0_3_1"   --->   Operation 191 'load' 'weight_regfile_0_3_1_load_1' <Predicate = (select_ln40_1 == 0)> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.39ns)   --->   "%write_flag_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag_1_load, i1 %write_flag_1_load, i1 %write_flag_1_load, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 192 'mux' 'write_flag_3' <Predicate = (select_ln40_1 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 193 [1/1] (0.39ns)   --->   "%weight_regfile_0_0_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_1, i8 %weight_regfile_0_0_1_load_1, i8 %weight_regfile_0_0_1_load_1, i8 %weight_regfile_0_0_1_load_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 193 'mux' 'weight_regfile_0_0_3' <Predicate = (select_ln40_1 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 194 [1/1] (0.39ns)   --->   "%write_flag3_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag3_1_load, i1, i1 %write_flag3_1_load, i1 %write_flag3_1_load, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 194 'mux' 'write_flag3_3' <Predicate = (select_ln40_1 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 195 [1/1] (0.39ns)   --->   "%weight_regfile_0_1_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_0_1_1_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_0_1_1_load_1, i8 %weight_regfile_0_1_1_load_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 195 'mux' 'weight_regfile_0_1_3' <Predicate = (select_ln40_1 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 196 [1/1] (0.39ns)   --->   "%write_flag6_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag6_1_load, i1 %write_flag6_1_load, i1, i1 %write_flag6_1_load, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 196 'mux' 'write_flag6_3' <Predicate = (select_ln40_1 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [1/1] (0.39ns)   --->   "%weight_regfile_0_2_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_0_2_1_load_1, i8 %weight_regfile_0_2_1_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_0_2_1_load_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 197 'mux' 'weight_regfile_0_2_3' <Predicate = (select_ln40_1 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 198 [1/1] (0.39ns)   --->   "%write_flag9_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag9_1_load, i1 %write_flag9_1_load, i1 %write_flag9_1_load, i1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 198 'mux' 'write_flag9_3' <Predicate = (select_ln40_1 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [1/1] (0.39ns)   --->   "%weight_regfile_0_3_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_0_3_1_load_1, i8 %weight_regfile_0_3_1_load_1, i8 %weight_regfile_0_3_1_load_1, i8 %weight_regfile_1_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 199 'mux' 'weight_regfile_0_3_3' <Predicate = (select_ln40_1 == 0)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_0_3_3, i8 %weight_regfile_0_3_1, i8 %weight_regfile_0_3_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 200 'store' 'store_ln47' <Predicate = (select_ln40_1 == 0)> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag9_3, i1 %write_flag9_1, i1 %write_flag9_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 201 'store' 'store_ln47' <Predicate = (select_ln40_1 == 0)> <Delay = 0.60>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_0_2_3, i8 %weight_regfile_0_2_1, i8 %weight_regfile_0_2_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 202 'store' 'store_ln47' <Predicate = (select_ln40_1 == 0)> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag6_3, i1 %write_flag6_1, i1 %write_flag6_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 203 'store' 'store_ln47' <Predicate = (select_ln40_1 == 0)> <Delay = 0.60>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_0_1_3, i8 %weight_regfile_0_1_1, i8 %weight_regfile_0_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 204 'store' 'store_ln47' <Predicate = (select_ln40_1 == 0)> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag3_3, i1 %write_flag3_1, i1 %write_flag3_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 205 'store' 'store_ln47' <Predicate = (select_ln40_1 == 0)> <Delay = 0.60>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_0_0_3, i8 %weight_regfile_0_0_1, i8 %weight_regfile_0_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 206 'store' 'store_ln47' <Predicate = (select_ln40_1 == 0)> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag_3, i1 %write_flag_1, i1 %write_flag_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 207 'store' 'store_ln47' <Predicate = (select_ln40_1 == 0)> <Delay = 0.60>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln47 = br void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 208 'br' 'br_ln47' <Predicate = (select_ln40_1 == 0)> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%weight_regfile_3_3_1_load_1 = load i8 %weight_regfile_3_3_1"   --->   Operation 209 'load' 'weight_regfile_3_3_1_load_1' <Predicate = (select_ln40_1 == 3)> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "%write_flag45_1_load = load i1 %write_flag45_1, void %store_ln40"   --->   Operation 210 'load' 'write_flag45_1_load' <Predicate = (select_ln40_1 == 3)> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "%weight_regfile_3_2_1_load_1 = load i8 %weight_regfile_3_2_1"   --->   Operation 211 'load' 'weight_regfile_3_2_1_load_1' <Predicate = (select_ln40_1 == 3)> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%write_flag42_1_load = load i1 %write_flag42_1, void %store_ln40"   --->   Operation 212 'load' 'write_flag42_1_load' <Predicate = (select_ln40_1 == 3)> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%weight_regfile_3_1_1_load_1 = load i8 %weight_regfile_3_1_1"   --->   Operation 213 'load' 'weight_regfile_3_1_1_load_1' <Predicate = (select_ln40_1 == 3)> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%write_flag39_1_load = load i1 %write_flag39_1, void %store_ln40"   --->   Operation 214 'load' 'write_flag39_1_load' <Predicate = (select_ln40_1 == 3)> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "%weight_regfile_3_0_1_load_1 = load i8 %weight_regfile_3_0_1"   --->   Operation 215 'load' 'weight_regfile_3_0_1_load_1' <Predicate = (select_ln40_1 == 3)> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%write_flag36_1_load = load i1 %write_flag36_1, void %store_ln40"   --->   Operation 216 'load' 'write_flag36_1_load' <Predicate = (select_ln40_1 == 3)> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.39ns)   --->   "%weight_regfile_3_3_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_3_3_1_load_1, i8 %weight_regfile_3_3_1_load_1, i8 %weight_regfile_3_3_1_load_1, i8 %weight_regfile_1_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 217 'mux' 'weight_regfile_3_3_3' <Predicate = (select_ln40_1 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 218 [1/1] (0.39ns)   --->   "%write_flag45_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag45_1_load, i1 %write_flag45_1_load, i1 %write_flag45_1_load, i1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 218 'mux' 'write_flag45_3' <Predicate = (select_ln40_1 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 219 [1/1] (0.39ns)   --->   "%weight_regfile_3_2_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_3_2_1_load_1, i8 %weight_regfile_3_2_1_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_3_2_1_load_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 219 'mux' 'weight_regfile_3_2_3' <Predicate = (select_ln40_1 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 220 [1/1] (0.39ns)   --->   "%write_flag42_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag42_1_load, i1 %write_flag42_1_load, i1, i1 %write_flag42_1_load, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 220 'mux' 'write_flag42_3' <Predicate = (select_ln40_1 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 221 [1/1] (0.39ns)   --->   "%weight_regfile_3_1_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_3_1_1_load_1, i8 %weight_regfile_1_1, i8 %weight_regfile_3_1_1_load_1, i8 %weight_regfile_3_1_1_load_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 221 'mux' 'weight_regfile_3_1_3' <Predicate = (select_ln40_1 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 222 [1/1] (0.39ns)   --->   "%write_flag39_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag39_1_load, i1, i1 %write_flag39_1_load, i1 %write_flag39_1_load, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 222 'mux' 'write_flag39_3' <Predicate = (select_ln40_1 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 223 [1/1] (0.39ns)   --->   "%weight_regfile_3_0_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %weight_regfile_1_1, i8 %weight_regfile_3_0_1_load_1, i8 %weight_regfile_3_0_1_load_1, i8 %weight_regfile_3_0_1_load_1, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 223 'mux' 'weight_regfile_3_0_3' <Predicate = (select_ln40_1 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 224 [1/1] (0.39ns)   --->   "%write_flag36_3 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1, i1 %write_flag36_1_load, i1 %write_flag36_1_load, i1 %write_flag36_1_load, i2 %trunc_ln46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:46->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 224 'mux' 'write_flag36_3' <Predicate = (select_ln40_1 == 3)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 225 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag36_3, i1 %write_flag36_1, i1 %write_flag36_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 225 'store' 'store_ln47' <Predicate = (select_ln40_1 == 3)> <Delay = 0.60>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_3_0_3, i8 %weight_regfile_3_0_1, i8 %weight_regfile_3_0_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 226 'store' 'store_ln47' <Predicate = (select_ln40_1 == 3)> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag39_3, i1 %write_flag39_1, i1 %write_flag39_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 227 'store' 'store_ln47' <Predicate = (select_ln40_1 == 3)> <Delay = 0.60>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_3_1_3, i8 %weight_regfile_3_1_1, i8 %weight_regfile_3_1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 228 'store' 'store_ln47' <Predicate = (select_ln40_1 == 3)> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag42_3, i1 %write_flag42_1, i1 %write_flag42_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 229 'store' 'store_ln47' <Predicate = (select_ln40_1 == 3)> <Delay = 0.60>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_3_2_3, i8 %weight_regfile_3_2_1, i8 %weight_regfile_3_2_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 230 'store' 'store_ln47' <Predicate = (select_ln40_1 == 3)> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (0.60ns)   --->   "%store_ln47 = store i1 %write_flag45_3, i1 %write_flag45_1, i1 %write_flag45_1_load, void %store_ln40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 231 'store' 'store_ln47' <Predicate = (select_ln40_1 == 3)> <Delay = 0.60>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %weight_regfile_3_3_3, i8 %weight_regfile_3_3_1, i8 %weight_regfile_3_3_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 232 'store' 'store_ln47' <Predicate = (select_ln40_1 == 3)> <Delay = 0.00>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln47 = br void %bb.split10.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:47->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:315->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 233 'br' 'br_ln47' <Predicate = (select_ln40_1 == 3)> <Delay = 0.00>

State 13 <SV = 2> <Delay = 0.00>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "%weight_regfile_3_3_1_load = load i8 %weight_regfile_3_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 234 'load' 'weight_regfile_3_3_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%weight_regfile_3_2_1_load = load i8 %weight_regfile_3_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 235 'load' 'weight_regfile_3_2_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 236 [1/1] (0.00ns)   --->   "%weight_regfile_0_0_1_load = load i8 %weight_regfile_0_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 236 'load' 'weight_regfile_0_0_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%weight_regfile_3_1_1_load = load i8 %weight_regfile_3_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 237 'load' 'weight_regfile_3_1_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (0.00ns)   --->   "%weight_regfile_3_0_1_load = load i8 %weight_regfile_3_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 238 'load' 'weight_regfile_3_0_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 239 [1/1] (0.00ns)   --->   "%weight_regfile_0_1_1_load = load i8 %weight_regfile_0_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 239 'load' 'weight_regfile_0_1_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 240 [1/1] (0.00ns)   --->   "%weight_regfile_2_3_1_load = load i8 %weight_regfile_2_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 240 'load' 'weight_regfile_2_3_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 241 [1/1] (0.00ns)   --->   "%weight_regfile_2_2_1_load = load i8 %weight_regfile_2_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 241 'load' 'weight_regfile_2_2_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 242 [1/1] (0.00ns)   --->   "%weight_regfile_0_2_1_load = load i8 %weight_regfile_0_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 242 'load' 'weight_regfile_0_2_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%weight_regfile_2_1_1_load = load i8 %weight_regfile_2_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 243 'load' 'weight_regfile_2_1_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 244 [1/1] (0.00ns)   --->   "%weight_regfile_2_0_1_load = load i8 %weight_regfile_2_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 244 'load' 'weight_regfile_2_0_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%weight_regfile_0_3_1_load = load i8 %weight_regfile_0_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 245 'load' 'weight_regfile_0_3_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%weight_regfile_1_3_1_load = load i8 %weight_regfile_1_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 246 'load' 'weight_regfile_1_3_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 247 [1/1] (0.00ns)   --->   "%weight_regfile_1_2_1_load = load i8 %weight_regfile_1_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 247 'load' 'weight_regfile_1_2_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "%weight_regfile_1_0_1_load = load i8 %weight_regfile_1_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 248 'load' 'weight_regfile_1_0_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 249 [1/1] (0.00ns)   --->   "%weight_regfile_1_1_1_load = load i8 %weight_regfile_1_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 249 'load' 'weight_regfile_1_1_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 250 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128, i8 %weight_regfile_0_0_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 250 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i8 %weight_regfile_0_1_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 251 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 252 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i8 %weight_regfile_0_2_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 252 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 253 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i8 %weight_regfile_0_3_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 253 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 254 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i128 %mrv_3, i8 %weight_regfile_1_0_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 254 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 255 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i128 %mrv_4, i8 %weight_regfile_1_1_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 255 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 256 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i128 %mrv_5, i8 %weight_regfile_1_2_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 256 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 257 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i128 %mrv_6, i8 %weight_regfile_1_3_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 257 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 258 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i128 %mrv_7, i8 %weight_regfile_2_0_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 258 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 259 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i128 %mrv_8, i8 %weight_regfile_2_1_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 259 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 260 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i128 %mrv_9, i8 %weight_regfile_2_2_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 260 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 261 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i128 %mrv_s, i8 %weight_regfile_2_3_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 261 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 262 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i128 %mrv_10, i8 %weight_regfile_3_0_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 262 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 263 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i128 %mrv_11, i8 %weight_regfile_3_1_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 263 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 264 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i128 %mrv_12, i8 %weight_regfile_3_2_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 264 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 265 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i128 %mrv_13, i8 %weight_regfile_3_3_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 265 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 266 [1/1] (0.00ns)   --->   "%ret_ln301 = ret i128 %mrv_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 266 'ret' 'ret_ln301' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ empty]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ko_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ co_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ko_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weight_regfile_3_3_1        (alloca           ) [ 00111111111111]
write_flag_1                (alloca           ) [ 01111111111110]
write_flag45_1              (alloca           ) [ 01111111111110]
weight_regfile_3_2_1        (alloca           ) [ 00111111111111]
weight_regfile_0_0_1        (alloca           ) [ 00111111111111]
write_flag42_1              (alloca           ) [ 01111111111110]
weight_regfile_3_1_1        (alloca           ) [ 00111111111111]
write_flag3_1               (alloca           ) [ 01111111111110]
write_flag39_1              (alloca           ) [ 01111111111110]
weight_regfile_3_0_1        (alloca           ) [ 00111111111111]
weight_regfile_0_1_1        (alloca           ) [ 00111111111111]
write_flag36_1              (alloca           ) [ 01111111111110]
weight_regfile_2_3_1        (alloca           ) [ 00111111111111]
write_flag6_1               (alloca           ) [ 01111111111110]
write_flag33_1              (alloca           ) [ 01111111111110]
weight_regfile_2_2_1        (alloca           ) [ 00111111111111]
weight_regfile_0_2_1        (alloca           ) [ 00111111111111]
write_flag30_1              (alloca           ) [ 01111111111110]
weight_regfile_2_1_1        (alloca           ) [ 00111111111111]
write_flag9_1               (alloca           ) [ 01111111111110]
write_flag27_1              (alloca           ) [ 01111111111110]
weight_regfile_2_0_1        (alloca           ) [ 00111111111111]
weight_regfile_0_3_1        (alloca           ) [ 00111111111111]
write_flag24_1              (alloca           ) [ 01111111111110]
weight_regfile_1_3_1        (alloca           ) [ 00111111111111]
write_flag12_1              (alloca           ) [ 01111111111110]
write_flag21_1              (alloca           ) [ 01111111111110]
weight_regfile_1_2_1        (alloca           ) [ 00111111111111]
weight_regfile_1_0_1        (alloca           ) [ 00111111111111]
write_flag18_1              (alloca           ) [ 01111111111110]
weight_regfile_1_1_1        (alloca           ) [ 00111111111111]
write_flag15_1              (alloca           ) [ 01111111111110]
specinterface_ln0           (specinterface    ) [ 00000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000]
ko_1_read                   (read             ) [ 00111111111110]
co_2_read                   (read             ) [ 00111111111110]
r_read                      (read             ) [ 00111111111110]
s_read                      (read             ) [ 00111111111110]
specinterface_ln0           (specinterface    ) [ 00000000000000]
write_ln301                 (write            ) [ 00000000000000]
C_assign                    (read             ) [ 00111111111110]
RS_assign                   (read             ) [ 00111111111110]
store_ln40                  (store            ) [ 00000000000000]
store_ln40                  (store            ) [ 00000000000000]
store_ln40                  (store            ) [ 00000000000000]
store_ln40                  (store            ) [ 00000000000000]
store_ln40                  (store            ) [ 00000000000000]
store_ln40                  (store            ) [ 00000000000000]
store_ln40                  (store            ) [ 00000000000000]
store_ln40                  (store            ) [ 00000000000000]
store_ln40                  (store            ) [ 00000000000000]
store_ln40                  (store            ) [ 00000000000000]
store_ln40                  (store            ) [ 00000000000000]
store_ln40                  (store            ) [ 00000000000000]
store_ln40                  (store            ) [ 00000000000000]
store_ln40                  (store            ) [ 00000000000000]
store_ln40                  (store            ) [ 00000000000000]
store_ln40                  (store            ) [ 00000000000000]
br_ln40                     (br               ) [ 01111111111110]
indvar_flatten              (phi              ) [ 00111111111110]
ki                          (phi              ) [ 00111111111110]
ci                          (phi              ) [ 00111111111110]
empty_29                    (trunc            ) [ 00000000000000]
p_cast                      (bitconcatenate   ) [ 00000000000000]
icmp_ln40                   (icmp             ) [ 00111111111110]
add_ln40                    (add              ) [ 01111111111110]
br_ln40                     (br               ) [ 00000000000000]
icmp_ln42                   (icmp             ) [ 00000000000000]
select_ln40                 (select           ) [ 00000000000000]
add_ln40_1                  (add              ) [ 00000000000000]
empty_30                    (trunc            ) [ 00000000000000]
select_ln40_1               (select           ) [ 00111111111110]
p_cast_mid1                 (bitconcatenate   ) [ 00000000000000]
select_ln40_2               (select           ) [ 00111000000000]
select_ln40_3               (select           ) [ 01111111111110]
trunc_ln46                  (trunc            ) [ 00111111111110]
switch_ln47                 (switch           ) [ 00000000000000]
add_ln42                    (add              ) [ 01111111111110]
br_ln0                      (br               ) [ 01111111111110]
mul_ln40                    (mul              ) [ 00100100000000]
tmp                         (bitconcatenate   ) [ 00100100000000]
add_ln49                    (add              ) [ 00100011100000]
mul_ln49                    (mul              ) [ 00000000000000]
add_ln49_1                  (add              ) [ 00100000011000]
mul_ln49_1                  (mul              ) [ 00100000000100]
add_ln49_2                  (add              ) [ 00000000000000]
trunc_ln47                  (trunc            ) [ 00100000000010]
lshr_ln                     (partselect       ) [ 00000000000000]
zext_ln47_1                 (zext             ) [ 00000000000000]
weight_l2_0_addr            (getelementptr    ) [ 00100000000010]
weight_l2_1_addr            (getelementptr    ) [ 00100000000010]
weight_l2_2_addr            (getelementptr    ) [ 00100000000010]
weight_l2_3_addr            (getelementptr    ) [ 00100000000010]
specloopname_ln0            (specloopname     ) [ 00000000000000]
speclooptripcount_ln0       (speclooptripcount) [ 00000000000000]
specpipeline_ln42           (specpipeline     ) [ 00000000000000]
specloopname_ln42           (specloopname     ) [ 00000000000000]
zext_ln47                   (zext             ) [ 00000000000000]
weight_l2_0_load            (load             ) [ 00000000000000]
weight_l2_1_load            (load             ) [ 00000000000000]
weight_l2_2_load            (load             ) [ 00000000000000]
weight_l2_3_load            (load             ) [ 00000000000000]
weight_regfile_1_1          (mux              ) [ 00000000000000]
weight_regfile_2_3_1_load_1 (load             ) [ 00000000000000]
write_flag33_1_load         (load             ) [ 00000000000000]
weight_regfile_2_2_1_load_1 (load             ) [ 00000000000000]
write_flag30_1_load         (load             ) [ 00000000000000]
weight_regfile_2_1_1_load_1 (load             ) [ 00000000000000]
write_flag27_1_load         (load             ) [ 00000000000000]
weight_regfile_2_0_1_load_1 (load             ) [ 00000000000000]
write_flag24_1_load         (load             ) [ 00000000000000]
weight_regfile_2_3_3        (mux              ) [ 00000000000000]
write_flag33_3              (mux              ) [ 00000000000000]
weight_regfile_2_2_3        (mux              ) [ 00000000000000]
write_flag30_3              (mux              ) [ 00000000000000]
weight_regfile_2_1_3        (mux              ) [ 00000000000000]
write_flag27_3              (mux              ) [ 00000000000000]
weight_regfile_2_0_3        (mux              ) [ 00000000000000]
write_flag24_3              (mux              ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
br_ln47                     (br               ) [ 00000000000000]
weight_regfile_1_3_1_load_1 (load             ) [ 00000000000000]
write_flag12_1_load         (load             ) [ 00000000000000]
write_flag21_1_load         (load             ) [ 00000000000000]
weight_regfile_1_2_1_load_1 (load             ) [ 00000000000000]
weight_regfile_1_0_1_load_1 (load             ) [ 00000000000000]
write_flag18_1_load         (load             ) [ 00000000000000]
weight_regfile_1_1_1_load_1 (load             ) [ 00000000000000]
write_flag15_1_load         (load             ) [ 00000000000000]
weight_regfile_1_3_3        (mux              ) [ 00000000000000]
write_flag12_3              (mux              ) [ 00000000000000]
write_flag21_3              (mux              ) [ 00000000000000]
weight_regfile_1_2_3        (mux              ) [ 00000000000000]
weight_regfile_1_0_3        (mux              ) [ 00000000000000]
write_flag18_3              (mux              ) [ 00000000000000]
weight_regfile_1_1_3        (mux              ) [ 00000000000000]
write_flag15_3              (mux              ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
br_ln47                     (br               ) [ 00000000000000]
write_flag_1_load           (load             ) [ 00000000000000]
weight_regfile_0_0_1_load_1 (load             ) [ 00000000000000]
write_flag3_1_load          (load             ) [ 00000000000000]
weight_regfile_0_1_1_load_1 (load             ) [ 00000000000000]
write_flag6_1_load          (load             ) [ 00000000000000]
weight_regfile_0_2_1_load_1 (load             ) [ 00000000000000]
write_flag9_1_load          (load             ) [ 00000000000000]
weight_regfile_0_3_1_load_1 (load             ) [ 00000000000000]
write_flag_3                (mux              ) [ 00000000000000]
weight_regfile_0_0_3        (mux              ) [ 00000000000000]
write_flag3_3               (mux              ) [ 00000000000000]
weight_regfile_0_1_3        (mux              ) [ 00000000000000]
write_flag6_3               (mux              ) [ 00000000000000]
weight_regfile_0_2_3        (mux              ) [ 00000000000000]
write_flag9_3               (mux              ) [ 00000000000000]
weight_regfile_0_3_3        (mux              ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
br_ln47                     (br               ) [ 00000000000000]
weight_regfile_3_3_1_load_1 (load             ) [ 00000000000000]
write_flag45_1_load         (load             ) [ 00000000000000]
weight_regfile_3_2_1_load_1 (load             ) [ 00000000000000]
write_flag42_1_load         (load             ) [ 00000000000000]
weight_regfile_3_1_1_load_1 (load             ) [ 00000000000000]
write_flag39_1_load         (load             ) [ 00000000000000]
weight_regfile_3_0_1_load_1 (load             ) [ 00000000000000]
write_flag36_1_load         (load             ) [ 00000000000000]
weight_regfile_3_3_3        (mux              ) [ 00000000000000]
write_flag45_3              (mux              ) [ 00000000000000]
weight_regfile_3_2_3        (mux              ) [ 00000000000000]
write_flag42_3              (mux              ) [ 00000000000000]
weight_regfile_3_1_3        (mux              ) [ 00000000000000]
write_flag39_3              (mux              ) [ 00000000000000]
weight_regfile_3_0_3        (mux              ) [ 00000000000000]
write_flag36_3              (mux              ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
store_ln47                  (store            ) [ 00000000000000]
br_ln47                     (br               ) [ 00000000000000]
weight_regfile_3_3_1_load   (load             ) [ 00000000000000]
weight_regfile_3_2_1_load   (load             ) [ 00000000000000]
weight_regfile_0_0_1_load   (load             ) [ 00000000000000]
weight_regfile_3_1_1_load   (load             ) [ 00000000000000]
weight_regfile_3_0_1_load   (load             ) [ 00000000000000]
weight_regfile_0_1_1_load   (load             ) [ 00000000000000]
weight_regfile_2_3_1_load   (load             ) [ 00000000000000]
weight_regfile_2_2_1_load   (load             ) [ 00000000000000]
weight_regfile_0_2_1_load   (load             ) [ 00000000000000]
weight_regfile_2_1_1_load   (load             ) [ 00000000000000]
weight_regfile_2_0_1_load   (load             ) [ 00000000000000]
weight_regfile_0_3_1_load   (load             ) [ 00000000000000]
weight_regfile_1_3_1_load   (load             ) [ 00000000000000]
weight_regfile_1_2_1_load   (load             ) [ 00000000000000]
weight_regfile_1_0_1_load   (load             ) [ 00000000000000]
weight_regfile_1_1_1_load   (load             ) [ 00000000000000]
mrv                         (insertvalue      ) [ 00000000000000]
mrv_1                       (insertvalue      ) [ 00000000000000]
mrv_2                       (insertvalue      ) [ 00000000000000]
mrv_3                       (insertvalue      ) [ 00000000000000]
mrv_4                       (insertvalue      ) [ 00000000000000]
mrv_5                       (insertvalue      ) [ 00000000000000]
mrv_6                       (insertvalue      ) [ 00000000000000]
mrv_7                       (insertvalue      ) [ 00000000000000]
mrv_8                       (insertvalue      ) [ 00000000000000]
mrv_9                       (insertvalue      ) [ 00000000000000]
mrv_s                       (insertvalue      ) [ 00000000000000]
mrv_10                      (insertvalue      ) [ 00000000000000]
mrv_11                      (insertvalue      ) [ 00000000000000]
mrv_12                      (insertvalue      ) [ 00000000000000]
mrv_13                      (insertvalue      ) [ 00000000000000]
mrv_14                      (insertvalue      ) [ 00000000000000]
ret_ln301                   (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty_13">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ko_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="co_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="co_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ko_1_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_1_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weight_l2_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weight_l2_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weight_l2_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weight_l2_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i9P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i9P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_40_1_VITIS_LOOP_42_2_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i1.i2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="weight_regfile_3_3_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_3_3_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="write_flag_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_flag45_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag45_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="weight_regfile_3_2_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_3_2_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="weight_regfile_0_0_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_0_0_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_flag42_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag42_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="weight_regfile_3_1_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_3_1_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_flag3_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag3_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_flag39_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag39_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="weight_regfile_3_0_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_3_0_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="weight_regfile_0_1_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_0_1_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_flag36_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag36_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="weight_regfile_2_3_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_2_3_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_flag6_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag6_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="write_flag33_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag33_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="weight_regfile_2_2_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_2_2_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="weight_regfile_0_2_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_0_2_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_flag30_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag30_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="weight_regfile_2_1_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_2_1_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="write_flag9_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag9_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="write_flag27_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag27_1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="weight_regfile_2_0_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_2_0_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="weight_regfile_0_3_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_0_3_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="write_flag24_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag24_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="weight_regfile_1_3_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_1_3_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_flag12_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag12_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="write_flag21_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag21_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="weight_regfile_1_2_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_1_2_1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="weight_regfile_1_0_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_1_0_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="write_flag18_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag18_1/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="weight_regfile_1_1_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_regfile_1_1_1/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="write_flag15_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag15_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="ko_1_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="9" slack="0"/>
<pin id="228" dir="0" index="1" bw="9" slack="0"/>
<pin id="229" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ko_1_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="co_2_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="9" slack="0"/>
<pin id="234" dir="0" index="1" bw="9" slack="0"/>
<pin id="235" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="co_2_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="r_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="11" slack="0"/>
<pin id="240" dir="0" index="1" bw="11" slack="0"/>
<pin id="241" dir="1" index="2" bw="11" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="s_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="11" slack="0"/>
<pin id="246" dir="0" index="1" bw="11" slack="0"/>
<pin id="247" dir="1" index="2" bw="11" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="write_ln301_write_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="0" slack="0"/>
<pin id="252" dir="0" index="1" bw="9" slack="0"/>
<pin id="253" dir="0" index="2" bw="9" slack="0"/>
<pin id="254" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln301/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="C_assign_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="11" slack="0"/>
<pin id="260" dir="0" index="1" bw="11" slack="0"/>
<pin id="261" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_assign/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="RS_assign_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="11" slack="0"/>
<pin id="266" dir="0" index="1" bw="11" slack="0"/>
<pin id="267" dir="1" index="2" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RS_assign/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="weight_l2_0_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="9" slack="0"/>
<pin id="274" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_0_addr/11 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="9" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_l2_0_load/11 "/>
</bind>
</comp>

<comp id="283" class="1004" name="weight_l2_1_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="9" slack="0"/>
<pin id="287" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_1_addr/11 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="9" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_l2_1_load/11 "/>
</bind>
</comp>

<comp id="296" class="1004" name="weight_l2_2_addr_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="9" slack="0"/>
<pin id="300" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_2_addr/11 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="9" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_l2_2_load/11 "/>
</bind>
</comp>

<comp id="309" class="1004" name="weight_l2_3_addr_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="9" slack="0"/>
<pin id="313" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_3_addr/11 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="9" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_l2_3_load/11 "/>
</bind>
</comp>

<comp id="322" class="1005" name="indvar_flatten_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="1"/>
<pin id="324" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="indvar_flatten_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="5" slack="0"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="333" class="1005" name="ki_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="1"/>
<pin id="335" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ki (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="ki_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="3" slack="0"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ki/2 "/>
</bind>
</comp>

<comp id="344" class="1005" name="ci_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="1"/>
<pin id="346" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ci (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="ci_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="3" slack="0"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ci/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_load_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="2"/>
<pin id="357" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_2_3_1_load_1/12 weight_regfile_2_3_1_load/13 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_load_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="2"/>
<pin id="360" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_2_2_1_load_1/12 weight_regfile_2_2_1_load/13 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_load_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="2"/>
<pin id="363" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_2_1_1_load_1/12 weight_regfile_2_1_1_load/13 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_load_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="2"/>
<pin id="366" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_2_0_1_load_1/12 weight_regfile_2_0_1_load/13 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_load_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="2"/>
<pin id="369" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_1_3_1_load_1/12 weight_regfile_1_3_1_load/13 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="2"/>
<pin id="372" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_1_2_1_load_1/12 weight_regfile_1_2_1_load/13 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_load_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="2"/>
<pin id="375" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_1_0_1_load_1/12 weight_regfile_1_0_1_load/13 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_load_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="2"/>
<pin id="378" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_1_1_1_load_1/12 weight_regfile_1_1_1_load/13 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="2"/>
<pin id="381" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_0_0_1_load_1/12 weight_regfile_0_0_1_load/13 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_load_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="2"/>
<pin id="384" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_0_1_1_load_1/12 weight_regfile_0_1_1_load/13 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_load_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="2"/>
<pin id="387" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_0_2_1_load_1/12 weight_regfile_0_2_1_load/13 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="2"/>
<pin id="390" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_0_3_1_load_1/12 weight_regfile_0_3_1_load/13 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_load_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="2"/>
<pin id="393" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_3_3_1_load_1/12 weight_regfile_3_3_1_load/13 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_load_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="2"/>
<pin id="396" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_3_2_1_load_1/12 weight_regfile_3_2_1_load/13 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_load_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="2"/>
<pin id="399" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_3_1_1_load_1/12 weight_regfile_3_1_1_load/13 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_load_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="2"/>
<pin id="402" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_regfile_3_0_1_load_1/12 weight_regfile_3_0_1_load/13 "/>
</bind>
</comp>

<comp id="403" class="1004" name="store_ln40_store_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="store_ln40_store_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="store_ln40_store_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="store_ln40_store_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="store_ln40_store_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln40_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="store_ln40_store_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln40_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="store_ln40_store_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="store_ln40_store_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="store_ln40_store_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="store_ln40_store_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="store_ln40_store_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="store_ln40_store_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="store_ln40_store_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="store_ln40_store_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="empty_29_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="3" slack="0"/>
<pin id="485" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_29/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="p_cast_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="11" slack="0"/>
<pin id="489" dir="0" index="1" bw="9" slack="1"/>
<pin id="490" dir="0" index="2" bw="2" slack="0"/>
<pin id="491" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="icmp_ln40_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="5" slack="0"/>
<pin id="496" dir="0" index="1" bw="5" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln40_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="5" slack="0"/>
<pin id="503" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln42_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="3" slack="0"/>
<pin id="508" dir="0" index="1" bw="3" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="select_ln40_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="0" index="2" bw="3" slack="0"/>
<pin id="516" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="add_ln40_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="3" slack="0"/>
<pin id="523" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="empty_30_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="3" slack="0"/>
<pin id="528" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_30/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="select_ln40_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="2" slack="0"/>
<pin id="533" dir="0" index="2" bw="2" slack="0"/>
<pin id="534" dir="1" index="3" bw="2" slack="10"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_1/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="p_cast_mid1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="11" slack="0"/>
<pin id="540" dir="0" index="1" bw="9" slack="1"/>
<pin id="541" dir="0" index="2" bw="2" slack="0"/>
<pin id="542" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_cast_mid1/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="select_ln40_2_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="11" slack="0"/>
<pin id="548" dir="0" index="2" bw="11" slack="0"/>
<pin id="549" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_2/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="select_ln40_3_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="3" slack="0"/>
<pin id="556" dir="0" index="2" bw="3" slack="0"/>
<pin id="557" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_3/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="trunc_ln46_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="3" slack="0"/>
<pin id="563" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln42_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="3" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="11" slack="0"/>
<pin id="573" dir="0" index="1" bw="9" slack="3"/>
<pin id="574" dir="0" index="2" bw="2" slack="2"/>
<pin id="575" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="trunc_ln47_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="11" slack="0"/>
<pin id="579" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/11 "/>
</bind>
</comp>

<comp id="580" class="1004" name="lshr_ln_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="9" slack="0"/>
<pin id="582" dir="0" index="1" bw="11" slack="0"/>
<pin id="583" dir="0" index="2" bw="3" slack="0"/>
<pin id="584" dir="0" index="3" bw="5" slack="0"/>
<pin id="585" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/11 "/>
</bind>
</comp>

<comp id="589" class="1004" name="zext_ln47_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="9" slack="0"/>
<pin id="591" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_1/11 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln47_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="2" slack="1"/>
<pin id="599" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/12 "/>
</bind>
</comp>

<comp id="600" class="1004" name="weight_regfile_1_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="0" index="1" bw="8" slack="0"/>
<pin id="603" dir="0" index="2" bw="8" slack="0"/>
<pin id="604" dir="0" index="3" bw="8" slack="0"/>
<pin id="605" dir="0" index="4" bw="8" slack="0"/>
<pin id="606" dir="0" index="5" bw="2" slack="0"/>
<pin id="607" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_1_1/12 "/>
</bind>
</comp>

<comp id="614" class="1004" name="write_flag33_1_load_load_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="11"/>
<pin id="616" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag33_1_load/12 "/>
</bind>
</comp>

<comp id="617" class="1004" name="write_flag30_1_load_load_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="11"/>
<pin id="619" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag30_1_load/12 "/>
</bind>
</comp>

<comp id="620" class="1004" name="write_flag27_1_load_load_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="11"/>
<pin id="622" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag27_1_load/12 "/>
</bind>
</comp>

<comp id="623" class="1004" name="write_flag24_1_load_load_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="11"/>
<pin id="625" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag24_1_load/12 "/>
</bind>
</comp>

<comp id="626" class="1004" name="weight_regfile_2_3_3_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="0"/>
<pin id="628" dir="0" index="1" bw="8" slack="0"/>
<pin id="629" dir="0" index="2" bw="8" slack="0"/>
<pin id="630" dir="0" index="3" bw="8" slack="0"/>
<pin id="631" dir="0" index="4" bw="8" slack="0"/>
<pin id="632" dir="0" index="5" bw="2" slack="10"/>
<pin id="633" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_2_3_3/12 "/>
</bind>
</comp>

<comp id="639" class="1004" name="write_flag33_3_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="0" index="2" bw="1" slack="0"/>
<pin id="643" dir="0" index="3" bw="1" slack="0"/>
<pin id="644" dir="0" index="4" bw="1" slack="0"/>
<pin id="645" dir="0" index="5" bw="2" slack="10"/>
<pin id="646" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag33_3/12 "/>
</bind>
</comp>

<comp id="652" class="1004" name="weight_regfile_2_2_3_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="0"/>
<pin id="654" dir="0" index="1" bw="8" slack="0"/>
<pin id="655" dir="0" index="2" bw="8" slack="0"/>
<pin id="656" dir="0" index="3" bw="8" slack="0"/>
<pin id="657" dir="0" index="4" bw="8" slack="0"/>
<pin id="658" dir="0" index="5" bw="2" slack="10"/>
<pin id="659" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_2_2_3/12 "/>
</bind>
</comp>

<comp id="665" class="1004" name="write_flag30_3_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="0" index="2" bw="1" slack="0"/>
<pin id="669" dir="0" index="3" bw="1" slack="0"/>
<pin id="670" dir="0" index="4" bw="1" slack="0"/>
<pin id="671" dir="0" index="5" bw="2" slack="10"/>
<pin id="672" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag30_3/12 "/>
</bind>
</comp>

<comp id="678" class="1004" name="weight_regfile_2_1_3_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="0"/>
<pin id="680" dir="0" index="1" bw="8" slack="0"/>
<pin id="681" dir="0" index="2" bw="8" slack="0"/>
<pin id="682" dir="0" index="3" bw="8" slack="0"/>
<pin id="683" dir="0" index="4" bw="8" slack="0"/>
<pin id="684" dir="0" index="5" bw="2" slack="10"/>
<pin id="685" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_2_1_3/12 "/>
</bind>
</comp>

<comp id="691" class="1004" name="write_flag27_3_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="1" slack="0"/>
<pin id="694" dir="0" index="2" bw="1" slack="0"/>
<pin id="695" dir="0" index="3" bw="1" slack="0"/>
<pin id="696" dir="0" index="4" bw="1" slack="0"/>
<pin id="697" dir="0" index="5" bw="2" slack="10"/>
<pin id="698" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag27_3/12 "/>
</bind>
</comp>

<comp id="704" class="1004" name="weight_regfile_2_0_3_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="0"/>
<pin id="706" dir="0" index="1" bw="8" slack="0"/>
<pin id="707" dir="0" index="2" bw="8" slack="0"/>
<pin id="708" dir="0" index="3" bw="8" slack="0"/>
<pin id="709" dir="0" index="4" bw="8" slack="0"/>
<pin id="710" dir="0" index="5" bw="2" slack="10"/>
<pin id="711" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_2_0_3/12 "/>
</bind>
</comp>

<comp id="717" class="1004" name="write_flag24_3_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="0" index="2" bw="1" slack="0"/>
<pin id="721" dir="0" index="3" bw="1" slack="0"/>
<pin id="722" dir="0" index="4" bw="1" slack="0"/>
<pin id="723" dir="0" index="5" bw="2" slack="10"/>
<pin id="724" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag24_3/12 "/>
</bind>
</comp>

<comp id="730" class="1004" name="store_ln47_store_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="11"/>
<pin id="733" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="735" class="1004" name="store_ln47_store_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="0"/>
<pin id="737" dir="0" index="1" bw="8" slack="11"/>
<pin id="738" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="740" class="1004" name="store_ln47_store_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="11"/>
<pin id="743" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="745" class="1004" name="store_ln47_store_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="0"/>
<pin id="747" dir="0" index="1" bw="8" slack="11"/>
<pin id="748" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="750" class="1004" name="store_ln47_store_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="11"/>
<pin id="753" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="755" class="1004" name="store_ln47_store_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="8" slack="0"/>
<pin id="757" dir="0" index="1" bw="8" slack="11"/>
<pin id="758" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="760" class="1004" name="store_ln47_store_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="1" slack="11"/>
<pin id="763" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="765" class="1004" name="store_ln47_store_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="0"/>
<pin id="767" dir="0" index="1" bw="8" slack="11"/>
<pin id="768" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="770" class="1004" name="write_flag12_1_load_load_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="11"/>
<pin id="772" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag12_1_load/12 "/>
</bind>
</comp>

<comp id="773" class="1004" name="write_flag21_1_load_load_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="11"/>
<pin id="775" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag21_1_load/12 "/>
</bind>
</comp>

<comp id="776" class="1004" name="write_flag18_1_load_load_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="11"/>
<pin id="778" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag18_1_load/12 "/>
</bind>
</comp>

<comp id="779" class="1004" name="write_flag15_1_load_load_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="11"/>
<pin id="781" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag15_1_load/12 "/>
</bind>
</comp>

<comp id="782" class="1004" name="weight_regfile_1_3_3_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="8" slack="0"/>
<pin id="784" dir="0" index="1" bw="8" slack="0"/>
<pin id="785" dir="0" index="2" bw="8" slack="0"/>
<pin id="786" dir="0" index="3" bw="8" slack="0"/>
<pin id="787" dir="0" index="4" bw="8" slack="0"/>
<pin id="788" dir="0" index="5" bw="2" slack="10"/>
<pin id="789" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_1_3_3/12 "/>
</bind>
</comp>

<comp id="795" class="1004" name="write_flag12_3_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="1" slack="0"/>
<pin id="798" dir="0" index="2" bw="1" slack="0"/>
<pin id="799" dir="0" index="3" bw="1" slack="0"/>
<pin id="800" dir="0" index="4" bw="1" slack="0"/>
<pin id="801" dir="0" index="5" bw="2" slack="10"/>
<pin id="802" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag12_3/12 "/>
</bind>
</comp>

<comp id="808" class="1004" name="write_flag21_3_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="0" index="2" bw="1" slack="0"/>
<pin id="812" dir="0" index="3" bw="1" slack="0"/>
<pin id="813" dir="0" index="4" bw="1" slack="0"/>
<pin id="814" dir="0" index="5" bw="2" slack="10"/>
<pin id="815" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag21_3/12 "/>
</bind>
</comp>

<comp id="821" class="1004" name="weight_regfile_1_2_3_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="0"/>
<pin id="823" dir="0" index="1" bw="8" slack="0"/>
<pin id="824" dir="0" index="2" bw="8" slack="0"/>
<pin id="825" dir="0" index="3" bw="8" slack="0"/>
<pin id="826" dir="0" index="4" bw="8" slack="0"/>
<pin id="827" dir="0" index="5" bw="2" slack="10"/>
<pin id="828" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_1_2_3/12 "/>
</bind>
</comp>

<comp id="834" class="1004" name="weight_regfile_1_0_3_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="0"/>
<pin id="836" dir="0" index="1" bw="8" slack="0"/>
<pin id="837" dir="0" index="2" bw="8" slack="0"/>
<pin id="838" dir="0" index="3" bw="8" slack="0"/>
<pin id="839" dir="0" index="4" bw="8" slack="0"/>
<pin id="840" dir="0" index="5" bw="2" slack="10"/>
<pin id="841" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_1_0_3/12 "/>
</bind>
</comp>

<comp id="847" class="1004" name="write_flag18_3_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="0"/>
<pin id="849" dir="0" index="1" bw="1" slack="0"/>
<pin id="850" dir="0" index="2" bw="1" slack="0"/>
<pin id="851" dir="0" index="3" bw="1" slack="0"/>
<pin id="852" dir="0" index="4" bw="1" slack="0"/>
<pin id="853" dir="0" index="5" bw="2" slack="10"/>
<pin id="854" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag18_3/12 "/>
</bind>
</comp>

<comp id="860" class="1004" name="weight_regfile_1_1_3_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="0"/>
<pin id="862" dir="0" index="1" bw="8" slack="0"/>
<pin id="863" dir="0" index="2" bw="8" slack="0"/>
<pin id="864" dir="0" index="3" bw="8" slack="0"/>
<pin id="865" dir="0" index="4" bw="8" slack="0"/>
<pin id="866" dir="0" index="5" bw="2" slack="10"/>
<pin id="867" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_1_1_3/12 "/>
</bind>
</comp>

<comp id="873" class="1004" name="write_flag15_3_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="0" index="1" bw="1" slack="0"/>
<pin id="876" dir="0" index="2" bw="1" slack="0"/>
<pin id="877" dir="0" index="3" bw="1" slack="0"/>
<pin id="878" dir="0" index="4" bw="1" slack="0"/>
<pin id="879" dir="0" index="5" bw="2" slack="10"/>
<pin id="880" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag15_3/12 "/>
</bind>
</comp>

<comp id="886" class="1004" name="store_ln47_store_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="0"/>
<pin id="888" dir="0" index="1" bw="1" slack="11"/>
<pin id="889" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="891" class="1004" name="store_ln47_store_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="0"/>
<pin id="893" dir="0" index="1" bw="8" slack="11"/>
<pin id="894" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="896" class="1004" name="store_ln47_store_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="0"/>
<pin id="898" dir="0" index="1" bw="1" slack="11"/>
<pin id="899" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="901" class="1004" name="store_ln47_store_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="8" slack="0"/>
<pin id="903" dir="0" index="1" bw="8" slack="11"/>
<pin id="904" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="906" class="1004" name="store_ln47_store_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="0"/>
<pin id="908" dir="0" index="1" bw="8" slack="11"/>
<pin id="909" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="911" class="1004" name="store_ln47_store_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="1" slack="11"/>
<pin id="914" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="916" class="1004" name="store_ln47_store_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="0"/>
<pin id="918" dir="0" index="1" bw="1" slack="11"/>
<pin id="919" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="921" class="1004" name="store_ln47_store_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="8" slack="0"/>
<pin id="923" dir="0" index="1" bw="8" slack="11"/>
<pin id="924" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="926" class="1004" name="write_flag_1_load_load_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="11"/>
<pin id="928" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag_1_load/12 "/>
</bind>
</comp>

<comp id="929" class="1004" name="write_flag3_1_load_load_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="11"/>
<pin id="931" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag3_1_load/12 "/>
</bind>
</comp>

<comp id="932" class="1004" name="write_flag6_1_load_load_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="11"/>
<pin id="934" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag6_1_load/12 "/>
</bind>
</comp>

<comp id="935" class="1004" name="write_flag9_1_load_load_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="11"/>
<pin id="937" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag9_1_load/12 "/>
</bind>
</comp>

<comp id="938" class="1004" name="write_flag_3_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="0"/>
<pin id="940" dir="0" index="1" bw="1" slack="0"/>
<pin id="941" dir="0" index="2" bw="1" slack="0"/>
<pin id="942" dir="0" index="3" bw="1" slack="0"/>
<pin id="943" dir="0" index="4" bw="1" slack="0"/>
<pin id="944" dir="0" index="5" bw="2" slack="10"/>
<pin id="945" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag_3/12 "/>
</bind>
</comp>

<comp id="951" class="1004" name="weight_regfile_0_0_3_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="0"/>
<pin id="953" dir="0" index="1" bw="8" slack="0"/>
<pin id="954" dir="0" index="2" bw="8" slack="0"/>
<pin id="955" dir="0" index="3" bw="8" slack="0"/>
<pin id="956" dir="0" index="4" bw="8" slack="0"/>
<pin id="957" dir="0" index="5" bw="2" slack="10"/>
<pin id="958" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_0_0_3/12 "/>
</bind>
</comp>

<comp id="964" class="1004" name="write_flag3_3_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="0"/>
<pin id="966" dir="0" index="1" bw="1" slack="0"/>
<pin id="967" dir="0" index="2" bw="1" slack="0"/>
<pin id="968" dir="0" index="3" bw="1" slack="0"/>
<pin id="969" dir="0" index="4" bw="1" slack="0"/>
<pin id="970" dir="0" index="5" bw="2" slack="10"/>
<pin id="971" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag3_3/12 "/>
</bind>
</comp>

<comp id="977" class="1004" name="weight_regfile_0_1_3_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="8" slack="0"/>
<pin id="979" dir="0" index="1" bw="8" slack="0"/>
<pin id="980" dir="0" index="2" bw="8" slack="0"/>
<pin id="981" dir="0" index="3" bw="8" slack="0"/>
<pin id="982" dir="0" index="4" bw="8" slack="0"/>
<pin id="983" dir="0" index="5" bw="2" slack="10"/>
<pin id="984" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_0_1_3/12 "/>
</bind>
</comp>

<comp id="990" class="1004" name="write_flag6_3_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="0"/>
<pin id="992" dir="0" index="1" bw="1" slack="0"/>
<pin id="993" dir="0" index="2" bw="1" slack="0"/>
<pin id="994" dir="0" index="3" bw="1" slack="0"/>
<pin id="995" dir="0" index="4" bw="1" slack="0"/>
<pin id="996" dir="0" index="5" bw="2" slack="10"/>
<pin id="997" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag6_3/12 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="weight_regfile_0_2_3_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="8" slack="0"/>
<pin id="1005" dir="0" index="1" bw="8" slack="0"/>
<pin id="1006" dir="0" index="2" bw="8" slack="0"/>
<pin id="1007" dir="0" index="3" bw="8" slack="0"/>
<pin id="1008" dir="0" index="4" bw="8" slack="0"/>
<pin id="1009" dir="0" index="5" bw="2" slack="10"/>
<pin id="1010" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_0_2_3/12 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="write_flag9_3_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="0"/>
<pin id="1018" dir="0" index="1" bw="1" slack="0"/>
<pin id="1019" dir="0" index="2" bw="1" slack="0"/>
<pin id="1020" dir="0" index="3" bw="1" slack="0"/>
<pin id="1021" dir="0" index="4" bw="1" slack="0"/>
<pin id="1022" dir="0" index="5" bw="2" slack="10"/>
<pin id="1023" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag9_3/12 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="weight_regfile_0_3_3_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="8" slack="0"/>
<pin id="1031" dir="0" index="1" bw="8" slack="0"/>
<pin id="1032" dir="0" index="2" bw="8" slack="0"/>
<pin id="1033" dir="0" index="3" bw="8" slack="0"/>
<pin id="1034" dir="0" index="4" bw="8" slack="0"/>
<pin id="1035" dir="0" index="5" bw="2" slack="10"/>
<pin id="1036" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_0_3_3/12 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="store_ln47_store_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="0"/>
<pin id="1044" dir="0" index="1" bw="8" slack="11"/>
<pin id="1045" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="store_ln47_store_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="0"/>
<pin id="1049" dir="0" index="1" bw="1" slack="11"/>
<pin id="1050" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="store_ln47_store_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="8" slack="0"/>
<pin id="1054" dir="0" index="1" bw="8" slack="11"/>
<pin id="1055" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="store_ln47_store_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="0"/>
<pin id="1059" dir="0" index="1" bw="1" slack="11"/>
<pin id="1060" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="store_ln47_store_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="8" slack="0"/>
<pin id="1064" dir="0" index="1" bw="8" slack="11"/>
<pin id="1065" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="store_ln47_store_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="1" slack="0"/>
<pin id="1069" dir="0" index="1" bw="1" slack="11"/>
<pin id="1070" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="store_ln47_store_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="8" slack="0"/>
<pin id="1074" dir="0" index="1" bw="8" slack="11"/>
<pin id="1075" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="store_ln47_store_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="0"/>
<pin id="1079" dir="0" index="1" bw="1" slack="11"/>
<pin id="1080" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="write_flag45_1_load_load_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="11"/>
<pin id="1084" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag45_1_load/12 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="write_flag42_1_load_load_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="11"/>
<pin id="1087" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag42_1_load/12 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="write_flag39_1_load_load_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="11"/>
<pin id="1090" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag39_1_load/12 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="write_flag36_1_load_load_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="11"/>
<pin id="1093" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag36_1_load/12 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="weight_regfile_3_3_3_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="8" slack="0"/>
<pin id="1096" dir="0" index="1" bw="8" slack="0"/>
<pin id="1097" dir="0" index="2" bw="8" slack="0"/>
<pin id="1098" dir="0" index="3" bw="8" slack="0"/>
<pin id="1099" dir="0" index="4" bw="8" slack="0"/>
<pin id="1100" dir="0" index="5" bw="2" slack="10"/>
<pin id="1101" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_3_3_3/12 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="write_flag45_3_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="0"/>
<pin id="1109" dir="0" index="1" bw="1" slack="0"/>
<pin id="1110" dir="0" index="2" bw="1" slack="0"/>
<pin id="1111" dir="0" index="3" bw="1" slack="0"/>
<pin id="1112" dir="0" index="4" bw="1" slack="0"/>
<pin id="1113" dir="0" index="5" bw="2" slack="10"/>
<pin id="1114" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag45_3/12 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="weight_regfile_3_2_3_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="8" slack="0"/>
<pin id="1122" dir="0" index="1" bw="8" slack="0"/>
<pin id="1123" dir="0" index="2" bw="8" slack="0"/>
<pin id="1124" dir="0" index="3" bw="8" slack="0"/>
<pin id="1125" dir="0" index="4" bw="8" slack="0"/>
<pin id="1126" dir="0" index="5" bw="2" slack="10"/>
<pin id="1127" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_3_2_3/12 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="write_flag42_3_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="1" slack="0"/>
<pin id="1135" dir="0" index="1" bw="1" slack="0"/>
<pin id="1136" dir="0" index="2" bw="1" slack="0"/>
<pin id="1137" dir="0" index="3" bw="1" slack="0"/>
<pin id="1138" dir="0" index="4" bw="1" slack="0"/>
<pin id="1139" dir="0" index="5" bw="2" slack="10"/>
<pin id="1140" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag42_3/12 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="weight_regfile_3_1_3_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="8" slack="0"/>
<pin id="1148" dir="0" index="1" bw="8" slack="0"/>
<pin id="1149" dir="0" index="2" bw="8" slack="0"/>
<pin id="1150" dir="0" index="3" bw="8" slack="0"/>
<pin id="1151" dir="0" index="4" bw="8" slack="0"/>
<pin id="1152" dir="0" index="5" bw="2" slack="10"/>
<pin id="1153" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_3_1_3/12 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="write_flag39_3_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="1" slack="0"/>
<pin id="1161" dir="0" index="1" bw="1" slack="0"/>
<pin id="1162" dir="0" index="2" bw="1" slack="0"/>
<pin id="1163" dir="0" index="3" bw="1" slack="0"/>
<pin id="1164" dir="0" index="4" bw="1" slack="0"/>
<pin id="1165" dir="0" index="5" bw="2" slack="10"/>
<pin id="1166" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag39_3/12 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="weight_regfile_3_0_3_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="8" slack="0"/>
<pin id="1174" dir="0" index="1" bw="8" slack="0"/>
<pin id="1175" dir="0" index="2" bw="8" slack="0"/>
<pin id="1176" dir="0" index="3" bw="8" slack="0"/>
<pin id="1177" dir="0" index="4" bw="8" slack="0"/>
<pin id="1178" dir="0" index="5" bw="2" slack="10"/>
<pin id="1179" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="weight_regfile_3_0_3/12 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="write_flag36_3_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="1" slack="0"/>
<pin id="1187" dir="0" index="1" bw="1" slack="0"/>
<pin id="1188" dir="0" index="2" bw="1" slack="0"/>
<pin id="1189" dir="0" index="3" bw="1" slack="0"/>
<pin id="1190" dir="0" index="4" bw="1" slack="0"/>
<pin id="1191" dir="0" index="5" bw="2" slack="10"/>
<pin id="1192" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="write_flag36_3/12 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="store_ln47_store_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="0"/>
<pin id="1200" dir="0" index="1" bw="1" slack="11"/>
<pin id="1201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="store_ln47_store_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="8" slack="0"/>
<pin id="1205" dir="0" index="1" bw="8" slack="11"/>
<pin id="1206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="store_ln47_store_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="1" slack="0"/>
<pin id="1210" dir="0" index="1" bw="1" slack="11"/>
<pin id="1211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="store_ln47_store_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="8" slack="0"/>
<pin id="1215" dir="0" index="1" bw="8" slack="11"/>
<pin id="1216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="store_ln47_store_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="1" slack="0"/>
<pin id="1220" dir="0" index="1" bw="1" slack="11"/>
<pin id="1221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="store_ln47_store_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="8" slack="0"/>
<pin id="1225" dir="0" index="1" bw="8" slack="11"/>
<pin id="1226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="store_ln47_store_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="1" slack="0"/>
<pin id="1230" dir="0" index="1" bw="1" slack="11"/>
<pin id="1231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="store_ln47_store_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="8" slack="0"/>
<pin id="1235" dir="0" index="1" bw="8" slack="11"/>
<pin id="1236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/12 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="mrv_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="128" slack="0"/>
<pin id="1240" dir="0" index="1" bw="8" slack="0"/>
<pin id="1241" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/13 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="mrv_1_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="128" slack="0"/>
<pin id="1246" dir="0" index="1" bw="8" slack="0"/>
<pin id="1247" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/13 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="mrv_2_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="128" slack="0"/>
<pin id="1252" dir="0" index="1" bw="8" slack="0"/>
<pin id="1253" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/13 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="mrv_3_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="128" slack="0"/>
<pin id="1258" dir="0" index="1" bw="8" slack="0"/>
<pin id="1259" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/13 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="mrv_4_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="128" slack="0"/>
<pin id="1264" dir="0" index="1" bw="8" slack="0"/>
<pin id="1265" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/13 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="mrv_5_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="128" slack="0"/>
<pin id="1270" dir="0" index="1" bw="8" slack="0"/>
<pin id="1271" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/13 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="mrv_6_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="128" slack="0"/>
<pin id="1276" dir="0" index="1" bw="8" slack="0"/>
<pin id="1277" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/13 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="mrv_7_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="128" slack="0"/>
<pin id="1282" dir="0" index="1" bw="8" slack="0"/>
<pin id="1283" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/13 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="mrv_8_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="128" slack="0"/>
<pin id="1288" dir="0" index="1" bw="8" slack="0"/>
<pin id="1289" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/13 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="mrv_9_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="128" slack="0"/>
<pin id="1294" dir="0" index="1" bw="8" slack="0"/>
<pin id="1295" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/13 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="mrv_s_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="128" slack="0"/>
<pin id="1300" dir="0" index="1" bw="8" slack="0"/>
<pin id="1301" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/13 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="mrv_10_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="128" slack="0"/>
<pin id="1306" dir="0" index="1" bw="8" slack="0"/>
<pin id="1307" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/13 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="mrv_11_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="128" slack="0"/>
<pin id="1312" dir="0" index="1" bw="8" slack="0"/>
<pin id="1313" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/13 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="mrv_12_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="128" slack="0"/>
<pin id="1318" dir="0" index="1" bw="8" slack="0"/>
<pin id="1319" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/13 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="mrv_13_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="128" slack="0"/>
<pin id="1324" dir="0" index="1" bw="8" slack="0"/>
<pin id="1325" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/13 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="mrv_14_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="128" slack="0"/>
<pin id="1330" dir="0" index="1" bw="8" slack="0"/>
<pin id="1331" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_14/13 "/>
</bind>
</comp>

<comp id="1334" class="1007" name="grp_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="11" slack="0"/>
<pin id="1336" dir="0" index="1" bw="11" slack="1"/>
<pin id="1337" dir="0" index="2" bw="11" slack="0"/>
<pin id="1338" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln40/2 add_ln49/4 "/>
</bind>
</comp>

<comp id="1341" class="1007" name="grp_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="11" slack="4"/>
<pin id="1343" dir="0" index="1" bw="11" slack="0"/>
<pin id="1344" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln49/5 "/>
</bind>
</comp>

<comp id="1346" class="1007" name="grp_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="11" slack="7"/>
<pin id="1348" dir="0" index="1" bw="11" slack="0"/>
<pin id="1349" dir="0" index="2" bw="11" slack="2147483647"/>
<pin id="1350" dir="0" index="3" bw="11" slack="2147483647"/>
<pin id="1351" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln49_1/8 mul_ln49_1/8 add_ln49_2/10 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="weight_regfile_3_3_1_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="8" slack="2"/>
<pin id="1357" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_3_3_1 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="write_flag_1_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="1" slack="0"/>
<pin id="1363" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag_1 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="write_flag45_1_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="1" slack="0"/>
<pin id="1370" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag45_1 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="weight_regfile_3_2_1_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="8" slack="2"/>
<pin id="1377" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_3_2_1 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="weight_regfile_0_0_1_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="8" slack="2"/>
<pin id="1383" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_0_0_1 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="write_flag42_1_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="1" slack="0"/>
<pin id="1389" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag42_1 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="weight_regfile_3_1_1_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="8" slack="2"/>
<pin id="1396" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_3_1_1 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="write_flag3_1_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="1" slack="0"/>
<pin id="1402" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag3_1 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="write_flag39_1_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="1" slack="0"/>
<pin id="1409" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag39_1 "/>
</bind>
</comp>

<comp id="1414" class="1005" name="weight_regfile_3_0_1_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="8" slack="2"/>
<pin id="1416" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_3_0_1 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="weight_regfile_0_1_1_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="8" slack="2"/>
<pin id="1422" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_0_1_1 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="write_flag36_1_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="1" slack="0"/>
<pin id="1428" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag36_1 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="weight_regfile_2_3_1_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="8" slack="2"/>
<pin id="1435" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_2_3_1 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="write_flag6_1_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="1" slack="0"/>
<pin id="1441" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag6_1 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="write_flag33_1_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="1" slack="0"/>
<pin id="1448" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag33_1 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="weight_regfile_2_2_1_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="8" slack="2"/>
<pin id="1455" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_2_2_1 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="weight_regfile_0_2_1_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="8" slack="2"/>
<pin id="1461" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_0_2_1 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="write_flag30_1_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="1" slack="0"/>
<pin id="1467" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag30_1 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="weight_regfile_2_1_1_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="8" slack="2"/>
<pin id="1474" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_2_1_1 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="write_flag9_1_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="1" slack="0"/>
<pin id="1480" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag9_1 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="write_flag27_1_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="1" slack="0"/>
<pin id="1487" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag27_1 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="weight_regfile_2_0_1_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="8" slack="2"/>
<pin id="1494" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_2_0_1 "/>
</bind>
</comp>

<comp id="1498" class="1005" name="weight_regfile_0_3_1_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="8" slack="2"/>
<pin id="1500" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_0_3_1 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="write_flag24_1_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="1" slack="0"/>
<pin id="1506" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag24_1 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="weight_regfile_1_3_1_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="8" slack="2"/>
<pin id="1513" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_1_3_1 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="write_flag12_1_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="1" slack="0"/>
<pin id="1519" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag12_1 "/>
</bind>
</comp>

<comp id="1524" class="1005" name="write_flag21_1_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="1" slack="0"/>
<pin id="1526" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag21_1 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="weight_regfile_1_2_1_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="8" slack="2"/>
<pin id="1533" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_1_2_1 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="weight_regfile_1_0_1_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="8" slack="2"/>
<pin id="1539" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_1_0_1 "/>
</bind>
</comp>

<comp id="1543" class="1005" name="write_flag18_1_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="1" slack="0"/>
<pin id="1545" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag18_1 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="weight_regfile_1_1_1_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="8" slack="2"/>
<pin id="1552" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_regfile_1_1_1 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="write_flag15_1_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="1" slack="0"/>
<pin id="1558" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag15_1 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="ko_1_read_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="9" slack="1"/>
<pin id="1565" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ko_1_read "/>
</bind>
</comp>

<comp id="1569" class="1005" name="co_2_read_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="9" slack="3"/>
<pin id="1571" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="co_2_read "/>
</bind>
</comp>

<comp id="1574" class="1005" name="r_read_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="11" slack="7"/>
<pin id="1576" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="r_read "/>
</bind>
</comp>

<comp id="1579" class="1005" name="s_read_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="11" slack="9"/>
<pin id="1581" dir="1" index="1" bw="11" slack="9"/>
</pin_list>
<bind>
<opset="s_read "/>
</bind>
</comp>

<comp id="1584" class="1005" name="C_assign_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="11" slack="1"/>
<pin id="1586" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="C_assign "/>
</bind>
</comp>

<comp id="1589" class="1005" name="RS_assign_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="11" slack="4"/>
<pin id="1591" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="RS_assign "/>
</bind>
</comp>

<comp id="1595" class="1005" name="icmp_ln40_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="1" slack="1"/>
<pin id="1597" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="add_ln40_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="5" slack="0"/>
<pin id="1601" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="1604" class="1005" name="select_ln40_1_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="2" slack="10"/>
<pin id="1606" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln40_1 "/>
</bind>
</comp>

<comp id="1608" class="1005" name="select_ln40_2_reg_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="11" slack="1"/>
<pin id="1610" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln40_2 "/>
</bind>
</comp>

<comp id="1613" class="1005" name="select_ln40_3_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="3" slack="0"/>
<pin id="1615" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln40_3 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="trunc_ln46_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="2" slack="2"/>
<pin id="1620" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln46 "/>
</bind>
</comp>

<comp id="1655" class="1005" name="add_ln42_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="3" slack="0"/>
<pin id="1657" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln42 "/>
</bind>
</comp>

<comp id="1660" class="1005" name="tmp_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="11" slack="1"/>
<pin id="1662" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1665" class="1005" name="add_ln49_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="11" slack="1"/>
<pin id="1667" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49 "/>
</bind>
</comp>

<comp id="1670" class="1005" name="trunc_ln47_reg_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="2" slack="1"/>
<pin id="1672" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln47 "/>
</bind>
</comp>

<comp id="1675" class="1005" name="weight_l2_0_addr_reg_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="9" slack="1"/>
<pin id="1677" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_0_addr "/>
</bind>
</comp>

<comp id="1680" class="1005" name="weight_l2_1_addr_reg_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="9" slack="1"/>
<pin id="1682" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_1_addr "/>
</bind>
</comp>

<comp id="1685" class="1005" name="weight_l2_2_addr_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="9" slack="1"/>
<pin id="1687" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_2_addr "/>
</bind>
</comp>

<comp id="1690" class="1005" name="weight_l2_3_addr_reg_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="9" slack="1"/>
<pin id="1692" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weight_l2_3_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="22" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="22" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="22" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="22" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="22" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="38" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="38" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="6" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="40" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="8" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="40" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="10" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="42" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="12" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="226" pin="2"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="40" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="0" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="40" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="2" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="14" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="70" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="270" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="16" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="70" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="283" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="18" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="70" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="296" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="314"><net_src comp="20" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="70" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="309" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="46" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="48" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="48" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="407"><net_src comp="44" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="44" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="44" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="44" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="44" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="44" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="44" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="44" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="44" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="44" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="457"><net_src comp="44" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="44" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="467"><net_src comp="44" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="472"><net_src comp="44" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="477"><net_src comp="44" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="482"><net_src comp="44" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="337" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="492"><net_src comp="50" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="483" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="498"><net_src comp="326" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="52" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="54" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="326" pin="4"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="348" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="56" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="48" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="348" pin="4"/><net_sink comp="512" pin=2"/></net>

<net id="524"><net_src comp="58" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="337" pin="4"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="506" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="526" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="483" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="543"><net_src comp="50" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="526" pin="1"/><net_sink comp="538" pin=2"/></net>

<net id="550"><net_src comp="506" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="538" pin="3"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="487" pin="3"/><net_sink comp="545" pin=2"/></net>

<net id="558"><net_src comp="506" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="520" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="337" pin="4"/><net_sink comp="553" pin=2"/></net>

<net id="564"><net_src comp="512" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="512" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="58" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="576"><net_src comp="50" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="586"><net_src comp="66" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="32" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="588"><net_src comp="68" pin="0"/><net_sink comp="580" pin=3"/></net>

<net id="592"><net_src comp="580" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="595"><net_src comp="589" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="596"><net_src comp="589" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="608"><net_src comp="88" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="609"><net_src comp="277" pin="3"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="290" pin="3"/><net_sink comp="600" pin=2"/></net>

<net id="611"><net_src comp="303" pin="3"/><net_sink comp="600" pin=3"/></net>

<net id="612"><net_src comp="316" pin="3"/><net_sink comp="600" pin=4"/></net>

<net id="613"><net_src comp="597" pin="1"/><net_sink comp="600" pin=5"/></net>

<net id="634"><net_src comp="90" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="635"><net_src comp="355" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="355" pin="1"/><net_sink comp="626" pin=2"/></net>

<net id="637"><net_src comp="355" pin="1"/><net_sink comp="626" pin=3"/></net>

<net id="638"><net_src comp="600" pin="6"/><net_sink comp="626" pin=4"/></net>

<net id="647"><net_src comp="92" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="648"><net_src comp="614" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="614" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="650"><net_src comp="614" pin="1"/><net_sink comp="639" pin=3"/></net>

<net id="651"><net_src comp="94" pin="0"/><net_sink comp="639" pin=4"/></net>

<net id="660"><net_src comp="90" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="661"><net_src comp="358" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="358" pin="1"/><net_sink comp="652" pin=2"/></net>

<net id="663"><net_src comp="600" pin="6"/><net_sink comp="652" pin=3"/></net>

<net id="664"><net_src comp="358" pin="1"/><net_sink comp="652" pin=4"/></net>

<net id="673"><net_src comp="92" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="674"><net_src comp="617" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="617" pin="1"/><net_sink comp="665" pin=2"/></net>

<net id="676"><net_src comp="94" pin="0"/><net_sink comp="665" pin=3"/></net>

<net id="677"><net_src comp="617" pin="1"/><net_sink comp="665" pin=4"/></net>

<net id="686"><net_src comp="90" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="687"><net_src comp="361" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="600" pin="6"/><net_sink comp="678" pin=2"/></net>

<net id="689"><net_src comp="361" pin="1"/><net_sink comp="678" pin=3"/></net>

<net id="690"><net_src comp="361" pin="1"/><net_sink comp="678" pin=4"/></net>

<net id="699"><net_src comp="92" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="700"><net_src comp="620" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="94" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="702"><net_src comp="620" pin="1"/><net_sink comp="691" pin=3"/></net>

<net id="703"><net_src comp="620" pin="1"/><net_sink comp="691" pin=4"/></net>

<net id="712"><net_src comp="90" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="713"><net_src comp="600" pin="6"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="364" pin="1"/><net_sink comp="704" pin=2"/></net>

<net id="715"><net_src comp="364" pin="1"/><net_sink comp="704" pin=3"/></net>

<net id="716"><net_src comp="364" pin="1"/><net_sink comp="704" pin=4"/></net>

<net id="725"><net_src comp="92" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="726"><net_src comp="94" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="623" pin="1"/><net_sink comp="717" pin=2"/></net>

<net id="728"><net_src comp="623" pin="1"/><net_sink comp="717" pin=3"/></net>

<net id="729"><net_src comp="623" pin="1"/><net_sink comp="717" pin=4"/></net>

<net id="734"><net_src comp="717" pin="6"/><net_sink comp="730" pin=0"/></net>

<net id="739"><net_src comp="704" pin="6"/><net_sink comp="735" pin=0"/></net>

<net id="744"><net_src comp="691" pin="6"/><net_sink comp="740" pin=0"/></net>

<net id="749"><net_src comp="678" pin="6"/><net_sink comp="745" pin=0"/></net>

<net id="754"><net_src comp="665" pin="6"/><net_sink comp="750" pin=0"/></net>

<net id="759"><net_src comp="652" pin="6"/><net_sink comp="755" pin=0"/></net>

<net id="764"><net_src comp="639" pin="6"/><net_sink comp="760" pin=0"/></net>

<net id="769"><net_src comp="626" pin="6"/><net_sink comp="765" pin=0"/></net>

<net id="790"><net_src comp="90" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="791"><net_src comp="367" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="367" pin="1"/><net_sink comp="782" pin=2"/></net>

<net id="793"><net_src comp="367" pin="1"/><net_sink comp="782" pin=3"/></net>

<net id="794"><net_src comp="600" pin="6"/><net_sink comp="782" pin=4"/></net>

<net id="803"><net_src comp="92" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="804"><net_src comp="94" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="770" pin="1"/><net_sink comp="795" pin=2"/></net>

<net id="806"><net_src comp="770" pin="1"/><net_sink comp="795" pin=3"/></net>

<net id="807"><net_src comp="770" pin="1"/><net_sink comp="795" pin=4"/></net>

<net id="816"><net_src comp="92" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="817"><net_src comp="773" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="773" pin="1"/><net_sink comp="808" pin=2"/></net>

<net id="819"><net_src comp="773" pin="1"/><net_sink comp="808" pin=3"/></net>

<net id="820"><net_src comp="94" pin="0"/><net_sink comp="808" pin=4"/></net>

<net id="829"><net_src comp="90" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="830"><net_src comp="370" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="831"><net_src comp="370" pin="1"/><net_sink comp="821" pin=2"/></net>

<net id="832"><net_src comp="600" pin="6"/><net_sink comp="821" pin=3"/></net>

<net id="833"><net_src comp="370" pin="1"/><net_sink comp="821" pin=4"/></net>

<net id="842"><net_src comp="90" pin="0"/><net_sink comp="834" pin=0"/></net>

<net id="843"><net_src comp="600" pin="6"/><net_sink comp="834" pin=1"/></net>

<net id="844"><net_src comp="373" pin="1"/><net_sink comp="834" pin=2"/></net>

<net id="845"><net_src comp="373" pin="1"/><net_sink comp="834" pin=3"/></net>

<net id="846"><net_src comp="373" pin="1"/><net_sink comp="834" pin=4"/></net>

<net id="855"><net_src comp="92" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="856"><net_src comp="776" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="857"><net_src comp="776" pin="1"/><net_sink comp="847" pin=2"/></net>

<net id="858"><net_src comp="94" pin="0"/><net_sink comp="847" pin=3"/></net>

<net id="859"><net_src comp="776" pin="1"/><net_sink comp="847" pin=4"/></net>

<net id="868"><net_src comp="90" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="869"><net_src comp="376" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="870"><net_src comp="600" pin="6"/><net_sink comp="860" pin=2"/></net>

<net id="871"><net_src comp="376" pin="1"/><net_sink comp="860" pin=3"/></net>

<net id="872"><net_src comp="376" pin="1"/><net_sink comp="860" pin=4"/></net>

<net id="881"><net_src comp="92" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="882"><net_src comp="779" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="883"><net_src comp="94" pin="0"/><net_sink comp="873" pin=2"/></net>

<net id="884"><net_src comp="779" pin="1"/><net_sink comp="873" pin=3"/></net>

<net id="885"><net_src comp="779" pin="1"/><net_sink comp="873" pin=4"/></net>

<net id="890"><net_src comp="873" pin="6"/><net_sink comp="886" pin=0"/></net>

<net id="895"><net_src comp="860" pin="6"/><net_sink comp="891" pin=0"/></net>

<net id="900"><net_src comp="847" pin="6"/><net_sink comp="896" pin=0"/></net>

<net id="905"><net_src comp="834" pin="6"/><net_sink comp="901" pin=0"/></net>

<net id="910"><net_src comp="821" pin="6"/><net_sink comp="906" pin=0"/></net>

<net id="915"><net_src comp="808" pin="6"/><net_sink comp="911" pin=0"/></net>

<net id="920"><net_src comp="795" pin="6"/><net_sink comp="916" pin=0"/></net>

<net id="925"><net_src comp="782" pin="6"/><net_sink comp="921" pin=0"/></net>

<net id="946"><net_src comp="92" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="947"><net_src comp="94" pin="0"/><net_sink comp="938" pin=1"/></net>

<net id="948"><net_src comp="926" pin="1"/><net_sink comp="938" pin=2"/></net>

<net id="949"><net_src comp="926" pin="1"/><net_sink comp="938" pin=3"/></net>

<net id="950"><net_src comp="926" pin="1"/><net_sink comp="938" pin=4"/></net>

<net id="959"><net_src comp="90" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="960"><net_src comp="600" pin="6"/><net_sink comp="951" pin=1"/></net>

<net id="961"><net_src comp="379" pin="1"/><net_sink comp="951" pin=2"/></net>

<net id="962"><net_src comp="379" pin="1"/><net_sink comp="951" pin=3"/></net>

<net id="963"><net_src comp="379" pin="1"/><net_sink comp="951" pin=4"/></net>

<net id="972"><net_src comp="92" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="973"><net_src comp="929" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="974"><net_src comp="94" pin="0"/><net_sink comp="964" pin=2"/></net>

<net id="975"><net_src comp="929" pin="1"/><net_sink comp="964" pin=3"/></net>

<net id="976"><net_src comp="929" pin="1"/><net_sink comp="964" pin=4"/></net>

<net id="985"><net_src comp="90" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="986"><net_src comp="382" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="987"><net_src comp="600" pin="6"/><net_sink comp="977" pin=2"/></net>

<net id="988"><net_src comp="382" pin="1"/><net_sink comp="977" pin=3"/></net>

<net id="989"><net_src comp="382" pin="1"/><net_sink comp="977" pin=4"/></net>

<net id="998"><net_src comp="92" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="999"><net_src comp="932" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1000"><net_src comp="932" pin="1"/><net_sink comp="990" pin=2"/></net>

<net id="1001"><net_src comp="94" pin="0"/><net_sink comp="990" pin=3"/></net>

<net id="1002"><net_src comp="932" pin="1"/><net_sink comp="990" pin=4"/></net>

<net id="1011"><net_src comp="90" pin="0"/><net_sink comp="1003" pin=0"/></net>

<net id="1012"><net_src comp="385" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1013"><net_src comp="385" pin="1"/><net_sink comp="1003" pin=2"/></net>

<net id="1014"><net_src comp="600" pin="6"/><net_sink comp="1003" pin=3"/></net>

<net id="1015"><net_src comp="385" pin="1"/><net_sink comp="1003" pin=4"/></net>

<net id="1024"><net_src comp="92" pin="0"/><net_sink comp="1016" pin=0"/></net>

<net id="1025"><net_src comp="935" pin="1"/><net_sink comp="1016" pin=1"/></net>

<net id="1026"><net_src comp="935" pin="1"/><net_sink comp="1016" pin=2"/></net>

<net id="1027"><net_src comp="935" pin="1"/><net_sink comp="1016" pin=3"/></net>

<net id="1028"><net_src comp="94" pin="0"/><net_sink comp="1016" pin=4"/></net>

<net id="1037"><net_src comp="90" pin="0"/><net_sink comp="1029" pin=0"/></net>

<net id="1038"><net_src comp="388" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1039"><net_src comp="388" pin="1"/><net_sink comp="1029" pin=2"/></net>

<net id="1040"><net_src comp="388" pin="1"/><net_sink comp="1029" pin=3"/></net>

<net id="1041"><net_src comp="600" pin="6"/><net_sink comp="1029" pin=4"/></net>

<net id="1046"><net_src comp="1029" pin="6"/><net_sink comp="1042" pin=0"/></net>

<net id="1051"><net_src comp="1016" pin="6"/><net_sink comp="1047" pin=0"/></net>

<net id="1056"><net_src comp="1003" pin="6"/><net_sink comp="1052" pin=0"/></net>

<net id="1061"><net_src comp="990" pin="6"/><net_sink comp="1057" pin=0"/></net>

<net id="1066"><net_src comp="977" pin="6"/><net_sink comp="1062" pin=0"/></net>

<net id="1071"><net_src comp="964" pin="6"/><net_sink comp="1067" pin=0"/></net>

<net id="1076"><net_src comp="951" pin="6"/><net_sink comp="1072" pin=0"/></net>

<net id="1081"><net_src comp="938" pin="6"/><net_sink comp="1077" pin=0"/></net>

<net id="1102"><net_src comp="90" pin="0"/><net_sink comp="1094" pin=0"/></net>

<net id="1103"><net_src comp="391" pin="1"/><net_sink comp="1094" pin=1"/></net>

<net id="1104"><net_src comp="391" pin="1"/><net_sink comp="1094" pin=2"/></net>

<net id="1105"><net_src comp="391" pin="1"/><net_sink comp="1094" pin=3"/></net>

<net id="1106"><net_src comp="600" pin="6"/><net_sink comp="1094" pin=4"/></net>

<net id="1115"><net_src comp="92" pin="0"/><net_sink comp="1107" pin=0"/></net>

<net id="1116"><net_src comp="1082" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1117"><net_src comp="1082" pin="1"/><net_sink comp="1107" pin=2"/></net>

<net id="1118"><net_src comp="1082" pin="1"/><net_sink comp="1107" pin=3"/></net>

<net id="1119"><net_src comp="94" pin="0"/><net_sink comp="1107" pin=4"/></net>

<net id="1128"><net_src comp="90" pin="0"/><net_sink comp="1120" pin=0"/></net>

<net id="1129"><net_src comp="394" pin="1"/><net_sink comp="1120" pin=1"/></net>

<net id="1130"><net_src comp="394" pin="1"/><net_sink comp="1120" pin=2"/></net>

<net id="1131"><net_src comp="600" pin="6"/><net_sink comp="1120" pin=3"/></net>

<net id="1132"><net_src comp="394" pin="1"/><net_sink comp="1120" pin=4"/></net>

<net id="1141"><net_src comp="92" pin="0"/><net_sink comp="1133" pin=0"/></net>

<net id="1142"><net_src comp="1085" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="1143"><net_src comp="1085" pin="1"/><net_sink comp="1133" pin=2"/></net>

<net id="1144"><net_src comp="94" pin="0"/><net_sink comp="1133" pin=3"/></net>

<net id="1145"><net_src comp="1085" pin="1"/><net_sink comp="1133" pin=4"/></net>

<net id="1154"><net_src comp="90" pin="0"/><net_sink comp="1146" pin=0"/></net>

<net id="1155"><net_src comp="397" pin="1"/><net_sink comp="1146" pin=1"/></net>

<net id="1156"><net_src comp="600" pin="6"/><net_sink comp="1146" pin=2"/></net>

<net id="1157"><net_src comp="397" pin="1"/><net_sink comp="1146" pin=3"/></net>

<net id="1158"><net_src comp="397" pin="1"/><net_sink comp="1146" pin=4"/></net>

<net id="1167"><net_src comp="92" pin="0"/><net_sink comp="1159" pin=0"/></net>

<net id="1168"><net_src comp="1088" pin="1"/><net_sink comp="1159" pin=1"/></net>

<net id="1169"><net_src comp="94" pin="0"/><net_sink comp="1159" pin=2"/></net>

<net id="1170"><net_src comp="1088" pin="1"/><net_sink comp="1159" pin=3"/></net>

<net id="1171"><net_src comp="1088" pin="1"/><net_sink comp="1159" pin=4"/></net>

<net id="1180"><net_src comp="90" pin="0"/><net_sink comp="1172" pin=0"/></net>

<net id="1181"><net_src comp="600" pin="6"/><net_sink comp="1172" pin=1"/></net>

<net id="1182"><net_src comp="400" pin="1"/><net_sink comp="1172" pin=2"/></net>

<net id="1183"><net_src comp="400" pin="1"/><net_sink comp="1172" pin=3"/></net>

<net id="1184"><net_src comp="400" pin="1"/><net_sink comp="1172" pin=4"/></net>

<net id="1193"><net_src comp="92" pin="0"/><net_sink comp="1185" pin=0"/></net>

<net id="1194"><net_src comp="94" pin="0"/><net_sink comp="1185" pin=1"/></net>

<net id="1195"><net_src comp="1091" pin="1"/><net_sink comp="1185" pin=2"/></net>

<net id="1196"><net_src comp="1091" pin="1"/><net_sink comp="1185" pin=3"/></net>

<net id="1197"><net_src comp="1091" pin="1"/><net_sink comp="1185" pin=4"/></net>

<net id="1202"><net_src comp="1185" pin="6"/><net_sink comp="1198" pin=0"/></net>

<net id="1207"><net_src comp="1172" pin="6"/><net_sink comp="1203" pin=0"/></net>

<net id="1212"><net_src comp="1159" pin="6"/><net_sink comp="1208" pin=0"/></net>

<net id="1217"><net_src comp="1146" pin="6"/><net_sink comp="1213" pin=0"/></net>

<net id="1222"><net_src comp="1133" pin="6"/><net_sink comp="1218" pin=0"/></net>

<net id="1227"><net_src comp="1120" pin="6"/><net_sink comp="1223" pin=0"/></net>

<net id="1232"><net_src comp="1107" pin="6"/><net_sink comp="1228" pin=0"/></net>

<net id="1237"><net_src comp="1094" pin="6"/><net_sink comp="1233" pin=0"/></net>

<net id="1242"><net_src comp="96" pin="0"/><net_sink comp="1238" pin=0"/></net>

<net id="1243"><net_src comp="379" pin="1"/><net_sink comp="1238" pin=1"/></net>

<net id="1248"><net_src comp="1238" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1249"><net_src comp="382" pin="1"/><net_sink comp="1244" pin=1"/></net>

<net id="1254"><net_src comp="1244" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1255"><net_src comp="385" pin="1"/><net_sink comp="1250" pin=1"/></net>

<net id="1260"><net_src comp="1250" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1261"><net_src comp="388" pin="1"/><net_sink comp="1256" pin=1"/></net>

<net id="1266"><net_src comp="1256" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1267"><net_src comp="373" pin="1"/><net_sink comp="1262" pin=1"/></net>

<net id="1272"><net_src comp="1262" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1273"><net_src comp="376" pin="1"/><net_sink comp="1268" pin=1"/></net>

<net id="1278"><net_src comp="1268" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1279"><net_src comp="370" pin="1"/><net_sink comp="1274" pin=1"/></net>

<net id="1284"><net_src comp="1274" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1285"><net_src comp="367" pin="1"/><net_sink comp="1280" pin=1"/></net>

<net id="1290"><net_src comp="1280" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1291"><net_src comp="364" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="1296"><net_src comp="1286" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1297"><net_src comp="361" pin="1"/><net_sink comp="1292" pin=1"/></net>

<net id="1302"><net_src comp="1292" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1303"><net_src comp="358" pin="1"/><net_sink comp="1298" pin=1"/></net>

<net id="1308"><net_src comp="1298" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1309"><net_src comp="355" pin="1"/><net_sink comp="1304" pin=1"/></net>

<net id="1314"><net_src comp="1304" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1315"><net_src comp="400" pin="1"/><net_sink comp="1310" pin=1"/></net>

<net id="1320"><net_src comp="1310" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1321"><net_src comp="397" pin="1"/><net_sink comp="1316" pin=1"/></net>

<net id="1326"><net_src comp="1316" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1327"><net_src comp="394" pin="1"/><net_sink comp="1322" pin=1"/></net>

<net id="1332"><net_src comp="1322" pin="2"/><net_sink comp="1328" pin=0"/></net>

<net id="1333"><net_src comp="391" pin="1"/><net_sink comp="1328" pin=1"/></net>

<net id="1339"><net_src comp="545" pin="3"/><net_sink comp="1334" pin=0"/></net>

<net id="1340"><net_src comp="571" pin="3"/><net_sink comp="1334" pin=2"/></net>

<net id="1345"><net_src comp="1334" pin="3"/><net_sink comp="1341" pin=1"/></net>

<net id="1352"><net_src comp="1341" pin="2"/><net_sink comp="1346" pin=1"/></net>

<net id="1353"><net_src comp="1346" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="1354"><net_src comp="1346" pin="4"/><net_sink comp="580" pin=1"/></net>

<net id="1358"><net_src comp="98" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="1360"><net_src comp="1355" pin="1"/><net_sink comp="1233" pin=1"/></net>

<net id="1364"><net_src comp="102" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="1366"><net_src comp="1361" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1367"><net_src comp="1361" pin="1"/><net_sink comp="1077" pin=1"/></net>

<net id="1371"><net_src comp="106" pin="1"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="1373"><net_src comp="1368" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1374"><net_src comp="1368" pin="1"/><net_sink comp="1228" pin=1"/></net>

<net id="1378"><net_src comp="110" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="1380"><net_src comp="1375" pin="1"/><net_sink comp="1223" pin=1"/></net>

<net id="1384"><net_src comp="114" pin="1"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1386"><net_src comp="1381" pin="1"/><net_sink comp="1072" pin=1"/></net>

<net id="1390"><net_src comp="118" pin="1"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="1392"><net_src comp="1387" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1393"><net_src comp="1387" pin="1"/><net_sink comp="1218" pin=1"/></net>

<net id="1397"><net_src comp="122" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="1399"><net_src comp="1394" pin="1"/><net_sink comp="1213" pin=1"/></net>

<net id="1403"><net_src comp="126" pin="1"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="1405"><net_src comp="1400" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1406"><net_src comp="1400" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1410"><net_src comp="130" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="1412"><net_src comp="1407" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1413"><net_src comp="1407" pin="1"/><net_sink comp="1208" pin=1"/></net>

<net id="1417"><net_src comp="134" pin="1"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1419"><net_src comp="1414" pin="1"/><net_sink comp="1203" pin=1"/></net>

<net id="1423"><net_src comp="138" pin="1"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1425"><net_src comp="1420" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1429"><net_src comp="142" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="1431"><net_src comp="1426" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1432"><net_src comp="1426" pin="1"/><net_sink comp="1198" pin=1"/></net>

<net id="1436"><net_src comp="146" pin="1"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="1438"><net_src comp="1433" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="1442"><net_src comp="150" pin="1"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="1444"><net_src comp="1439" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="1445"><net_src comp="1439" pin="1"/><net_sink comp="1057" pin=1"/></net>

<net id="1449"><net_src comp="154" pin="1"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="1451"><net_src comp="1446" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1452"><net_src comp="1446" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="1456"><net_src comp="158" pin="1"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="1458"><net_src comp="1453" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="1462"><net_src comp="162" pin="1"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="1464"><net_src comp="1459" pin="1"/><net_sink comp="1052" pin=1"/></net>

<net id="1468"><net_src comp="166" pin="1"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="1470"><net_src comp="1465" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1471"><net_src comp="1465" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="1475"><net_src comp="170" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="1477"><net_src comp="1472" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="1481"><net_src comp="174" pin="1"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="1483"><net_src comp="1478" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1484"><net_src comp="1478" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1488"><net_src comp="178" pin="1"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="1490"><net_src comp="1485" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="1491"><net_src comp="1485" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="1495"><net_src comp="182" pin="1"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="1497"><net_src comp="1492" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="1501"><net_src comp="186" pin="1"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1503"><net_src comp="1498" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1507"><net_src comp="190" pin="1"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="1509"><net_src comp="1504" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="1510"><net_src comp="1504" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="1514"><net_src comp="194" pin="1"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="1516"><net_src comp="1511" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="1520"><net_src comp="198" pin="1"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="1522"><net_src comp="1517" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1523"><net_src comp="1517" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="1527"><net_src comp="202" pin="1"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="1529"><net_src comp="1524" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1530"><net_src comp="1524" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="1534"><net_src comp="206" pin="1"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1536"><net_src comp="1531" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="1540"><net_src comp="210" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="1542"><net_src comp="1537" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="1546"><net_src comp="214" pin="1"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="1548"><net_src comp="1543" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1549"><net_src comp="1543" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="1553"><net_src comp="218" pin="1"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="1555"><net_src comp="1550" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="1559"><net_src comp="222" pin="1"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="1561"><net_src comp="1556" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1562"><net_src comp="1556" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="1566"><net_src comp="226" pin="2"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="1568"><net_src comp="1563" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="1572"><net_src comp="232" pin="2"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="1577"><net_src comp="238" pin="2"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1582"><net_src comp="244" pin="2"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1587"><net_src comp="258" pin="2"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="1334" pin=1"/></net>

<net id="1592"><net_src comp="264" pin="2"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1594"><net_src comp="1589" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1598"><net_src comp="494" pin="2"/><net_sink comp="1595" pin=0"/></net>

<net id="1602"><net_src comp="500" pin="2"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="1607"><net_src comp="530" pin="3"/><net_sink comp="1604" pin=0"/></net>

<net id="1611"><net_src comp="545" pin="3"/><net_sink comp="1608" pin=0"/></net>

<net id="1612"><net_src comp="1608" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1616"><net_src comp="553" pin="3"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="1621"><net_src comp="561" pin="1"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="571" pin=2"/></net>

<net id="1623"><net_src comp="1618" pin="1"/><net_sink comp="626" pin=5"/></net>

<net id="1624"><net_src comp="1618" pin="1"/><net_sink comp="639" pin=5"/></net>

<net id="1625"><net_src comp="1618" pin="1"/><net_sink comp="652" pin=5"/></net>

<net id="1626"><net_src comp="1618" pin="1"/><net_sink comp="665" pin=5"/></net>

<net id="1627"><net_src comp="1618" pin="1"/><net_sink comp="678" pin=5"/></net>

<net id="1628"><net_src comp="1618" pin="1"/><net_sink comp="691" pin=5"/></net>

<net id="1629"><net_src comp="1618" pin="1"/><net_sink comp="704" pin=5"/></net>

<net id="1630"><net_src comp="1618" pin="1"/><net_sink comp="717" pin=5"/></net>

<net id="1631"><net_src comp="1618" pin="1"/><net_sink comp="782" pin=5"/></net>

<net id="1632"><net_src comp="1618" pin="1"/><net_sink comp="795" pin=5"/></net>

<net id="1633"><net_src comp="1618" pin="1"/><net_sink comp="808" pin=5"/></net>

<net id="1634"><net_src comp="1618" pin="1"/><net_sink comp="821" pin=5"/></net>

<net id="1635"><net_src comp="1618" pin="1"/><net_sink comp="834" pin=5"/></net>

<net id="1636"><net_src comp="1618" pin="1"/><net_sink comp="847" pin=5"/></net>

<net id="1637"><net_src comp="1618" pin="1"/><net_sink comp="860" pin=5"/></net>

<net id="1638"><net_src comp="1618" pin="1"/><net_sink comp="873" pin=5"/></net>

<net id="1639"><net_src comp="1618" pin="1"/><net_sink comp="938" pin=5"/></net>

<net id="1640"><net_src comp="1618" pin="1"/><net_sink comp="951" pin=5"/></net>

<net id="1641"><net_src comp="1618" pin="1"/><net_sink comp="964" pin=5"/></net>

<net id="1642"><net_src comp="1618" pin="1"/><net_sink comp="977" pin=5"/></net>

<net id="1643"><net_src comp="1618" pin="1"/><net_sink comp="990" pin=5"/></net>

<net id="1644"><net_src comp="1618" pin="1"/><net_sink comp="1003" pin=5"/></net>

<net id="1645"><net_src comp="1618" pin="1"/><net_sink comp="1016" pin=5"/></net>

<net id="1646"><net_src comp="1618" pin="1"/><net_sink comp="1029" pin=5"/></net>

<net id="1647"><net_src comp="1618" pin="1"/><net_sink comp="1094" pin=5"/></net>

<net id="1648"><net_src comp="1618" pin="1"/><net_sink comp="1107" pin=5"/></net>

<net id="1649"><net_src comp="1618" pin="1"/><net_sink comp="1120" pin=5"/></net>

<net id="1650"><net_src comp="1618" pin="1"/><net_sink comp="1133" pin=5"/></net>

<net id="1651"><net_src comp="1618" pin="1"/><net_sink comp="1146" pin=5"/></net>

<net id="1652"><net_src comp="1618" pin="1"/><net_sink comp="1159" pin=5"/></net>

<net id="1653"><net_src comp="1618" pin="1"/><net_sink comp="1172" pin=5"/></net>

<net id="1654"><net_src comp="1618" pin="1"/><net_sink comp="1185" pin=5"/></net>

<net id="1658"><net_src comp="565" pin="2"/><net_sink comp="1655" pin=0"/></net>

<net id="1659"><net_src comp="1655" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1663"><net_src comp="571" pin="3"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1668"><net_src comp="1334" pin="3"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="1341" pin=1"/></net>

<net id="1673"><net_src comp="577" pin="1"/><net_sink comp="1670" pin=0"/></net>

<net id="1674"><net_src comp="1670" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="1678"><net_src comp="270" pin="3"/><net_sink comp="1675" pin=0"/></net>

<net id="1679"><net_src comp="1675" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="1683"><net_src comp="283" pin="3"/><net_sink comp="1680" pin=0"/></net>

<net id="1684"><net_src comp="1680" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1688"><net_src comp="296" pin="3"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="1693"><net_src comp="309" pin="3"/><net_sink comp="1690" pin=0"/></net>

<net id="1694"><net_src comp="1690" pin="1"/><net_sink comp="316" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ko_1_out | {1 }
 - Input state : 
	Port: runWeight2Reg : empty_13 | {1 }
	Port: runWeight2Reg : empty | {1 }
	Port: runWeight2Reg : ko_1 | {1 }
	Port: runWeight2Reg : co_2 | {1 }
	Port: runWeight2Reg : r | {1 }
	Port: runWeight2Reg : s | {1 }
	Port: runWeight2Reg : weight_l2_0 | {11 12 }
	Port: runWeight2Reg : weight_l2_1 | {11 12 }
	Port: runWeight2Reg : weight_l2_2 | {11 12 }
	Port: runWeight2Reg : weight_l2_3 | {11 12 }
  - Chain level:
	State 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
		store_ln40 : 1
	State 2
		empty_29 : 1
		p_cast : 2
		icmp_ln40 : 1
		add_ln40 : 1
		br_ln40 : 2
		icmp_ln42 : 1
		select_ln40 : 2
		add_ln40_1 : 1
		empty_30 : 2
		select_ln40_1 : 3
		p_cast_mid1 : 3
		select_ln40_2 : 4
		mul_ln40 : 5
		select_ln40_3 : 2
		trunc_ln46 : 3
		switch_ln47 : 4
		add_ln42 : 3
	State 3
	State 4
		add_ln49 : 1
	State 5
		mul_ln49 : 1
	State 6
	State 7
	State 8
		add_ln49_1 : 1
		mul_ln49_1 : 2
	State 9
	State 10
		add_ln49_2 : 1
	State 11
		trunc_ln47 : 1
		lshr_ln : 1
		zext_ln47_1 : 2
		weight_l2_0_addr : 3
		weight_l2_0_load : 4
		weight_l2_1_addr : 3
		weight_l2_1_load : 4
		weight_l2_2_addr : 3
		weight_l2_2_load : 4
		weight_l2_3_addr : 3
		weight_l2_3_load : 4
	State 12
		weight_regfile_1_1 : 1
		weight_regfile_2_3_3 : 2
		write_flag33_3 : 1
		weight_regfile_2_2_3 : 2
		write_flag30_3 : 1
		weight_regfile_2_1_3 : 2
		write_flag27_3 : 1
		weight_regfile_2_0_3 : 2
		write_flag24_3 : 1
		store_ln47 : 2
		store_ln47 : 3
		store_ln47 : 2
		store_ln47 : 3
		store_ln47 : 2
		store_ln47 : 3
		store_ln47 : 2
		store_ln47 : 3
		weight_regfile_1_3_3 : 2
		write_flag12_3 : 1
		write_flag21_3 : 1
		weight_regfile_1_2_3 : 2
		weight_regfile_1_0_3 : 2
		write_flag18_3 : 1
		weight_regfile_1_1_3 : 2
		write_flag15_3 : 1
		store_ln47 : 2
		store_ln47 : 3
		store_ln47 : 2
		store_ln47 : 3
		store_ln47 : 3
		store_ln47 : 2
		store_ln47 : 2
		store_ln47 : 3
		write_flag_3 : 1
		weight_regfile_0_0_3 : 2
		write_flag3_3 : 1
		weight_regfile_0_1_3 : 2
		write_flag6_3 : 1
		weight_regfile_0_2_3 : 2
		write_flag9_3 : 1
		weight_regfile_0_3_3 : 2
		store_ln47 : 3
		store_ln47 : 2
		store_ln47 : 3
		store_ln47 : 2
		store_ln47 : 3
		store_ln47 : 2
		store_ln47 : 3
		store_ln47 : 2
		weight_regfile_3_3_3 : 2
		write_flag45_3 : 1
		weight_regfile_3_2_3 : 2
		write_flag42_3 : 1
		weight_regfile_3_1_3 : 2
		write_flag39_3 : 1
		weight_regfile_3_0_3 : 2
		write_flag36_3 : 1
		store_ln47 : 2
		store_ln47 : 3
		store_ln47 : 2
		store_ln47 : 3
		store_ln47 : 2
		store_ln47 : 3
		store_ln47 : 2
		store_ln47 : 3
	State 13
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		mrv_6 : 7
		mrv_7 : 8
		mrv_8 : 9
		mrv_9 : 10
		mrv_s : 11
		mrv_10 : 12
		mrv_11 : 13
		mrv_12 : 14
		mrv_13 : 15
		mrv_14 : 16
		ret_ln301 : 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |   weight_regfile_1_1_fu_600  |    0    |    0    |    17   |
|          |  weight_regfile_2_3_3_fu_626 |    0    |    0    |    17   |
|          |     write_flag33_3_fu_639    |    0    |    0    |    17   |
|          |  weight_regfile_2_2_3_fu_652 |    0    |    0    |    17   |
|          |     write_flag30_3_fu_665    |    0    |    0    |    17   |
|          |  weight_regfile_2_1_3_fu_678 |    0    |    0    |    17   |
|          |     write_flag27_3_fu_691    |    0    |    0    |    17   |
|          |  weight_regfile_2_0_3_fu_704 |    0    |    0    |    17   |
|          |     write_flag24_3_fu_717    |    0    |    0    |    17   |
|          |  weight_regfile_1_3_3_fu_782 |    0    |    0    |    17   |
|          |     write_flag12_3_fu_795    |    0    |    0    |    17   |
|          |     write_flag21_3_fu_808    |    0    |    0    |    17   |
|          |  weight_regfile_1_2_3_fu_821 |    0    |    0    |    17   |
|          |  weight_regfile_1_0_3_fu_834 |    0    |    0    |    17   |
|          |     write_flag18_3_fu_847    |    0    |    0    |    17   |
|          |  weight_regfile_1_1_3_fu_860 |    0    |    0    |    17   |
|    mux   |     write_flag15_3_fu_873    |    0    |    0    |    17   |
|          |      write_flag_3_fu_938     |    0    |    0    |    17   |
|          |  weight_regfile_0_0_3_fu_951 |    0    |    0    |    17   |
|          |     write_flag3_3_fu_964     |    0    |    0    |    17   |
|          |  weight_regfile_0_1_3_fu_977 |    0    |    0    |    17   |
|          |     write_flag6_3_fu_990     |    0    |    0    |    17   |
|          | weight_regfile_0_2_3_fu_1003 |    0    |    0    |    17   |
|          |     write_flag9_3_fu_1016    |    0    |    0    |    17   |
|          | weight_regfile_0_3_3_fu_1029 |    0    |    0    |    17   |
|          | weight_regfile_3_3_3_fu_1094 |    0    |    0    |    17   |
|          |    write_flag45_3_fu_1107    |    0    |    0    |    17   |
|          | weight_regfile_3_2_3_fu_1120 |    0    |    0    |    17   |
|          |    write_flag42_3_fu_1133    |    0    |    0    |    17   |
|          | weight_regfile_3_1_3_fu_1146 |    0    |    0    |    17   |
|          |    write_flag39_3_fu_1159    |    0    |    0    |    17   |
|          | weight_regfile_3_0_3_fu_1172 |    0    |    0    |    17   |
|          |    write_flag36_3_fu_1185    |    0    |    0    |    17   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln40_fu_500       |    0    |    0    |    15   |
|    add   |       add_ln40_1_fu_520      |    0    |    0    |    11   |
|          |        add_ln42_fu_565       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln40_fu_494       |    0    |    0    |    11   |
|          |       icmp_ln42_fu_506       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln40_fu_512      |    0    |    0    |    3    |
|  select  |     select_ln40_1_fu_530     |    0    |    0    |    2    |
|          |     select_ln40_2_fu_545     |    0    |    0    |    11   |
|          |     select_ln40_3_fu_553     |    0    |    0    |    3    |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_1334         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    mul   |          grp_fu_1341         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| addmuladd|          grp_fu_1346         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     ko_1_read_read_fu_226    |    0    |    0    |    0    |
|          |     co_2_read_read_fu_232    |    0    |    0    |    0    |
|   read   |      r_read_read_fu_238      |    0    |    0    |    0    |
|          |      s_read_read_fu_244      |    0    |    0    |    0    |
|          |     C_assign_read_fu_258     |    0    |    0    |    0    |
|          |     RS_assign_read_fu_264    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |   write_ln301_write_fu_250   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        empty_29_fu_483       |    0    |    0    |    0    |
|   trunc  |        empty_30_fu_526       |    0    |    0    |    0    |
|          |       trunc_ln46_fu_561      |    0    |    0    |    0    |
|          |       trunc_ln47_fu_577      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         p_cast_fu_487        |    0    |    0    |    0    |
|bitconcatenate|      p_cast_mid1_fu_538      |    0    |    0    |    0    |
|          |          tmp_fu_571          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|        lshr_ln_fu_580        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   zext   |      zext_ln47_1_fu_589      |    0    |    0    |    0    |
|          |       zext_ln47_fu_597       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          mrv_fu_1238         |    0    |    0    |    0    |
|          |         mrv_1_fu_1244        |    0    |    0    |    0    |
|          |         mrv_2_fu_1250        |    0    |    0    |    0    |
|          |         mrv_3_fu_1256        |    0    |    0    |    0    |
|          |         mrv_4_fu_1262        |    0    |    0    |    0    |
|          |         mrv_5_fu_1268        |    0    |    0    |    0    |
|          |         mrv_6_fu_1274        |    0    |    0    |    0    |
|insertvalue|         mrv_7_fu_1280        |    0    |    0    |    0    |
|          |         mrv_8_fu_1286        |    0    |    0    |    0    |
|          |         mrv_9_fu_1292        |    0    |    0    |    0    |
|          |         mrv_s_fu_1298        |    0    |    0    |    0    |
|          |        mrv_10_fu_1304        |    0    |    0    |    0    |
|          |        mrv_11_fu_1310        |    0    |    0    |    0    |
|          |        mrv_12_fu_1316        |    0    |    0    |    0    |
|          |        mrv_13_fu_1322        |    0    |    0    |    0    |
|          |        mrv_14_fu_1328        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    3    |    0    |   637   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      C_assign_reg_1584      |   11   |
|      RS_assign_reg_1589     |   11   |
|      add_ln40_reg_1599      |    5   |
|      add_ln42_reg_1655      |    3   |
|      add_ln49_reg_1665      |   11   |
|          ci_reg_344         |    3   |
|      co_2_read_reg_1569     |    9   |
|      icmp_ln40_reg_1595     |    1   |
|    indvar_flatten_reg_322   |    5   |
|          ki_reg_333         |    3   |
|      ko_1_read_reg_1563     |    9   |
|       r_read_reg_1574       |   11   |
|       s_read_reg_1579       |   11   |
|    select_ln40_1_reg_1604   |    2   |
|    select_ln40_2_reg_1608   |   11   |
|    select_ln40_3_reg_1613   |    3   |
|         tmp_reg_1660        |   11   |
|     trunc_ln46_reg_1618     |    2   |
|     trunc_ln47_reg_1670     |    2   |
|  weight_l2_0_addr_reg_1675  |    9   |
|  weight_l2_1_addr_reg_1680  |    9   |
|  weight_l2_2_addr_reg_1685  |    9   |
|  weight_l2_3_addr_reg_1690  |    9   |
|weight_regfile_0_0_1_reg_1381|    8   |
|weight_regfile_0_1_1_reg_1420|    8   |
|weight_regfile_0_2_1_reg_1459|    8   |
|weight_regfile_0_3_1_reg_1498|    8   |
|weight_regfile_1_0_1_reg_1537|    8   |
|weight_regfile_1_1_1_reg_1550|    8   |
|weight_regfile_1_2_1_reg_1531|    8   |
|weight_regfile_1_3_1_reg_1511|    8   |
|weight_regfile_2_0_1_reg_1492|    8   |
|weight_regfile_2_1_1_reg_1472|    8   |
|weight_regfile_2_2_1_reg_1453|    8   |
|weight_regfile_2_3_1_reg_1433|    8   |
|weight_regfile_3_0_1_reg_1414|    8   |
|weight_regfile_3_1_1_reg_1394|    8   |
|weight_regfile_3_2_1_reg_1375|    8   |
|weight_regfile_3_3_1_reg_1355|    8   |
|   write_flag12_1_reg_1517   |    1   |
|   write_flag15_1_reg_1556   |    1   |
|   write_flag18_1_reg_1543   |    1   |
|   write_flag21_1_reg_1524   |    1   |
|   write_flag24_1_reg_1504   |    1   |
|   write_flag27_1_reg_1485   |    1   |
|   write_flag30_1_reg_1465   |    1   |
|   write_flag33_1_reg_1446   |    1   |
|   write_flag36_1_reg_1426   |    1   |
|   write_flag39_1_reg_1407   |    1   |
|    write_flag3_1_reg_1400   |    1   |
|   write_flag42_1_reg_1387   |    1   |
|   write_flag45_1_reg_1368   |    1   |
|    write_flag6_1_reg_1439   |    1   |
|    write_flag9_1_reg_1478   |    1   |
|    write_flag_1_reg_1361    |    1   |
+-----------------------------+--------+
|            Total            |   304  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_277 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_290 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_303 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_316 |  p0  |   2  |   9  |   18   ||    9    |
|    grp_fu_1334    |  p0  |   3  |  11  |   33   ||    15   |
|    grp_fu_1341    |  p1  |   2  |  11  |   22   ||    9    |
|    grp_fu_1346    |  p0  |   3  |  11  |   33   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   160  ||  4.2495 ||    75   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   637  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   75   |
|  Register |    -   |    -   |   304  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    4   |   304  |   712  |
+-----------+--------+--------+--------+--------+
