<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.11.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LabJack: src/drivers/serial_port/iUART.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LabJack
   </div>
   <div id="projectbrief">A black jack game developed in Minix and C</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.11.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_c718a368270b13c54d94892d20736f45.html">drivers</a></li><li class="navelem"><a class="el" href="dir_6a230748f5b1bb1565c5be797507de36.html">serial_port</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">iUART.h File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;lcom/lcf.h&gt;</code><br />
</div>
<p><a href="i_u_a_r_t_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga183a07db3d258b947f4c6a526ee55e61" id="r_ga183a07db3d258b947f4c6a526ee55e61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga183a07db3d258b947f4c6a526ee55e61">UART_MAX_BIT_RATE</a>&#160;&#160;&#160;115200</td></tr>
<tr class="memdesc:ga183a07db3d258b947f4c6a526ee55e61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max bit rate supported by MINIX.  <br /></td></tr>
<tr class="separator:ga183a07db3d258b947f4c6a526ee55e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e15a8ac2f944de5c675aa81c1c653c4" id="r_ga1e15a8ac2f944de5c675aa81c1c653c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga1e15a8ac2f944de5c675aa81c1c653c4">UART_QUEUE_SIZE</a>&#160;&#160;&#160;50</td></tr>
<tr class="memdesc:ga1e15a8ac2f944de5c675aa81c1c653c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum capacity for the transmitter and reciever queues.  <br /></td></tr>
<tr class="separator:ga1e15a8ac2f944de5c675aa81c1c653c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a41b7ded80d5ebd5790e7223202c671" id="r_ga5a41b7ded80d5ebd5790e7223202c671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga5a41b7ded80d5ebd5790e7223202c671">UART_COM1</a>&#160;&#160;&#160;0x3F8</td></tr>
<tr class="memdesc:ga5a41b7ded80d5ebd5790e7223202c671"><td class="mdescLeft">&#160;</td><td class="mdescRight">COM1 base address.  <br /></td></tr>
<tr class="separator:ga5a41b7ded80d5ebd5790e7223202c671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d54840e6b11de31067c9839d9a8986d" id="r_ga2d54840e6b11de31067c9839d9a8986d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga2d54840e6b11de31067c9839d9a8986d">UART_COM1_VECTOR</a>&#160;&#160;&#160;0x0C</td></tr>
<tr class="memdesc:ga2d54840e6b11de31067c9839d9a8986d"><td class="mdescLeft">&#160;</td><td class="mdescRight">COM1 vector.  <br /></td></tr>
<tr class="separator:ga2d54840e6b11de31067c9839d9a8986d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603b478f70a928f442e33fefba73494a" id="r_ga603b478f70a928f442e33fefba73494a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga603b478f70a928f442e33fefba73494a">IRQ_COM1</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga603b478f70a928f442e33fefba73494a"><td class="mdescLeft">&#160;</td><td class="mdescRight">COM1 IRQ line.  <br /></td></tr>
<tr class="separator:ga603b478f70a928f442e33fefba73494a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b61bdc3e6d03f4d896a71dfda018002" id="r_ga1b61bdc3e6d03f4d896a71dfda018002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga1b61bdc3e6d03f4d896a71dfda018002">UART_COM2</a>&#160;&#160;&#160;0x2F8</td></tr>
<tr class="memdesc:ga1b61bdc3e6d03f4d896a71dfda018002"><td class="mdescLeft">&#160;</td><td class="mdescRight">COM2 base address.  <br /></td></tr>
<tr class="separator:ga1b61bdc3e6d03f4d896a71dfda018002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e60c02e3db44f75328e95c64ad91d70" id="r_ga4e60c02e3db44f75328e95c64ad91d70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga4e60c02e3db44f75328e95c64ad91d70">UART_COM2_VECTOR</a>&#160;&#160;&#160;0x0B</td></tr>
<tr class="memdesc:ga4e60c02e3db44f75328e95c64ad91d70"><td class="mdescLeft">&#160;</td><td class="mdescRight">COM2 vector.  <br /></td></tr>
<tr class="separator:ga4e60c02e3db44f75328e95c64ad91d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe9f19b981c093830239430dd2e42ba5" id="r_gafe9f19b981c093830239430dd2e42ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#gafe9f19b981c093830239430dd2e42ba5">IRQ_COM2</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gafe9f19b981c093830239430dd2e42ba5"><td class="mdescLeft">&#160;</td><td class="mdescRight">COM2 IRQ line.  <br /></td></tr>
<tr class="separator:gafe9f19b981c093830239430dd2e42ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eb7d5a767dae7774aa2b4be28e20a7e" id="r_ga3eb7d5a767dae7774aa2b4be28e20a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga3eb7d5a767dae7774aa2b4be28e20a7e">UART_RBR</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ga3eb7d5a767dae7774aa2b4be28e20a7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">R - Receiver Buffer register.  <br /></td></tr>
<tr class="separator:ga3eb7d5a767dae7774aa2b4be28e20a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a676f075475e46d27eb878977b867ec" id="r_ga7a676f075475e46d27eb878977b867ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga7a676f075475e46d27eb878977b867ec">UART_THR</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ga7a676f075475e46d27eb878977b867ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">W - Transmitter Holding register.  <br /></td></tr>
<tr class="separator:ga7a676f075475e46d27eb878977b867ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf7aaa372e86b3aa99e6c78242be2722" id="r_gaaf7aaa372e86b3aa99e6c78242be2722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#gaaf7aaa372e86b3aa99e6c78242be2722">UART_IER</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:gaaf7aaa372e86b3aa99e6c78242be2722"><td class="mdescLeft">&#160;</td><td class="mdescRight">R/W - Interrupt Enable register.  <br /></td></tr>
<tr class="separator:gaaf7aaa372e86b3aa99e6c78242be2722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16add7e6b9f91a6698c5910704111b68" id="r_ga16add7e6b9f91a6698c5910704111b68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga16add7e6b9f91a6698c5910704111b68">UART_IIR</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:ga16add7e6b9f91a6698c5910704111b68"><td class="mdescLeft">&#160;</td><td class="mdescRight">R - Interrupt Identification register.  <br /></td></tr>
<tr class="separator:ga16add7e6b9f91a6698c5910704111b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220a678f91ca8244b30fe813200c26c1" id="r_ga220a678f91ca8244b30fe813200c26c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga220a678f91ca8244b30fe813200c26c1">UART_FCR</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:ga220a678f91ca8244b30fe813200c26c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">W - FIFO Control register.  <br /></td></tr>
<tr class="separator:ga220a678f91ca8244b30fe813200c26c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36c30861e332468c7f1998648e706740" id="r_ga36c30861e332468c7f1998648e706740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga36c30861e332468c7f1998648e706740">UART_LCR</a>&#160;&#160;&#160;0x03</td></tr>
<tr class="memdesc:ga36c30861e332468c7f1998648e706740"><td class="mdescLeft">&#160;</td><td class="mdescRight">R/W - Line Control register.  <br /></td></tr>
<tr class="separator:ga36c30861e332468c7f1998648e706740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f8ac527073d763bac90daba987361c6" id="r_ga0f8ac527073d763bac90daba987361c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga0f8ac527073d763bac90daba987361c6">UART_LSR</a>&#160;&#160;&#160;0x05</td></tr>
<tr class="memdesc:ga0f8ac527073d763bac90daba987361c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">R - Line Status register.  <br /></td></tr>
<tr class="separator:ga0f8ac527073d763bac90daba987361c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff21e0cfc73a2db80c3907c5cac5a61" id="r_ga7ff21e0cfc73a2db80c3907c5cac5a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga7ff21e0cfc73a2db80c3907c5cac5a61">UART_DLL</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="memdesc:ga7ff21e0cfc73a2db80c3907c5cac5a61"><td class="mdescLeft">&#160;</td><td class="mdescRight">R/W - Divisor Latch LSB.  <br /></td></tr>
<tr class="separator:ga7ff21e0cfc73a2db80c3907c5cac5a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63f95172026aa533407e357e73b04551" id="r_ga63f95172026aa533407e357e73b04551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga63f95172026aa533407e357e73b04551">UART_DLM</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:ga63f95172026aa533407e357e73b04551"><td class="mdescLeft">&#160;</td><td class="mdescRight">R/W - Divisor Latch MSB.  <br /></td></tr>
<tr class="separator:ga63f95172026aa533407e357e73b04551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7017619811d0b5640df22f4045fbf906" id="r_ga7017619811d0b5640df22f4045fbf906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga7017619811d0b5640df22f4045fbf906">UART_LCR_5BITCHAR</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga7017619811d0b5640df22f4045fbf906"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR - 5 bits per char.  <br /></td></tr>
<tr class="separator:ga7017619811d0b5640df22f4045fbf906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae03762d343a54226f72b603801e7bc79" id="r_gae03762d343a54226f72b603801e7bc79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#gae03762d343a54226f72b603801e7bc79">UART_LCR_6BITCHAR</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:gae03762d343a54226f72b603801e7bc79"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR - 6 bits per char.  <br /></td></tr>
<tr class="separator:gae03762d343a54226f72b603801e7bc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef2e811358c31a2a48f5a5748689b54c" id="r_gaef2e811358c31a2a48f5a5748689b54c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#gaef2e811358c31a2a48f5a5748689b54c">UART_LCR_7BITCHAR</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:gaef2e811358c31a2a48f5a5748689b54c"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR - 7 bits per char.  <br /></td></tr>
<tr class="separator:gaef2e811358c31a2a48f5a5748689b54c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4e8912ffbeb7f7da937b57e32ab756a" id="r_gad4e8912ffbeb7f7da937b57e32ab756a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#gad4e8912ffbeb7f7da937b57e32ab756a">UART_LCR_8BITCHAR</a>&#160;&#160;&#160;(BIT(0) | BIT(1))</td></tr>
<tr class="memdesc:gad4e8912ffbeb7f7da937b57e32ab756a"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR - 8 bits per char.  <br /></td></tr>
<tr class="separator:gad4e8912ffbeb7f7da937b57e32ab756a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1e314abce372ff877edfcc00bd47bbc" id="r_gac1e314abce372ff877edfcc00bd47bbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#gac1e314abce372ff877edfcc00bd47bbc">UART_LCR_1STOP</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gac1e314abce372ff877edfcc00bd47bbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR - 1 stop bit.  <br /></td></tr>
<tr class="separator:gac1e314abce372ff877edfcc00bd47bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5991342b1689c356251069dbb5b0c49e" id="r_ga5991342b1689c356251069dbb5b0c49e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga5991342b1689c356251069dbb5b0c49e">UART_LCR_2STOP</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:ga5991342b1689c356251069dbb5b0c49e"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR - 2 stop bits (1 and 1/2 when 5 bits char)  <br /></td></tr>
<tr class="separator:ga5991342b1689c356251069dbb5b0c49e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga522f0f4a7a5bd4534920b712611cf030" id="r_ga522f0f4a7a5bd4534920b712611cf030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga522f0f4a7a5bd4534920b712611cf030">UART_LCR_PARITY_NONE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga522f0f4a7a5bd4534920b712611cf030"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR - No parity.  <br /></td></tr>
<tr class="separator:ga522f0f4a7a5bd4534920b712611cf030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ef9bdb85d3f5c3823d667190b19bb40" id="r_ga5ef9bdb85d3f5c3823d667190b19bb40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga5ef9bdb85d3f5c3823d667190b19bb40">UART_LCR_PARITY_ODD</a>&#160;&#160;&#160;BIT(3)</td></tr>
<tr class="memdesc:ga5ef9bdb85d3f5c3823d667190b19bb40"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR - Odd parity.  <br /></td></tr>
<tr class="separator:ga5ef9bdb85d3f5c3823d667190b19bb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22b6f1f2576be1322abdab7c5d1dfca4" id="r_ga22b6f1f2576be1322abdab7c5d1dfca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga22b6f1f2576be1322abdab7c5d1dfca4">UART_LCR_PARTIY_EVEN</a>&#160;&#160;&#160;(BIT(3) | BIT(4))</td></tr>
<tr class="memdesc:ga22b6f1f2576be1322abdab7c5d1dfca4"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR - Even parity.  <br /></td></tr>
<tr class="separator:ga22b6f1f2576be1322abdab7c5d1dfca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40627b597c5a408d6e1338b1fb97baf1" id="r_ga40627b597c5a408d6e1338b1fb97baf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga40627b597c5a408d6e1338b1fb97baf1">UART_LCR_PARITY_1</a>&#160;&#160;&#160;(BIT(3) | BIT(5))</td></tr>
<tr class="memdesc:ga40627b597c5a408d6e1338b1fb97baf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR - Parity is 1.  <br /></td></tr>
<tr class="separator:ga40627b597c5a408d6e1338b1fb97baf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b2c4f77956e1361eecbd881785cc36" id="r_ga95b2c4f77956e1361eecbd881785cc36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga95b2c4f77956e1361eecbd881785cc36">UART_LCR_PARITY_0</a>&#160;&#160;&#160;(BIT(3) | BIT(4) | BIT(5))</td></tr>
<tr class="memdesc:ga95b2c4f77956e1361eecbd881785cc36"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR - Parity is 0.  <br /></td></tr>
<tr class="separator:ga95b2c4f77956e1361eecbd881785cc36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2e0b56a5909d564e6fea1aee2aa6dc4" id="r_gac2e0b56a5909d564e6fea1aee2aa6dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#gac2e0b56a5909d564e6fea1aee2aa6dc4">UART_LCR_DLAB</a>&#160;&#160;&#160;BIT(7)</td></tr>
<tr class="memdesc:gac2e0b56a5909d564e6fea1aee2aa6dc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR - Divisor latch access.  <br /></td></tr>
<tr class="separator:gac2e0b56a5909d564e6fea1aee2aa6dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19faed6305620e3be889fe8ea4e4a974" id="r_ga19faed6305620e3be889fe8ea4e4a974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga19faed6305620e3be889fe8ea4e4a974">UART_LSR_HAS_DATA</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:ga19faed6305620e3be889fe8ea4e4a974"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSR - Data for receiving exists.  <br /></td></tr>
<tr class="separator:ga19faed6305620e3be889fe8ea4e4a974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac406819099ae3467d55ac2c314199221" id="r_gac406819099ae3467d55ac2c314199221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#gac406819099ae3467d55ac2c314199221">UART_LSR_ERR_OVERRUN</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:gac406819099ae3467d55ac2c314199221"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSR - Overrun error.  <br /></td></tr>
<tr class="separator:gac406819099ae3467d55ac2c314199221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1548837c2178d4d956f405eccd713898" id="r_ga1548837c2178d4d956f405eccd713898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga1548837c2178d4d956f405eccd713898">UART_LSR_ERR_PARITY</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:ga1548837c2178d4d956f405eccd713898"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSR - Parity error.  <br /></td></tr>
<tr class="separator:ga1548837c2178d4d956f405eccd713898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc6b3a8fbc314f23157caf1101955a8" id="r_ga2fc6b3a8fbc314f23157caf1101955a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga2fc6b3a8fbc314f23157caf1101955a8">UART_LSR_ERR_FRAMING</a>&#160;&#160;&#160;BIT(3)</td></tr>
<tr class="memdesc:ga2fc6b3a8fbc314f23157caf1101955a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSR - Framing error.  <br /></td></tr>
<tr class="separator:ga2fc6b3a8fbc314f23157caf1101955a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga087021cb4f563b545c2e827b1a95e97d" id="r_ga087021cb4f563b545c2e827b1a95e97d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga087021cb4f563b545c2e827b1a95e97d">UART_LSR_ERR</a>&#160;&#160;&#160;(BIT(1) | BIT(2) | BIT(3))</td></tr>
<tr class="memdesc:ga087021cb4f563b545c2e827b1a95e97d"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSR - Error mask.  <br /></td></tr>
<tr class="separator:ga087021cb4f563b545c2e827b1a95e97d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c3b59cb50e1adf45a9c431d34c96be" id="r_ga02c3b59cb50e1adf45a9c431d34c96be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga02c3b59cb50e1adf45a9c431d34c96be">UART_LSR_BREAK_INTERRUPT</a>&#160;&#160;&#160;BIT(4)</td></tr>
<tr class="memdesc:ga02c3b59cb50e1adf45a9c431d34c96be"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSR - Break Interrupt.  <br /></td></tr>
<tr class="separator:ga02c3b59cb50e1adf45a9c431d34c96be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfe88797b48278c5ff0db0549b29bd02" id="r_gabfe88797b48278c5ff0db0549b29bd02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#gabfe88797b48278c5ff0db0549b29bd02">UART_LSR_EMPTY_HOLD</a>&#160;&#160;&#160;BIT(5)</td></tr>
<tr class="memdesc:gabfe88797b48278c5ff0db0549b29bd02"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSR - Transmitter holding register empty.  <br /></td></tr>
<tr class="separator:gabfe88797b48278c5ff0db0549b29bd02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a80b49d41af1ffe612eeea14b98eaca" id="r_ga0a80b49d41af1ffe612eeea14b98eaca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga0a80b49d41af1ffe612eeea14b98eaca">UART_LSR_ALL_EMPTY</a>&#160;&#160;&#160;BIT(6)</td></tr>
<tr class="memdesc:ga0a80b49d41af1ffe612eeea14b98eaca"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSR - Transmitter empty register.  <br /></td></tr>
<tr class="separator:ga0a80b49d41af1ffe612eeea14b98eaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bbc660a9926687bdd3d8a89262270cd" id="r_ga9bbc660a9926687bdd3d8a89262270cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga9bbc660a9926687bdd3d8a89262270cd">UART_LSR_ERR_FIFO</a>&#160;&#160;&#160;BIT(7)</td></tr>
<tr class="memdesc:ga9bbc660a9926687bdd3d8a89262270cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSR - FIFO error.  <br /></td></tr>
<tr class="separator:ga9bbc660a9926687bdd3d8a89262270cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1def4c29b2a348cb72fbde8e154468f2" id="r_ga1def4c29b2a348cb72fbde8e154468f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga1def4c29b2a348cb72fbde8e154468f2">UART_IER_ENABLE_INT_DATA</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:ga1def4c29b2a348cb72fbde8e154468f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">IER - Enable Received Data Available interrupt.  <br /></td></tr>
<tr class="separator:ga1def4c29b2a348cb72fbde8e154468f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62894fb597ef99f3c0600c38e3bc48f5" id="r_ga62894fb597ef99f3c0600c38e3bc48f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga62894fb597ef99f3c0600c38e3bc48f5">UART_IER_ENABLE_INT_THR</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:ga62894fb597ef99f3c0600c38e3bc48f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">IER - Enables Transmitter Holding Register Empty interrupt.  <br /></td></tr>
<tr class="separator:ga62894fb597ef99f3c0600c38e3bc48f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88907348b0a0ec8d582f6de7ac3f7d18" id="r_ga88907348b0a0ec8d582f6de7ac3f7d18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga88907348b0a0ec8d582f6de7ac3f7d18">UART_IER_ENABLE_INT_LSR</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:ga88907348b0a0ec8d582f6de7ac3f7d18"><td class="mdescLeft">&#160;</td><td class="mdescRight">IER - Enables the Receiver Line Status interrupt.  <br /></td></tr>
<tr class="separator:ga88907348b0a0ec8d582f6de7ac3f7d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d709630a04c25215fd27c64c172b7d" id="r_gad2d709630a04c25215fd27c64c172b7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#gad2d709630a04c25215fd27c64c172b7d">UART_IER_ENABLE_INT_MODEM</a>&#160;&#160;&#160;BIT(3)</td></tr>
<tr class="memdesc:gad2d709630a04c25215fd27c64c172b7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">IER - Enables the MODEM Status interrupt.  <br /></td></tr>
<tr class="separator:gad2d709630a04c25215fd27c64c172b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7c81d177b74bdc0462120d2ee04ed8" id="r_gaee7c81d177b74bdc0462120d2ee04ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#gaee7c81d177b74bdc0462120d2ee04ed8">UART_IIR_NO_INTS</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:gaee7c81d177b74bdc0462120d2ee04ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - No pending interruptions.  <br /></td></tr>
<tr class="separator:gaee7c81d177b74bdc0462120d2ee04ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61aa294d03a0ad2a86aa014fa894058" id="r_gab61aa294d03a0ad2a86aa014fa894058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#gab61aa294d03a0ad2a86aa014fa894058">UART_IIR_INT_MASK</a>&#160;&#160;&#160;(BIT(1) | BIT(2) | BIT(3))</td></tr>
<tr class="memdesc:gab61aa294d03a0ad2a86aa014fa894058"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - Interruption mask.  <br /></td></tr>
<tr class="separator:gab61aa294d03a0ad2a86aa014fa894058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa4b4093e905f6e017885d9bff9e6db" id="r_ga4aa4b4093e905f6e017885d9bff9e6db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga4aa4b4093e905f6e017885d9bff9e6db">UART_IIR_INT_THR_EMPTY</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:ga4aa4b4093e905f6e017885d9bff9e6db"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - Transmitter Holding Register Empty interrupt.  <br /></td></tr>
<tr class="separator:ga4aa4b4093e905f6e017885d9bff9e6db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7486174610bd6e099dab259e7dec041" id="r_gaf7486174610bd6e099dab259e7dec041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#gaf7486174610bd6e099dab259e7dec041">UART_IIR_INT_RBR_FULL</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:gaf7486174610bd6e099dab259e7dec041"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - Reived Data Available interrupt.  <br /></td></tr>
<tr class="separator:gaf7486174610bd6e099dab259e7dec041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf254c76438d7a3cd9db21b8802b13f90" id="r_gaf254c76438d7a3cd9db21b8802b13f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#gaf254c76438d7a3cd9db21b8802b13f90">UART_IIR_INT_CHAR_TIMEOUT</a>&#160;&#160;&#160;(BIT(2) | BIT(3))</td></tr>
<tr class="memdesc:gaf254c76438d7a3cd9db21b8802b13f90"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - Character Timeout (FIFO) interrupt.  <br /></td></tr>
<tr class="separator:gaf254c76438d7a3cd9db21b8802b13f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19970f10903f7cc538950df65e306b59" id="r_ga19970f10903f7cc538950df65e306b59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga19970f10903f7cc538950df65e306b59">UART_IIR_INT_LSR_STATUS</a>&#160;&#160;&#160;(BIT(1) | BIT(2))</td></tr>
<tr class="memdesc:ga19970f10903f7cc538950df65e306b59"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - Receiver Line Status interrupt.  <br /></td></tr>
<tr class="separator:ga19970f10903f7cc538950df65e306b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6d2f98501cfcf70922d51f36dcae275" id="r_gad6d2f98501cfcf70922d51f36dcae275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#gad6d2f98501cfcf70922d51f36dcae275">UART_IIR_64BITFIFO</a>&#160;&#160;&#160;BIT(5)</td></tr>
<tr class="memdesc:gad6d2f98501cfcf70922d51f36dcae275"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - 64-byte FIFO enabled.  <br /></td></tr>
<tr class="separator:gad6d2f98501cfcf70922d51f36dcae275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0c4f63d160407e874c05b9dd8a6cd3f" id="r_gad0c4f63d160407e874c05b9dd8a6cd3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#gad0c4f63d160407e874c05b9dd8a6cd3f">UART_IIR_FIFO_UNUSABLE</a>&#160;&#160;&#160;BIT(7)</td></tr>
<tr class="memdesc:gad0c4f63d160407e874c05b9dd8a6cd3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - FIFO unusable.  <br /></td></tr>
<tr class="separator:gad0c4f63d160407e874c05b9dd8a6cd3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga114a11bb79a13cc769941709fecd5aba" id="r_ga114a11bb79a13cc769941709fecd5aba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga114a11bb79a13cc769941709fecd5aba">UART_IIR_FIFO_ENABLED</a>&#160;&#160;&#160;(BIT(6) | BIT(7))</td></tr>
<tr class="memdesc:ga114a11bb79a13cc769941709fecd5aba"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - FIFO enabled.  <br /></td></tr>
<tr class="separator:ga114a11bb79a13cc769941709fecd5aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4b82da878bc338b812b183b19cc5110" id="r_gaa4b82da878bc338b812b183b19cc5110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#gaa4b82da878bc338b812b183b19cc5110">UART_FCR_FIFO_ENABLE</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:gaa4b82da878bc338b812b183b19cc5110"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - Enable FIFO.  <br /></td></tr>
<tr class="separator:gaa4b82da878bc338b812b183b19cc5110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43edf2691cd85f4aa9ce860c90c08e39" id="r_ga43edf2691cd85f4aa9ce860c90c08e39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga43edf2691cd85f4aa9ce860c90c08e39">UART_FCR_FIFO_RCVR_CLEAR</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:ga43edf2691cd85f4aa9ce860c90c08e39"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - Clear all bytes in receiver FIFO.  <br /></td></tr>
<tr class="separator:ga43edf2691cd85f4aa9ce860c90c08e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d7e92e632070b6aaabd2714924b152c" id="r_ga1d7e92e632070b6aaabd2714924b152c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga1d7e92e632070b6aaabd2714924b152c">UART_FCR_FIFO_XMIT_CLEAR</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:ga1d7e92e632070b6aaabd2714924b152c"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - Clear all bytes in transmiter FIFO.  <br /></td></tr>
<tr class="separator:ga1d7e92e632070b6aaabd2714924b152c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede190d87b2db04d9b9043392cea7e76" id="r_gaede190d87b2db04d9b9043392cea7e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#gaede190d87b2db04d9b9043392cea7e76">UART_FCR_6EBITFIFO_ENABLE</a>&#160;&#160;&#160;BIT(5)</td></tr>
<tr class="memdesc:gaede190d87b2db04d9b9043392cea7e76"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - Enable 64 bit FIFO.  <br /></td></tr>
<tr class="separator:gaede190d87b2db04d9b9043392cea7e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797b2da508f435b0b337664649c92a01" id="r_ga797b2da508f435b0b337664649c92a01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga797b2da508f435b0b337664649c92a01">UART_FCR_FIFO_RCVR_1BYTE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga797b2da508f435b0b337664649c92a01"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - FIFO receiver trigger level 1.  <br /></td></tr>
<tr class="separator:ga797b2da508f435b0b337664649c92a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78ca073b7c657647d7d0fbb7562f46bb" id="r_ga78ca073b7c657647d7d0fbb7562f46bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga78ca073b7c657647d7d0fbb7562f46bb">UART_FCR_FIFO_RCVR_4BYTE</a>&#160;&#160;&#160;BIT(6)</td></tr>
<tr class="memdesc:ga78ca073b7c657647d7d0fbb7562f46bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - FIFO receiver trigger level 4.  <br /></td></tr>
<tr class="separator:ga78ca073b7c657647d7d0fbb7562f46bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d6629de5f786c806c7fca6321cb8b8" id="r_ga55d6629de5f786c806c7fca6321cb8b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga55d6629de5f786c806c7fca6321cb8b8">UART_FCR_FIFO_RCVR_8BYTE</a>&#160;&#160;&#160;BIT(7)</td></tr>
<tr class="memdesc:ga55d6629de5f786c806c7fca6321cb8b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - FIFO receiver trigger level 8.  <br /></td></tr>
<tr class="separator:ga55d6629de5f786c806c7fca6321cb8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13c843adcb716d77b493e6323edc270c" id="r_ga13c843adcb716d77b493e6323edc270c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__serial__port__i_u_a_r_t.html#ga13c843adcb716d77b493e6323edc270c">UART_FCR_FIFO_RCVR_14BYTE</a>&#160;&#160;&#160;BIT(6) | BIT(7)</td></tr>
<tr class="memdesc:ga13c843adcb716d77b493e6323edc270c"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIR - FIFO receiver trigger level 14.  <br /></td></tr>
<tr class="separator:ga13c843adcb716d77b493e6323edc270c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.11.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
