
*** Running vivado
    with args -log mb_usb_hdmi_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_usb_hdmi_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mb_usb_hdmi_top.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 372.559 ; gain = 45.293
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jnzhu/Downloads/College and SAT/ECE 385/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/Jnzhu/Documents/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 417.215 ; gain = 12.820
Command: read_checkpoint -auto_incremental -incremental C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 38996
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Users/Jnzhu/Documents/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1223.199 ; gain = 408.133
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_usb_hdmi_top' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:14]
INFO: [Synth 8-6157] synthesizing module 'hex_driver' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'hex_driver' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mb_usb' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:936]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_axi_uartlite_0_1' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_axi_uartlite_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_axi_uartlite_0_1' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_axi_uartlite_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_clk_wiz_1_1' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_clk_wiz_1_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_clk_wiz_1_1' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_clk_wiz_1_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_axi_gpio_0_4' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_axi_gpio_0_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_axi_gpio_0_4' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_axi_gpio_0_4_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_axi_gpio_0_3' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_axi_gpio_0_3' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_axi_gpio_0_5' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_axi_gpio_0_5_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_axi_gpio_0_5' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_axi_gpio_0_5_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_mdm_1_1' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_mdm_1_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_mdm_1_1' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_mdm_1_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_microblaze_0_1' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_microblaze_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_microblaze_0_1' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_microblaze_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_microblaze_0_axi_intc_1' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_microblaze_0_axi_intc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_microblaze_0_axi_intc_1' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_microblaze_0_axi_intc_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_microblaze_0_axi_periph_1' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1622]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CNVJ1L' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CNVJ1L' (0#1) [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_ADY9K' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_ADY9K' (0#1) [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_BB516Y' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_BB516Y' (0#1) [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_11D4JQ3' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_11D4JQ3' (0#1) [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_Y7VWKU' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_Y7VWKU' (0#1) [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1N5X0ZJ' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:672]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1N5X0ZJ' (0#1) [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:672]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1Y6O2J1' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:804]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1Y6O2J1' (0#1) [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:804]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_16FJ1YW' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2946]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_16FJ1YW' (0#1) [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2946]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_xbar_1' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_xbar_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_xbar_1' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_xbar_1_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_usb_xbar_1' is unconnected for instance 'xbar' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2671]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_usb_xbar_1' is unconnected for instance 'xbar' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2671]
WARNING: [Synth 8-7023] instance 'xbar' of module 'mb_usb_xbar_1' has 40 connections declared, but only 38 given [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2671]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_microblaze_0_axi_periph_1' (0#1) [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1622]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_4XV58R' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2712]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_dlmb_bram_if_cntlr_1' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_dlmb_bram_if_cntlr_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_dlmb_bram_if_cntlr_1' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_dlmb_bram_if_cntlr_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_dlmb_v10_1' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_dlmb_v10_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_dlmb_v10_1' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_dlmb_v10_1_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_usb_dlmb_v10_1' is unconnected for instance 'dlmb_v10' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2858]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mb_usb_dlmb_v10_1' has 25 connections declared, but only 24 given [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2858]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_ilmb_bram_if_cntlr_1' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_ilmb_bram_if_cntlr_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_ilmb_bram_if_cntlr_1' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_ilmb_bram_if_cntlr_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_ilmb_v10_1' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_ilmb_v10_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_ilmb_v10_1' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_ilmb_v10_1_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_usb_ilmb_v10_1' is unconnected for instance 'ilmb_v10' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2904]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mb_usb_ilmb_v10_1' has 25 connections declared, but only 24 given [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2904]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_lmb_bram_1' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_lmb_bram_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_lmb_bram_1' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_lmb_bram_1_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mb_usb_lmb_bram_1' is unconnected for instance 'lmb_bram' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2929]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mb_usb_lmb_bram_1' is unconnected for instance 'lmb_bram' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2929]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mb_usb_lmb_bram_1' has 16 connections declared, but only 14 given [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2929]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_4XV58R' (0#1) [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2712]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_microblaze_0_xlconcat_1' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_xlconcat_1/synth/mb_usb_microblaze_0_xlconcat_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_microblaze_0_xlconcat_1' (0#1) [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_xlconcat_1/synth/mb_usb_microblaze_0_xlconcat_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_rst_clk_wiz_1_100M_1' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_rst_clk_wiz_1_100M_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_rst_clk_wiz_1_100M_1' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_rst_clk_wiz_1_100M_1_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mb_usb_rst_clk_wiz_1_100M_1' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1558]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mb_usb_rst_clk_wiz_1_100M_1' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1558]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mb_usb_rst_clk_wiz_1_100M_1' has 10 connections declared, but only 8 given [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1558]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_axi_quad_spi_0_1' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_axi_quad_spi_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_axi_quad_spi_0_1' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_axi_quad_spi_0_1_stub.v:5]
WARNING: [Synth 8-7071] port 'io0_t' of module 'mb_usb_axi_quad_spi_0_1' is unconnected for instance 'spi_usb' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1567]
WARNING: [Synth 8-7071] port 'io1_o' of module 'mb_usb_axi_quad_spi_0_1' is unconnected for instance 'spi_usb' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1567]
WARNING: [Synth 8-7071] port 'io1_t' of module 'mb_usb_axi_quad_spi_0_1' is unconnected for instance 'spi_usb' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1567]
WARNING: [Synth 8-7071] port 'sck_t' of module 'mb_usb_axi_quad_spi_0_1' is unconnected for instance 'spi_usb' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1567]
WARNING: [Synth 8-7071] port 'ss_t' of module 'mb_usb_axi_quad_spi_0_1' is unconnected for instance 'spi_usb' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1567]
WARNING: [Synth 8-7023] instance 'spi_usb' of module 'mb_usb_axi_quad_spi_0_1' has 33 connections declared, but only 28 given [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1567]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_axi_timer_0_1' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_axi_timer_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_axi_timer_0_1' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/mb_usb_axi_timer_0_1_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'mb_usb_axi_timer_0_1' is unconnected for instance 'timer_usb_axi' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1596]
WARNING: [Synth 8-7071] port 'generateout1' of module 'mb_usb_axi_timer_0_1' is unconnected for instance 'timer_usb_axi' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1596]
WARNING: [Synth 8-7071] port 'pwm0' of module 'mb_usb_axi_timer_0_1' is unconnected for instance 'timer_usb_axi' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1596]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'mb_usb_axi_timer_0_1' has 26 connections declared, but only 23 given [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1596]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb' (0#1) [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:936]
WARNING: [Synth 8-7071] port 'gpio_usb_int_tri_o' of module 'mb_usb' is unconnected for instance 'mb_block_i' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:98]
WARNING: [Synth 8-7071] port 'gpio_usb_int_tri_t' of module 'mb_usb' is unconnected for instance 'mb_block_i' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:98]
WARNING: [Synth 8-7071] port 'gpio_usb_rst_tri_i' of module 'mb_usb' is unconnected for instance 'mb_block_i' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:98]
WARNING: [Synth 8-7071] port 'gpio_usb_rst_tri_t' of module 'mb_usb' is unconnected for instance 'mb_block_i' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:98]
WARNING: [Synth 8-7023] instance 'mb_block_i' of module 'mb_usb' has 16 connections declared, but only 12 given [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:98]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:123]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:123]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'big_fsm' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/big_fsm.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/big_fsm.sv:79]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/big_fsm.sv:99]
INFO: [Synth 8-6155] done synthesizing module 'big_fsm' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/big_fsm.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ball' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/ball.sv:25]
INFO: [Synth 8-6157] synthesizing module 'eceb_walls' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/eceb_walls.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'eceb_walls' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/eceb_walls.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ball' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/ball.sv:25]
INFO: [Synth 8-6157] synthesizing module 'color_mapper' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/Color_Mapper.sv:17]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/Color_Mapper.sv:137]
INFO: [Synth 8-6157] synthesizing module 'eceb_map_example' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/eceb_map/eceb_map_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'eceb_map_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/eceb_map_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'eceb_map_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/eceb_map_rom_stub.v:5]
WARNING: [Synth 8-689] width (19) of port connection 'addra' does not match port width (18) of module 'eceb_map_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/eceb_map/eceb_map_example.sv:48]
INFO: [Synth 8-6157] synthesizing module 'eceb_map_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/eceb_map/eceb_map_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'eceb_map_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/eceb_map/eceb_map_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'eceb_map_example' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/eceb_map/eceb_map_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'sprite_0_example' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/sprite_0/sprite_0_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'sprite_0_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/sprite_0_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sprite_0_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/sprite_0_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'sprite_0_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/sprite_0/sprite_0_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sprite_0_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/sprite_0/sprite_0_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sprite_0_example' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/sprite_0/sprite_0_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'sprite_1_example' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/sprite_1/sprite_1_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'sprite_1_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/sprite_1_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sprite_1_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/sprite_1_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'sprite_1_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/sprite_1/sprite_1_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sprite_1_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/sprite_1/sprite_1_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sprite_1_example' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/sprite_1/sprite_1_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'sprite_2_example' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/sprite_2/sprite_2_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'sprite_2_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/sprite_2_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sprite_2_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/sprite_2_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'sprite_2_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/sprite_2/sprite_2_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sprite_2_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/sprite_2/sprite_2_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sprite_2_example' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/sprite_2/sprite_2_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'left_character0_example' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/left_character0/left_character0_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'left_character0_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/left_character0_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'left_character0_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/left_character0_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'left_character0_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/left_character0/left_character0_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'left_character0_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/left_character0/left_character0_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'left_character0_example' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/left_character0/left_character0_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'left_character1_example' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/left_character1/left_character1_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'left_character1_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/left_character1_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'left_character1_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/left_character1_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'left_character1_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/left_character1/left_character1_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'left_character1_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/left_character1/left_character1_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'left_character1_example' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/left_character1/left_character1_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'left_character2_example' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/left_character2/left_character2_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'left_character2_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/left_character2_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'left_character2_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/left_character2_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'left_character2_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/left_character2/left_character2_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'left_character2_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/left_character2/left_character2_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'left_character2_example' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/left_character2/left_character2_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'num_color_mapper' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:18]
INFO: [Synth 8-6157] synthesizing module 'task_num_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/task_num_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'task_num_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/task_num_rom_stub.v:5]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (16) of module 'task_num_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:165]
WARNING: [Synth 8-689] width (3) of port connection 'douta' does not match port width (2) of module 'task_num_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:166]
INFO: [Synth 8-6157] synthesizing module 'task_num_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/printer/printer_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'task_num_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/printer/printer_palette.sv:1]
WARNING: [Synth 8-689] width (3) of port connection 'index' does not match port width (2) of module 'task_num_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:170]
INFO: [Synth 8-6157] synthesizing module 'task_num_fail_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/task_num_fail_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'task_num_fail_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/task_num_fail_rom_stub.v:5]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (14) of module 'task_num_fail_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:179]
WARNING: [Synth 8-689] width (3) of port connection 'douta' does not match port width (1) of module 'task_num_fail_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:180]
INFO: [Synth 8-6157] synthesizing module 'task_num_fail_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/fail/fail_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'task_num_fail_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/fail/fail_palette.sv:1]
WARNING: [Synth 8-689] width (3) of port connection 'index' does not match port width (1) of module 'task_num_fail_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:184]
INFO: [Synth 8-6157] synthesizing module 'task_num_win_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/task_num_win_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'task_num_win_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/task_num_win_rom_stub.v:5]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (14) of module 'task_num_win_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:193]
WARNING: [Synth 8-689] width (3) of port connection 'douta' does not match port width (1) of module 'task_num_win_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:194]
INFO: [Synth 8-6157] synthesizing module 'task_num_win_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/win/win_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'task_num_win_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/win/win_palette.sv:1]
WARNING: [Synth 8-689] width (3) of port connection 'index' does not match port width (1) of module 'task_num_win_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:198]
INFO: [Synth 8-6155] done synthesizing module 'num_color_mapper' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:18]
INFO: [Synth 8-6157] synthesizing module 'coffee_color_mapper' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:3]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:35]
INFO: [Synth 8-6157] synthesizing module 'coffee_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/coffee_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'coffee_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/coffee_rom_stub.v:5]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (15) of module 'coffee_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:202]
WARNING: [Synth 8-689] width (3) of port connection 'douta' does not match port width (2) of module 'coffee_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:203]
INFO: [Synth 8-6157] synthesizing module 'coffee_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/coffee/coffee_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'coffee_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/coffee/coffee_palette.sv:1]
WARNING: [Synth 8-689] width (3) of port connection 'index' does not match port width (2) of module 'coffee_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:206]
INFO: [Synth 8-6157] synthesizing module 'coffee_successful_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/coffee_successful_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'coffee_successful_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/coffee_successful_rom_stub.v:5]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (15) of module 'coffee_successful_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:227]
WARNING: [Synth 8-689] width (3) of port connection 'douta' does not match port width (2) of module 'coffee_successful_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:228]
INFO: [Synth 8-6157] synthesizing module 'coffee_successful_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/coffee_successful/coffee_successful_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'coffee_successful_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/coffee_successful/coffee_successful_palette.sv:1]
WARNING: [Synth 8-689] width (3) of port connection 'index' does not match port width (2) of module 'coffee_successful_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:231]
INFO: [Synth 8-6157] synthesizing module 'coffee_fail_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/coffee_fail_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'coffee_fail_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/coffee_fail_rom_stub.v:5]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (15) of module 'coffee_fail_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:239]
WARNING: [Synth 8-689] width (3) of port connection 'douta' does not match port width (2) of module 'coffee_fail_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:240]
INFO: [Synth 8-6157] synthesizing module 'coffee_fail_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/coffee_fail/coffee_fail_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'coffee_fail_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/coffee_fail/coffee_fail_palette.sv:1]
WARNING: [Synth 8-689] width (3) of port connection 'index' does not match port width (2) of module 'coffee_fail_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:243]
INFO: [Synth 8-6157] synthesizing module 'coffee_overflow_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/coffee_overflow_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'coffee_overflow_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/coffee_overflow_rom_stub.v:5]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (15) of module 'coffee_overflow_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:252]
WARNING: [Synth 8-689] width (3) of port connection 'douta' does not match port width (2) of module 'coffee_overflow_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:253]
INFO: [Synth 8-6157] synthesizing module 'coffee_overflow_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/coffee_overflow/coffee_overflow_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'coffee_overflow_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/coffee_overflow/coffee_overflow_palette.sv:1]
WARNING: [Synth 8-689] width (3) of port connection 'index' does not match port width (2) of module 'coffee_overflow_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:256]
INFO: [Synth 8-6155] done synthesizing module 'coffee_color_mapper' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:3]
INFO: [Synth 8-6157] synthesizing module 'vials_color_mapper' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/vials_color_mapper.sv:18]
INFO: [Synth 8-6157] synthesizing module 'vials_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/vials_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vials_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/vials_rom_stub.v:5]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (14) of module 'vials_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/vials_color_mapper.sv:78]
WARNING: [Synth 8-689] width (3) of port connection 'douta' does not match port width (2) of module 'vials_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/vials_color_mapper.sv:79]
INFO: [Synth 8-6157] synthesizing module 'task_vials_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/vials/vials_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'task_vials_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/vials/vials_palette.sv:1]
WARNING: [Synth 8-689] width (3) of port connection 'index' does not match port width (2) of module 'task_vials_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/vials_color_mapper.sv:83]
INFO: [Synth 8-6157] synthesizing module 'task_vials_sprite_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/task_vials_sprite_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'task_vials_sprite_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/task_vials_sprite_rom_stub.v:5]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (9) of module 'task_vials_sprite_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/vials_color_mapper.sv:121]
WARNING: [Synth 8-689] width (3) of port connection 'douta' does not match port width (2) of module 'task_vials_sprite_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/vials_color_mapper.sv:122]
INFO: [Synth 8-6157] synthesizing module 'task_vials_sprite_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/vials_sprite/vials_sprite_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'task_vials_sprite_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/vials_sprite/vials_sprite_palette.sv:1]
WARNING: [Synth 8-689] width (3) of port connection 'index' does not match port width (2) of module 'task_vials_sprite_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/vials_color_mapper.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'vials_color_mapper' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/vials_color_mapper.sv:18]
WARNING: [Synth 8-689] width (3) of port connection 'vial_display' does not match port width (2) of module 'vials_color_mapper' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/Color_Mapper.sv:328]
INFO: [Synth 8-6157] synthesizing module 'start_screen_example' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/start_screen/start_screen_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'start_screen_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/start_screen_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'start_screen_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-17704-LAPTOP-GK96VVK3/realtime/start_screen_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'start_screen_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/start_screen/start_screen_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'start_screen_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/start_screen/start_screen_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'start_screen_example' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/start_screen/start_screen_example.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'color_mapper' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/Color_Mapper.sv:17]
INFO: [Synth 8-6157] synthesizing module 'Animate' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/Animate.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/Animate.sv:91]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/Animate.sv:110]
INFO: [Synth 8-6155] done synthesizing module 'Animate' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/Animate.sv:23]
INFO: [Synth 8-6157] synthesizing module 'task_num' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/task_num.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/task_num.sv:91]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/task_num.sv:270]
WARNING: [Synth 8-151] case item 6'b010000 is unreachable [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/task_num.sv:270]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/task_num.sv:279]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/task_num.sv:295]
INFO: [Synth 8-6155] done synthesizing module 'task_num' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/task_num.sv:23]
INFO: [Synth 8-6157] synthesizing module 'task_coffee' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/task_coffee.sv:3]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/task_coffee.sv:45]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/task_coffee.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'task_coffee' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/task_coffee.sv:3]
INFO: [Synth 8-6157] synthesizing module 'task_vials' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/task_vials.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/task_vials.sv:93]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/task_vials.sv:234]
INFO: [Synth 8-6155] done synthesizing module 'task_vials' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/task_vials.sv:23]
WARNING: [Synth 8-7071] port 'task_' of module 'task_vials' is unconnected for instance 'vials_task' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:259]
WARNING: [Synth 8-7023] instance 'vials_task' of module 'task_vials' has 10 connections declared, but only 9 given [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:259]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_hdmi_top' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:14]
WARNING: [Synth 8-87] always_comb on 'red_reg' did not result in combinational logic [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:63]
WARNING: [Synth 8-87] always_comb on 'green_reg' did not result in combinational logic [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:64]
WARNING: [Synth 8-87] always_comb on 'blue_reg' did not result in combinational logic [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:65]
WARNING: [Synth 8-87] always_comb on 'red_reg' did not result in combinational logic [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:51]
WARNING: [Synth 8-87] always_comb on 'green_reg' did not result in combinational logic [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:52]
WARNING: [Synth 8-87] always_comb on 'blue_reg' did not result in combinational logic [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:53]
WARNING: [Synth 8-87] always_comb on 'red_reg' did not result in combinational logic [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/vials_color_mapper.sv:52]
WARNING: [Synth 8-87] always_comb on 'green_reg' did not result in combinational logic [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/vials_color_mapper.sv:53]
WARNING: [Synth 8-87] always_comb on 'blue_reg' did not result in combinational logic [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/vials_color_mapper.sv:54]
WARNING: [Synth 8-3848] Net ampt_counter in module/entity task_num does not have driver. [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/task_num.sv:35]
WARNING: [Synth 8-7129] Port task_ in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[9] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[8] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[7] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[6] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[5] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[4] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[3] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[2] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[1] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[0] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[9] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[8] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[7] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[6] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[5] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[4] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[3] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[2] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[1] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[0] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[9] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[8] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[7] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[6] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[5] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[4] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[3] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[2] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[1] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[0] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[9] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[8] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[7] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[6] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[5] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[4] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[3] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[2] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[1] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[0] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port ampt_counter[3] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port ampt_counter[2] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port ampt_counter[1] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port ampt_counter[0] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[9] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[8] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[7] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[6] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[5] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[4] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[3] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[2] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[1] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[0] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[9] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[8] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[7] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[6] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[5] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[4] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[3] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[2] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[1] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[0] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port blank in module vials_color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port blank in module coffee_color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module coffee_color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port blank in module num_color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port vials_display[2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[9] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[8] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[7] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[6] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[5] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[4] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[3] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[2] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[1] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[0] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[9] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[8] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[7] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[6] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[5] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[4] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[3] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[2] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[1] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[0] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_clk in module ball is either unconnected or has no load
WARNING: [Synth 8-7129] Port blank in module ball is either unconnected or has no load
WARNING: [Synth 8-7129] Port circuit_win_flag in module big_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port maze_win_flag in module big_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port shower_win_flag in module big_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1345.531 ; gain = 530.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1345.531 ; gain = 530.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1345.531 ; gain = 530.465
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1345.531 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/coffee_rom/coffee_rom/c_rom_in_context.xdc] for cell 'color_instance/coffee_color/coffee_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/coffee_rom/coffee_rom/c_rom_in_context.xdc] for cell 'color_instance/coffee_color/coffee_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_1/mb_usb_microblaze_0_1/mb_usb_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_1/mb_usb_microblaze_0_1/mb_usb_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_v10_1/mb_usb_dlmb_v10_1/mb_usb_ilmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_v10_1/mb_usb_dlmb_v10_1/mb_usb_ilmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_v10_1/mb_usb_ilmb_v10_1/mb_usb_ilmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_v10_1/mb_usb_ilmb_v10_1/mb_usb_ilmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_bram_if_cntlr_1/mb_usb_dlmb_bram_if_cntlr_1/mb_usb_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_bram_if_cntlr_1/mb_usb_dlmb_bram_if_cntlr_1/mb_usb_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_bram_if_cntlr_1/mb_usb_ilmb_bram_if_cntlr_1/mb_usb_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_bram_if_cntlr_1/mb_usb_ilmb_bram_if_cntlr_1/mb_usb_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_lmb_bram_1/mb_usb_lmb_bram_1/mb_usb_lmb_bram_1_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_lmb_bram_1/mb_usb_lmb_bram_1/mb_usb_lmb_bram_1_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_xbar_1/mb_usb_xbar_1/mb_usb_xbar_1_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_xbar_1/mb_usb_xbar_1/mb_usb_xbar_1_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_1/mb_usb_microblaze_0_axi_intc_1/mb_usb_microblaze_0_axi_intc_1_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_1/mb_usb_microblaze_0_axi_intc_1/mb_usb_microblaze_0_axi_intc_1_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_mdm_1_1/mb_usb_mdm_1_1/mb_usb_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_mdm_1_1/mb_usb_mdm_1_1/mb_usb_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_1/mb_usb_clk_wiz_1_1/mb_usb_clk_wiz_1_1_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_1/mb_usb_clk_wiz_1_1/mb_usb_clk_wiz_1_1_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_1/mb_usb_rst_clk_wiz_1_100M_1/mb_usb_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_1/mb_usb_rst_clk_wiz_1_100M_1/mb_usb_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_3/mb_usb_axi_gpio_0_3/mb_usb_axi_gpio_0_0_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_3/mb_usb_axi_gpio_0_3/mb_usb_axi_gpio_0_0_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_4/mb_usb_axi_gpio_0_4/mb_usb_axi_gpio_0_2_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_4/mb_usb_axi_gpio_0_4/mb_usb_axi_gpio_0_2_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_5/mb_usb_axi_gpio_0_5/mb_usb_axi_gpio_0_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_5/mb_usb_axi_gpio_0_5/mb_usb_axi_gpio_0_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_1/mb_usb_axi_uartlite_0_1/mb_usb_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_1/mb_usb_axi_uartlite_0_1/mb_usb_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_timer_0_1/mb_usb_axi_timer_0_1/mb_usb_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_timer_0_1/mb_usb_axi_timer_0_1/mb_usb_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_quad_spi_0_1/mb_usb_axi_quad_spi_0_1/mb_usb_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_quad_spi_0_1/mb_usb_axi_quad_spi_0_1/mb_usb_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
WARNING: [Constraints 18-619] A clock with name 'Clk' already exists, overwriting the previous clock with the same name. [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/sprite_0_rom/sprite_0_rom/sprite_0_rom_in_context.xdc] for cell 'color_instance/standingR/sprite_0_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/sprite_0_rom/sprite_0_rom/sprite_0_rom_in_context.xdc] for cell 'color_instance/standingR/sprite_0_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/sprite_1_rom/sprite_1_rom/sprite_1_rom_in_context.xdc] for cell 'color_instance/right_1/sprite_1_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/sprite_1_rom/sprite_1_rom/sprite_1_rom_in_context.xdc] for cell 'color_instance/right_1/sprite_1_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/sprite_2_rom/sprite_2_rom/sprite_2_rom_in_context.xdc] for cell 'color_instance/right_2/sprite_2_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/sprite_2_rom/sprite_2_rom/sprite_2_rom_in_context.xdc] for cell 'color_instance/right_2/sprite_2_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/left_character0_rom/left_character0_rom/left_character0_rom_in_context.xdc] for cell 'color_instance/standingL/left_character0_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/left_character0_rom/left_character0_rom/left_character0_rom_in_context.xdc] for cell 'color_instance/standingL/left_character0_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/left_character1_rom/left_character1_rom/left_character1_rom_in_context.xdc] for cell 'color_instance/left_1/left_character1_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/left_character1_rom/left_character1_rom/left_character1_rom_in_context.xdc] for cell 'color_instance/left_1/left_character1_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/left_character2_rom/left_character2_rom/left_character2_rom_in_context.xdc] for cell 'color_instance/left_2/left_character2_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/left_character2_rom/left_character2_rom/left_character2_rom_in_context.xdc] for cell 'color_instance/left_2/left_character2_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/eceb_map_rom/eceb_map_rom/eceb_map_rom_in_context.xdc] for cell 'color_instance/map/eceb_map_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/eceb_map_rom/eceb_map_rom/eceb_map_rom_in_context.xdc] for cell 'color_instance/map/eceb_map_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/task_num_rom/task_num_rom/task_num_rom_in_context.xdc] for cell 'color_instance/printer_color/task_num_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/task_num_rom/task_num_rom/task_num_rom_in_context.xdc] for cell 'color_instance/printer_color/task_num_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/start_screen_rom/start_screen_rom/start_screen_rom_in_context.xdc] for cell 'color_instance/start_screen/start_screen_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/start_screen_rom/start_screen_rom/start_screen_rom_in_context.xdc] for cell 'color_instance/start_screen/start_screen_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/coffee_successful_rom/coffee_successful_rom/coffee_successful_rom_in_context.xdc] for cell 'color_instance/coffee_color/coffee_successful_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/coffee_successful_rom/coffee_successful_rom/coffee_successful_rom_in_context.xdc] for cell 'color_instance/coffee_color/coffee_successful_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/coffee_fail_rom/coffee_fail_rom/coffee_fail_rom_in_context.xdc] for cell 'color_instance/coffee_color/coffee_fail_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/coffee_fail_rom/coffee_fail_rom/coffee_fail_rom_in_context.xdc] for cell 'color_instance/coffee_color/coffee_fail_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/coffee_overflow_rom/coffee_overflow_rom/coffee_overflow_rom_in_context.xdc] for cell 'color_instance/coffee_color/coffee_overflow_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/coffee_overflow_rom/coffee_overflow_rom/coffee_overflow_rom_in_context.xdc] for cell 'color_instance/coffee_color/coffee_overflow_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/task_num_fail_rom_1/task_num_fail_rom/task_num_fail_rom_in_context.xdc] for cell 'color_instance/printer_color/task_num_fail_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/task_num_fail_rom_1/task_num_fail_rom/task_num_fail_rom_in_context.xdc] for cell 'color_instance/printer_color/task_num_fail_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/task_num_win_rom_1/task_num_win_rom/task_num_win_rom_in_context.xdc] for cell 'color_instance/printer_color/task_num_win_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/task_num_win_rom_1/task_num_win_rom/task_num_win_rom_in_context.xdc] for cell 'color_instance/printer_color/task_num_win_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/vials_rom/vials_rom/vials_rom_in_context.xdc] for cell 'color_instance/nolabel_line322/task_vials_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/vials_rom/vials_rom/vials_rom_in_context.xdc] for cell 'color_instance/nolabel_line322/task_vials_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/task_vials_sprite_rom/task_vials_sprite_rom/task_vials_sprite_rom_in_context.xdc] for cell 'color_instance/nolabel_line322/task_vials_sprite_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/task_vials_sprite_rom/task_vials_sprite_rom/task_vials_sprite_rom_in_context.xdc] for cell 'color_instance/nolabel_line322/task_vials_sprite_rom'
Parsing XDC File [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1449.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1449.082 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/spi_usb' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Users/Jnzhu/Documents/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1449.082 ; gain = 634.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 1449.082 ; gain = 634.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for Clk. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 16).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/coffee_color/coffee_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_keycode. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/timer_usb_axi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/spi_usb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_to_hdmi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/standingR/sprite_0_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/right_1/sprite_1_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/right_2/sprite_2_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/standingL/left_character0_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/left_1/left_character1_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/left_2/left_character2_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/map/eceb_map_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/printer_color/task_num_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/start_screen/start_screen_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/coffee_color/coffee_successful_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/coffee_color/coffee_fail_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/coffee_color/coffee_overflow_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/printer_color/task_num_fail_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/printer_color/task_num_win_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/nolabel_line322/task_vials_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/nolabel_line322/task_vials_sprite_rom. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 1449.082 ; gain = 634.016
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'big_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'Animate'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'task_num'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'task_coffee'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'task_vials'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              000 |                             0000
                     map |                              001 |                             0001
                 printer |                              010 |                             0010
                   vials |                              011 |                             0011
                  coffee |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'big_fsm'
WARNING: [Synth 8-327] inferring latch for variable 'red_reg' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:63]
WARNING: [Synth 8-327] inferring latch for variable 'green_reg' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:64]
WARNING: [Synth 8-327] inferring latch for variable 'blue_reg' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:65]
WARNING: [Synth 8-327] inferring latch for variable 'red_reg' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'green_reg' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:52]
WARNING: [Synth 8-327] inferring latch for variable 'blue_reg' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'red_reg' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/vials_color_mapper.sv:52]
WARNING: [Synth 8-327] inferring latch for variable 'green_reg' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/vials_color_mapper.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'blue_reg' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/vials_color_mapper.sv:54]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                s_startR | 000000000000000000000000000000000000000001 |                          0000000
               s_left1_1 | 000000000000000000000000000000000000000010 |                          0010101
               s_left1_2 | 000000000000000000000000000000000000000100 |                          0010110
               s_left1_3 | 000000000000000000000000000000000000001000 |                          0010111
               s_left1_4 | 000000000000000000000000000000000000010000 |                          0011000
               s_left1_5 | 000000000000000000000000000000000000100000 |                          0011001
               s_left1_6 | 000000000000000000000000000000000001000000 |                          0011010
               s_left1_7 | 000000000000000000000000000000000010000000 |                          0011011
               s_left1_8 | 000000000000000000000000000000000100000000 |                          0011100
               s_left1_9 | 000000000000000000000000000000001000000000 |                          0011101
              s_left1_10 | 000000000000000000000000000000010000000000 |                          0011110
               s_left2_1 | 000000000000000000000000000000100000000000 |                          0011111
               s_left2_2 | 000000000000000000000000000001000000000000 |                          0100000
               s_left2_3 | 000000000000000000000000000010000000000000 |                          0100001
               s_left2_4 | 000000000000000000000000000100000000000000 |                          0100010
               s_left2_5 | 000000000000000000000000001000000000000000 |                          0100011
               s_left2_6 | 000000000000000000000000010000000000000000 |                          0100100
               s_left2_7 | 000000000000000000000000100000000000000000 |                          0100101
               s_left2_8 | 000000000000000000000001000000000000000000 |                          0100110
               s_left2_9 | 000000000000000000000010000000000000000000 |                          0100111
              s_left2_10 | 000000000000000000000100000000000000000000 |                          0101000
                s_startL | 000000000000000000001000000000000000000000 |                          0101001
              s_right1_1 | 000000000000000000010000000000000000000000 |                          0000001
              s_right1_2 | 000000000000000000100000000000000000000000 |                          0000010
              s_right1_3 | 000000000000000001000000000000000000000000 |                          0000011
              s_right1_4 | 000000000000000010000000000000000000000000 |                          0000100
              s_right1_5 | 000000000000000100000000000000000000000000 |                          0000101
              s_right1_6 | 000000000000001000000000000000000000000000 |                          0000110
              s_right1_7 | 000000000000010000000000000000000000000000 |                          0000111
              s_right1_8 | 000000000000100000000000000000000000000000 |                          0001000
              s_right1_9 | 000000000001000000000000000000000000000000 |                          0001001
             s_right1_10 | 000000000010000000000000000000000000000000 |                          0001010
              s_right2_1 | 000000000100000000000000000000000000000000 |                          0001011
              s_right2_2 | 000000001000000000000000000000000000000000 |                          0001100
              s_right2_3 | 000000010000000000000000000000000000000000 |                          0001101
              s_right2_4 | 000000100000000000000000000000000000000000 |                          0001110
              s_right2_5 | 000001000000000000000000000000000000000000 |                          0001111
              s_right2_6 | 000010000000000000000000000000000000000000 |                          0010000
              s_right2_7 | 000100000000000000000000000000000000000000 |                          0010001
              s_right2_8 | 001000000000000000000000000000000000000000 |                          0010010
              s_right2_9 | 010000000000000000000000000000000000000000 |                          0010011
             s_right2_10 | 100000000000000000000000000000000000000000 |                          0010100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'Animate'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     off |             00000000000000000001 |                           000000
                  blank_ |             00000000000000000010 |                           000001
                   tile1 |             00000000000000000100 |                           000010
                   tile2 |             00000000000000001000 |                           000011
                   tile3 |             00000000000000010000 |                           000100
                   tile4 |             00000000000000100000 |                           000101
                   tile5 |             00000000000001000000 |                           000110
                   start |             00000000000010000000 |                           000111
                 start_w |             00000000000100000000 |                           001000
                attempt1 |             00000000001000000000 |                           001001
              attempt1_w |             00000000010000000000 |                           001010
                attempt2 |             00000000100000000000 |                           001011
              attempt2_w |             00000001000000000000 |                           001100
                attempt3 |             00000010000000000000 |                           001101
              attempt3_w |             00000100000000000000 |                           001110
                attempt4 |             00001000000000000000 |                           001111
              attempt4_w |             00010000000000000000 |                           010000
                     win |             00100000000000000000 |                           010001
                post_win |             01000000000000000000 |                           010010
                    lose |             10000000000000000000 |                           010011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'task_num'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     off |                    0000000000001 |                             0000
                    halt |                    0000000000010 |                             0001
                   start |                    0000000000100 |                             0010
                 start_1 |                    0000000001000 |                             0011
                 start_2 |                    0000000010000 |                             0100
                 start_3 |                    0000000100000 |                             0101
                 start_4 |                    0000001000000 |                             0110
                 start_5 |                    0000010000000 |                             0111
                 start_6 |                    0000100000000 |                             1000
                overflow |                    0001000000000 |                             1100
                     win |                    0010000000000 |                             1010
                post_win |                    0100000000000 |                             1011
                    lose |                    1000000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'task_coffee'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     off |                   00000000100000 |                             0000
                   start |                   00001000000000 |                             0001
               animate21 |                   00000001000000 |                             0010
                  state1 |                   00000000000001 |                             0011
               animate14 |                   00000000000010 |                             0100
                  state4 |                   00000000001000 |                             0101
               animate43 |                   10000000000000 |                             0110
                  state3 |                   00010000000000 |                             0111
               animate32 |                   00100000000000 |                             1000
                  state2 |                   01000000000000 |                             1001
               animate25 |                   00000100000000 |                             1010
                     win |                   00000010000000 |                             1011
                post_win |                   00000000010000 |                             1101
                    lose |                   00000000000100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'task_vials'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 1449.082 ; gain = 634.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 7     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 25    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  42 Input   42 Bit        Muxes := 1     
	   2 Input   42 Bit        Muxes := 8     
	  20 Input   20 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 24    
	  14 Input   14 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 18    
	  13 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 19    
	   8 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 13    
	   2 Input   12 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 4     
	   5 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 13    
	   5 Input    4 Bit        Muxes := 3     
	  10 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 97    
	   4 Input    4 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 5     
	  13 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 9     
	   6 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	  25 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 11    
	  13 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP rom_address0, operation Mode is: (D+A)*(B:0x280).
DSP Report: operator rom_address0 is absorbed into DSP rom_address0.
DSP Report: operator rom_address1 is absorbed into DSP rom_address0.
DSP Report: Generating DSP rom_address, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address2, operation Mode is: A*(B:0x32).
DSP Report: operator rom_address2 is absorbed into DSP rom_address2.
DSP Report: Generating DSP rom_address3, operation Mode is: A*(B:0x28).
DSP Report: operator rom_address3 is absorbed into DSP rom_address3.
DSP Report: Generating DSP rom_address0, operation Mode is: (D+(A:0x3fffff42))*(B:0x28).
DSP Report: operator rom_address0 is absorbed into DSP rom_address0.
DSP Report: operator rom_address1 is absorbed into DSP rom_address0.
DSP Report: Generating DSP rom_address, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffee8).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address2, operation Mode is: A*(B:0x32).
DSP Report: operator rom_address2 is absorbed into DSP rom_address2.
DSP Report: Generating DSP rom_address3, operation Mode is: A*(B:0x28).
DSP Report: operator rom_address3 is absorbed into DSP rom_address3.
DSP Report: Generating DSP rom_address0, operation Mode is: (D+(A:0x3fffff42))*(B:0x28).
DSP Report: operator rom_address0 is absorbed into DSP rom_address0.
DSP Report: operator rom_address1 is absorbed into DSP rom_address0.
DSP Report: Generating DSP rom_address, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffee8).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address2, operation Mode is: A*(B:0x32).
DSP Report: operator rom_address2 is absorbed into DSP rom_address2.
DSP Report: Generating DSP rom_address3, operation Mode is: A*(B:0x28).
DSP Report: operator rom_address3 is absorbed into DSP rom_address3.
DSP Report: Generating DSP rom_address0, operation Mode is: (D+(A:0x3fffff42))*(B:0x28).
DSP Report: operator rom_address0 is absorbed into DSP rom_address0.
DSP Report: operator rom_address1 is absorbed into DSP rom_address0.
DSP Report: Generating DSP rom_address, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffee8).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address2, operation Mode is: A*(B:0x32).
DSP Report: operator rom_address2 is absorbed into DSP rom_address2.
DSP Report: Generating DSP rom_address3, operation Mode is: A*(B:0x28).
DSP Report: operator rom_address3 is absorbed into DSP rom_address3.
DSP Report: Generating DSP rom_address0, operation Mode is: (D+(A:0x3fffff42))*(B:0x28).
DSP Report: operator rom_address0 is absorbed into DSP rom_address0.
DSP Report: operator rom_address1 is absorbed into DSP rom_address0.
DSP Report: Generating DSP rom_address, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffee8).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address2, operation Mode is: A*(B:0x32).
DSP Report: operator rom_address2 is absorbed into DSP rom_address2.
DSP Report: Generating DSP rom_address3, operation Mode is: A*(B:0x28).
DSP Report: operator rom_address3 is absorbed into DSP rom_address3.
DSP Report: Generating DSP rom_address0, operation Mode is: (D+(A:0x3fffff42))*(B:0x28).
DSP Report: operator rom_address0 is absorbed into DSP rom_address0.
DSP Report: operator rom_address1 is absorbed into DSP rom_address0.
DSP Report: Generating DSP rom_address, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffee8).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address2, operation Mode is: A*(B:0x32).
DSP Report: operator rom_address2 is absorbed into DSP rom_address2.
DSP Report: Generating DSP rom_address3, operation Mode is: A*(B:0x28).
DSP Report: operator rom_address3 is absorbed into DSP rom_address3.
DSP Report: Generating DSP rom_address0, operation Mode is: (D+(A:0x3fffff42))*(B:0x28).
DSP Report: operator rom_address0 is absorbed into DSP rom_address0.
DSP Report: operator rom_address1 is absorbed into DSP rom_address0.
DSP Report: Generating DSP rom_address, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffee8).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: Generating DSP task_num_rom_address1, operation Mode is: A*(B:0x12c).
DSP Report: operator task_num_rom_address1 is absorbed into DSP task_num_rom_address1.
DSP Report: Generating DSP task_num_rom_address2, operation Mode is: A*(B:0xc8).
DSP Report: operator task_num_rom_address2 is absorbed into DSP task_num_rom_address2.
DSP Report: Generating DSP task_num_rom_address, operation Mode is: C+A*(B:0x12c).
DSP Report: operator task_num_rom_address is absorbed into DSP task_num_rom_address.
DSP Report: operator task_num_rom_address0 is absorbed into DSP task_num_rom_address.
DSP Report: Generating DSP task_num_winlose_rom_address0, operation Mode is: (D+(A:0x3fffffe9))*(B:0x8a).
DSP Report: operator task_num_winlose_rom_address0 is absorbed into DSP task_num_winlose_rom_address0.
DSP Report: operator task_num_winlose_rom_address1 is absorbed into DSP task_num_winlose_rom_address0.
DSP Report: Generating DSP task_num_winlose_rom_address, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffede).
DSP Report: operator task_num_winlose_rom_address is absorbed into DSP task_num_winlose_rom_address.
DSP Report: Generating DSP task_coffee_rom_address2, operation Mode is: A*(B:0x64).
DSP Report: operator task_coffee_rom_address2 is absorbed into DSP task_coffee_rom_address2.
DSP Report: Generating DSP task_coffee_rom_address1, operation Mode is: A*(B:0xc8).
DSP Report: operator task_coffee_rom_address1 is absorbed into DSP task_coffee_rom_address1.
DSP Report: Generating DSP task_vials_rom_address2, operation Mode is: A*(B:0x64).
DSP Report: operator task_vials_rom_address2 is absorbed into DSP task_vials_rom_address2.
DSP Report: Generating DSP task_vials_rom_address1, operation Mode is: A*(B:0x96).
DSP Report: operator task_vials_rom_address1 is absorbed into DSP task_vials_rom_address1.
DSP Report: Generating DSP rom_address2, operation Mode is: A*(B:0x64).
DSP Report: operator rom_address2 is absorbed into DSP rom_address2.
DSP Report: Generating DSP rom_address1, operation Mode is: A*(B:0xc8).
DSP Report: operator rom_address1 is absorbed into DSP rom_address1.
WARNING: [Synth 8-3332] Sequential element (blue_reg[0]) is unused and will be removed from module coffee_color_mapper.
WARNING: [Synth 8-3332] Sequential element (red_reg[3]) is unused and will be removed from module vials_color_mapper.
WARNING: [Synth 8-3332] Sequential element (green_reg[0]) is unused and will be removed from module vials_color_mapper.
WARNING: [Synth 8-3332] Sequential element (blue_reg[3]) is unused and will be removed from module vials_color_mapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:32 . Memory (MB): peak = 1449.082 ; gain = 634.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|eceb_map_example        | (D+A)*(B:0x280)                   | 10     | 10     | -      | 8      | 21     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|eceb_map_example        | PCIN+(A:0x0):B+C                  | 30     | 10     | 8      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|sprite_0_example        | A*(B:0x32)                        | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_0_example        | A*(B:0x28)                        | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_0_example        | (D+(A:0x3fffff42))*(B:0x28)       | 11     | 6      | -      | 10     | 17     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|sprite_0_example        | PCIN+(A:0x0):B+(C:0xfffffffffee8) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|sprite_1_example        | A*(B:0x32)                        | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_1_example        | A*(B:0x28)                        | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_1_example        | (D+(A:0x3fffff42))*(B:0x28)       | 11     | 6      | -      | 10     | 17     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|sprite_1_example        | PCIN+(A:0x0):B+(C:0xfffffffffee8) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|sprite_2_example        | A*(B:0x32)                        | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_2_example        | A*(B:0x28)                        | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_2_example        | (D+(A:0x3fffff42))*(B:0x28)       | 11     | 6      | -      | 10     | 17     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|sprite_2_example        | PCIN+(A:0x0):B+(C:0xfffffffffee8) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|left_character0_example | A*(B:0x32)                        | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character0_example | A*(B:0x28)                        | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character0_example | (D+(A:0x3fffff42))*(B:0x28)       | 11     | 6      | -      | 10     | 17     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|left_character0_example | PCIN+(A:0x0):B+(C:0xfffffffffee8) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|left_character1_example | A*(B:0x32)                        | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character1_example | A*(B:0x28)                        | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character1_example | (D+(A:0x3fffff42))*(B:0x28)       | 11     | 6      | -      | 10     | 17     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|left_character1_example | PCIN+(A:0x0):B+(C:0xfffffffffee8) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|left_character2_example | A*(B:0x32)                        | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character2_example | A*(B:0x28)                        | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character2_example | (D+(A:0x3fffff42))*(B:0x28)       | 11     | 6      | -      | 10     | 17     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|left_character2_example | PCIN+(A:0x0):B+(C:0xfffffffffee8) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|num_color_mapper        | A*(B:0x12c)                       | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|num_color_mapper        | A*(B:0xc8)                        | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|num_color_mapper        | C+A*(B:0x12c)                     | 10     | 9      | 10     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|num_color_mapper        | (D+(A:0x3fffffe9))*(B:0x8a)       | 14     | 8      | -      | 10     | 22     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|num_color_mapper        | PCIN+(A:0x0):B+(C:0xfffffffffede) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|coffee_color_mapper     | A*(B:0x64)                        | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coffee_color_mapper     | A*(B:0xc8)                        | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vials_color_mapper      | A*(B:0x64)                        | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vials_color_mapper      | A*(B:0x96)                        | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|start_screen_example    | A*(B:0x64)                        | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|start_screen_example    | A*(B:0xc8)                        | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'Clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:02:01 . Memory (MB): peak = 1449.082 ; gain = 634.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:02:08 . Memory (MB): peak = 1464.352 ; gain = 649.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:50 ; elapsed = 00:02:11 . Memory (MB): peak = 1496.641 ; gain = 681.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:59 ; elapsed = 00:02:22 . Memory (MB): peak = 1511.184 ; gain = 696.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:59 ; elapsed = 00:02:22 . Memory (MB): peak = 1511.184 ; gain = 696.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:00 ; elapsed = 00:02:23 . Memory (MB): peak = 1511.184 ; gain = 696.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:00 ; elapsed = 00:02:23 . Memory (MB): peak = 1511.184 ; gain = 696.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:01 ; elapsed = 00:02:23 . Memory (MB): peak = 1511.184 ; gain = 696.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:01 ; elapsed = 00:02:23 . Memory (MB): peak = 1511.184 ; gain = 696.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|coffee_color_mapper     | A*B         | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coffee_color_mapper     | A*B         | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character1_example | A*B         | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character1_example | A*B         | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character1_example | D+A*B       | 30     | 6      | -      | 10     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|left_character1_example | PCIN+A:B+C  | 0      | 10     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character2_example | A*B         | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character2_example | A*B         | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character2_example | D+A*B       | 30     | 6      | -      | 10     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|left_character2_example | PCIN+A:B+C  | 0      | 10     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eceb_map_example        | D+A*B       | 10     | 10     | -      | 8      | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|eceb_map_example        | PCIN+A:B+C  | 0      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vials_color_mapper      | A*B         | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vials_color_mapper      | A*B         | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|num_color_mapper        | A*B         | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|num_color_mapper        | A*B         | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|num_color_mapper        | C+A*B       | 10     | 9      | 10     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|num_color_mapper        | D+A*B       | 30     | 8      | -      | 10     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|num_color_mapper        | PCIN+A:B+C  | 0      | 10     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_1_example        | A*B         | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_1_example        | A*B         | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_1_example        | D+A*B       | 30     | 6      | -      | 10     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|sprite_1_example        | PCIN+A:B+C  | 0      | 10     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_2_example        | A*B         | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_2_example        | A*B         | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_2_example        | D+A*B       | 30     | 6      | -      | 10     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|sprite_2_example        | PCIN+A:B+C  | 0      | 10     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character0_example | A*B         | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character0_example | A*B         | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character0_example | D+A*B       | 30     | 6      | -      | 10     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|left_character0_example | PCIN+A:B+C  | 0      | 10     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_0_example        | A*B         | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_0_example        | A*B         | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_0_example        | D+A*B       | 30     | 6      | -      | 10     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|sprite_0_example        | PCIN+A:B+C  | 0      | 10     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|start_screen_example    | A*B         | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|start_screen_example    | A*B         | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |mb_usb_xbar_1                  |         1|
|2     |mb_usb_axi_uartlite_0_1        |         1|
|3     |mb_usb_clk_wiz_1_1             |         1|
|4     |mb_usb_axi_gpio_0_4            |         1|
|5     |mb_usb_axi_gpio_0_3            |         1|
|6     |mb_usb_axi_gpio_0_5            |         1|
|7     |mb_usb_mdm_1_1                 |         1|
|8     |mb_usb_microblaze_0_1          |         1|
|9     |mb_usb_microblaze_0_axi_intc_1 |         1|
|10    |mb_usb_rst_clk_wiz_1_100M_1    |         1|
|11    |mb_usb_axi_quad_spi_0_1        |         1|
|12    |mb_usb_axi_timer_0_1           |         1|
|13    |mb_usb_dlmb_bram_if_cntlr_1    |         1|
|14    |mb_usb_dlmb_v10_1              |         1|
|15    |mb_usb_ilmb_bram_if_cntlr_1    |         1|
|16    |mb_usb_ilmb_v10_1              |         1|
|17    |mb_usb_lmb_bram_1              |         1|
|18    |clk_wiz_0                      |         1|
|19    |hdmi_tx_0                      |         1|
|20    |coffee_rom                     |         1|
|21    |coffee_successful_rom          |         1|
|22    |coffee_fail_rom                |         1|
|23    |coffee_overflow_rom            |         1|
|24    |left_character1_rom            |         1|
|25    |left_character2_rom            |         1|
|26    |eceb_map_rom                   |         1|
|27    |vials_rom                      |         1|
|28    |task_vials_sprite_rom          |         1|
|29    |task_num_rom                   |         1|
|30    |task_num_fail_rom              |         1|
|31    |task_num_win_rom               |         1|
|32    |sprite_1_rom                   |         1|
|33    |sprite_2_rom                   |         1|
|34    |left_character0_rom            |         1|
|35    |sprite_0_rom                   |         1|
|36    |start_screen_rom               |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |clk_wiz                      |     1|
|2     |coffee_fail_rom              |     1|
|3     |coffee_overflow_rom          |     1|
|4     |coffee_rom                   |     1|
|5     |coffee_successful_rom        |     1|
|6     |eceb_map_rom                 |     1|
|7     |hdmi_tx                      |     1|
|8     |left_character0_rom          |     1|
|9     |left_character1_rom          |     1|
|10    |left_character2_rom          |     1|
|11    |mb_usb_axi_gpio_0            |     3|
|14    |mb_usb_axi_quad_spi_0        |     1|
|15    |mb_usb_axi_timer_0           |     1|
|16    |mb_usb_axi_uartlite_0        |     1|
|17    |mb_usb_clk_wiz_1             |     1|
|18    |mb_usb_dlmb_bram_if_cntlr    |     1|
|19    |mb_usb_dlmb_v10              |     1|
|20    |mb_usb_ilmb_bram_if_cntlr    |     1|
|21    |mb_usb_ilmb_v10              |     1|
|22    |mb_usb_lmb_bram              |     1|
|23    |mb_usb_mdm_1                 |     1|
|24    |mb_usb_microblaze_0          |     1|
|25    |mb_usb_microblaze_0_axi_intc |     1|
|26    |mb_usb_rst_clk_wiz_1_100M    |     1|
|27    |mb_usb_xbar                  |     1|
|28    |sprite_0_rom                 |     1|
|29    |sprite_1_rom                 |     1|
|30    |sprite_2_rom                 |     1|
|31    |start_screen_rom             |     1|
|32    |task_num_fail_rom            |     1|
|33    |task_num_rom                 |     1|
|34    |task_num_win_rom             |     1|
|35    |task_vials_sprite_rom        |     1|
|36    |vials_rom                    |     1|
|37    |BUFG                         |     1|
|38    |CARRY4                       |   387|
|39    |DSP48E1                      |    37|
|43    |LUT1                         |    89|
|44    |LUT2                         |   693|
|45    |LUT3                         |   555|
|46    |LUT4                         |   502|
|47    |LUT5                         |   507|
|48    |LUT6                         |   799|
|49    |FDCE                         |    22|
|50    |FDRE                         |   230|
|51    |FDSE                         |    13|
|52    |LD                           |    23|
|53    |IBUF                         |     4|
|54    |OBUF                         |    29|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:01 ; elapsed = 00:02:23 . Memory (MB): peak = 1511.184 ; gain = 696.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 130 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:37 ; elapsed = 00:02:17 . Memory (MB): peak = 1511.184 ; gain = 592.566
Synthesis Optimization Complete : Time (s): cpu = 00:02:01 ; elapsed = 00:02:24 . Memory (MB): peak = 1511.184 ; gain = 696.117
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 1523.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 447 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

*** Running vivado
    with args -log mb_usb_hdmi_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_usb_hdmi_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mb_usb_hdmi_top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 373.547 ; gain = 65.031
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jnzhu/Downloads/College and SAT/ECE 385/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/Jnzhu/Documents/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26400
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Users/Jnzhu/Documents/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1225.281 ; gain = 411.457
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_usb_hdmi_top' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:14]
INFO: [Synth 8-6157] synthesizing module 'hex_driver' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'hex_driver' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mb_usb' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:936]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_axi_uartlite_0_1' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_axi_uartlite_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_axi_uartlite_0_1' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_axi_uartlite_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_clk_wiz_1_1' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_clk_wiz_1_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_clk_wiz_1_1' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_clk_wiz_1_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_axi_gpio_0_4' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_axi_gpio_0_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_axi_gpio_0_4' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_axi_gpio_0_4_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_axi_gpio_0_3' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_axi_gpio_0_3' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_axi_gpio_0_5' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_axi_gpio_0_5_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_axi_gpio_0_5' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_axi_gpio_0_5_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_mdm_1_1' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_mdm_1_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_mdm_1_1' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_mdm_1_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_microblaze_0_1' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_microblaze_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_microblaze_0_1' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_microblaze_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_microblaze_0_axi_intc_1' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_microblaze_0_axi_intc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_microblaze_0_axi_intc_1' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_microblaze_0_axi_intc_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_microblaze_0_axi_periph_1' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1622]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CNVJ1L' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CNVJ1L' (0#1) [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_ADY9K' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_ADY9K' (0#1) [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_BB516Y' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_BB516Y' (0#1) [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_11D4JQ3' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_11D4JQ3' (0#1) [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_Y7VWKU' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_Y7VWKU' (0#1) [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:540]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1N5X0ZJ' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:672]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1N5X0ZJ' (0#1) [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:672]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1Y6O2J1' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:804]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1Y6O2J1' (0#1) [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:804]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_16FJ1YW' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2946]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_16FJ1YW' (0#1) [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2946]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_xbar_1' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_xbar_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_xbar_1' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_xbar_1_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_usb_xbar_1' is unconnected for instance 'xbar' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2671]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_usb_xbar_1' is unconnected for instance 'xbar' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2671]
WARNING: [Synth 8-7023] instance 'xbar' of module 'mb_usb_xbar_1' has 40 connections declared, but only 38 given [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2671]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_microblaze_0_axi_periph_1' (0#1) [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1622]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_4XV58R' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2712]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_dlmb_bram_if_cntlr_1' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_dlmb_bram_if_cntlr_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_dlmb_bram_if_cntlr_1' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_dlmb_bram_if_cntlr_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_dlmb_v10_1' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_dlmb_v10_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_dlmb_v10_1' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_dlmb_v10_1_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_usb_dlmb_v10_1' is unconnected for instance 'dlmb_v10' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2858]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mb_usb_dlmb_v10_1' has 25 connections declared, but only 24 given [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2858]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_ilmb_bram_if_cntlr_1' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_ilmb_bram_if_cntlr_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_ilmb_bram_if_cntlr_1' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_ilmb_bram_if_cntlr_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_ilmb_v10_1' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_ilmb_v10_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_ilmb_v10_1' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_ilmb_v10_1_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_usb_ilmb_v10_1' is unconnected for instance 'ilmb_v10' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2904]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mb_usb_ilmb_v10_1' has 25 connections declared, but only 24 given [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2904]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_lmb_bram_1' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_lmb_bram_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_lmb_bram_1' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_lmb_bram_1_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mb_usb_lmb_bram_1' is unconnected for instance 'lmb_bram' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2929]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mb_usb_lmb_bram_1' is unconnected for instance 'lmb_bram' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2929]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mb_usb_lmb_bram_1' has 16 connections declared, but only 14 given [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2929]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_4XV58R' (0#1) [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:2712]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_microblaze_0_xlconcat_1' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_xlconcat_1/synth/mb_usb_microblaze_0_xlconcat_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_microblaze_0_xlconcat_1' (0#1) [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_xlconcat_1/synth/mb_usb_microblaze_0_xlconcat_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_rst_clk_wiz_1_100M_1' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_rst_clk_wiz_1_100M_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_rst_clk_wiz_1_100M_1' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_rst_clk_wiz_1_100M_1_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mb_usb_rst_clk_wiz_1_100M_1' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1558]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mb_usb_rst_clk_wiz_1_100M_1' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1558]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'mb_usb_rst_clk_wiz_1_100M_1' has 10 connections declared, but only 8 given [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1558]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_axi_quad_spi_0_1' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_axi_quad_spi_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_axi_quad_spi_0_1' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_axi_quad_spi_0_1_stub.v:5]
WARNING: [Synth 8-7071] port 'io0_t' of module 'mb_usb_axi_quad_spi_0_1' is unconnected for instance 'spi_usb' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1567]
WARNING: [Synth 8-7071] port 'io1_o' of module 'mb_usb_axi_quad_spi_0_1' is unconnected for instance 'spi_usb' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1567]
WARNING: [Synth 8-7071] port 'io1_t' of module 'mb_usb_axi_quad_spi_0_1' is unconnected for instance 'spi_usb' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1567]
WARNING: [Synth 8-7071] port 'sck_t' of module 'mb_usb_axi_quad_spi_0_1' is unconnected for instance 'spi_usb' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1567]
WARNING: [Synth 8-7071] port 'ss_t' of module 'mb_usb_axi_quad_spi_0_1' is unconnected for instance 'spi_usb' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1567]
WARNING: [Synth 8-7023] instance 'spi_usb' of module 'mb_usb_axi_quad_spi_0_1' has 33 connections declared, but only 28 given [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1567]
INFO: [Synth 8-6157] synthesizing module 'mb_usb_axi_timer_0_1' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_axi_timer_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_axi_timer_0_1' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/mb_usb_axi_timer_0_1_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'mb_usb_axi_timer_0_1' is unconnected for instance 'timer_usb_axi' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1596]
WARNING: [Synth 8-7071] port 'generateout1' of module 'mb_usb_axi_timer_0_1' is unconnected for instance 'timer_usb_axi' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1596]
WARNING: [Synth 8-7071] port 'pwm0' of module 'mb_usb_axi_timer_0_1' is unconnected for instance 'timer_usb_axi' [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1596]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'mb_usb_axi_timer_0_1' has 26 connections declared, but only 23 given [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:1596]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb' (0#1) [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/synth/mb_usb.v:936]
WARNING: [Synth 8-7071] port 'gpio_usb_int_tri_o' of module 'mb_usb' is unconnected for instance 'mb_block_i' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:98]
WARNING: [Synth 8-7071] port 'gpio_usb_int_tri_t' of module 'mb_usb' is unconnected for instance 'mb_block_i' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:98]
WARNING: [Synth 8-7071] port 'gpio_usb_rst_tri_i' of module 'mb_usb' is unconnected for instance 'mb_block_i' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:98]
WARNING: [Synth 8-7071] port 'gpio_usb_rst_tri_t' of module 'mb_usb' is unconnected for instance 'mb_block_i' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:98]
WARNING: [Synth 8-7023] instance 'mb_block_i' of module 'mb_usb' has 16 connections declared, but only 12 given [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:98]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:123]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:123]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'big_fsm' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/big_fsm.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/big_fsm.sv:79]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/big_fsm.sv:99]
INFO: [Synth 8-6155] done synthesizing module 'big_fsm' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/big_fsm.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ball' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/ball.sv:25]
INFO: [Synth 8-6157] synthesizing module 'eceb_walls' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/eceb_walls.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'eceb_walls' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/eceb_walls.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ball' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/ball.sv:25]
INFO: [Synth 8-6157] synthesizing module 'color_mapper' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/Color_Mapper.sv:17]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/Color_Mapper.sv:137]
INFO: [Synth 8-6157] synthesizing module 'eceb_map_example' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/eceb_map/eceb_map_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'eceb_map_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/eceb_map_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'eceb_map_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/eceb_map_rom_stub.v:5]
WARNING: [Synth 8-689] width (19) of port connection 'addra' does not match port width (18) of module 'eceb_map_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/eceb_map/eceb_map_example.sv:48]
INFO: [Synth 8-6157] synthesizing module 'eceb_map_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/eceb_map/eceb_map_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'eceb_map_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/eceb_map/eceb_map_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'eceb_map_example' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/eceb_map/eceb_map_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'sprite_0_example' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/sprite_0/sprite_0_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'sprite_0_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/sprite_0_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sprite_0_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/sprite_0_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'sprite_0_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/sprite_0/sprite_0_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sprite_0_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/sprite_0/sprite_0_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sprite_0_example' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/sprite_0/sprite_0_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'sprite_1_example' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/sprite_1/sprite_1_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'sprite_1_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/sprite_1_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sprite_1_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/sprite_1_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'sprite_1_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/sprite_1/sprite_1_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sprite_1_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/sprite_1/sprite_1_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sprite_1_example' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/sprite_1/sprite_1_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'sprite_2_example' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/sprite_2/sprite_2_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'sprite_2_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/sprite_2_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sprite_2_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/sprite_2_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'sprite_2_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/sprite_2/sprite_2_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sprite_2_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/sprite_2/sprite_2_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sprite_2_example' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/sprite_2/sprite_2_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'left_character0_example' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/left_character0/left_character0_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'left_character0_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/left_character0_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'left_character0_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/left_character0_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'left_character0_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/left_character0/left_character0_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'left_character0_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/left_character0/left_character0_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'left_character0_example' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/left_character0/left_character0_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'left_character1_example' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/left_character1/left_character1_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'left_character1_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/left_character1_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'left_character1_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/left_character1_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'left_character1_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/left_character1/left_character1_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'left_character1_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/left_character1/left_character1_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'left_character1_example' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/left_character1/left_character1_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'left_character2_example' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/left_character2/left_character2_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'left_character2_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/left_character2_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'left_character2_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/left_character2_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'left_character2_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/left_character2/left_character2_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'left_character2_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/left_character2/left_character2_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'left_character2_example' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/left_character2/left_character2_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'num_color_mapper' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:18]
INFO: [Synth 8-6157] synthesizing module 'task_num_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/task_num_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'task_num_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/task_num_rom_stub.v:5]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (16) of module 'task_num_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:165]
WARNING: [Synth 8-689] width (3) of port connection 'douta' does not match port width (2) of module 'task_num_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:166]
INFO: [Synth 8-6157] synthesizing module 'task_num_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/printer/printer_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'task_num_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/printer/printer_palette.sv:1]
WARNING: [Synth 8-689] width (3) of port connection 'index' does not match port width (2) of module 'task_num_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:170]
INFO: [Synth 8-6157] synthesizing module 'task_num_fail_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/task_num_fail_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'task_num_fail_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/task_num_fail_rom_stub.v:5]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (14) of module 'task_num_fail_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:179]
WARNING: [Synth 8-689] width (3) of port connection 'douta' does not match port width (1) of module 'task_num_fail_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:180]
INFO: [Synth 8-6157] synthesizing module 'task_num_fail_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/fail/fail_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'task_num_fail_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/fail/fail_palette.sv:1]
WARNING: [Synth 8-689] width (3) of port connection 'index' does not match port width (1) of module 'task_num_fail_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:184]
INFO: [Synth 8-6157] synthesizing module 'task_num_win_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/task_num_win_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'task_num_win_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/task_num_win_rom_stub.v:5]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (14) of module 'task_num_win_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:193]
WARNING: [Synth 8-689] width (3) of port connection 'douta' does not match port width (1) of module 'task_num_win_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:194]
INFO: [Synth 8-6157] synthesizing module 'task_num_win_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/win/win_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'task_num_win_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/win/win_palette.sv:1]
WARNING: [Synth 8-689] width (3) of port connection 'index' does not match port width (1) of module 'task_num_win_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:198]
INFO: [Synth 8-6155] done synthesizing module 'num_color_mapper' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:18]
INFO: [Synth 8-6157] synthesizing module 'coffee_color_mapper' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:3]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:35]
INFO: [Synth 8-6157] synthesizing module 'coffee_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/coffee_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'coffee_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/coffee_rom_stub.v:5]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (15) of module 'coffee_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:202]
WARNING: [Synth 8-689] width (3) of port connection 'douta' does not match port width (2) of module 'coffee_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:203]
INFO: [Synth 8-6157] synthesizing module 'coffee_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/coffee/coffee_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'coffee_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/coffee/coffee_palette.sv:1]
WARNING: [Synth 8-689] width (3) of port connection 'index' does not match port width (2) of module 'coffee_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:206]
INFO: [Synth 8-6157] synthesizing module 'coffee_successful_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/coffee_successful_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'coffee_successful_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/coffee_successful_rom_stub.v:5]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (15) of module 'coffee_successful_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:227]
WARNING: [Synth 8-689] width (3) of port connection 'douta' does not match port width (2) of module 'coffee_successful_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:228]
INFO: [Synth 8-6157] synthesizing module 'coffee_successful_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/coffee_successful/coffee_successful_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'coffee_successful_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/coffee_successful/coffee_successful_palette.sv:1]
WARNING: [Synth 8-689] width (3) of port connection 'index' does not match port width (2) of module 'coffee_successful_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:231]
INFO: [Synth 8-6157] synthesizing module 'coffee_fail_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/coffee_fail_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'coffee_fail_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/coffee_fail_rom_stub.v:5]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (15) of module 'coffee_fail_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:239]
WARNING: [Synth 8-689] width (3) of port connection 'douta' does not match port width (2) of module 'coffee_fail_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:240]
INFO: [Synth 8-6157] synthesizing module 'coffee_fail_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/coffee_fail/coffee_fail_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'coffee_fail_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/coffee_fail/coffee_fail_palette.sv:1]
WARNING: [Synth 8-689] width (3) of port connection 'index' does not match port width (2) of module 'coffee_fail_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:243]
INFO: [Synth 8-6157] synthesizing module 'coffee_overflow_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/coffee_overflow_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'coffee_overflow_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/coffee_overflow_rom_stub.v:5]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (15) of module 'coffee_overflow_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:252]
WARNING: [Synth 8-689] width (3) of port connection 'douta' does not match port width (2) of module 'coffee_overflow_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:253]
INFO: [Synth 8-6157] synthesizing module 'coffee_overflow_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/coffee_overflow/coffee_overflow_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'coffee_overflow_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/coffee_overflow/coffee_overflow_palette.sv:1]
WARNING: [Synth 8-689] width (3) of port connection 'index' does not match port width (2) of module 'coffee_overflow_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:256]
INFO: [Synth 8-6155] done synthesizing module 'coffee_color_mapper' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:3]
INFO: [Synth 8-6157] synthesizing module 'vials_color_mapper' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/vials_color_mapper.sv:18]
INFO: [Synth 8-6157] synthesizing module 'vials_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/vials_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'vials_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/vials_rom_stub.v:5]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (14) of module 'vials_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/vials_color_mapper.sv:78]
WARNING: [Synth 8-689] width (3) of port connection 'douta' does not match port width (2) of module 'vials_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/vials_color_mapper.sv:79]
INFO: [Synth 8-6157] synthesizing module 'task_vials_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/vials/vials_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'task_vials_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/vials/vials_palette.sv:1]
WARNING: [Synth 8-689] width (3) of port connection 'index' does not match port width (2) of module 'task_vials_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/vials_color_mapper.sv:83]
INFO: [Synth 8-6157] synthesizing module 'task_vials_sprite_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/task_vials_sprite_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'task_vials_sprite_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/task_vials_sprite_rom_stub.v:5]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (9) of module 'task_vials_sprite_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/vials_color_mapper.sv:121]
WARNING: [Synth 8-689] width (3) of port connection 'douta' does not match port width (2) of module 'task_vials_sprite_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/vials_color_mapper.sv:122]
INFO: [Synth 8-6157] synthesizing module 'task_vials_sprite_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/vials_sprite/vials_sprite_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'task_vials_sprite_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Image_to_COE/vials_sprite/vials_sprite_palette.sv:1]
WARNING: [Synth 8-689] width (3) of port connection 'index' does not match port width (2) of module 'task_vials_sprite_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/vials_color_mapper.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'vials_color_mapper' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/vials_color_mapper.sv:18]
WARNING: [Synth 8-689] width (3) of port connection 'vial_display' does not match port width (2) of module 'vials_color_mapper' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/Color_Mapper.sv:328]
INFO: [Synth 8-6157] synthesizing module 'start_screen_example' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/start_screen/start_screen_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'start_screen_rom' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/start_screen_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'start_screen_rom' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/.Xil/Vivado-19824-LAPTOP-GK96VVK3/realtime/start_screen_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'start_screen_palette' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/start_screen/start_screen_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'start_screen_palette' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/start_screen/start_screen_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'start_screen_example' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/start_screen/start_screen_example.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'color_mapper' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/Color_Mapper.sv:17]
INFO: [Synth 8-6157] synthesizing module 'Animate' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/Animate.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/Animate.sv:91]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/Animate.sv:110]
INFO: [Synth 8-6155] done synthesizing module 'Animate' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/Animate.sv:23]
INFO: [Synth 8-6157] synthesizing module 'task_num' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/task_num.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/task_num.sv:91]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/task_num.sv:270]
WARNING: [Synth 8-151] case item 6'b010000 is unreachable [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/task_num.sv:270]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/task_num.sv:279]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/task_num.sv:295]
INFO: [Synth 8-6155] done synthesizing module 'task_num' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/task_num.sv:23]
INFO: [Synth 8-6157] synthesizing module 'task_coffee' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/task_coffee.sv:3]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/task_coffee.sv:45]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/task_coffee.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'task_coffee' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/task_coffee.sv:3]
INFO: [Synth 8-6157] synthesizing module 'task_vials' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/task_vials.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/task_vials.sv:93]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/task_vials.sv:234]
INFO: [Synth 8-6155] done synthesizing module 'task_vials' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/task_vials.sv:23]
WARNING: [Synth 8-7071] port 'task_' of module 'task_vials' is unconnected for instance 'vials_task' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:259]
WARNING: [Synth 8-7023] instance 'vials_task' of module 'task_vials' has 10 connections declared, but only 9 given [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:259]
INFO: [Synth 8-6155] done synthesizing module 'mb_usb_hdmi_top' (0#1) [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:14]
WARNING: [Synth 8-87] always_comb on 'red_reg' did not result in combinational logic [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:63]
WARNING: [Synth 8-87] always_comb on 'green_reg' did not result in combinational logic [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:64]
WARNING: [Synth 8-87] always_comb on 'blue_reg' did not result in combinational logic [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:65]
WARNING: [Synth 8-87] always_comb on 'red_reg' did not result in combinational logic [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:51]
WARNING: [Synth 8-87] always_comb on 'green_reg' did not result in combinational logic [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:52]
WARNING: [Synth 8-87] always_comb on 'blue_reg' did not result in combinational logic [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:53]
WARNING: [Synth 8-87] always_comb on 'red_reg' did not result in combinational logic [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/vials_color_mapper.sv:52]
WARNING: [Synth 8-87] always_comb on 'green_reg' did not result in combinational logic [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/vials_color_mapper.sv:53]
WARNING: [Synth 8-87] always_comb on 'blue_reg' did not result in combinational logic [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/vials_color_mapper.sv:54]
WARNING: [Synth 8-3848] Net ampt_counter in module/entity task_num does not have driver. [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/task_num.sv:35]
WARNING: [Synth 8-7129] Port task_ in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[9] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[8] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[7] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[6] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[5] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[4] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[3] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[2] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[1] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[0] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[9] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[8] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[7] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[6] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[5] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[4] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[3] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[2] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[1] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[0] in module task_vials is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[9] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[8] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[7] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[6] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[5] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[4] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[3] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[2] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[1] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[0] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[9] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[8] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[7] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[6] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[5] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[4] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[3] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[2] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[1] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[0] in module task_coffee is either unconnected or has no load
WARNING: [Synth 8-7129] Port ampt_counter[3] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port ampt_counter[2] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port ampt_counter[1] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port ampt_counter[0] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[9] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[8] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[7] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[6] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[5] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[4] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[3] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[2] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[1] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapX[0] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[9] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[8] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[7] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[6] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[5] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[4] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[3] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[2] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[1] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port MapY[0] in module task_num is either unconnected or has no load
WARNING: [Synth 8-7129] Port blank in module vials_color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port blank in module coffee_color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module coffee_color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port blank in module num_color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port vials_display[2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[9] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[8] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[7] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[6] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[5] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[4] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[3] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[2] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[1] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawX[0] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[9] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[8] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[7] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[6] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[5] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[4] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[3] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[2] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[1] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port DrawY[0] in module eceb_walls is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_clk in module ball is either unconnected or has no load
WARNING: [Synth 8-7129] Port blank in module ball is either unconnected or has no load
WARNING: [Synth 8-7129] Port circuit_win_flag in module big_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port maze_win_flag in module big_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port shower_win_flag in module big_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1346.965 ; gain = 533.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1346.965 ; gain = 533.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1346.965 ; gain = 533.141
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1346.965 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/coffee_rom/coffee_rom/c_rom_in_context.xdc] for cell 'color_instance/coffee_color/coffee_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/coffee_rom/coffee_rom/c_rom_in_context.xdc] for cell 'color_instance/coffee_color/coffee_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_1/mb_usb_microblaze_0_1/mb_usb_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_1/mb_usb_microblaze_0_1/mb_usb_microblaze_0_0_in_context.xdc] for cell 'mb_block_i/microblaze_0'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_v10_1/mb_usb_dlmb_v10_1/mb_usb_ilmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_v10_1/mb_usb_dlmb_v10_1/mb_usb_ilmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_v10_1/mb_usb_ilmb_v10_1/mb_usb_ilmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_v10_1/mb_usb_ilmb_v10_1/mb_usb_ilmb_v10_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_bram_if_cntlr_1/mb_usb_dlmb_bram_if_cntlr_1/mb_usb_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_dlmb_bram_if_cntlr_1/mb_usb_dlmb_bram_if_cntlr_1/mb_usb_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_bram_if_cntlr_1/mb_usb_ilmb_bram_if_cntlr_1/mb_usb_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_ilmb_bram_if_cntlr_1/mb_usb_ilmb_bram_if_cntlr_1/mb_usb_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_lmb_bram_1/mb_usb_lmb_bram_1/mb_usb_lmb_bram_1_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_lmb_bram_1/mb_usb_lmb_bram_1/mb_usb_lmb_bram_1_in_context.xdc] for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_xbar_1/mb_usb_xbar_1/mb_usb_xbar_1_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_xbar_1/mb_usb_xbar_1/mb_usb_xbar_1_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_1/mb_usb_microblaze_0_axi_intc_1/mb_usb_microblaze_0_axi_intc_1_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_microblaze_0_axi_intc_1/mb_usb_microblaze_0_axi_intc_1/mb_usb_microblaze_0_axi_intc_1_in_context.xdc] for cell 'mb_block_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_mdm_1_1/mb_usb_mdm_1_1/mb_usb_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_mdm_1_1/mb_usb_mdm_1_1/mb_usb_mdm_1_0_in_context.xdc] for cell 'mb_block_i/mdm_1'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_1/mb_usb_clk_wiz_1_1/mb_usb_clk_wiz_1_1_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_clk_wiz_1_1/mb_usb_clk_wiz_1_1/mb_usb_clk_wiz_1_1_in_context.xdc] for cell 'mb_block_i/clk_wiz_1'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_1/mb_usb_rst_clk_wiz_1_100M_1/mb_usb_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_rst_clk_wiz_1_100M_1/mb_usb_rst_clk_wiz_1_100M_1/mb_usb_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_3/mb_usb_axi_gpio_0_3/mb_usb_axi_gpio_0_0_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_3/mb_usb_axi_gpio_0_3/mb_usb_axi_gpio_0_0_in_context.xdc] for cell 'mb_block_i/gpio_usb_keycode'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_4/mb_usb_axi_gpio_0_4/mb_usb_axi_gpio_0_2_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_4/mb_usb_axi_gpio_0_4/mb_usb_axi_gpio_0_2_in_context.xdc] for cell 'mb_block_i/gpio_usb_int'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_5/mb_usb_axi_gpio_0_5/mb_usb_axi_gpio_0_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_gpio_0_5/mb_usb_axi_gpio_0_5/mb_usb_axi_gpio_0_1_in_context.xdc] for cell 'mb_block_i/gpio_usb_rst'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_1/mb_usb_axi_uartlite_0_1/mb_usb_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_uartlite_0_1/mb_usb_axi_uartlite_0_1/mb_usb_axi_uartlite_0_0_in_context.xdc] for cell 'mb_block_i/axi_uartlite_0'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_timer_0_1/mb_usb_axi_timer_0_1/mb_usb_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_timer_0_1/mb_usb_axi_timer_0_1/mb_usb_axi_timer_0_0_in_context.xdc] for cell 'mb_block_i/timer_usb_axi'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_quad_spi_0_1/mb_usb_axi_quad_spi_0_1/mb_usb_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/bd/mb_usb/ip/mb_usb_axi_quad_spi_0_1/mb_usb_axi_quad_spi_0_1/mb_usb_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_block_i/spi_usb'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
WARNING: [Constraints 18-619] A clock with name 'Clk' already exists, overwriting the previous clock with the same name. [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/sprite_0_rom/sprite_0_rom/sprite_0_rom_in_context.xdc] for cell 'color_instance/standingR/sprite_0_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/sprite_0_rom/sprite_0_rom/sprite_0_rom_in_context.xdc] for cell 'color_instance/standingR/sprite_0_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/sprite_1_rom/sprite_1_rom/sprite_1_rom_in_context.xdc] for cell 'color_instance/right_1/sprite_1_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/sprite_1_rom/sprite_1_rom/sprite_1_rom_in_context.xdc] for cell 'color_instance/right_1/sprite_1_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/sprite_2_rom/sprite_2_rom/sprite_2_rom_in_context.xdc] for cell 'color_instance/right_2/sprite_2_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/sprite_2_rom/sprite_2_rom/sprite_2_rom_in_context.xdc] for cell 'color_instance/right_2/sprite_2_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/left_character0_rom/left_character0_rom/left_character0_rom_in_context.xdc] for cell 'color_instance/standingL/left_character0_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/left_character0_rom/left_character0_rom/left_character0_rom_in_context.xdc] for cell 'color_instance/standingL/left_character0_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/left_character1_rom/left_character1_rom/left_character1_rom_in_context.xdc] for cell 'color_instance/left_1/left_character1_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/left_character1_rom/left_character1_rom/left_character1_rom_in_context.xdc] for cell 'color_instance/left_1/left_character1_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/left_character2_rom/left_character2_rom/left_character2_rom_in_context.xdc] for cell 'color_instance/left_2/left_character2_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/left_character2_rom/left_character2_rom/left_character2_rom_in_context.xdc] for cell 'color_instance/left_2/left_character2_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/eceb_map_rom/eceb_map_rom/eceb_map_rom_in_context.xdc] for cell 'color_instance/map/eceb_map_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/eceb_map_rom/eceb_map_rom/eceb_map_rom_in_context.xdc] for cell 'color_instance/map/eceb_map_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/task_num_rom/task_num_rom/task_num_rom_in_context.xdc] for cell 'color_instance/printer_color/task_num_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/task_num_rom/task_num_rom/task_num_rom_in_context.xdc] for cell 'color_instance/printer_color/task_num_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/start_screen_rom/start_screen_rom/start_screen_rom_in_context.xdc] for cell 'color_instance/start_screen/start_screen_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/start_screen_rom/start_screen_rom/start_screen_rom_in_context.xdc] for cell 'color_instance/start_screen/start_screen_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/coffee_successful_rom/coffee_successful_rom/coffee_successful_rom_in_context.xdc] for cell 'color_instance/coffee_color/coffee_successful_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/coffee_successful_rom/coffee_successful_rom/coffee_successful_rom_in_context.xdc] for cell 'color_instance/coffee_color/coffee_successful_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/coffee_fail_rom/coffee_fail_rom/coffee_fail_rom_in_context.xdc] for cell 'color_instance/coffee_color/coffee_fail_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/coffee_fail_rom/coffee_fail_rom/coffee_fail_rom_in_context.xdc] for cell 'color_instance/coffee_color/coffee_fail_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/coffee_overflow_rom/coffee_overflow_rom/coffee_overflow_rom_in_context.xdc] for cell 'color_instance/coffee_color/coffee_overflow_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/coffee_overflow_rom/coffee_overflow_rom/coffee_overflow_rom_in_context.xdc] for cell 'color_instance/coffee_color/coffee_overflow_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/task_num_fail_rom_1/task_num_fail_rom/task_num_fail_rom_in_context.xdc] for cell 'color_instance/printer_color/task_num_fail_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/task_num_fail_rom_1/task_num_fail_rom/task_num_fail_rom_in_context.xdc] for cell 'color_instance/printer_color/task_num_fail_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/task_num_win_rom_1/task_num_win_rom/task_num_win_rom_in_context.xdc] for cell 'color_instance/printer_color/task_num_win_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/task_num_win_rom_1/task_num_win_rom/task_num_win_rom_in_context.xdc] for cell 'color_instance/printer_color/task_num_win_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/vials_rom/vials_rom/vials_rom_in_context.xdc] for cell 'color_instance/nolabel_line322/task_vials_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/vials_rom/vials_rom/vials_rom_in_context.xdc] for cell 'color_instance/nolabel_line322/task_vials_rom'
Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/task_vials_sprite_rom/task_vials_sprite_rom/task_vials_sprite_rom_in_context.xdc] for cell 'color_instance/nolabel_line322/task_vials_sprite_rom'
Finished Parsing XDC File [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/task_vials_sprite_rom/task_vials_sprite_rom/task_vials_sprite_rom_in_context.xdc] for cell 'color_instance/nolabel_line322/task_vials_sprite_rom'
Parsing XDC File [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1448.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1448.680 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/spi_usb' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_block_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Users/Jnzhu/Documents/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1448.742 ; gain = 634.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1448.742 ; gain = 634.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for Clk. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 16).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/coffee_color/coffee_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_keycode. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/gpio_usb_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/timer_usb_axi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_block_i/spi_usb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_to_hdmi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/standingR/sprite_0_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/right_1/sprite_1_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/right_2/sprite_2_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/standingL/left_character0_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/left_1/left_character1_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/left_2/left_character2_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/map/eceb_map_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/printer_color/task_num_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/start_screen/start_screen_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/coffee_color/coffee_successful_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/coffee_color/coffee_fail_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/coffee_color/coffee_overflow_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/printer_color/task_num_fail_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/printer_color/task_num_win_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/nolabel_line322/task_vials_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for color_instance/nolabel_line322/task_vials_sprite_rom. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1448.742 ; gain = 634.918
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'big_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'Animate'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'task_num'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'task_coffee'
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'task_vials'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              000 |                             0000
                     map |                              001 |                             0001
                 printer |                              010 |                             0010
                   vials |                              011 |                             0011
                  coffee |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'big_fsm'
WARNING: [Synth 8-327] inferring latch for variable 'red_reg' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:63]
WARNING: [Synth 8-327] inferring latch for variable 'green_reg' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:64]
WARNING: [Synth 8-327] inferring latch for variable 'blue_reg' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/ECE 385/num_color_mapper.sv:65]
WARNING: [Synth 8-327] inferring latch for variable 'red_reg' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:51]
WARNING: [Synth 8-327] inferring latch for variable 'green_reg' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:52]
WARNING: [Synth 8-327] inferring latch for variable 'blue_reg' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/new/coffee_color_mapper.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'red_reg' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/vials_color_mapper.sv:52]
WARNING: [Synth 8-327] inferring latch for variable 'green_reg' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/vials_color_mapper.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'blue_reg' [C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.srcs/sources_1/imports/Downloads/vials_color_mapper.sv:54]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                s_startR | 000000000000000000000000000000000000000001 |                          0000000
               s_left1_1 | 000000000000000000000000000000000000000010 |                          0010101
               s_left1_2 | 000000000000000000000000000000000000000100 |                          0010110
               s_left1_3 | 000000000000000000000000000000000000001000 |                          0010111
               s_left1_4 | 000000000000000000000000000000000000010000 |                          0011000
               s_left1_5 | 000000000000000000000000000000000000100000 |                          0011001
               s_left1_6 | 000000000000000000000000000000000001000000 |                          0011010
               s_left1_7 | 000000000000000000000000000000000010000000 |                          0011011
               s_left1_8 | 000000000000000000000000000000000100000000 |                          0011100
               s_left1_9 | 000000000000000000000000000000001000000000 |                          0011101
              s_left1_10 | 000000000000000000000000000000010000000000 |                          0011110
               s_left2_1 | 000000000000000000000000000000100000000000 |                          0011111
               s_left2_2 | 000000000000000000000000000001000000000000 |                          0100000
               s_left2_3 | 000000000000000000000000000010000000000000 |                          0100001
               s_left2_4 | 000000000000000000000000000100000000000000 |                          0100010
               s_left2_5 | 000000000000000000000000001000000000000000 |                          0100011
               s_left2_6 | 000000000000000000000000010000000000000000 |                          0100100
               s_left2_7 | 000000000000000000000000100000000000000000 |                          0100101
               s_left2_8 | 000000000000000000000001000000000000000000 |                          0100110
               s_left2_9 | 000000000000000000000010000000000000000000 |                          0100111
              s_left2_10 | 000000000000000000000100000000000000000000 |                          0101000
                s_startL | 000000000000000000001000000000000000000000 |                          0101001
              s_right1_1 | 000000000000000000010000000000000000000000 |                          0000001
              s_right1_2 | 000000000000000000100000000000000000000000 |                          0000010
              s_right1_3 | 000000000000000001000000000000000000000000 |                          0000011
              s_right1_4 | 000000000000000010000000000000000000000000 |                          0000100
              s_right1_5 | 000000000000000100000000000000000000000000 |                          0000101
              s_right1_6 | 000000000000001000000000000000000000000000 |                          0000110
              s_right1_7 | 000000000000010000000000000000000000000000 |                          0000111
              s_right1_8 | 000000000000100000000000000000000000000000 |                          0001000
              s_right1_9 | 000000000001000000000000000000000000000000 |                          0001001
             s_right1_10 | 000000000010000000000000000000000000000000 |                          0001010
              s_right2_1 | 000000000100000000000000000000000000000000 |                          0001011
              s_right2_2 | 000000001000000000000000000000000000000000 |                          0001100
              s_right2_3 | 000000010000000000000000000000000000000000 |                          0001101
              s_right2_4 | 000000100000000000000000000000000000000000 |                          0001110
              s_right2_5 | 000001000000000000000000000000000000000000 |                          0001111
              s_right2_6 | 000010000000000000000000000000000000000000 |                          0010000
              s_right2_7 | 000100000000000000000000000000000000000000 |                          0010001
              s_right2_8 | 001000000000000000000000000000000000000000 |                          0010010
              s_right2_9 | 010000000000000000000000000000000000000000 |                          0010011
             s_right2_10 | 100000000000000000000000000000000000000000 |                          0010100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'Animate'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     off |             00000000000000000001 |                           000000
                  blank_ |             00000000000000000010 |                           000001
                   tile1 |             00000000000000000100 |                           000010
                   tile2 |             00000000000000001000 |                           000011
                   tile3 |             00000000000000010000 |                           000100
                   tile4 |             00000000000000100000 |                           000101
                   tile5 |             00000000000001000000 |                           000110
                   start |             00000000000010000000 |                           000111
                 start_w |             00000000000100000000 |                           001000
                attempt1 |             00000000001000000000 |                           001001
              attempt1_w |             00000000010000000000 |                           001010
                attempt2 |             00000000100000000000 |                           001011
              attempt2_w |             00000001000000000000 |                           001100
                attempt3 |             00000010000000000000 |                           001101
              attempt3_w |             00000100000000000000 |                           001110
                attempt4 |             00001000000000000000 |                           001111
              attempt4_w |             00010000000000000000 |                           010000
                     win |             00100000000000000000 |                           010001
                post_win |             01000000000000000000 |                           010010
                    lose |             10000000000000000000 |                           010011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'task_num'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     off |                    0000000000001 |                             0000
                    halt |                    0000000000010 |                             0001
                   start |                    0000000000100 |                             0010
                 start_1 |                    0000000001000 |                             0011
                 start_2 |                    0000000010000 |                             0100
                 start_3 |                    0000000100000 |                             0101
                 start_4 |                    0000001000000 |                             0110
                 start_5 |                    0000010000000 |                             0111
                 start_6 |                    0000100000000 |                             1000
                overflow |                    0001000000000 |                             1100
                     win |                    0010000000000 |                             1010
                post_win |                    0100000000000 |                             1011
                    lose |                    1000000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'task_coffee'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     off |                   00000000100000 |                             0000
                   start |                   00001000000000 |                             0001
               animate21 |                   00000001000000 |                             0010
                  state1 |                   00000000000001 |                             0011
               animate14 |                   00000000000010 |                             0100
                  state4 |                   00000000001000 |                             0101
               animate43 |                   10000000000000 |                             0110
                  state3 |                   00010000000000 |                             0111
               animate32 |                   00100000000000 |                             1000
                  state2 |                   01000000000000 |                             1001
               animate25 |                   00000100000000 |                             1010
                     win |                   00000010000000 |                             1011
                post_win |                   00000000010000 |                             1101
                    lose |                   00000000000100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'task_vials'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1448.742 ; gain = 634.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 7     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 25    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  42 Input   42 Bit        Muxes := 1     
	   2 Input   42 Bit        Muxes := 8     
	  20 Input   20 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 24    
	  14 Input   14 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 18    
	  13 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 19    
	   8 Input   12 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 13    
	   2 Input   12 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 4     
	   5 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 13    
	   5 Input    4 Bit        Muxes := 3     
	  10 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 97    
	   4 Input    4 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 5     
	  13 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 9     
	   6 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	  25 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 11    
	  13 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP rom_address0, operation Mode is: (D+A)*(B:0x280).
DSP Report: operator rom_address0 is absorbed into DSP rom_address0.
DSP Report: operator rom_address1 is absorbed into DSP rom_address0.
DSP Report: Generating DSP rom_address, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address2, operation Mode is: A*(B:0x32).
DSP Report: operator rom_address2 is absorbed into DSP rom_address2.
DSP Report: Generating DSP rom_address3, operation Mode is: A*(B:0x28).
DSP Report: operator rom_address3 is absorbed into DSP rom_address3.
DSP Report: Generating DSP rom_address0, operation Mode is: (D+(A:0x3fffff42))*(B:0x28).
DSP Report: operator rom_address0 is absorbed into DSP rom_address0.
DSP Report: operator rom_address1 is absorbed into DSP rom_address0.
DSP Report: Generating DSP rom_address, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffee8).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address2, operation Mode is: A*(B:0x32).
DSP Report: operator rom_address2 is absorbed into DSP rom_address2.
DSP Report: Generating DSP rom_address3, operation Mode is: A*(B:0x28).
DSP Report: operator rom_address3 is absorbed into DSP rom_address3.
DSP Report: Generating DSP rom_address0, operation Mode is: (D+(A:0x3fffff42))*(B:0x28).
DSP Report: operator rom_address0 is absorbed into DSP rom_address0.
DSP Report: operator rom_address1 is absorbed into DSP rom_address0.
DSP Report: Generating DSP rom_address, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffee8).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address2, operation Mode is: A*(B:0x32).
DSP Report: operator rom_address2 is absorbed into DSP rom_address2.
DSP Report: Generating DSP rom_address3, operation Mode is: A*(B:0x28).
DSP Report: operator rom_address3 is absorbed into DSP rom_address3.
DSP Report: Generating DSP rom_address0, operation Mode is: (D+(A:0x3fffff42))*(B:0x28).
DSP Report: operator rom_address0 is absorbed into DSP rom_address0.
DSP Report: operator rom_address1 is absorbed into DSP rom_address0.
DSP Report: Generating DSP rom_address, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffee8).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address2, operation Mode is: A*(B:0x32).
DSP Report: operator rom_address2 is absorbed into DSP rom_address2.
DSP Report: Generating DSP rom_address3, operation Mode is: A*(B:0x28).
DSP Report: operator rom_address3 is absorbed into DSP rom_address3.
DSP Report: Generating DSP rom_address0, operation Mode is: (D+(A:0x3fffff42))*(B:0x28).
DSP Report: operator rom_address0 is absorbed into DSP rom_address0.
DSP Report: operator rom_address1 is absorbed into DSP rom_address0.
DSP Report: Generating DSP rom_address, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffee8).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address2, operation Mode is: A*(B:0x32).
DSP Report: operator rom_address2 is absorbed into DSP rom_address2.
DSP Report: Generating DSP rom_address3, operation Mode is: A*(B:0x28).
DSP Report: operator rom_address3 is absorbed into DSP rom_address3.
DSP Report: Generating DSP rom_address0, operation Mode is: (D+(A:0x3fffff42))*(B:0x28).
DSP Report: operator rom_address0 is absorbed into DSP rom_address0.
DSP Report: operator rom_address1 is absorbed into DSP rom_address0.
DSP Report: Generating DSP rom_address, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffee8).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address2, operation Mode is: A*(B:0x32).
DSP Report: operator rom_address2 is absorbed into DSP rom_address2.
DSP Report: Generating DSP rom_address3, operation Mode is: A*(B:0x28).
DSP Report: operator rom_address3 is absorbed into DSP rom_address3.
DSP Report: Generating DSP rom_address0, operation Mode is: (D+(A:0x3fffff42))*(B:0x28).
DSP Report: operator rom_address0 is absorbed into DSP rom_address0.
DSP Report: operator rom_address1 is absorbed into DSP rom_address0.
DSP Report: Generating DSP rom_address, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffee8).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: Generating DSP task_num_rom_address1, operation Mode is: A*(B:0x12c).
DSP Report: operator task_num_rom_address1 is absorbed into DSP task_num_rom_address1.
DSP Report: Generating DSP task_num_rom_address2, operation Mode is: A*(B:0xc8).
DSP Report: operator task_num_rom_address2 is absorbed into DSP task_num_rom_address2.
DSP Report: Generating DSP task_num_rom_address, operation Mode is: C+A*(B:0x12c).
DSP Report: operator task_num_rom_address is absorbed into DSP task_num_rom_address.
DSP Report: operator task_num_rom_address0 is absorbed into DSP task_num_rom_address.
DSP Report: Generating DSP task_num_winlose_rom_address0, operation Mode is: (D+(A:0x3fffffe9))*(B:0x8a).
DSP Report: operator task_num_winlose_rom_address0 is absorbed into DSP task_num_winlose_rom_address0.
DSP Report: operator task_num_winlose_rom_address1 is absorbed into DSP task_num_winlose_rom_address0.
DSP Report: Generating DSP task_num_winlose_rom_address, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffede).
DSP Report: operator task_num_winlose_rom_address is absorbed into DSP task_num_winlose_rom_address.
DSP Report: Generating DSP task_coffee_rom_address2, operation Mode is: A*(B:0x64).
DSP Report: operator task_coffee_rom_address2 is absorbed into DSP task_coffee_rom_address2.
DSP Report: Generating DSP task_coffee_rom_address1, operation Mode is: A*(B:0xc8).
DSP Report: operator task_coffee_rom_address1 is absorbed into DSP task_coffee_rom_address1.
DSP Report: Generating DSP task_vials_rom_address2, operation Mode is: A*(B:0x64).
DSP Report: operator task_vials_rom_address2 is absorbed into DSP task_vials_rom_address2.
DSP Report: Generating DSP task_vials_rom_address1, operation Mode is: A*(B:0x96).
DSP Report: operator task_vials_rom_address1 is absorbed into DSP task_vials_rom_address1.
DSP Report: Generating DSP rom_address2, operation Mode is: A*(B:0x64).
DSP Report: operator rom_address2 is absorbed into DSP rom_address2.
DSP Report: Generating DSP rom_address1, operation Mode is: A*(B:0xc8).
DSP Report: operator rom_address1 is absorbed into DSP rom_address1.
WARNING: [Synth 8-3332] Sequential element (blue_reg[0]) is unused and will be removed from module coffee_color_mapper.
WARNING: [Synth 8-3332] Sequential element (red_reg[3]) is unused and will be removed from module vials_color_mapper.
WARNING: [Synth 8-3332] Sequential element (green_reg[0]) is unused and will be removed from module vials_color_mapper.
WARNING: [Synth 8-3332] Sequential element (blue_reg[3]) is unused and will be removed from module vials_color_mapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1448.742 ; gain = 634.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|eceb_map_example        | (D+A)*(B:0x280)                   | 10     | 10     | -      | 8      | 21     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|eceb_map_example        | PCIN+(A:0x0):B+C                  | 30     | 10     | 8      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|sprite_0_example        | A*(B:0x32)                        | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_0_example        | A*(B:0x28)                        | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_0_example        | (D+(A:0x3fffff42))*(B:0x28)       | 11     | 6      | -      | 10     | 17     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|sprite_0_example        | PCIN+(A:0x0):B+(C:0xfffffffffee8) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|sprite_1_example        | A*(B:0x32)                        | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_1_example        | A*(B:0x28)                        | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_1_example        | (D+(A:0x3fffff42))*(B:0x28)       | 11     | 6      | -      | 10     | 17     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|sprite_1_example        | PCIN+(A:0x0):B+(C:0xfffffffffee8) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|sprite_2_example        | A*(B:0x32)                        | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_2_example        | A*(B:0x28)                        | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_2_example        | (D+(A:0x3fffff42))*(B:0x28)       | 11     | 6      | -      | 10     | 17     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|sprite_2_example        | PCIN+(A:0x0):B+(C:0xfffffffffee8) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|left_character0_example | A*(B:0x32)                        | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character0_example | A*(B:0x28)                        | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character0_example | (D+(A:0x3fffff42))*(B:0x28)       | 11     | 6      | -      | 10     | 17     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|left_character0_example | PCIN+(A:0x0):B+(C:0xfffffffffee8) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|left_character1_example | A*(B:0x32)                        | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character1_example | A*(B:0x28)                        | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character1_example | (D+(A:0x3fffff42))*(B:0x28)       | 11     | 6      | -      | 10     | 17     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|left_character1_example | PCIN+(A:0x0):B+(C:0xfffffffffee8) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|left_character2_example | A*(B:0x32)                        | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character2_example | A*(B:0x28)                        | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character2_example | (D+(A:0x3fffff42))*(B:0x28)       | 11     | 6      | -      | 10     | 17     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|left_character2_example | PCIN+(A:0x0):B+(C:0xfffffffffee8) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|num_color_mapper        | A*(B:0x12c)                       | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|num_color_mapper        | A*(B:0xc8)                        | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|num_color_mapper        | C+A*(B:0x12c)                     | 10     | 9      | 10     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|num_color_mapper        | (D+(A:0x3fffffe9))*(B:0x8a)       | 14     | 8      | -      | 10     | 22     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|num_color_mapper        | PCIN+(A:0x0):B+(C:0xfffffffffede) | 30     | 10     | 10     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|coffee_color_mapper     | A*(B:0x64)                        | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coffee_color_mapper     | A*(B:0xc8)                        | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vials_color_mapper      | A*(B:0x64)                        | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vials_color_mapper      | A*(B:0x96)                        | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|start_screen_example    | A*(B:0x64)                        | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|start_screen_example    | A*(B:0xc8)                        | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'Clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1448.742 ; gain = 634.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1460.398 ; gain = 646.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1493.555 ; gain = 679.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1508.344 ; gain = 694.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1508.344 ; gain = 694.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1508.344 ; gain = 694.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1508.344 ; gain = 694.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1508.344 ; gain = 694.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1508.344 ; gain = 694.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name             | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|coffee_color_mapper     | A*B         | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|coffee_color_mapper     | A*B         | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character1_example | A*B         | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character1_example | A*B         | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character1_example | D+A*B       | 30     | 6      | -      | 10     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|left_character1_example | PCIN+A:B+C  | 0      | 10     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character2_example | A*B         | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character2_example | A*B         | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character2_example | D+A*B       | 30     | 6      | -      | 10     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|left_character2_example | PCIN+A:B+C  | 0      | 10     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eceb_map_example        | D+A*B       | 10     | 10     | -      | 8      | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|eceb_map_example        | PCIN+A:B+C  | 0      | 10     | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vials_color_mapper      | A*B         | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|vials_color_mapper      | A*B         | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|num_color_mapper        | A*B         | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|num_color_mapper        | A*B         | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|num_color_mapper        | C+A*B       | 10     | 9      | 10     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|num_color_mapper        | D+A*B       | 30     | 8      | -      | 10     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|num_color_mapper        | PCIN+A:B+C  | 0      | 10     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_1_example        | A*B         | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_1_example        | A*B         | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_1_example        | D+A*B       | 30     | 6      | -      | 10     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|sprite_1_example        | PCIN+A:B+C  | 0      | 10     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_2_example        | A*B         | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_2_example        | A*B         | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_2_example        | D+A*B       | 30     | 6      | -      | 10     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|sprite_2_example        | PCIN+A:B+C  | 0      | 10     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character0_example | A*B         | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character0_example | A*B         | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|left_character0_example | D+A*B       | 30     | 6      | -      | 10     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|left_character0_example | PCIN+A:B+C  | 0      | 10     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_0_example        | A*B         | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_0_example        | A*B         | 10     | 6      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sprite_0_example        | D+A*B       | 30     | 6      | -      | 10     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|sprite_0_example        | PCIN+A:B+C  | 0      | 10     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|start_screen_example    | A*B         | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|start_screen_example    | A*B         | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |mb_usb_xbar_1                  |         1|
|2     |mb_usb_axi_uartlite_0_1        |         1|
|3     |mb_usb_clk_wiz_1_1             |         1|
|4     |mb_usb_axi_gpio_0_4            |         1|
|5     |mb_usb_axi_gpio_0_3            |         1|
|6     |mb_usb_axi_gpio_0_5            |         1|
|7     |mb_usb_mdm_1_1                 |         1|
|8     |mb_usb_microblaze_0_1          |         1|
|9     |mb_usb_microblaze_0_axi_intc_1 |         1|
|10    |mb_usb_rst_clk_wiz_1_100M_1    |         1|
|11    |mb_usb_axi_quad_spi_0_1        |         1|
|12    |mb_usb_axi_timer_0_1           |         1|
|13    |mb_usb_dlmb_bram_if_cntlr_1    |         1|
|14    |mb_usb_dlmb_v10_1              |         1|
|15    |mb_usb_ilmb_bram_if_cntlr_1    |         1|
|16    |mb_usb_ilmb_v10_1              |         1|
|17    |mb_usb_lmb_bram_1              |         1|
|18    |clk_wiz_0                      |         1|
|19    |hdmi_tx_0                      |         1|
|20    |coffee_rom                     |         1|
|21    |coffee_successful_rom          |         1|
|22    |coffee_fail_rom                |         1|
|23    |coffee_overflow_rom            |         1|
|24    |left_character1_rom            |         1|
|25    |left_character2_rom            |         1|
|26    |eceb_map_rom                   |         1|
|27    |vials_rom                      |         1|
|28    |task_vials_sprite_rom          |         1|
|29    |task_num_rom                   |         1|
|30    |task_num_fail_rom              |         1|
|31    |task_num_win_rom               |         1|
|32    |sprite_1_rom                   |         1|
|33    |sprite_2_rom                   |         1|
|34    |left_character0_rom            |         1|
|35    |sprite_0_rom                   |         1|
|36    |start_screen_rom               |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |clk_wiz                      |     1|
|2     |coffee_fail_rom              |     1|
|3     |coffee_overflow_rom          |     1|
|4     |coffee_rom                   |     1|
|5     |coffee_successful_rom        |     1|
|6     |eceb_map_rom                 |     1|
|7     |hdmi_tx                      |     1|
|8     |left_character0_rom          |     1|
|9     |left_character1_rom          |     1|
|10    |left_character2_rom          |     1|
|11    |mb_usb_axi_gpio_0            |     3|
|14    |mb_usb_axi_quad_spi_0        |     1|
|15    |mb_usb_axi_timer_0           |     1|
|16    |mb_usb_axi_uartlite_0        |     1|
|17    |mb_usb_clk_wiz_1             |     1|
|18    |mb_usb_dlmb_bram_if_cntlr    |     1|
|19    |mb_usb_dlmb_v10              |     1|
|20    |mb_usb_ilmb_bram_if_cntlr    |     1|
|21    |mb_usb_ilmb_v10              |     1|
|22    |mb_usb_lmb_bram              |     1|
|23    |mb_usb_mdm_1                 |     1|
|24    |mb_usb_microblaze_0          |     1|
|25    |mb_usb_microblaze_0_axi_intc |     1|
|26    |mb_usb_rst_clk_wiz_1_100M    |     1|
|27    |mb_usb_xbar                  |     1|
|28    |sprite_0_rom                 |     1|
|29    |sprite_1_rom                 |     1|
|30    |sprite_2_rom                 |     1|
|31    |start_screen_rom             |     1|
|32    |task_num_fail_rom            |     1|
|33    |task_num_rom                 |     1|
|34    |task_num_win_rom             |     1|
|35    |task_vials_sprite_rom        |     1|
|36    |vials_rom                    |     1|
|37    |BUFG                         |     1|
|38    |CARRY4                       |   387|
|39    |DSP48E1                      |    37|
|43    |LUT1                         |    89|
|44    |LUT2                         |   693|
|45    |LUT3                         |   555|
|46    |LUT4                         |   502|
|47    |LUT5                         |   507|
|48    |LUT6                         |   799|
|49    |FDCE                         |    22|
|50    |FDRE                         |   230|
|51    |FDSE                         |    13|
|52    |LD                           |    23|
|53    |IBUF                         |     4|
|54    |OBUF                         |    29|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1508.344 ; gain = 694.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 130 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 1508.344 ; gain = 592.742
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1508.344 ; gain = 694.520
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1520.406 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 447 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1524.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  LD => LDCE: 23 instances

Synth Design complete, checksum: 8ecc1cab
INFO: [Common 17-83] Releasing license: Synthesis
236 Infos, 190 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:13 . Memory (MB): peak = 1524.055 ; gain = 1103.102
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jnzhu/Documents/Vivado/Among_Us/Among_Us.runs/synth_1/mb_usb_hdmi_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_synth.rpt -pb mb_usb_hdmi_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 13 22:33:54 2025...
