Release 14.7 Map P.20131013 (nt)
Xilinx Map Application Log File for Design 'CNC2_FC_EtherCAT'

Design Information
------------------
Command Line   : map -filter iseconfig/filter.filter -intstyle ise -p
xc6slx25-ftg256-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication
off -r 4 -global_opt off -mt off -detail -ir off -pr off -lc off -power off -o
CNC2_FC_EtherCAT_map.ncd CNC2_FC_EtherCAT.ngd CNC2_FC_EtherCAT.pcf 
Target Device  : xc6slx25
Target Package : ftg256
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Tue Jun 12 16:27:04 2018

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 12 secs 
Total CPU  time at the beginning of Placer: 11 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:2b4957a1) REAL time: 13 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:2b4957a1) REAL time: 13 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:2b4957a1) REAL time: 13 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:4260fb89) REAL time: 18 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:4260fb89) REAL time: 18 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:4260fb89) REAL time: 18 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:4260fb89) REAL time: 19 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:4260fb89) REAL time: 19 secs 

Phase 9.8  Global Placement
......................................
..................................................................................................................................................
......................................................................................................................................................................................
..........................................................................................................................................................................................
.......................................................
Phase 9.8  Global Placement (Checksum:d4d44069) REAL time: 1 mins 2 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:d4d44069) REAL time: 1 mins 2 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:bee83239) REAL time: 1 mins 9 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:bee83239) REAL time: 1 mins 10 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:a7d2ffa5) REAL time: 1 mins 10 secs 

Total REAL time to Placer completion: 1 mins 10 secs 
Total CPU  time to Placer completion: 1 mins 10 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFu
   ncManager_1/Modbus_ReadHoldingReg_1/m_State[1]_GND_582_o_Mux_62_o is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFu
   ncManager_1/Modbus_ReadHoldingReg_1/m_State[1]_GND_582_o_Mux_62_o is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/iServo
   On_GND_395_o_AND_290_o is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   LocalBusBridgeAleDec_inst/iLBALEDEC_ALE_iLBALEDEC_WRn_AND_6_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ProtocolReady_m_DataWrEN_OR_
   622_o is sourced by a combinatorial pin. This is not good design practice.
   Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ProtocolReady_m_DataWrEN_OR_
   622_o is sourced by a combinatorial pin. This is not good design practice.
   Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFu
   ncManager_1/Modbus_WrMultiReg_1/m_State[1]_GND_592_o_Mux_63_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFu
   ncManager_1/Modbus_WrMultiReg_1/m_State[1]_GND_592_o_Mux_63_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/iEN_iTim
   eOut[31]_MUX_1763_o is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_1_5Tou
   tflag_G is sourced by a combinatorial pin. This is not good design practice.
   Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iEN_iTim
   eOut[31]_MUX_1763_o is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_1_5Tou
   tflag_G is sourced by a combinatorial pin. This is not good design practice.
   Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_CRCErr
   orFlag_G is sourced by a combinatorial pin. This is not good design practice.
   Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_CRCErr
   orFlag_G is sourced by a combinatorial pin. This is not good design practice.
   Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram9_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram12
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram19
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   6_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   18_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   17_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   20_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   10_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   12_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   9_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   14_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram19
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   8_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   4_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   13_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   11_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   19_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   21_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   24_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   23_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   15_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   16_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   9_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   16_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   1_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   3_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   22_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   6_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   5_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   7_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   39_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram36
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram30
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   14_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   15_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   12_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   13_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   3_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   8_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   4_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   40_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   36_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram40
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram37
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram38
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram29
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram38
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram6_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   10_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   11_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   20_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   33_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   40_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   37_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   2_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   38_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   34_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   35_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram37
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram40
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram5_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   18_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   21_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   23_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   39_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   38_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   35_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram29
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram39
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram36
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram35
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram7_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram12
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   17_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   19_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   24_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   26_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   25_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   27_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   34_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   1_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   25_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   32_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   29_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   33_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   37_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram35
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram38
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram40
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram30
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram17
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram24
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram9_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram12
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram4_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   22_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   29_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   28_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   30_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   36_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   27_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   28_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   26_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   31_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   30_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram22
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram8_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram31
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram29
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram10
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram13
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram11
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram9_
   RAMD_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   32_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmd
   FIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram
   31_RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram37
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram36
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram35
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram27
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram20
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram23
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram19
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram28
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram32
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram16
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram21
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram18
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram26
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram30
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <CNC2_FC_EtherCAT/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].DDACmdFI
   FO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14
   _RAMD_O> is incomplete. The signal does not drive any load pins in the
   design.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:  218
Slice Logic Utilization:
  Number of Slice Registers:                 4,814 out of  30,064   16%
    Number used as Flip Flops:               4,608
    Number used as Latches:                    206
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      7,963 out of  15,032   52%
    Number used as logic:                    6,979 out of  15,032   46%
      Number using O6 output only:           4,867
      Number using O5 output only:             304
      Number using O5 and O6:                1,808
      Number used as ROM:                        0
    Number used as Memory:                     904 out of   3,664   24%
      Number used as Dual Port RAM:            896
        Number using O6 output only:           896
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Single Port RAM:            0
      Number used as Shift Register:             8
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  4
    Number used exclusively as route-thrus:     80
      Number with same-slice register load:     65
      Number with same-slice carry load:        15
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,759 out of   3,758   73%
  Number of MUXCYs used:                     1,496 out of   7,516   19%
  Number of LUT Flip Flop pairs used:        8,634
    Number with an unused Flip Flop:         4,335 out of   8,634   50%
    Number with an unused LUT:                 671 out of   8,634    7%
    Number of fully used LUT-FF pairs:       3,628 out of   8,634   42%
    Number of unique control sets:             352
    Number of slice register sites lost
      to control set restrictions:           1,166 out of  30,064    3%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        87 out of     186   46%
    Number of LOCed IOBs:                       87 out of      87  100%
    IOB Latches:                                22

Specific Feature Utilization:
  Number of RAMB16BWERs:                         6 out of      52   11%
  Number of RAMB8BWERs:                          0 out of     104    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 3 out of      32    9%
    Number used as BUFIO2s:                      3
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             3 out of      32    9%
    Number used as BUFIO2FBs:                    3
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       8 out of      16   50%
    Number used as BUFGs:                        8
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     3 out of       4   75%
    Number used as DCMs:                         3
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   6 out of     272    2%
    Number used as ILOGIC2s:                     6
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     272    0%
  Number of OLOGIC2/OSERDES2s:                  16 out of     272    5%
    Number used as OLOGIC2s:                    16
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     160    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      38    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

  Number of RPM macros:            4
Average Fanout of Non-Clock Nets:                4.74

Peak Memory Usage:  364 MB
Total REAL time to MAP completion:  1 mins 14 secs 
Total CPU time to MAP completion:   1 mins 14 secs 

Mapping completed.
See MAP report file "CNC2_FC_EtherCAT_map.mrp" for details.
