"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[2486],{8880:(e,t,n)=>{n.r(t),n.d(t,{assets:()=>u,contentTitle:()=>a,default:()=>d,frontMatter:()=>s,metadata:()=>i,toc:()=>c});const i=JSON.parse('{"id":"layout/refine-outline","title":"Refine the outline","description":"","source":"@site/docs/04_layout/6_refine-outline.md","sourceDirName":"04_layout","slug":"/layout/refine-outline","permalink":"/PCB-Design-with-KiCad/docs/layout/refine-outline","draft":false,"unlisted":false,"editUrl":"https://github.com/CagriCatik/PCB-Design-with-KiCad/webpage/docs/04_layout/6_refine-outline.md","tags":[],"version":"current","sidebarPosition":6,"frontMatter":{},"sidebar":"layoutSidebar","previous":{"title":"Route (add tracks)","permalink":"/PCB-Design-with-KiCad/docs/layout/route"},"next":{"title":"Silkscreen","permalink":"/PCB-Design-with-KiCad/docs/layout/silkscreen"}}');var o=n(4848),r=n(8453);const s={},a="Refine the outline",u={},c=[];function l(e){const t={h1:"h1",header:"header",...(0,r.R)(),...e.components};return(0,o.jsx)(t.header,{children:(0,o.jsx)(t.h1,{id:"refine-the-outline",children:"Refine the outline"})})}function d(e={}){const{wrapper:t}={...(0,r.R)(),...e.components};return t?(0,o.jsx)(t,{...e,children:(0,o.jsx)(l,{...e})}):l(e)}},8453:(e,t,n)=>{n.d(t,{R:()=>s,x:()=>a});var i=n(6540);const o={},r=i.createContext(o);function s(e){const t=i.useContext(r);return i.useMemo((function(){return"function"==typeof e?e(t):{...t,...e}}),[t,e])}function a(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(o):e.components||o:s(e.components),i.createElement(r.Provider,{value:t},e.children)}}}]);