{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697811996846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697811996846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 20 16:26:36 2023 " "Processing started: Fri Oct 20 16:26:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697811996846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697811996846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off enchip -c enchip " "Command: quartus_map --read_settings_files=on --write_settings_files=off enchip -c enchip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697811996846 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697811997168 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697811997168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-RTL " "Found design unit 1: Counter-RTL" {  } { { "Counter.vhd" "" { Text "D:/VHDLQ/Counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697812003263 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "D:/VHDLQ/Counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697812003263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697812003263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-RTL " "Found design unit 1: rom-RTL" {  } { { "Rom.vhd" "" { Text "D:/VHDLQ/Rom.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697812003263 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "Rom.vhd" "" { Text "D:/VHDLQ/Rom.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697812003263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697812003263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-RTL " "Found design unit 1: RegisterFile-RTL" {  } { { "Register.vhd" "" { Text "D:/VHDLQ/Register.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697812003264 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Register.vhd" "" { Text "D:/VHDLQ/Register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697812003264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697812003264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-RTL " "Found design unit 1: ram-RTL" {  } { { "Ram.vhd" "" { Text "D:/VHDLQ/Ram.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697812003265 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "Ram.vhd" "" { Text "D:/VHDLQ/Ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697812003265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697812003265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_buffert.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_buffert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutBuffert-RTL " "Found design unit 1: OutBuffert-RTL" {  } { { "Out_Buffert.vhd" "" { Text "D:/VHDLQ/Out_Buffert.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697812003265 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutBuffert " "Found entity 1: OutBuffert" {  } { { "Out_Buffert.vhd" "" { Text "D:/VHDLQ/Out_Buffert.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697812003265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697812003265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer-RTL " "Found design unit 1: Multiplexer-RTL" {  } { { "Mux.vhd" "" { Text "D:/VHDLQ/Mux.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697812003266 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Mux.vhd" "" { Text "D:/VHDLQ/Mux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697812003266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697812003266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_buffert.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_buffert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataInBuffert-RTL " "Found design unit 1: DataInBuffert-RTL" {  } { { "In_Buffert.vhd" "" { Text "D:/VHDLQ/In_Buffert.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697812003267 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataInBuffert " "Found entity 1: DataInBuffert" {  } { { "In_Buffert.vhd" "" { Text "D:/VHDLQ/In_Buffert.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697812003267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697812003267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enchip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enchip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Enchip-RTL " "Found design unit 1: Enchip-RTL" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697812003267 ""} { "Info" "ISGN_ENTITY_NAME" "1 Enchip " "Found entity 1: Enchip" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697812003267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697812003267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cpu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Package " "Found design unit 1: CPU_Package" {  } { { "CPU_Package.vhd" "" { Text "D:/VHDLQ/CPU_Package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697812003268 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CPU_Package-body " "Found design unit 2: CPU_Package-body" {  } { { "CPU_Package.vhd" "" { Text "D:/VHDLQ/CPU_Package.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697812003268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697812003268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-RTL " "Found design unit 1: CPU-RTL" {  } { { "CPU.vhd" "" { Text "D:/VHDLQ/CPU.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697812003269 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "D:/VHDLQ/CPU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697812003269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697812003269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-RTL " "Found design unit 1: Controller-RTL" {  } { { "Controller.vhd" "" { Text "D:/VHDLQ/Controller.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697812003270 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "D:/VHDLQ/Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697812003270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697812003270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivider-Behavioral " "Found design unit 1: ClockDivider-Behavioral" {  } { { "Clk_Div.vhd" "" { Text "D:/VHDLQ/Clk_Div.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697812003270 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "Clk_Div.vhd" "" { Text "D:/VHDLQ/Clk_Div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697812003270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697812003270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffert.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataBuffert-RTL " "Found design unit 1: DataBuffert-RTL" {  } { { "Buffert.vhd" "" { Text "D:/VHDLQ/Buffert.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697812003271 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataBuffert " "Found entity 1: DataBuffert" {  } { { "Buffert.vhd" "" { Text "D:/VHDLQ/Buffert.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697812003271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697812003271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Found design unit 1: ALU-RTL" {  } { { "ALU.vhd" "" { Text "D:/VHDLQ/ALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697812003272 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/VHDLQ/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697812003272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697812003272 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "enchip " "Elaborating entity \"enchip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697812003313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:C1 " "Elaborating entity \"rom\" for hierarchy \"rom:C1\"" {  } { { "Enchip.vhd" "C1" { Text "D:/VHDLQ/Enchip.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697812003343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:C2 " "Elaborating entity \"ram\" for hierarchy \"ram:C2\"" {  } { { "Enchip.vhd" "C2" { Text "D:/VHDLQ/Enchip.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697812003348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:C3 " "Elaborating entity \"CPU\" for hierarchy \"CPU:C3\"" {  } { { "Enchip.vhd" "C3" { Text "D:/VHDLQ/Enchip.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697812003355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller CPU:C3\|Controller:Controller_comp " "Elaborating entity \"Controller\" for hierarchy \"CPU:C3\|Controller:Controller_comp\"" {  } { { "CPU.vhd" "Controller_comp" { Text "D:/VHDLQ/CPU.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697812003364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataBuffert CPU:C3\|DataBuffert:Buffert_comp " "Elaborating entity \"DataBuffert\" for hierarchy \"CPU:C3\|DataBuffert:Buffert_comp\"" {  } { { "CPU.vhd" "Buffert_comp" { Text "D:/VHDLQ/CPU.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697812003370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer CPU:C3\|Multiplexer:Mux_comp " "Elaborating entity \"Multiplexer\" for hierarchy \"CPU:C3\|Multiplexer:Mux_comp\"" {  } { { "CPU.vhd" "Mux_comp" { Text "D:/VHDLQ/CPU.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697812003376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:C3\|ALU:ALU_comp " "Elaborating entity \"ALU\" for hierarchy \"CPU:C3\|ALU:ALU_comp\"" {  } { { "CPU.vhd" "ALU_comp" { Text "D:/VHDLQ/CPU.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697812003382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile CPU:C3\|RegisterFile:Register_comp " "Elaborating entity \"RegisterFile\" for hierarchy \"CPU:C3\|RegisterFile:Register_comp\"" {  } { { "CPU.vhd" "Register_comp" { Text "D:/VHDLQ/CPU.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697812003389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutBuffert OutBuffert:C4 " "Elaborating entity \"OutBuffert\" for hierarchy \"OutBuffert:C4\"" {  } { { "Enchip.vhd" "C4" { Text "D:/VHDLQ/Enchip.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697812003398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:C5 " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:C5\"" {  } { { "Enchip.vhd" "C5" { Text "D:/VHDLQ/Enchip.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697812003405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataInBuffert DataInBuffert:C6 " "Elaborating entity \"DataInBuffert\" for hierarchy \"DataInBuffert:C6\"" {  } { { "Enchip.vhd" "C6" { Text "D:/VHDLQ/Enchip.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697812003406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:C7 " "Elaborating entity \"Counter\" for hierarchy \"Counter:C7\"" {  } { { "Enchip.vhd" "C7" { Text "D:/VHDLQ/Enchip.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697812003413 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "one Counter.vhd(35) " "VHDL Signal Declaration warning at Counter.vhd(35): used explicit default value for signal \"one\" because signal was never assigned a value" {  } { { "Counter.vhd" "" { Text "D:/VHDLQ/Counter.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1697812003415 "|enchip|Counter:C7"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "CPU:C3\|RegisterFile:Register_comp\|registerAddr " "RAM logic \"CPU:C3\|RegisterFile:Register_comp\|registerAddr\" is uninferred due to inappropriate RAM size" {  } { { "Register.vhd" "registerAddr" { Text "D:/VHDLQ/Register.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1697812003628 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram:C2\|ram_data " "RAM logic \"ram:C2\|ram_data\" is uninferred due to asynchronous read logic" {  } { { "Ram.vhd" "ram_data" { Text "D:/VHDLQ/Ram.vhd" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1697812003628 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1697812003628 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom:C1\|instr\[0\] " "Converted tri-state buffer \"rom:C1\|instr\[0\]\" feeding internal logic into a wire" {  } { { "Rom.vhd" "" { Text "D:/VHDLQ/Rom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697812003629 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom:C1\|instr\[1\] " "Converted tri-state buffer \"rom:C1\|instr\[1\]\" feeding internal logic into a wire" {  } { { "Rom.vhd" "" { Text "D:/VHDLQ/Rom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697812003629 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom:C1\|instr\[2\] " "Converted tri-state buffer \"rom:C1\|instr\[2\]\" feeding internal logic into a wire" {  } { { "Rom.vhd" "" { Text "D:/VHDLQ/Rom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697812003629 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom:C1\|instr\[3\] " "Converted tri-state buffer \"rom:C1\|instr\[3\]\" feeding internal logic into a wire" {  } { { "Rom.vhd" "" { Text "D:/VHDLQ/Rom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697812003629 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom:C1\|instr\[4\] " "Converted tri-state buffer \"rom:C1\|instr\[4\]\" feeding internal logic into a wire" {  } { { "Rom.vhd" "" { Text "D:/VHDLQ/Rom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697812003629 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom:C1\|instr\[5\] " "Converted tri-state buffer \"rom:C1\|instr\[5\]\" feeding internal logic into a wire" {  } { { "Rom.vhd" "" { Text "D:/VHDLQ/Rom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697812003629 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom:C1\|instr\[6\] " "Converted tri-state buffer \"rom:C1\|instr\[6\]\" feeding internal logic into a wire" {  } { { "Rom.vhd" "" { Text "D:/VHDLQ/Rom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697812003629 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom:C1\|instr\[7\] " "Converted tri-state buffer \"rom:C1\|instr\[7\]\" feeding internal logic into a wire" {  } { { "Rom.vhd" "" { Text "D:/VHDLQ/Rom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697812003629 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom:C1\|instr\[8\] " "Converted tri-state buffer \"rom:C1\|instr\[8\]\" feeding internal logic into a wire" {  } { { "Rom.vhd" "" { Text "D:/VHDLQ/Rom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697812003629 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom:C1\|instr\[9\] " "Converted tri-state buffer \"rom:C1\|instr\[9\]\" feeding internal logic into a wire" {  } { { "Rom.vhd" "" { Text "D:/VHDLQ/Rom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697812003629 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1697812003629 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ram:C2\|data\[0\] DATA_CPU\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ram:C2\|data\[0\]\" to the node \"DATA_CPU\[0\]\"" {  } { { "Ram.vhd" "" { Text "D:/VHDLQ/Ram.vhd" 25 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1697812003813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ram:C2\|data\[1\] DATA_CPU\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ram:C2\|data\[1\]\" to the node \"DATA_CPU\[1\]\"" {  } { { "Ram.vhd" "" { Text "D:/VHDLQ/Ram.vhd" 25 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1697812003813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ram:C2\|data\[2\] DATA_CPU\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ram:C2\|data\[2\]\" to the node \"DATA_CPU\[2\]\"" {  } { { "Ram.vhd" "" { Text "D:/VHDLQ/Ram.vhd" 25 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1697812003813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ram:C2\|data\[3\] DATA_CPU\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ram:C2\|data\[3\]\" to the node \"DATA_CPU\[3\]\"" {  } { { "Ram.vhd" "" { Text "D:/VHDLQ/Ram.vhd" 25 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1697812003813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ram:C2\|data\[4\] DATA_CPU\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ram:C2\|data\[4\]\" to the node \"DATA_CPU\[4\]\"" {  } { { "Ram.vhd" "" { Text "D:/VHDLQ/Ram.vhd" 25 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1697812003813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ram:C2\|data\[5\] DATA_CPU\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ram:C2\|data\[5\]\" to the node \"DATA_CPU\[5\]\"" {  } { { "Ram.vhd" "" { Text "D:/VHDLQ/Ram.vhd" 25 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1697812003813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ram:C2\|data\[6\] DATA_CPU\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ram:C2\|data\[6\]\" to the node \"DATA_CPU\[6\]\"" {  } { { "Ram.vhd" "" { Text "D:/VHDLQ/Ram.vhd" 25 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1697812003813 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ram:C2\|data\[7\] DATA_CPU\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ram:C2\|data\[7\]\" to the node \"DATA_CPU\[7\]\"" {  } { { "Ram.vhd" "" { Text "D:/VHDLQ/Ram.vhd" 25 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1697812003813 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1697812003813 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_IN_OB\[0\] OutBuffert:C4\|buf_register\[0\] " "Converted the fan-out from the tri-state buffer \"DATA_IN_OB\[0\]\" to the node \"OutBuffert:C4\|buf_register\[0\]\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_IN_OB\[1\] OutBuffert:C4\|buf_register\[1\] " "Converted the fan-out from the tri-state buffer \"DATA_IN_OB\[1\]\" to the node \"OutBuffert:C4\|buf_register\[1\]\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_IN_OB\[2\] OutBuffert:C4\|buf_register\[2\] " "Converted the fan-out from the tri-state buffer \"DATA_IN_OB\[2\]\" to the node \"OutBuffert:C4\|buf_register\[2\]\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_IN_OB\[3\] OutBuffert:C4\|buf_register\[3\] " "Converted the fan-out from the tri-state buffer \"DATA_IN_OB\[3\]\" to the node \"OutBuffert:C4\|buf_register\[3\]\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_IN_OB\[4\] OutBuffert:C4\|buf_register\[4\] " "Converted the fan-out from the tri-state buffer \"DATA_IN_OB\[4\]\" to the node \"OutBuffert:C4\|buf_register\[4\]\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_IN_OB\[5\] OutBuffert:C4\|buf_register\[5\] " "Converted the fan-out from the tri-state buffer \"DATA_IN_OB\[5\]\" to the node \"OutBuffert:C4\|buf_register\[5\]\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_IN_OB\[6\] OutBuffert:C4\|buf_register\[6\] " "Converted the fan-out from the tri-state buffer \"DATA_IN_OB\[6\]\" to the node \"OutBuffert:C4\|buf_register\[6\]\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_IN_OB\[7\] OutBuffert:C4\|buf_register\[7\] " "Converted the fan-out from the tri-state buffer \"DATA_IN_OB\[7\]\" to the node \"OutBuffert:C4\|buf_register\[7\]\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:C3\|DATA_IN_1_MUX\[0\] CPU:C3\|Multiplexer:Mux_comp\|Mux7 " "Converted the fan-out from the tri-state buffer \"CPU:C3\|DATA_IN_1_MUX\[0\]\" to the node \"CPU:C3\|Multiplexer:Mux_comp\|Mux7\" into an OR gate" {  } { { "CPU.vhd" "" { Text "D:/VHDLQ/CPU.vhd" 139 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:C3\|DATA_IN_1_MUX\[1\] CPU:C3\|Multiplexer:Mux_comp\|Mux6 " "Converted the fan-out from the tri-state buffer \"CPU:C3\|DATA_IN_1_MUX\[1\]\" to the node \"CPU:C3\|Multiplexer:Mux_comp\|Mux6\" into an OR gate" {  } { { "CPU.vhd" "" { Text "D:/VHDLQ/CPU.vhd" 139 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:C3\|DATA_IN_1_MUX\[2\] CPU:C3\|Multiplexer:Mux_comp\|Mux5 " "Converted the fan-out from the tri-state buffer \"CPU:C3\|DATA_IN_1_MUX\[2\]\" to the node \"CPU:C3\|Multiplexer:Mux_comp\|Mux5\" into an OR gate" {  } { { "CPU.vhd" "" { Text "D:/VHDLQ/CPU.vhd" 139 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:C3\|DATA_IN_1_MUX\[3\] CPU:C3\|Multiplexer:Mux_comp\|Mux4 " "Converted the fan-out from the tri-state buffer \"CPU:C3\|DATA_IN_1_MUX\[3\]\" to the node \"CPU:C3\|Multiplexer:Mux_comp\|Mux4\" into an OR gate" {  } { { "CPU.vhd" "" { Text "D:/VHDLQ/CPU.vhd" 139 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:C3\|DATA_IN_1_MUX\[4\] CPU:C3\|Multiplexer:Mux_comp\|Mux3 " "Converted the fan-out from the tri-state buffer \"CPU:C3\|DATA_IN_1_MUX\[4\]\" to the node \"CPU:C3\|Multiplexer:Mux_comp\|Mux3\" into an OR gate" {  } { { "CPU.vhd" "" { Text "D:/VHDLQ/CPU.vhd" 139 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:C3\|DATA_IN_1_MUX\[5\] CPU:C3\|Multiplexer:Mux_comp\|Mux2 " "Converted the fan-out from the tri-state buffer \"CPU:C3\|DATA_IN_1_MUX\[5\]\" to the node \"CPU:C3\|Multiplexer:Mux_comp\|Mux2\" into an OR gate" {  } { { "CPU.vhd" "" { Text "D:/VHDLQ/CPU.vhd" 139 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:C3\|DATA_IN_1_MUX\[6\] CPU:C3\|Multiplexer:Mux_comp\|Mux1 " "Converted the fan-out from the tri-state buffer \"CPU:C3\|DATA_IN_1_MUX\[6\]\" to the node \"CPU:C3\|Multiplexer:Mux_comp\|Mux1\" into an OR gate" {  } { { "CPU.vhd" "" { Text "D:/VHDLQ/CPU.vhd" 139 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:C3\|DATA_IN_1_MUX\[7\] CPU:C3\|Multiplexer:Mux_comp\|Mux0 " "Converted the fan-out from the tri-state buffer \"CPU:C3\|DATA_IN_1_MUX\[7\]\" to the node \"CPU:C3\|Multiplexer:Mux_comp\|Mux0\" into an OR gate" {  } { { "CPU.vhd" "" { Text "D:/VHDLQ/CPU.vhd" 139 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1697812003814 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_CPU\[0\] peek_LEDs " "Converted the fan-out from the tri-state buffer \"DATA_CPU\[0\]\" to the node \"peek_LEDs\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 97 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_CPU\[1\] peek_LEDs " "Converted the fan-out from the tri-state buffer \"DATA_CPU\[1\]\" to the node \"peek_LEDs\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 97 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_CPU\[2\] peek_LEDs " "Converted the fan-out from the tri-state buffer \"DATA_CPU\[2\]\" to the node \"peek_LEDs\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 97 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_CPU\[3\] peek_LEDs " "Converted the fan-out from the tri-state buffer \"DATA_CPU\[3\]\" to the node \"peek_LEDs\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 97 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_CPU\[4\] peek_LEDs " "Converted the fan-out from the tri-state buffer \"DATA_CPU\[4\]\" to the node \"peek_LEDs\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 97 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_CPU\[5\] peek_LEDs " "Converted the fan-out from the tri-state buffer \"DATA_CPU\[5\]\" to the node \"peek_LEDs\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 97 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_CPU\[6\] peek_LEDs " "Converted the fan-out from the tri-state buffer \"DATA_CPU\[6\]\" to the node \"peek_LEDs\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 97 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_CPU\[7\] peek_LEDs " "Converted the fan-out from the tri-state buffer \"DATA_CPU\[7\]\" to the node \"peek_LEDs\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 97 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_RAM\[0\] ram:C2\|ram_data " "Converted the fan-out from the tri-state buffer \"DATA_RAM\[0\]\" to the node \"ram:C2\|ram_data\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 74 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_RAM\[1\] ram:C2\|ram_data " "Converted the fan-out from the tri-state buffer \"DATA_RAM\[1\]\" to the node \"ram:C2\|ram_data\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 74 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_RAM\[2\] ram:C2\|ram_data " "Converted the fan-out from the tri-state buffer \"DATA_RAM\[2\]\" to the node \"ram:C2\|ram_data\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 74 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_RAM\[3\] ram:C2\|ram_data " "Converted the fan-out from the tri-state buffer \"DATA_RAM\[3\]\" to the node \"ram:C2\|ram_data\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 74 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_RAM\[4\] ram:C2\|ram_data " "Converted the fan-out from the tri-state buffer \"DATA_RAM\[4\]\" to the node \"ram:C2\|ram_data\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 74 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_RAM\[5\] ram:C2\|ram_data " "Converted the fan-out from the tri-state buffer \"DATA_RAM\[5\]\" to the node \"ram:C2\|ram_data\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 74 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_RAM\[6\] ram:C2\|ram_data " "Converted the fan-out from the tri-state buffer \"DATA_RAM\[6\]\" to the node \"ram:C2\|ram_data\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 74 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_RAM\[7\] ram:C2\|ram_data " "Converted the fan-out from the tri-state buffer \"DATA_RAM\[7\]\" to the node \"ram:C2\|ram_data\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 74 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697812003814 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1697812003814 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697812003946 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697812004127 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697812004235 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697812004235 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "489 " "Implemented 489 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697812004270 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697812004270 ""} { "Info" "ICUT_CUT_TM_LCELLS" "454 " "Implemented 454 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697812004270 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697812004270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4959 " "Peak virtual memory: 4959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697812004286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 20 16:26:44 2023 " "Processing ended: Fri Oct 20 16:26:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697812004286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697812004286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697812004286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697812004286 ""}
