{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1546140904622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1546140904622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 30 11:35:04 2018 " "Processing started: Sun Dec 30 11:35:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1546140904622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1546140904622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic -c traffic " "Command: quartus_map --read_settings_files=on --write_settings_files=off traffic -c traffic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1546140904623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1546140905139 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "traffic.v(65) " "Verilog HDL information at traffic.v(65): always construct contains both blocking and non-blocking assignments" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 65 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1546140905202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic.v 1 1 " "Found 1 design units, including 1 entities, in source file traffic.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic " "Found entity 1: traffic" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1546140905204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1546140905204 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic " "Elaborating entity \"traffic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1546140905233 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sw traffic.v(27) " "Verilog HDL or VHDL warning at traffic.v(27): object \"sw\" assigned a value but never read" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1546140905573 "|traffic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gw traffic.v(28) " "Verilog HDL or VHDL warning at traffic.v(28): object \"gw\" assigned a value but never read" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1546140905574 "|traffic"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SG0 traffic.v(17) " "Output port \"SG0\" at traffic.v(17) has no driver" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1546140905586 "|traffic"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SG1 traffic.v(18) " "Output port \"SG1\" at traffic.v(18) has no driver" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1546140905586 "|traffic"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SG4 traffic.v(19) " "Output port \"SG4\" at traffic.v(19) has no driver" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1546140905586 "|traffic"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SG5 traffic.v(20) " "Output port \"SG5\" at traffic.v(20) has no driver" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1546140905586 "|traffic"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SG0\[0\] GND " "Pin \"SG0\[0\]\" is stuck at GND" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546140906326 "|traffic|SG0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SG0\[1\] GND " "Pin \"SG0\[1\]\" is stuck at GND" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546140906326 "|traffic|SG0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SG0\[2\] GND " "Pin \"SG0\[2\]\" is stuck at GND" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546140906326 "|traffic|SG0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SG0\[3\] GND " "Pin \"SG0\[3\]\" is stuck at GND" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546140906326 "|traffic|SG0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SG0\[4\] GND " "Pin \"SG0\[4\]\" is stuck at GND" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546140906326 "|traffic|SG0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SG0\[5\] GND " "Pin \"SG0\[5\]\" is stuck at GND" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546140906326 "|traffic|SG0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SG0\[6\] GND " "Pin \"SG0\[6\]\" is stuck at GND" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546140906326 "|traffic|SG0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SG1\[0\] GND " "Pin \"SG1\[0\]\" is stuck at GND" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546140906326 "|traffic|SG1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SG1\[1\] GND " "Pin \"SG1\[1\]\" is stuck at GND" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546140906326 "|traffic|SG1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SG1\[2\] GND " "Pin \"SG1\[2\]\" is stuck at GND" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546140906326 "|traffic|SG1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SG1\[3\] GND " "Pin \"SG1\[3\]\" is stuck at GND" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546140906326 "|traffic|SG1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SG1\[4\] GND " "Pin \"SG1\[4\]\" is stuck at GND" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546140906326 "|traffic|SG1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SG1\[5\] GND " "Pin \"SG1\[5\]\" is stuck at GND" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546140906326 "|traffic|SG1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SG1\[6\] GND " "Pin \"SG1\[6\]\" is stuck at GND" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546140906326 "|traffic|SG1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SG4\[0\] GND " "Pin \"SG4\[0\]\" is stuck at GND" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546140906326 "|traffic|SG4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SG4\[1\] GND " "Pin \"SG4\[1\]\" is stuck at GND" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546140906326 "|traffic|SG4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SG4\[2\] GND " "Pin \"SG4\[2\]\" is stuck at GND" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546140906326 "|traffic|SG4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SG4\[3\] GND " "Pin \"SG4\[3\]\" is stuck at GND" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546140906326 "|traffic|SG4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SG4\[4\] GND " "Pin \"SG4\[4\]\" is stuck at GND" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546140906326 "|traffic|SG4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SG4\[5\] GND " "Pin \"SG4\[5\]\" is stuck at GND" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546140906326 "|traffic|SG4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SG4\[6\] GND " "Pin \"SG4\[6\]\" is stuck at GND" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546140906326 "|traffic|SG4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SG5\[0\] GND " "Pin \"SG5\[0\]\" is stuck at GND" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546140906326 "|traffic|SG5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SG5\[1\] GND " "Pin \"SG5\[1\]\" is stuck at GND" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546140906326 "|traffic|SG5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SG5\[2\] GND " "Pin \"SG5\[2\]\" is stuck at GND" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546140906326 "|traffic|SG5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SG5\[3\] GND " "Pin \"SG5\[3\]\" is stuck at GND" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546140906326 "|traffic|SG5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SG5\[4\] GND " "Pin \"SG5\[4\]\" is stuck at GND" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546140906326 "|traffic|SG5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SG5\[5\] GND " "Pin \"SG5\[5\]\" is stuck at GND" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546140906326 "|traffic|SG5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SG5\[6\] GND " "Pin \"SG5\[6\]\" is stuck at GND" {  } { { "traffic.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/traffic.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1546140906326 "|traffic|SG5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1546140906326 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1546140906488 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/output_files/traffic.map.smsg " "Generated suppressed messages file D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp3/output_files/traffic.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1546140906756 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1546140906889 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1546140906889 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1546140906937 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1546140906937 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1546140906937 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1546140906937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "580 " "Peak virtual memory: 580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1546140906994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 30 11:35:06 2018 " "Processing ended: Sun Dec 30 11:35:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1546140906994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1546140906994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1546140906994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1546140906994 ""}
