{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1648414210758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1648414210758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 27 23:50:10 2022 " "Processing started: Sun Mar 27 23:50:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1648414210758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1648414210758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map lab5 -c lab5 --generate_functional_sim_netlist " "Command: quartus_map lab5 -c lab5 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1648414210758 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1648414210923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab5.v" "" { Text "D:/Quatrus/prj/lab5/lab5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648414210953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648414210953 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab5_1.v(17) " "Verilog HDL information at lab5_1.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "lab5_1.v" "" { Text "D:/Quatrus/prj/lab5/lab5_1.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1648414210953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_1 " "Found entity 1: lab5_1" {  } { { "lab5_1.v" "" { Text "D:/Quatrus/prj/lab5/lab5_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648414210953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648414210953 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab5_2.v(17) " "Verilog HDL information at lab5_2.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "lab5_2.v" "" { Text "D:/Quatrus/prj/lab5/lab5_2.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1648414210963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_2 " "Found entity 1: lab5_2" {  } { { "lab5_2.v" "" { Text "D:/Quatrus/prj/lab5/lab5_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648414210963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648414210963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_3 " "Found entity 1: lab5_3" {  } { { "lab5_3.v" "" { Text "D:/Quatrus/prj/lab5/lab5_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648414210963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648414210963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5 " "Elaborating entity \"lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1648414210983 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 lab5.v(37) " "Verilog HDL assignment warning at lab5.v(37): truncated value with size 32 to match size of target (30)" {  } { { "lab5.v" "" { Text "D:/Quatrus/prj/lab5/lab5.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648414210985 "|lab5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 lab5.v(38) " "Verilog HDL assignment warning at lab5.v(38): truncated value with size 32 to match size of target (30)" {  } { { "lab5.v" "" { Text "D:/Quatrus/prj/lab5/lab5.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648414210985 "|lab5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 lab5.v(39) " "Verilog HDL assignment warning at lab5.v(39): truncated value with size 32 to match size of target (30)" {  } { { "lab5.v" "" { Text "D:/Quatrus/prj/lab5/lab5.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648414210985 "|lab5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab5.v(43) " "Verilog HDL assignment warning at lab5.v(43): truncated value with size 32 to match size of target (4)" {  } { { "lab5.v" "" { Text "D:/Quatrus/prj/lab5/lab5.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648414210985 "|lab5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab5.v(51) " "Verilog HDL assignment warning at lab5.v(51): truncated value with size 32 to match size of target (4)" {  } { { "lab5.v" "" { Text "D:/Quatrus/prj/lab5/lab5.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648414210985 "|lab5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab5.v(60) " "Verilog HDL assignment warning at lab5.v(60): truncated value with size 32 to match size of target (4)" {  } { { "lab5.v" "" { Text "D:/Quatrus/prj/lab5/lab5.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648414210985 "|lab5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab5.v(62) " "Verilog HDL assignment warning at lab5.v(62): truncated value with size 32 to match size of target (4)" {  } { { "lab5.v" "" { Text "D:/Quatrus/prj/lab5/lab5.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648414210985 "|lab5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab5.v(74) " "Verilog HDL assignment warning at lab5.v(74): truncated value with size 32 to match size of target (4)" {  } { { "lab5.v" "" { Text "D:/Quatrus/prj/lab5/lab5.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648414210985 "|lab5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab5.v(82) " "Verilog HDL assignment warning at lab5.v(82): truncated value with size 32 to match size of target (4)" {  } { { "lab5.v" "" { Text "D:/Quatrus/prj/lab5/lab5.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648414210985 "|lab5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab5.v(91) " "Verilog HDL assignment warning at lab5.v(91): truncated value with size 32 to match size of target (4)" {  } { { "lab5.v" "" { Text "D:/Quatrus/prj/lab5/lab5.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648414210985 "|lab5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lab5.v(93) " "Verilog HDL assignment warning at lab5.v(93): truncated value with size 32 to match size of target (4)" {  } { { "lab5.v" "" { Text "D:/Quatrus/prj/lab5/lab5.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1648414210985 "|lab5"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "thousandths_of_second lab5.v(117) " "Verilog HDL Event Control warning at lab5.v(117): posedge or negedge of vector \"thousandths_of_second\" depends solely on its least-significant bit" {  } { { "lab5.v" "" { Text "D:/Quatrus/prj/lab5/lab5.v" 117 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1648414210985 "|lab5"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "tenth_of_second lab5.v(117) " "Verilog HDL Event Control warning at lab5.v(117): posedge or negedge of vector \"tenth_of_second\" depends solely on its least-significant bit" {  } { { "lab5.v" "" { Text "D:/Quatrus/prj/lab5/lab5.v" 117 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1648414210985 "|lab5"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "units_of_second lab5.v(117) " "Verilog HDL Event Control warning at lab5.v(117): posedge or negedge of vector \"units_of_second\" depends solely on its least-significant bit" {  } { { "lab5.v" "" { Text "D:/Quatrus/prj/lab5/lab5.v" 117 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1648414210985 "|lab5"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "tens_of_seconds lab5.v(117) " "Verilog HDL Event Control warning at lab5.v(117): posedge or negedge of vector \"tens_of_seconds\" depends solely on its least-significant bit" {  } { { "lab5.v" "" { Text "D:/Quatrus/prj/lab5/lab5.v" 117 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1648414210985 "|lab5"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4565 " "Peak virtual memory: 4565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1648414211083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 27 23:50:11 2022 " "Processing ended: Sun Mar 27 23:50:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1648414211083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1648414211083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1648414211083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1648414211083 ""}
