Information: Updating design information... (UID-85)
Warning: Design 'rv32_cpu_top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : rv32_cpu_top
Version: V-2023.12-SP5
Date   : Wed Dec 11 20:03:46 2024
****************************************


Library(s) Used:

    saed32lvt_tt0p85v25c (File: /cae/apps/data/saed32_edk-2022/lib/stdcell_lvt/db_nldm/saed32lvt_tt0p85v25c.db)


Operating Conditions: tt0p85v25c   Library: saed32lvt_tt0p85v25c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
rv32_cpu_top           16000             saed32lvt_tt0p85v25c


Global Operating Voltage = 0.85 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  = 736.6062 uW   (99%)
  Net Switching Power  =   9.8854 uW    (1%)
                         ---------
Total Dynamic Power    = 746.4916 uW  (100%)

Cell Leakage Power     =  17.9202 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network    737.8347            0.0000            0.0000          737.8347  (   3.95%)  i
register       -9.9012e+00            1.3172        9.3189e+09        9.3103e+03 (  49.88%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      8.6732            8.5682        8.6013e+09        8.6186e+03  (  46.17%)
--------------------------------------------------------------------------------------------------
Total            736.6066 uW         9.8854 uW     1.7920e+10 pW     1.8667e+04 uW
1
