============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Mar 17 2024  04:17:15 pm
  Module:                 bound_flasher
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin LEDs_reg[7]/CK->D
          Group: clk
     Startpoint: (R) LEDs_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
             Setup:-     132                  
     Required Time:=     668                  
      Launch Clock:-       0                  
         Data Path:-     668                  
             Slack:=       0                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[6]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[6]/Q  -       CK->Q R     DFFRHQX1       4 11.5   190   338     338    (-,-) 
  g2030__1881/Y  -       A0->Y F     AOI21X1        1  4.8   266   185     522    (-,-) 
  g2011__9315/Y  -       B0->Y R     OAI2BB1X1      1  4.7   118   145     667    (-,-) 
  LEDs_reg[7]/D  -       -     R     DFFRHQX1       1    -     -     0     668    (-,-) 
#---------------------------------------------------------------------------------------



Path 2: MET (17 ps) Setup Check with Pin LEDs_reg[6]/CK->D
          Group: clk
     Startpoint: (R) LEDs_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
             Setup:-     132                  
     Required Time:=     668                  
      Launch Clock:-       0                  
         Data Path:-     651                  
             Slack:=      17                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[5]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[5]/Q  -       CK->Q R     DFFRX2         5 14.6   144   337     337    (-,-) 
  g2018__1705/Y  -       A0->Y F     AOI21X1        1  4.8   266   169     506    (-,-) 
  g2009__1666/Y  -       B0->Y R     OAI2BB1X1      1  4.7   118   145     650    (-,-) 
  LEDs_reg[6]/D  -       -     R     DFFRHQX1       1    -     -     0     651    (-,-) 
#---------------------------------------------------------------------------------------



Path 3: MET (20 ps) Setup Check with Pin LEDs_reg[10]/CK->D
          Group: clk
     Startpoint: (R) LEDs_reg[9]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
             Setup:-     144                  
     Required Time:=     656                  
      Launch Clock:-       0                  
         Data Path:-     637                  
             Slack:=      20                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[9]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[9]/Q  -       CK->Q R     DFFRHQX1       3  9.1   156   320     320    (-,-) 
  g2020__6783/Y  -       A0->Y F     AOI21X1        1  4.8   266   173     493    (-,-) 
  g2002__4733/Y  -       B0->Y R     OAI2BB1X1      1  4.5   115   144     636    (-,-) 
  LEDs_reg[10]/D -       -     R     DFFRX2         1    -     -     0     637    (-,-) 
#---------------------------------------------------------------------------------------



Path 4: MET (20 ps) Setup Check with Pin LEDs_reg[12]/CK->D
          Group: clk
     Startpoint: (R) LEDs_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
             Setup:-     132                  
     Required Time:=     668                  
      Launch Clock:-       0                  
         Data Path:-     648                  
             Slack:=      20                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  LEDs_reg[11]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[11]/Q  -       CK->Q R     DFFRX2         5 14.1   140   335     335    (-,-) 
  g2031__8246/Y   -       A0->Y F     AOI21X1        1  4.8   266   168     503    (-,-) 
  g2005__6161/Y   -       B0->Y R     OAI2BB1X1      1  4.7   118   145     648    (-,-) 
  LEDs_reg[12]/D  -       -     R     DFFRHQX1       1    -     -     0     648    (-,-) 
#----------------------------------------------------------------------------------------



Path 5: MET (26 ps) Setup Check with Pin LEDs_reg[4]/CK->D
          Group: clk
     Startpoint: (R) LEDs_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
             Setup:-     132                  
     Required Time:=     668                  
      Launch Clock:-       0                  
         Data Path:-     642                  
             Slack:=      26                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[3]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[3]/Q  -       CK->Q R     DFFRHQX1       3  9.4   160   322     322    (-,-) 
  g2025__5122/Y  -       A0->Y F     AOI21X1        1  4.8   266   174     496    (-,-) 
  g2006__6417/Y  -       B0->Y R     OAI2BB1X1      1  4.7   118   145     641    (-,-) 
  LEDs_reg[4]/D  -       -     R     DFFRHQX1       1    -     -     0     642    (-,-) 
#---------------------------------------------------------------------------------------



Path 6: MET (29 ps) Setup Check with Pin LEDs_reg[1]/CK->D
          Group: clk
     Startpoint: (R) LEDs_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
             Setup:-     132                  
     Required Time:=     668                  
      Launch Clock:-       0                  
         Data Path:-     639                  
             Slack:=      29                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[0]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[0]/Q  -       CK->Q R     DFFRHQX1       3  9.2   158   321     321    (-,-) 
  g2029__8428/Y  -       A0->Y F     AOI21X1        1  4.8   266   173     494    (-,-) 
  g2010__7410/Y  -       B0->Y R     OAI2BB1X1      1  4.7   118   145     639    (-,-) 
  LEDs_reg[1]/D  -       -     R     DFFRHQX1       1    -     -     0     639    (-,-) 
#---------------------------------------------------------------------------------------



Path 7: MET (30 ps) Setup Check with Pin LEDs_reg[14]/CK->D
          Group: clk
     Startpoint: (R) LEDs_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
             Setup:-     132                  
     Required Time:=     668                  
      Launch Clock:-       0                  
         Data Path:-     638                  
             Slack:=      30                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  LEDs_reg[13]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[13]/Q  -       CK->Q R     DFFRHQX1       3  9.1   156   320     320    (-,-) 
  g2026__1617/Y   -       A0->Y F     AOI21X1        1  4.8   266   173     493    (-,-) 
  g1980__3680/Y   -       B0->Y R     OAI2BB1X1      1  4.7   118   145     638    (-,-) 
  LEDs_reg[14]/D  -       -     R     DFFRHQX1       1    -     -     0     638    (-,-) 
#----------------------------------------------------------------------------------------



Path 8: MET (35 ps) Setup Check with Pin LEDs_reg[2]/CK->D
          Group: clk
     Startpoint: (R) LEDs_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
             Setup:-     131                  
     Required Time:=     669                  
      Launch Clock:-       0                  
         Data Path:-     634                  
             Slack:=      35                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[3]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[3]/Q  -       CK->Q R     DFFRHQX1       3  9.4   160   322     322    (-,-) 
  g1999__1881/Y  -       A0->Y F     AOI21X1        1  4.8   248   174     496    (-,-) 
  g1975__8428/Y  -       B0->Y R     OAI2BB1X1      1  4.7   114   138     634    (-,-) 
  LEDs_reg[2]/D  -       -     R     DFFRHQX1       1    -     -     0     634    (-,-) 
#---------------------------------------------------------------------------------------



Path 9: MET (36 ps) Setup Check with Pin LEDs_reg[5]/CK->D
          Group: clk
     Startpoint: (R) LEDs_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) LEDs_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
             Setup:-      95                  
     Required Time:=     705                  
      Launch Clock:-       0                  
         Data Path:-     670                  
             Slack:=      36                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[4]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[4]/Q  -       CK->Q F     DFFRHQX1       3  9.1   164   316     316    (-,-) 
  g2028__2802/Y  -       A0->Y R     AOI21X1        1  4.8   263   163     479    (-,-) 
  g2004__9945/Y  -       B0->Y F     OAI2BB1X1      1  4.5   183   190     669    (-,-) 
  LEDs_reg[5]/D  -       -     F     DFFRX2         1    -     -     0     670    (-,-) 
#---------------------------------------------------------------------------------------



Path 10: MET (52 ps) Setup Check with Pin LEDs_reg[11]/CK->D
          Group: clk
     Startpoint: (R) LEDs_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
             Setup:-     140                  
     Required Time:=     660                  
      Launch Clock:-       0                  
         Data Path:-     608                  
             Slack:=      52                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  LEDs_reg[10]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[10]/Q  -       CK->Q R     DFFRX2         4 11.6   123   325     325    (-,-) 
  g2016__7482/Y   -       A0->Y F     AOI21X1        1  4.8   204   162     488    (-,-) 
  g1997__6131/Y   -       B0->Y R     OAI2BB1X1      1  4.5   104   120     608    (-,-) 
  LEDs_reg[11]/D  -       -     R     DFFRX2         1    -     -     0     608    (-,-) 
#----------------------------------------------------------------------------------------



Path 11: MET (55 ps) Setup Check with Pin LEDs_reg[3]/CK->D
          Group: clk
     Startpoint: (R) LEDs_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) LEDs_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
             Setup:-      72                  
     Required Time:=     728                  
      Launch Clock:-       0                  
         Data Path:-     673                  
             Slack:=      55                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[2]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[2]/Q  -       CK->Q F     DFFRHQX1       3  9.1   164   316     316    (-,-) 
  g2014__5115/Y  -       A0->Y R     AOI21X1        1  4.8   263   163     479    (-,-) 
  g2008__2346/Y  -       B0->Y F     OAI2BB1X1      1  4.7   189   194     673    (-,-) 
  LEDs_reg[3]/D  -       -     F     DFFRHQX1       1    -     -     0     673    (-,-) 
#---------------------------------------------------------------------------------------



Path 12: MET (55 ps) Setup Check with Pin LEDs_reg[13]/CK->D
          Group: clk
     Startpoint: (R) LEDs_reg[12]/CK
          Clock: (R) clk
       Endpoint: (F) LEDs_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
             Setup:-      72                  
     Required Time:=     728                  
      Launch Clock:-       0                  
         Data Path:-     673                  
             Slack:=      55                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  LEDs_reg[12]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[12]/Q  -       CK->Q F     DFFRHQX1       3  9.1   164   316     316    (-,-) 
  g2024__3680/Y   -       A0->Y R     AOI21X1        1  4.8   263   163     479    (-,-) 
  g2007__2883/Y   -       B0->Y F     OAI2BB1X1      1  4.7   189   194     673    (-,-) 
  LEDs_reg[13]/D  -       -     F     DFFRHQX1       1    -     -     0     673    (-,-) 
#----------------------------------------------------------------------------------------



Path 13: MET (55 ps) Setup Check with Pin LEDs_reg[8]/CK->D
          Group: clk
     Startpoint: (R) LEDs_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) LEDs_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
             Setup:-      72                  
     Required Time:=     728                  
      Launch Clock:-       0                  
         Data Path:-     673                  
             Slack:=      55                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[7]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[7]/Q  -       CK->Q F     DFFRHQX1       3  9.1   164   316     316    (-,-) 
  g2017__7098/Y  -       A0->Y R     AOI21X1        1  4.8   263   163     479    (-,-) 
  g2000__5115/Y  -       B0->Y F     OAI2BB1X1      1  4.7   189   194     673    (-,-) 
  LEDs_reg[8]/D  -       -     F     DFFRHQX1       1    -     -     0     673    (-,-) 
#---------------------------------------------------------------------------------------



Path 14: MET (55 ps) Setup Check with Pin LEDs_reg[9]/CK->D
          Group: clk
     Startpoint: (R) LEDs_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) LEDs_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
             Setup:-      72                  
     Required Time:=     728                  
      Launch Clock:-       0                  
         Data Path:-     673                  
             Slack:=      55                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[8]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[8]/Q  -       CK->Q F     DFFRHQX1       3  9.1   164   316     316    (-,-) 
  g2019__5526/Y  -       A0->Y R     AOI21X1        1  4.8   263   163     479    (-,-) 
  g2001__7482/Y  -       B0->Y F     OAI2BB1X1      1  4.7   189   194     673    (-,-) 
  LEDs_reg[9]/D  -       -     F     DFFRHQX1       1    -     -     0     673    (-,-) 
#---------------------------------------------------------------------------------------



Path 15: MET (62 ps) Late External Delay Assertion at pin LEDs[6]
          Group: clk
     Startpoint: (R) LEDs_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[6]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
      Output Delay:-     400                  
     Required Time:=     400                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=      62                  

Exceptions/Constraints:
  output_delay             400             bound_flasher_gate.s_line_8_9_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[6]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[6]/Q  -       CK->Q R     DFFRHQX1       4 11.5   190   338     338    (-,-) 
  LEDs[6]        -       -     R     (port)         -    -     -     0     338    (-,-) 
#---------------------------------------------------------------------------------------



Path 16: MET (63 ps) Late External Delay Assertion at pin LEDs[5]
          Group: clk
     Startpoint: (R) LEDs_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
      Output Delay:-     400                  
     Required Time:=     400                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=      63                  

Exceptions/Constraints:
  output_delay             400             bound_flasher_gate.s_line_8_10_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[5]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[5]/Q  -       CK->Q R     DFFRX2         5 14.6   144   337     337    (-,-) 
  LEDs[5]        -       -     R     (port)         -    -     -     0     337    (-,-) 
#---------------------------------------------------------------------------------------



Path 17: MET (65 ps) Late External Delay Assertion at pin LEDs[11]
          Group: clk
     Startpoint: (R) LEDs_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
      Output Delay:-     400                  
     Required Time:=     400                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=      65                  

Exceptions/Constraints:
  output_delay             400             bound_flasher_gate.s_line_8_4_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  LEDs_reg[11]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[11]/Q  -       CK->Q R     DFFRX2         5 14.1   140   335     335    (-,-) 
  LEDs[11]        -       -     R     (port)         -    -     -     0     335    (-,-) 
#----------------------------------------------------------------------------------------



Path 18: MET (75 ps) Late External Delay Assertion at pin LEDs[10]
          Group: clk
     Startpoint: (R) LEDs_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
      Output Delay:-     400                  
     Required Time:=     400                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=      75                  

Exceptions/Constraints:
  output_delay             400             bound_flasher_gate.s_line_8_5_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  LEDs_reg[10]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[10]/Q  -       CK->Q R     DFFRX2         4 11.6   123   325     325    (-,-) 
  LEDs[10]        -       -     R     (port)         -    -     -     0     325    (-,-) 
#----------------------------------------------------------------------------------------



Path 19: MET (78 ps) Late External Delay Assertion at pin LEDs[3]
          Group: clk
     Startpoint: (R) LEDs_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
      Output Delay:-     400                  
     Required Time:=     400                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=      78                  

Exceptions/Constraints:
  output_delay             400             bound_flasher_gate.s_line_8_12_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[3]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[3]/Q  -       CK->Q R     DFFRHQX1       3  9.4   160   322     322    (-,-) 
  LEDs[3]        -       -     R     (port)         -    -     -     0     322    (-,-) 
#---------------------------------------------------------------------------------------



Path 20: MET (79 ps) Late External Delay Assertion at pin LEDs[0]
          Group: clk
     Startpoint: (R) LEDs_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
      Output Delay:-     400                  
     Required Time:=     400                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=      79                  

Exceptions/Constraints:
  output_delay             400             bound_flasher_gate.s_line_8_15_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[0]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[0]/Q  -       CK->Q R     DFFRHQX1       3  9.2   158   321     321    (-,-) 
  LEDs[0]        -       -     R     (port)         -    -     -     0     321    (-,-) 
#---------------------------------------------------------------------------------------



Path 21: MET (80 ps) Late External Delay Assertion at pin LEDs[2]
          Group: clk
     Startpoint: (R) LEDs_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
      Output Delay:-     400                  
     Required Time:=     400                  
      Launch Clock:-       0                  
         Data Path:-     320                  
             Slack:=      80                  

Exceptions/Constraints:
  output_delay             400             bound_flasher_gate.s_line_8_13_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[2]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[2]/Q  -       CK->Q R     DFFRHQX1       3  9.1   156   320     320    (-,-) 
  LEDs[2]        -       -     R     (port)         -    -     -     0     320    (-,-) 
#---------------------------------------------------------------------------------------



Path 22: MET (80 ps) Late External Delay Assertion at pin LEDs[4]
          Group: clk
     Startpoint: (R) LEDs_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
      Output Delay:-     400                  
     Required Time:=     400                  
      Launch Clock:-       0                  
         Data Path:-     320                  
             Slack:=      80                  

Exceptions/Constraints:
  output_delay             400             bound_flasher_gate.s_line_8_11_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[4]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[4]/Q  -       CK->Q R     DFFRHQX1       3  9.1   156   320     320    (-,-) 
  LEDs[4]        -       -     R     (port)         -    -     -     0     320    (-,-) 
#---------------------------------------------------------------------------------------



Path 23: MET (80 ps) Late External Delay Assertion at pin LEDs[7]
          Group: clk
     Startpoint: (R) LEDs_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[7]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
      Output Delay:-     400                  
     Required Time:=     400                  
      Launch Clock:-       0                  
         Data Path:-     320                  
             Slack:=      80                  

Exceptions/Constraints:
  output_delay             400             bound_flasher_gate.s_line_8_8_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[7]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[7]/Q  -       CK->Q R     DFFRHQX1       3  9.1   156   320     320    (-,-) 
  LEDs[7]        -       -     R     (port)         -    -     -     0     320    (-,-) 
#---------------------------------------------------------------------------------------



Path 24: MET (80 ps) Late External Delay Assertion at pin LEDs[8]
          Group: clk
     Startpoint: (R) LEDs_reg[8]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[8]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
      Output Delay:-     400                  
     Required Time:=     400                  
      Launch Clock:-       0                  
         Data Path:-     320                  
             Slack:=      80                  

Exceptions/Constraints:
  output_delay             400             bound_flasher_gate.s_line_8_7_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[8]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[8]/Q  -       CK->Q R     DFFRHQX1       3  9.1   156   320     320    (-,-) 
  LEDs[8]        -       -     R     (port)         -    -     -     0     320    (-,-) 
#---------------------------------------------------------------------------------------



Path 25: MET (80 ps) Late External Delay Assertion at pin LEDs[9]
          Group: clk
     Startpoint: (R) LEDs_reg[9]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
      Output Delay:-     400                  
     Required Time:=     400                  
      Launch Clock:-       0                  
         Data Path:-     320                  
             Slack:=      80                  

Exceptions/Constraints:
  output_delay             400             bound_flasher_gate.s_line_8_6_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[9]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[9]/Q  -       CK->Q R     DFFRHQX1       3  9.1   156   320     320    (-,-) 
  LEDs[9]        -       -     R     (port)         -    -     -     0     320    (-,-) 
#---------------------------------------------------------------------------------------



Path 26: MET (80 ps) Late External Delay Assertion at pin LEDs[12]
          Group: clk
     Startpoint: (R) LEDs_reg[12]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[12]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
      Output Delay:-     400                  
     Required Time:=     400                  
      Launch Clock:-       0                  
         Data Path:-     320                  
             Slack:=      80                  

Exceptions/Constraints:
  output_delay             400             bound_flasher_gate.s_line_8_3_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  LEDs_reg[12]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[12]/Q  -       CK->Q R     DFFRHQX1       3  9.1   156   320     320    (-,-) 
  LEDs[12]        -       -     R     (port)         -    -     -     0     320    (-,-) 
#----------------------------------------------------------------------------------------



Path 27: MET (80 ps) Late External Delay Assertion at pin LEDs[13]
          Group: clk
     Startpoint: (R) LEDs_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[13]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
      Output Delay:-     400                  
     Required Time:=     400                  
      Launch Clock:-       0                  
         Data Path:-     320                  
             Slack:=      80                  

Exceptions/Constraints:
  output_delay             400             bound_flasher_gate.s_line_8_2_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  LEDs_reg[13]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[13]/Q  -       CK->Q R     DFFRHQX1       3  9.1   156   320     320    (-,-) 
  LEDs[13]        -       -     R     (port)         -    -     -     0     320    (-,-) 
#----------------------------------------------------------------------------------------



Path 28: MET (82 ps) Late External Delay Assertion at pin LEDs[1]
          Group: clk
     Startpoint: (R) LEDs_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
      Output Delay:-     400                  
     Required Time:=     400                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=      82                  

Exceptions/Constraints:
  output_delay             400             bound_flasher_gate.s_line_8_14_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  LEDs_reg[1]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[1]/Q  -       CK->Q R     DFFRHQX1       3  8.8   152   318     318    (-,-) 
  LEDs[1]        -       -     R     (port)         -    -     -     0     318    (-,-) 
#---------------------------------------------------------------------------------------



Path 29: MET (82 ps) Late External Delay Assertion at pin LEDs[14]
          Group: clk
     Startpoint: (R) LEDs_reg[14]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[14]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
      Output Delay:-     400                  
     Required Time:=     400                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=      82                  

Exceptions/Constraints:
  output_delay             400             bound_flasher_gate.s_line_8_1_1 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  LEDs_reg[14]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[14]/Q  -       CK->Q R     DFFRHQX1       3  8.8   152   318     318    (-,-) 
  LEDs[14]        -       -     R     (port)         -    -     -     0     318    (-,-) 
#----------------------------------------------------------------------------------------



Path 30: MET (82 ps) Late External Delay Assertion at pin LEDs[15]
          Group: clk
     Startpoint: (R) LEDs_reg[15]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs[15]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
      Output Delay:-     400                  
     Required Time:=     400                  
      Launch Clock:-       0                  
         Data Path:-     318                  
             Slack:=      82                  

Exceptions/Constraints:
  output_delay             400             bound_flasher_gate.s_line_8 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  LEDs_reg[15]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[15]/Q  -       CK->Q R     DFFRHQX1       3  8.8   152   318     318    (-,-) 
  LEDs[15]        -       -     R     (port)         -    -     -     0     318    (-,-) 
#----------------------------------------------------------------------------------------



Path 31: MET (154 ps) Setup Check with Pin LEDs_reg[15]/CK->D
          Group: clk
     Startpoint: (R) LEDs_reg[14]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
             Setup:-     125                  
     Required Time:=     675                  
      Launch Clock:-       0                  
         Data Path:-     521                  
             Slack:=     154                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  LEDs_reg[14]/CK -       -     R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[14]/Q  -       CK->Q R     DFFRHQX1       3  8.8   152   318     318    (-,-) 
  g2/Y            -       A0->Y R     AO21X1         1  4.7    94   203     521    (-,-) 
  LEDs_reg[15]/D  -       -     R     DFFRHQX1       1    -     -     0     521    (-,-) 
#----------------------------------------------------------------------------------------



Path 32: MET (160 ps) Setup Check with Pin LEDs_reg[0]/CK->D
          Group: clk
     Startpoint: (R) LEDs_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) LEDs_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
             Setup:-     130                  
     Required Time:=     670                  
      Launch Clock:-       0                  
         Data Path:-     510                  
             Slack:=     160                  

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  LEDs_reg[1]/CK -       -      R     (arrival)     19    -     0     -       0    (-,-) 
  LEDs_reg[1]/Q  -       CK->Q  R     DFFRHQX1       3  8.8   152   318     318    (-,-) 
  g1973__4319/Y  -       A0N->Y R     OAI2BB1X1      1  4.7   112   192     510    (-,-) 
  LEDs_reg[0]/D  -       -      R     DFFRHQX1       1    -     -     0     510    (-,-) 
#----------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

