// Seed: 2473136539
module module_0 (
    input supply0 id_0,
    input wire id_1
);
  wire id_3;
  wire id_4;
  id_5(
      1, id_1
  );
  module_2 modCall_1 ();
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    output supply0 id_3,
    input wand id_4,
    input uwire id_5,
    output supply0 id_6
);
  tri id_8 = id_4 & id_5, id_9;
  module_0 modCall_1 (
      id_4,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2;
  assign id_1 = id_1;
endmodule
module module_3 (
    output logic   id_0,
    input  supply0 id_1
);
  id_3 :
  assert property (@(posedge 1) 1)
  else if (1) begin : LABEL_0
    id_0 <= 1;
  end
  module_2 modCall_1 ();
  wire id_4 = id_4;
endmodule
