{
    "CMSSW_7_4_X_2015-03-03-0200_INCOMPLETE": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-03-02-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-03-0200_INCOMPLETE": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-03-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-03-03-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-03-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-03-0200_INCOMPLETE": "slc6_amd64_gcc491"
}