{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609359143713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609359143714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 30 17:12:23 2020 " "Processing started: Wed Dec 30 17:12:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609359143714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359143714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359143714 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609359143857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609359143857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida_display.v 1 1 " "Found 1 design units, including 1 entities, in source file saida_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 saida_display " "Found entity 1: saida_display" {  } { { "saida_display.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/saida_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609359152000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359152000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609359152001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359152001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "byte_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file byte_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_to_bcd " "Found entity 1: byte_to_bcd" {  } { { "byte_to_bcd.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/byte_to_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609359152001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359152001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609359152002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359152002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bc_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file bc_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 bc_registers " "Found entity 1: bc_registers" {  } { { "bc_registers.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/bc_registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609359152002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359152002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rd " "Found entity 1: mux_rd" {  } { { "mux_rd.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/mux_rd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609359152002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359152002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_wd.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_wd.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_wd " "Found entity 1: mux_wd" {  } { { "mux_wd.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/mux_wd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609359152003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359152003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_op_b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_op_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_op_b " "Found entity 1: mux_op_b" {  } { { "mux_op_b.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/mux_op_b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609359152003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359152003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_out_module.v 1 1 " "Found 1 design units, including 1 entities, in source file in_out_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_out_module " "Found entity 1: in_out_module" {  } { { "in_out_module.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/in_out_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609359152004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359152004 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "data_inst.v(15) " "Verilog HDL information at data_inst.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "data_inst.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/data_inst.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1609359152004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file data_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_inst " "Found entity 1: data_inst" {  } { { "data_inst.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/data_inst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609359152005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359152005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609359152005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359152005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "udcpc.v 1 1 " "Found 1 design units, including 1 entities, in source file udcpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 udcpc " "Found entity 1: udcpc" {  } { { "udcpc.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/udcpc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609359152005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359152005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_process.v 1 1 " "Found 1 design units, including 1 entities, in source file unit_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 unit_process " "Found entity 1: unit_process" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609359152006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359152006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_control.v 1 1 " "Found 1 design units, including 1 entities, in source file unit_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 unit_control " "Found entity 1: unit_control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609359152007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359152007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609359152007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359152007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "press_button.v 1 1 " "Found 1 design units, including 1 entities, in source file press_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 press_button " "Found entity 1: press_button" {  } { { "press_button.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/press_button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609359152008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359152008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apresentacao.v 1 1 " "Found 1 design units, including 1 entities, in source file apresentacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 apresentacao " "Found entity 1: apresentacao" {  } { { "apresentacao.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/apresentacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609359152008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359152008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bios_module.v 1 1 " "Found 1 design units, including 1 entities, in source file bios_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 bios_module " "Found entity 1: bios_module" {  } { { "bios_module.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/bios_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609359152009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359152009 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador " "Elaborating entity \"processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609359152153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_process unit_process:unit_process " "Elaborating entity \"unit_process\" for hierarchy \"unit_process:unit_process\"" {  } { { "processador.v" "unit_process" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609359152155 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bios_controll unit_process.v(152) " "Verilog HDL Always Construct warning at unit_process.v(152): variable \"bios_controll\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152193 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bios_pc unit_process.v(154) " "Verilog HDL Always Construct warning at unit_process.v(154): variable \"bios_pc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152193 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc unit_process.v(158) " "Verilog HDL Always Construct warning at unit_process.v(158): variable \"pc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152193 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_mem unit_process.v(182) " "Verilog HDL Always Construct warning at unit_process.v(182): inferring latch(es) for variable \"write_mem\", which holds its previous value in one or more paths through the always construct" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609359152193 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_inst unit_process.v(182) " "Verilog HDL Always Construct warning at unit_process.v(182): inferring latch(es) for variable \"write_inst\", which holds its previous value in one or more paths through the always construct" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 182 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609359152193 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bios_controll unit_process.v(204) " "Verilog HDL Always Construct warning at unit_process.v(204): variable \"bios_controll\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152193 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alu_result unit_process.v(206) " "Verilog HDL Always Construct warning at unit_process.v(206): variable \"alu_result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152193 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc unit_process.v(210) " "Verilog HDL Always Construct warning at unit_process.v(210): variable \"pc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152193 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bios_controll unit_process.v(216) " "Verilog HDL Always Construct warning at unit_process.v(216): variable \"bios_controll\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152193 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bios_pc unit_process.v(218) " "Verilog HDL Always Construct warning at unit_process.v(218): variable \"bios_pc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152193 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc unit_process.v(222) " "Verilog HDL Always Construct warning at unit_process.v(222): variable \"pc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152193 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bios_controll unit_process.v(228) " "Verilog HDL Always Construct warning at unit_process.v(228): variable \"bios_controll\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152193 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bios_inst unit_process.v(230) " "Verilog HDL Always Construct warning at unit_process.v(230): variable \"bios_inst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152193 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "internal_inst unit_process.v(234) " "Verilog HDL Always Construct warning at unit_process.v(234): variable \"internal_inst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152193 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_inst unit_process.v(194) " "Inferred latch for \"write_inst\" at unit_process.v(194)" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359152194 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_mem unit_process.v(194) " "Inferred latch for \"write_mem\" at unit_process.v(194)" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359152194 "|apresentacao|processador:processador|unit_process:unit_process"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_inst unit_process:unit_process\|data_inst:data_inst " "Elaborating entity \"data_inst\" for hierarchy \"unit_process:unit_process\|data_inst:data_inst\"" {  } { { "unit_process.v" "data_inst" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609359152194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udcpc unit_process:unit_process\|udcpc:udcpc " "Elaborating entity \"udcpc\" for hierarchy \"unit_process:unit_process\|udcpc:udcpc\"" {  } { { "unit_process.v" "udcpc" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609359152317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rd unit_process:unit_process\|mux_rd:mux_rd " "Elaborating entity \"mux_rd\" for hierarchy \"unit_process:unit_process\|mux_rd:mux_rd\"" {  } { { "unit_process.v" "mux_rd" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609359152324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_wd unit_process:unit_process\|mux_wd:mux_wd " "Elaborating entity \"mux_wd\" for hierarchy \"unit_process:unit_process\|mux_wd:mux_wd\"" {  } { { "unit_process.v" "mux_wd" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609359152324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bc_registers unit_process:unit_process\|bc_registers:bc_registers " "Elaborating entity \"bc_registers\" for hierarchy \"unit_process:unit_process\|bc_registers:bc_registers\"" {  } { { "unit_process.v" "bc_registers" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609359152326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_op_b unit_process:unit_process\|mux_op_b:mux_op_b " "Elaborating entity \"mux_op_b\" for hierarchy \"unit_process:unit_process\|mux_op_b:mux_op_b\"" {  } { { "unit_process.v" "mux_op_b" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609359152340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu unit_process:unit_process\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"unit_process:unit_process\|alu:alu\"" {  } { { "unit_process.v" "alu" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609359152341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory unit_process:unit_process\|memory:memory " "Elaborating entity \"memory\" for hierarchy \"unit_process:unit_process\|memory:memory\"" {  } { { "unit_process.v" "memory" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609359152356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_out_module unit_process:unit_process\|in_out_module:in_out_module " "Elaborating entity \"in_out_module\" for hierarchy \"unit_process:unit_process\|in_out_module:in_out_module\"" {  } { { "unit_process.v" "in_out_module" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609359152357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_control unit_control:unit_control " "Elaborating entity \"unit_control\" for hierarchy \"unit_control:unit_control\"" {  } { { "processador.v" "unit_control" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609359152395 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(143) " "Verilog HDL Always Construct warning at unit_control.v(143): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152397 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(145) " "Verilog HDL Always Construct warning at unit_control.v(145): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152397 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(147) " "Verilog HDL Always Construct warning at unit_control.v(147): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152398 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(149) " "Verilog HDL Always Construct warning at unit_control.v(149): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152398 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(151) " "Verilog HDL Always Construct warning at unit_control.v(151): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152398 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(153) " "Verilog HDL Always Construct warning at unit_control.v(153): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152398 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(155) " "Verilog HDL Always Construct warning at unit_control.v(155): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152398 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(168) " "Verilog HDL Always Construct warning at unit_control.v(168): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152398 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(173) " "Verilog HDL Always Construct warning at unit_control.v(173): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 173 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152398 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "unit_control.v(113) " "Verilog HDL Case Statement information at unit_control.v(113): all case item expressions in this case statement are onehot" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 113 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1609359152398 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(228) " "Verilog HDL Always Construct warning at unit_control.v(228): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152398 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operation unit_control.v(230) " "Verilog HDL Always Construct warning at unit_control.v(230): variable \"operation\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152398 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(235) " "Verilog HDL Always Construct warning at unit_control.v(235): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152398 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(237) " "Verilog HDL Always Construct warning at unit_control.v(237): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152398 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(241) " "Verilog HDL Always Construct warning at unit_control.v(241): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 241 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152398 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(243) " "Verilog HDL Always Construct warning at unit_control.v(243): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 243 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152398 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(248) " "Verilog HDL Always Construct warning at unit_control.v(248): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152398 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(258) " "Verilog HDL Always Construct warning at unit_control.v(258): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152398 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(260) " "Verilog HDL Always Construct warning at unit_control.v(260): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 260 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152398 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(265) " "Verilog HDL Always Construct warning at unit_control.v(265): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 265 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152398 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(267) " "Verilog HDL Always Construct warning at unit_control.v(267): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 267 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152398 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(278) " "Verilog HDL Always Construct warning at unit_control.v(278): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 278 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152398 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operation unit_control.v(280) " "Verilog HDL Always Construct warning at unit_control.v(280): variable \"operation\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 280 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152398 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(297) " "Verilog HDL Always Construct warning at unit_control.v(297): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 297 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152398 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(299) " "Verilog HDL Always Construct warning at unit_control.v(299): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 299 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152398 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(301) " "Verilog HDL Always Construct warning at unit_control.v(301): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 301 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152399 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(315) " "Verilog HDL Always Construct warning at unit_control.v(315): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 315 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152399 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(322) " "Verilog HDL Always Construct warning at unit_control.v(322): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 322 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152399 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operation unit_control.v(324) " "Verilog HDL Always Construct warning at unit_control.v(324): variable \"operation\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 324 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152399 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(343) " "Verilog HDL Always Construct warning at unit_control.v(343): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 343 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152399 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(345) " "Verilog HDL Always Construct warning at unit_control.v(345): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 345 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152399 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(347) " "Verilog HDL Always Construct warning at unit_control.v(347): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 347 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152399 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode unit_control.v(349) " "Verilog HDL Always Construct warning at unit_control.v(349): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_control.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v" 349 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1609359152399 "|apresentacao|processador:processador|unit_control:unit_control"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "unit_process:unit_process\|instruction\[3\] " "Found clock multiplexer unit_process:unit_process\|instruction\[3\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 59 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1609359153426 "|processador|unit_process:unit_process|instruction[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "unit_process:unit_process\|instruction\[1\] " "Found clock multiplexer unit_process:unit_process\|instruction\[1\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 59 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1609359153426 "|processador|unit_process:unit_process|instruction[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "unit_process:unit_process\|instruction\[2\] " "Found clock multiplexer unit_process:unit_process\|instruction\[2\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 59 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1609359153426 "|processador|unit_process:unit_process|instruction[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "unit_process:unit_process\|instruction\[0\] " "Found clock multiplexer unit_process:unit_process\|instruction\[0\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 59 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1609359153426 "|processador|unit_process:unit_process|instruction[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "unit_process:unit_process\|in_out_module:in_out_module\|Mux0 " "Found clock multiplexer unit_process:unit_process\|in_out_module:in_out_module\|Mux0" {  } { { "in_out_module.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/in_out_module.v" 17 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1609359153426 "|processador|unit_process:unit_process|in_out_module:in_out_module|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "unit_process:unit_process\|instruction\[31\] " "Found clock multiplexer unit_process:unit_process\|instruction\[31\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 59 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1609359153426 "|processador|unit_process:unit_process|instruction[31]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "unit_process:unit_process\|instruction\[30\] " "Found clock multiplexer unit_process:unit_process\|instruction\[30\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 59 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1609359153426 "|processador|unit_process:unit_process|instruction[30]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "unit_process:unit_process\|instruction\[29\] " "Found clock multiplexer unit_process:unit_process\|instruction\[29\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 59 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1609359153426 "|processador|unit_process:unit_process|instruction[29]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "unit_process:unit_process\|instruction\[28\] " "Found clock multiplexer unit_process:unit_process\|instruction\[28\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 59 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1609359153426 "|processador|unit_process:unit_process|instruction[28]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "unit_process:unit_process\|instruction\[27\] " "Found clock multiplexer unit_process:unit_process\|instruction\[27\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 59 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1609359153426 "|processador|unit_process:unit_process|instruction[27]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "unit_process:unit_process\|instruction\[26\] " "Found clock multiplexer unit_process:unit_process\|instruction\[26\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 59 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1609359153426 "|processador|unit_process:unit_process|instruction[26]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "unit_process:unit_process\|instruction\[25\] " "Found clock multiplexer unit_process:unit_process\|instruction\[25\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 59 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1609359153426 "|processador|unit_process:unit_process|instruction[25]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "unit_process:unit_process\|instruction\[24\] " "Found clock multiplexer unit_process:unit_process\|instruction\[24\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 59 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1609359153426 "|processador|unit_process:unit_process|instruction[24]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "unit_process:unit_process\|instruction\[23\] " "Found clock multiplexer unit_process:unit_process\|instruction\[23\]" {  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 59 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1609359153426 "|processador|unit_process:unit_process|instruction[23]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1609359153426 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "unit_process:unit_process\|memory:memory\|data_rtl_0 " "Inferred dual-clock RAM node \"unit_process:unit_process\|memory:memory\|data_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1609359155278 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "unit_process:unit_process\|memory:memory\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"unit_process:unit_process\|memory:memory\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609359170304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609359170304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609359170304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609359170304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609359170304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609359170304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609359170304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609359170304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609359170304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609359170304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609359170304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609359170304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609359170304 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609359170304 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1609359170304 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1609359170304 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "unit_process:unit_process\|alu:alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unit_process:unit_process\|alu:alu\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 82 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359170307 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "unit_process:unit_process\|alu:alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"unit_process:unit_process\|alu:alu\|Div0\"" {  } { { "alu.v" "Div0" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359170307 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "unit_process:unit_process\|alu:alu\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"unit_process:unit_process\|alu:alu\|Mod0\"" {  } { { "alu.v" "Mod0" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359170307 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1609359170307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unit_process:unit_process\|memory:memory\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"unit_process:unit_process\|memory:memory\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609359170374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unit_process:unit_process\|memory:memory\|altsyncram:data_rtl_0 " "Instantiated megafunction \"unit_process:unit_process\|memory:memory\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170374 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609359170374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9d1 " "Found entity 1: altsyncram_c9d1" {  } { { "db/altsyncram_c9d1.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/altsyncram_c9d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609359170410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359170410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unit_process:unit_process\|alu:alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"unit_process:unit_process\|alu:alu\|lpm_mult:Mult0\"" {  } { { "alu.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 82 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609359170422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unit_process:unit_process\|alu:alu\|lpm_mult:Mult0 " "Instantiated megafunction \"unit_process:unit_process\|alu:alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170422 ""}  } { { "alu.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 82 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609359170422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609359170451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359170451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unit_process:unit_process\|alu:alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"unit_process:unit_process\|alu:alu\|lpm_divide:Div0\"" {  } { { "alu.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609359170465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unit_process:unit_process\|alu:alu\|lpm_divide:Div0 " "Instantiated megafunction \"unit_process:unit_process\|alu:alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170465 ""}  } { { "alu.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609359170465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609359170498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359170498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609359170501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359170501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609359170551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359170551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609359170666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359170666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609359170694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359170694 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unit_process:unit_process\|alu:alu\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"unit_process:unit_process\|alu:alu\|lpm_divide:Mod0\"" {  } { { "alu.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 85 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609359170698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unit_process:unit_process\|alu:alu\|lpm_divide:Mod0 " "Instantiated megafunction \"unit_process:unit_process\|alu:alu\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609359170698 ""}  } { { "alu.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v" 85 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609359170698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609359170726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359170726 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1609359174278 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "222 " "Ignored 222 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "222 " "Ignored 222 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1609359174388 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1609359174388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unit_process:unit_process\|write_inst " "Latch unit_process:unit_process\|write_inst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bios_controll " "Ports D and ENA on the latch are fed by the same signal bios_controll" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609359174437 ""}  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609359174437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unit_process:unit_process\|write_mem " "Latch unit_process:unit_process\|write_mem has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bios_controll " "Ports D and ENA on the latch are fed by the same signal bios_controll" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609359174438 ""}  } { { "unit_process.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609359174438 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1609359184765 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609359194536 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/output_files/processador.map.smsg " "Generated suppressed messages file /mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/output_files/processador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359194880 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609359195700 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609359195700 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[0\] " "No output dependent on input pin \"bios_info\[0\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[1\] " "No output dependent on input pin \"bios_info\[1\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[2\] " "No output dependent on input pin \"bios_info\[2\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[3\] " "No output dependent on input pin \"bios_info\[3\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[4\] " "No output dependent on input pin \"bios_info\[4\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[5\] " "No output dependent on input pin \"bios_info\[5\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[6\] " "No output dependent on input pin \"bios_info\[6\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[7\] " "No output dependent on input pin \"bios_info\[7\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[8\] " "No output dependent on input pin \"bios_info\[8\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[9\] " "No output dependent on input pin \"bios_info\[9\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[10\] " "No output dependent on input pin \"bios_info\[10\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[11\] " "No output dependent on input pin \"bios_info\[11\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[12\] " "No output dependent on input pin \"bios_info\[12\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[13\] " "No output dependent on input pin \"bios_info\[13\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[14\] " "No output dependent on input pin \"bios_info\[14\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[15\] " "No output dependent on input pin \"bios_info\[15\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[16\] " "No output dependent on input pin \"bios_info\[16\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[17\] " "No output dependent on input pin \"bios_info\[17\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[18\] " "No output dependent on input pin \"bios_info\[18\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[19\] " "No output dependent on input pin \"bios_info\[19\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[20\] " "No output dependent on input pin \"bios_info\[20\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[21\] " "No output dependent on input pin \"bios_info\[21\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[22\] " "No output dependent on input pin \"bios_info\[22\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[23\] " "No output dependent on input pin \"bios_info\[23\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[24\] " "No output dependent on input pin \"bios_info\[24\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[25\] " "No output dependent on input pin \"bios_info\[25\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[26\] " "No output dependent on input pin \"bios_info\[26\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[27\] " "No output dependent on input pin \"bios_info\[27\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[28\] " "No output dependent on input pin \"bios_info\[28\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[29\] " "No output dependent on input pin \"bios_info\[29\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[30\] " "No output dependent on input pin \"bios_info\[30\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bios_info\[31\] " "No output dependent on input pin \"bios_info\[31\]\"" {  } { { "processador.v" "" { Text "/mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1609359196743 "|processador|bios_info[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1609359196743 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20255 " "Implemented 20255 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "200 " "Implemented 200 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609359196744 ""} { "Info" "ICUT_CUT_TM_OPINS" "205 " "Implemented 205 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609359196744 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19810 " "Implemented 19810 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609359196744 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1609359196744 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1609359196744 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609359196744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1102 " "Peak virtual memory: 1102 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609359196764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 30 17:13:16 2020 " "Processing ended: Wed Dec 30 17:13:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609359196764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609359196764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609359196764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609359196764 ""}
