ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB345:
  26              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "string.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 2


  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** #if defined ( __ICCARM__ ) /*!< IAR Compiler */
  44:Core/Src/main.c **** #pragma location=0x30000000
  45:Core/Src/main.c **** ETH_DMADescTypeDef  DMARxDscrTab[ETH_RX_DESC_CNT]; /* Ethernet Rx DMA Descriptors */
  46:Core/Src/main.c **** #pragma location=0x30000200
  47:Core/Src/main.c **** ETH_DMADescTypeDef  DMATxDscrTab[ETH_TX_DESC_CNT]; /* Ethernet Tx DMA Descriptors */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** #elif defined ( __CC_ARM )  /* MDK ARM Compiler */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** __attribute__((at(0x30000000))) ETH_DMADescTypeDef  DMARxDscrTab[ETH_RX_DESC_CNT]; /* Ethernet Rx D
  52:Core/Src/main.c **** __attribute__((at(0x30000200))) ETH_DMADescTypeDef  DMATxDscrTab[ETH_TX_DESC_CNT]; /* Ethernet Tx D
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** #elif defined ( __GNUC__ ) /* GNU Compiler */
  55:Core/Src/main.c **** ETH_DMADescTypeDef DMARxDscrTab[ETH_RX_DESC_CNT] __attribute__((section(".RxDecripSection"))); /* E
  56:Core/Src/main.c **** ETH_DMADescTypeDef DMATxDscrTab[ETH_TX_DESC_CNT] __attribute__((section(".TxDecripSection")));   /*
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** #endif
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** ETH_TxPacketConfig TxConfig;
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** DFSDM_Channel_HandleTypeDef hdfsdm1_channel1;
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** ETH_HandleTypeDef heth;
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** LTDC_HandleTypeDef hltdc;
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** QSPI_HandleTypeDef hqspi;
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** SAI_HandleTypeDef hsai_BlockA1;
  75:Core/Src/main.c **** SAI_HandleTypeDef hsai_BlockB1;
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** SD_HandleTypeDef hsd1;
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** UART_HandleTypeDef huart1;
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  82:Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_OTG_HS;
  83:Core/Src/main.c **** 
  84:Core/Src/main.c **** NOR_HandleTypeDef hnor1;
  85:Core/Src/main.c **** SRAM_HandleTypeDef hsram2;
  86:Core/Src/main.c **** SDRAM_HandleTypeDef hsdram1;
  87:Core/Src/main.c **** 
  88:Core/Src/main.c **** /* USER CODE BEGIN PV */
  89:Core/Src/main.c **** 
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 3


  90:Core/Src/main.c **** /* USER CODE END PV */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  93:Core/Src/main.c **** void SystemClock_Config(void);
  94:Core/Src/main.c **** static void MX_GPIO_Init(void);
  95:Core/Src/main.c **** static void MX_ADC1_Init(void);
  96:Core/Src/main.c **** static void MX_DFSDM1_Init(void);
  97:Core/Src/main.c **** static void MX_ETH_Init(void);
  98:Core/Src/main.c **** static void MX_FMC_Init(void);
  99:Core/Src/main.c **** static void MX_I2C1_Init(void);
 100:Core/Src/main.c **** static void MX_LTDC_Init(void);
 101:Core/Src/main.c **** static void MX_QUADSPI_Init(void);
 102:Core/Src/main.c **** static void MX_SAI1_Init(void);
 103:Core/Src/main.c **** static void MX_SDMMC1_SD_Init(void);
 104:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
 105:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void);
 106:Core/Src/main.c **** static void MX_USB_OTG_HS_PCD_Init(void);
 107:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c **** /* USER CODE END PFP */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 112:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c **** /* USER CODE END 0 */
 115:Core/Src/main.c **** 
 116:Core/Src/main.c **** /**
 117:Core/Src/main.c ****   * @brief  The application entry point.
 118:Core/Src/main.c ****   * @retval int
 119:Core/Src/main.c ****   */
 120:Core/Src/main.c **** int main(void)
 121:Core/Src/main.c **** {
 122:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   /* USER CODE END 1 */
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 129:Core/Src/main.c ****   HAL_Init();
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   /* USER CODE END Init */
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /* Configure the system clock */
 136:Core/Src/main.c ****   SystemClock_Config();
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****   /* USER CODE END SysInit */
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****   /* Initialize all configured peripherals */
 143:Core/Src/main.c ****   MX_GPIO_Init();
 144:Core/Src/main.c ****   MX_ADC1_Init();
 145:Core/Src/main.c ****   MX_DFSDM1_Init();
 146:Core/Src/main.c ****   MX_ETH_Init();
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 4


 147:Core/Src/main.c ****   MX_FMC_Init();
 148:Core/Src/main.c ****   MX_I2C1_Init();
 149:Core/Src/main.c ****   MX_LTDC_Init();
 150:Core/Src/main.c ****   MX_QUADSPI_Init();
 151:Core/Src/main.c ****   MX_SAI1_Init();
 152:Core/Src/main.c ****   MX_SDMMC1_SD_Init();
 153:Core/Src/main.c ****   MX_USART1_UART_Init();
 154:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 155:Core/Src/main.c ****   MX_USB_OTG_HS_PCD_Init();
 156:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   /* USER CODE END 2 */
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   /* Infinite loop */
 161:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 162:Core/Src/main.c ****   while (1)
 163:Core/Src/main.c ****   {
 164:Core/Src/main.c ****     /* USER CODE END WHILE */
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 167:Core/Src/main.c ****   }
 168:Core/Src/main.c ****   /* USER CODE END 3 */
 169:Core/Src/main.c **** }
 170:Core/Src/main.c **** 
 171:Core/Src/main.c **** /**
 172:Core/Src/main.c ****   * @brief System Clock Configuration
 173:Core/Src/main.c ****   * @retval None
 174:Core/Src/main.c ****   */
 175:Core/Src/main.c **** void SystemClock_Config(void)
 176:Core/Src/main.c **** {
 177:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 178:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   /** Supply configuration update enable
 181:Core/Src/main.c ****   */
 182:Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 185:Core/Src/main.c ****   */
 186:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****   /** Macro to configure the PLL clock source
 191:Core/Src/main.c ****   */
 192:Core/Src/main.c ****   __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 195:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 196:Core/Src/main.c ****   */
 197:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 198:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 199:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 200:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 201:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 202:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 203:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 5


 204:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 9;
 205:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 206:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 1;
 207:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 208:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 209:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 210:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 211:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 212:Core/Src/main.c ****   {
 213:Core/Src/main.c ****     Error_Handler();
 214:Core/Src/main.c ****   }
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 217:Core/Src/main.c ****   */
 218:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 219:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 220:Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 221:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 222:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 223:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 224:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 225:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 226:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV4;
 227:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 228:Core/Src/main.c **** 
 229:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 230:Core/Src/main.c ****   {
 231:Core/Src/main.c ****     Error_Handler();
 232:Core/Src/main.c ****   }
 233:Core/Src/main.c ****   HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 234:Core/Src/main.c **** }
 235:Core/Src/main.c **** 
 236:Core/Src/main.c **** /**
 237:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 238:Core/Src/main.c ****   * @param None
 239:Core/Src/main.c ****   * @retval None
 240:Core/Src/main.c ****   */
 241:Core/Src/main.c **** static void MX_ADC1_Init(void)
 242:Core/Src/main.c **** {
 243:Core/Src/main.c **** 
 244:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 247:Core/Src/main.c **** 
 248:Core/Src/main.c ****   ADC_MultiModeTypeDef multimode = {0};
 249:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 252:Core/Src/main.c **** 
 253:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 254:Core/Src/main.c **** 
 255:Core/Src/main.c ****   /** Common config
 256:Core/Src/main.c ****   */
 257:Core/Src/main.c ****   hadc1.Instance = ADC1;
 258:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 259:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 260:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 6


 261:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 262:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 263:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 264:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 265:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 266:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 267:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 268:Core/Src/main.c ****   hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 269:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 270:Core/Src/main.c ****   hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 271:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 272:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 273:Core/Src/main.c ****   {
 274:Core/Src/main.c ****     Error_Handler();
 275:Core/Src/main.c ****   }
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /** Configure the ADC multi-mode
 278:Core/Src/main.c ****   */
 279:Core/Src/main.c ****   multimode.Mode = ADC_MODE_INDEPENDENT;
 280:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 281:Core/Src/main.c ****   {
 282:Core/Src/main.c ****     Error_Handler();
 283:Core/Src/main.c ****   }
 284:Core/Src/main.c **** 
 285:Core/Src/main.c ****   /** Configure Regular Channel
 286:Core/Src/main.c ****   */
 287:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 288:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 289:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 290:Core/Src/main.c ****   sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 291:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 292:Core/Src/main.c ****   sConfig.Offset = 0;
 293:Core/Src/main.c ****   sConfig.OffsetSignedSaturation = DISABLE;
 294:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 295:Core/Src/main.c ****   {
 296:Core/Src/main.c ****     Error_Handler();
 297:Core/Src/main.c ****   }
 298:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 299:Core/Src/main.c **** 
 300:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 301:Core/Src/main.c **** 
 302:Core/Src/main.c **** }
 303:Core/Src/main.c **** 
 304:Core/Src/main.c **** /**
 305:Core/Src/main.c ****   * @brief DFSDM1 Initialization Function
 306:Core/Src/main.c ****   * @param None
 307:Core/Src/main.c ****   * @retval None
 308:Core/Src/main.c ****   */
 309:Core/Src/main.c **** static void MX_DFSDM1_Init(void)
 310:Core/Src/main.c **** {
 311:Core/Src/main.c **** 
 312:Core/Src/main.c ****   /* USER CODE BEGIN DFSDM1_Init 0 */
 313:Core/Src/main.c **** 
 314:Core/Src/main.c ****   /* USER CODE END DFSDM1_Init 0 */
 315:Core/Src/main.c **** 
 316:Core/Src/main.c ****   /* USER CODE BEGIN DFSDM1_Init 1 */
 317:Core/Src/main.c **** 
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 7


 318:Core/Src/main.c ****   /* USER CODE END DFSDM1_Init 1 */
 319:Core/Src/main.c ****   hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 320:Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 321:Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 322:Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 323:Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 324:Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 325:Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 326:Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 327:Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 328:Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 329:Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 330:Core/Src/main.c ****   hdfsdm1_channel1.Init.Offset = 0;
 331:Core/Src/main.c ****   hdfsdm1_channel1.Init.RightBitShift = 0x00;
 332:Core/Src/main.c ****   if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 333:Core/Src/main.c ****   {
 334:Core/Src/main.c ****     Error_Handler();
 335:Core/Src/main.c ****   }
 336:Core/Src/main.c ****   /* USER CODE BEGIN DFSDM1_Init 2 */
 337:Core/Src/main.c **** 
 338:Core/Src/main.c ****   /* USER CODE END DFSDM1_Init 2 */
 339:Core/Src/main.c **** 
 340:Core/Src/main.c **** }
 341:Core/Src/main.c **** 
 342:Core/Src/main.c **** /**
 343:Core/Src/main.c ****   * @brief ETH Initialization Function
 344:Core/Src/main.c ****   * @param None
 345:Core/Src/main.c ****   * @retval None
 346:Core/Src/main.c ****   */
 347:Core/Src/main.c **** static void MX_ETH_Init(void)
 348:Core/Src/main.c **** {
 349:Core/Src/main.c **** 
 350:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 0 */
 351:Core/Src/main.c **** 
 352:Core/Src/main.c ****   /* USER CODE END ETH_Init 0 */
 353:Core/Src/main.c **** 
 354:Core/Src/main.c ****    static uint8_t MACAddr[6];
 355:Core/Src/main.c **** 
 356:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 1 */
 357:Core/Src/main.c **** 
 358:Core/Src/main.c ****   /* USER CODE END ETH_Init 1 */
 359:Core/Src/main.c ****   heth.Instance = ETH;
 360:Core/Src/main.c ****   MACAddr[0] = 0x00;
 361:Core/Src/main.c ****   MACAddr[1] = 0x80;
 362:Core/Src/main.c ****   MACAddr[2] = 0xE1;
 363:Core/Src/main.c ****   MACAddr[3] = 0x00;
 364:Core/Src/main.c ****   MACAddr[4] = 0x00;
 365:Core/Src/main.c ****   MACAddr[5] = 0x00;
 366:Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 367:Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 368:Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 369:Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
 370:Core/Src/main.c ****   heth.Init.RxBuffLen = 1524;
 371:Core/Src/main.c **** 
 372:Core/Src/main.c ****   /* USER CODE BEGIN MACADDRESS */
 373:Core/Src/main.c **** 
 374:Core/Src/main.c ****   /* USER CODE END MACADDRESS */
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 8


 375:Core/Src/main.c **** 
 376:Core/Src/main.c ****   if (HAL_ETH_Init(&heth) != HAL_OK)
 377:Core/Src/main.c ****   {
 378:Core/Src/main.c ****     Error_Handler();
 379:Core/Src/main.c ****   }
 380:Core/Src/main.c **** 
 381:Core/Src/main.c ****   memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 382:Core/Src/main.c ****   TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 383:Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 384:Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 385:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 2 */
 386:Core/Src/main.c **** 
 387:Core/Src/main.c ****   /* USER CODE END ETH_Init 2 */
 388:Core/Src/main.c **** 
 389:Core/Src/main.c **** }
 390:Core/Src/main.c **** 
 391:Core/Src/main.c **** /**
 392:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 393:Core/Src/main.c ****   * @param None
 394:Core/Src/main.c ****   * @retval None
 395:Core/Src/main.c ****   */
 396:Core/Src/main.c **** static void MX_I2C1_Init(void)
 397:Core/Src/main.c **** {
 398:Core/Src/main.c **** 
 399:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 400:Core/Src/main.c **** 
 401:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 402:Core/Src/main.c **** 
 403:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 404:Core/Src/main.c **** 
 405:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 406:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 407:Core/Src/main.c ****   hi2c1.Init.Timing = 0x109093DC;
 408:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 409:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 410:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 411:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 412:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 413:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 414:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 415:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 416:Core/Src/main.c ****   {
 417:Core/Src/main.c ****     Error_Handler();
 418:Core/Src/main.c ****   }
 419:Core/Src/main.c **** 
 420:Core/Src/main.c ****   /** Configure Analogue filter
 421:Core/Src/main.c ****   */
 422:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 423:Core/Src/main.c ****   {
 424:Core/Src/main.c ****     Error_Handler();
 425:Core/Src/main.c ****   }
 426:Core/Src/main.c **** 
 427:Core/Src/main.c ****   /** Configure Digital filter
 428:Core/Src/main.c ****   */
 429:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 430:Core/Src/main.c ****   {
 431:Core/Src/main.c ****     Error_Handler();
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 9


 432:Core/Src/main.c ****   }
 433:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 434:Core/Src/main.c **** 
 435:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 436:Core/Src/main.c **** 
 437:Core/Src/main.c **** }
 438:Core/Src/main.c **** 
 439:Core/Src/main.c **** /**
 440:Core/Src/main.c ****   * @brief LTDC Initialization Function
 441:Core/Src/main.c ****   * @param None
 442:Core/Src/main.c ****   * @retval None
 443:Core/Src/main.c ****   */
 444:Core/Src/main.c **** static void MX_LTDC_Init(void)
 445:Core/Src/main.c **** {
 446:Core/Src/main.c **** 
 447:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 0 */
 448:Core/Src/main.c **** 
 449:Core/Src/main.c ****   /* USER CODE END LTDC_Init 0 */
 450:Core/Src/main.c **** 
 451:Core/Src/main.c ****   LTDC_LayerCfgTypeDef pLayerCfg = {0};
 452:Core/Src/main.c ****   LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 453:Core/Src/main.c **** 
 454:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 1 */
 455:Core/Src/main.c **** 
 456:Core/Src/main.c ****   /* USER CODE END LTDC_Init 1 */
 457:Core/Src/main.c ****   hltdc.Instance = LTDC;
 458:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 459:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 460:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 461:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 462:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 7;
 463:Core/Src/main.c ****   hltdc.Init.VerticalSync = 3;
 464:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 14;
 465:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 5;
 466:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 654;
 467:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 485;
 468:Core/Src/main.c ****   hltdc.Init.TotalWidth = 660;
 469:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 487;
 470:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 471:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 472:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 473:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 474:Core/Src/main.c ****   {
 475:Core/Src/main.c ****     Error_Handler();
 476:Core/Src/main.c ****   }
 477:Core/Src/main.c ****   pLayerCfg.WindowX0 = 0;
 478:Core/Src/main.c ****   pLayerCfg.WindowX1 = 0;
 479:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 480:Core/Src/main.c ****   pLayerCfg.WindowY1 = 0;
 481:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 482:Core/Src/main.c ****   pLayerCfg.Alpha = 0;
 483:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 484:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 485:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 486:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0;
 487:Core/Src/main.c ****   pLayerCfg.ImageWidth = 0;
 488:Core/Src/main.c ****   pLayerCfg.ImageHeight = 0;
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 10


 489:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 490:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 491:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 492:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 493:Core/Src/main.c ****   {
 494:Core/Src/main.c ****     Error_Handler();
 495:Core/Src/main.c ****   }
 496:Core/Src/main.c ****   pLayerCfg1.WindowX0 = 0;
 497:Core/Src/main.c ****   pLayerCfg1.WindowX1 = 0;
 498:Core/Src/main.c ****   pLayerCfg1.WindowY0 = 0;
 499:Core/Src/main.c ****   pLayerCfg1.WindowY1 = 0;
 500:Core/Src/main.c ****   pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 501:Core/Src/main.c ****   pLayerCfg1.Alpha = 0;
 502:Core/Src/main.c ****   pLayerCfg1.Alpha0 = 0;
 503:Core/Src/main.c ****   pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 504:Core/Src/main.c ****   pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 505:Core/Src/main.c ****   pLayerCfg1.FBStartAdress = 0;
 506:Core/Src/main.c ****   pLayerCfg1.ImageWidth = 0;
 507:Core/Src/main.c ****   pLayerCfg1.ImageHeight = 0;
 508:Core/Src/main.c ****   pLayerCfg1.Backcolor.Blue = 0;
 509:Core/Src/main.c ****   pLayerCfg1.Backcolor.Green = 0;
 510:Core/Src/main.c ****   pLayerCfg1.Backcolor.Red = 0;
 511:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 512:Core/Src/main.c ****   {
 513:Core/Src/main.c ****     Error_Handler();
 514:Core/Src/main.c ****   }
 515:Core/Src/main.c ****   /* USER CODE BEGIN LTDC_Init 2 */
 516:Core/Src/main.c **** 
 517:Core/Src/main.c ****   /* USER CODE END LTDC_Init 2 */
 518:Core/Src/main.c **** 
 519:Core/Src/main.c **** }
 520:Core/Src/main.c **** 
 521:Core/Src/main.c **** /**
 522:Core/Src/main.c ****   * @brief QUADSPI Initialization Function
 523:Core/Src/main.c ****   * @param None
 524:Core/Src/main.c ****   * @retval None
 525:Core/Src/main.c ****   */
 526:Core/Src/main.c **** static void MX_QUADSPI_Init(void)
 527:Core/Src/main.c **** {
 528:Core/Src/main.c **** 
 529:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 0 */
 530:Core/Src/main.c **** 
 531:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 0 */
 532:Core/Src/main.c **** 
 533:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 1 */
 534:Core/Src/main.c **** 
 535:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 1 */
 536:Core/Src/main.c ****   /* QUADSPI parameter configuration*/
 537:Core/Src/main.c ****   hqspi.Instance = QUADSPI;
 538:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 255;
 539:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 1;
 540:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 541:Core/Src/main.c ****   hqspi.Init.FlashSize = 1;
 542:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 543:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 544:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_ENABLE;
 545:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 11


 546:Core/Src/main.c ****   {
 547:Core/Src/main.c ****     Error_Handler();
 548:Core/Src/main.c ****   }
 549:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 2 */
 550:Core/Src/main.c **** 
 551:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 2 */
 552:Core/Src/main.c **** 
 553:Core/Src/main.c **** }
 554:Core/Src/main.c **** 
 555:Core/Src/main.c **** /**
 556:Core/Src/main.c ****   * @brief SAI1 Initialization Function
 557:Core/Src/main.c ****   * @param None
 558:Core/Src/main.c ****   * @retval None
 559:Core/Src/main.c ****   */
 560:Core/Src/main.c **** static void MX_SAI1_Init(void)
 561:Core/Src/main.c **** {
 562:Core/Src/main.c **** 
 563:Core/Src/main.c ****   /* USER CODE BEGIN SAI1_Init 0 */
 564:Core/Src/main.c **** 
 565:Core/Src/main.c ****   /* USER CODE END SAI1_Init 0 */
 566:Core/Src/main.c **** 
 567:Core/Src/main.c ****   /* USER CODE BEGIN SAI1_Init 1 */
 568:Core/Src/main.c **** 
 569:Core/Src/main.c ****   /* USER CODE END SAI1_Init 1 */
 570:Core/Src/main.c ****   hsai_BlockA1.Instance = SAI1_Block_A;
 571:Core/Src/main.c ****   hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 572:Core/Src/main.c ****   hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 573:Core/Src/main.c ****   hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 574:Core/Src/main.c ****   hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 575:Core/Src/main.c ****   hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 576:Core/Src/main.c ****   hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 577:Core/Src/main.c ****   hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 578:Core/Src/main.c ****   hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 579:Core/Src/main.c ****   hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 580:Core/Src/main.c ****   hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 581:Core/Src/main.c ****   hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 582:Core/Src/main.c ****   hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 583:Core/Src/main.c ****   hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 584:Core/Src/main.c ****   hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 585:Core/Src/main.c ****   hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 586:Core/Src/main.c ****   hsai_BlockA1.Init.PdmInit.MicPairsNbr = 1;
 587:Core/Src/main.c ****   hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 588:Core/Src/main.c ****   hsai_BlockA1.FrameInit.FrameLength = 8;
 589:Core/Src/main.c ****   hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 590:Core/Src/main.c ****   hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 591:Core/Src/main.c ****   hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 592:Core/Src/main.c ****   hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 593:Core/Src/main.c ****   hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 594:Core/Src/main.c ****   hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 595:Core/Src/main.c ****   hsai_BlockA1.SlotInit.SlotNumber = 1;
 596:Core/Src/main.c ****   hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 597:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 598:Core/Src/main.c ****   {
 599:Core/Src/main.c ****     Error_Handler();
 600:Core/Src/main.c ****   }
 601:Core/Src/main.c ****   hsai_BlockB1.Instance = SAI1_Block_B;
 602:Core/Src/main.c ****   hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 12


 603:Core/Src/main.c ****   hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 604:Core/Src/main.c ****   hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 605:Core/Src/main.c ****   hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 606:Core/Src/main.c ****   hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 607:Core/Src/main.c ****   hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 608:Core/Src/main.c ****   hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 609:Core/Src/main.c ****   hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 610:Core/Src/main.c ****   hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 611:Core/Src/main.c ****   hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 612:Core/Src/main.c ****   hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 613:Core/Src/main.c ****   hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 614:Core/Src/main.c ****   hsai_BlockB1.Init.PdmInit.Activation = DISABLE;
 615:Core/Src/main.c ****   hsai_BlockB1.Init.PdmInit.MicPairsNbr = 1;
 616:Core/Src/main.c ****   hsai_BlockB1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 617:Core/Src/main.c ****   hsai_BlockB1.FrameInit.FrameLength = 8;
 618:Core/Src/main.c ****   hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 619:Core/Src/main.c ****   hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 620:Core/Src/main.c ****   hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 621:Core/Src/main.c ****   hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 622:Core/Src/main.c ****   hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 623:Core/Src/main.c ****   hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 624:Core/Src/main.c ****   hsai_BlockB1.SlotInit.SlotNumber = 1;
 625:Core/Src/main.c ****   hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 626:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 627:Core/Src/main.c ****   {
 628:Core/Src/main.c ****     Error_Handler();
 629:Core/Src/main.c ****   }
 630:Core/Src/main.c ****   /* USER CODE BEGIN SAI1_Init 2 */
 631:Core/Src/main.c **** 
 632:Core/Src/main.c ****   /* USER CODE END SAI1_Init 2 */
 633:Core/Src/main.c **** 
 634:Core/Src/main.c **** }
 635:Core/Src/main.c **** 
 636:Core/Src/main.c **** /**
 637:Core/Src/main.c ****   * @brief SDMMC1 Initialization Function
 638:Core/Src/main.c ****   * @param None
 639:Core/Src/main.c ****   * @retval None
 640:Core/Src/main.c ****   */
 641:Core/Src/main.c **** static void MX_SDMMC1_SD_Init(void)
 642:Core/Src/main.c **** {
 643:Core/Src/main.c **** 
 644:Core/Src/main.c ****   /* USER CODE BEGIN SDMMC1_Init 0 */
 645:Core/Src/main.c **** 
 646:Core/Src/main.c ****   /* USER CODE END SDMMC1_Init 0 */
 647:Core/Src/main.c **** 
 648:Core/Src/main.c ****   /* USER CODE BEGIN SDMMC1_Init 1 */
 649:Core/Src/main.c **** 
 650:Core/Src/main.c ****   /* USER CODE END SDMMC1_Init 1 */
 651:Core/Src/main.c ****   hsd1.Instance = SDMMC1;
 652:Core/Src/main.c ****   hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 653:Core/Src/main.c ****   hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 654:Core/Src/main.c ****   hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 655:Core/Src/main.c ****   hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 656:Core/Src/main.c ****   hsd1.Init.ClockDiv = 0;
 657:Core/Src/main.c ****   if (HAL_SD_Init(&hsd1) != HAL_OK)
 658:Core/Src/main.c ****   {
 659:Core/Src/main.c ****     Error_Handler();
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 13


 660:Core/Src/main.c ****   }
 661:Core/Src/main.c ****   /* USER CODE BEGIN SDMMC1_Init 2 */
 662:Core/Src/main.c **** 
 663:Core/Src/main.c ****   /* USER CODE END SDMMC1_Init 2 */
 664:Core/Src/main.c **** 
 665:Core/Src/main.c **** }
 666:Core/Src/main.c **** 
 667:Core/Src/main.c **** /**
 668:Core/Src/main.c ****   * @brief USART1 Initialization Function
 669:Core/Src/main.c ****   * @param None
 670:Core/Src/main.c ****   * @retval None
 671:Core/Src/main.c ****   */
 672:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 673:Core/Src/main.c **** {
 674:Core/Src/main.c **** 
 675:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 676:Core/Src/main.c **** 
 677:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 678:Core/Src/main.c **** 
 679:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 680:Core/Src/main.c **** 
 681:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 682:Core/Src/main.c ****   huart1.Instance = USART1;
 683:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 684:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 685:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 686:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 687:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 688:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 689:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 690:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 691:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 692:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 693:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 694:Core/Src/main.c ****   {
 695:Core/Src/main.c ****     Error_Handler();
 696:Core/Src/main.c ****   }
 697:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 698:Core/Src/main.c ****   {
 699:Core/Src/main.c ****     Error_Handler();
 700:Core/Src/main.c ****   }
 701:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 702:Core/Src/main.c ****   {
 703:Core/Src/main.c ****     Error_Handler();
 704:Core/Src/main.c ****   }
 705:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 706:Core/Src/main.c ****   {
 707:Core/Src/main.c ****     Error_Handler();
 708:Core/Src/main.c ****   }
 709:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 710:Core/Src/main.c **** 
 711:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 712:Core/Src/main.c **** 
 713:Core/Src/main.c **** }
 714:Core/Src/main.c **** 
 715:Core/Src/main.c **** /**
 716:Core/Src/main.c ****   * @brief USB_OTG_FS Initialization Function
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 14


 717:Core/Src/main.c ****   * @param None
 718:Core/Src/main.c ****   * @retval None
 719:Core/Src/main.c ****   */
 720:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void)
 721:Core/Src/main.c **** {
 722:Core/Src/main.c **** 
 723:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 724:Core/Src/main.c **** 
 725:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
 726:Core/Src/main.c **** 
 727:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 728:Core/Src/main.c **** 
 729:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
 730:Core/Src/main.c ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 731:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 732:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 733:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 734:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 735:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 736:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 737:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 738:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 739:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 740:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 741:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 742:Core/Src/main.c ****   {
 743:Core/Src/main.c ****     Error_Handler();
 744:Core/Src/main.c ****   }
 745:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 746:Core/Src/main.c **** 
 747:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 748:Core/Src/main.c **** 
 749:Core/Src/main.c **** }
 750:Core/Src/main.c **** 
 751:Core/Src/main.c **** /**
 752:Core/Src/main.c ****   * @brief USB_OTG_HS Initialization Function
 753:Core/Src/main.c ****   * @param None
 754:Core/Src/main.c ****   * @retval None
 755:Core/Src/main.c ****   */
 756:Core/Src/main.c **** static void MX_USB_OTG_HS_PCD_Init(void)
 757:Core/Src/main.c **** {
 758:Core/Src/main.c **** 
 759:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_HS_Init 0 */
 760:Core/Src/main.c **** 
 761:Core/Src/main.c ****   /* USER CODE END USB_OTG_HS_Init 0 */
 762:Core/Src/main.c **** 
 763:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_HS_Init 1 */
 764:Core/Src/main.c **** 
 765:Core/Src/main.c ****   /* USER CODE END USB_OTG_HS_Init 1 */
 766:Core/Src/main.c ****   hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 767:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 768:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_HIGH;
 769:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 770:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_ULPI_PHY;
 771:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 772:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 773:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 15


 774:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 775:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 776:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 777:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 778:Core/Src/main.c ****   {
 779:Core/Src/main.c ****     Error_Handler();
 780:Core/Src/main.c ****   }
 781:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_HS_Init 2 */
 782:Core/Src/main.c **** 
 783:Core/Src/main.c ****   /* USER CODE END USB_OTG_HS_Init 2 */
 784:Core/Src/main.c **** 
 785:Core/Src/main.c **** }
 786:Core/Src/main.c **** 
 787:Core/Src/main.c **** /* FMC initialization function */
 788:Core/Src/main.c **** static void MX_FMC_Init(void)
 789:Core/Src/main.c **** {
 790:Core/Src/main.c **** 
 791:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 0 */
 792:Core/Src/main.c **** 
 793:Core/Src/main.c ****   /* USER CODE END FMC_Init 0 */
 794:Core/Src/main.c **** 
 795:Core/Src/main.c ****   FMC_NORSRAM_TimingTypeDef Timing = {0};
 796:Core/Src/main.c ****   FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 797:Core/Src/main.c **** 
 798:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 1 */
 799:Core/Src/main.c **** 
 800:Core/Src/main.c ****   /* USER CODE END FMC_Init 1 */
 801:Core/Src/main.c **** 
 802:Core/Src/main.c ****   /** Perform the NOR1 memory initialization sequence
 803:Core/Src/main.c ****   */
 804:Core/Src/main.c ****   hnor1.Instance = FMC_NORSRAM_DEVICE;
 805:Core/Src/main.c ****   hnor1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 806:Core/Src/main.c ****   /* hnor1.Init */
 807:Core/Src/main.c ****   hnor1.Init.NSBank = FMC_NORSRAM_BANK1;
 808:Core/Src/main.c ****   hnor1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 809:Core/Src/main.c ****   hnor1.Init.MemoryType = FMC_MEMORY_TYPE_NOR;
 810:Core/Src/main.c ****   hnor1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 811:Core/Src/main.c ****   hnor1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 812:Core/Src/main.c ****   hnor1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 813:Core/Src/main.c ****   hnor1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 814:Core/Src/main.c ****   hnor1.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 815:Core/Src/main.c ****   hnor1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 816:Core/Src/main.c ****   hnor1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 817:Core/Src/main.c ****   hnor1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_ENABLE;
 818:Core/Src/main.c ****   hnor1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 819:Core/Src/main.c ****   hnor1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 820:Core/Src/main.c ****   hnor1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 821:Core/Src/main.c ****   hnor1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 822:Core/Src/main.c ****   /* Timing */
 823:Core/Src/main.c ****   Timing.AddressSetupTime = 15;
 824:Core/Src/main.c ****   Timing.AddressHoldTime = 15;
 825:Core/Src/main.c ****   Timing.DataSetupTime = 255;
 826:Core/Src/main.c ****   Timing.BusTurnAroundDuration = 15;
 827:Core/Src/main.c ****   Timing.CLKDivision = 16;
 828:Core/Src/main.c ****   Timing.DataLatency = 17;
 829:Core/Src/main.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 830:Core/Src/main.c ****   /* ExtTiming */
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 16


 831:Core/Src/main.c **** 
 832:Core/Src/main.c ****   if (HAL_NOR_Init(&hnor1, &Timing, NULL) != HAL_OK)
 833:Core/Src/main.c ****   {
 834:Core/Src/main.c ****     Error_Handler( );
 835:Core/Src/main.c ****   }
 836:Core/Src/main.c **** 
 837:Core/Src/main.c ****   /** Perform the SRAM2 memory initialization sequence
 838:Core/Src/main.c ****   */
 839:Core/Src/main.c ****   hsram2.Instance = FMC_NORSRAM_DEVICE;
 840:Core/Src/main.c ****   hsram2.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 841:Core/Src/main.c ****   /* hsram2.Init */
 842:Core/Src/main.c ****   hsram2.Init.NSBank = FMC_NORSRAM_BANK3;
 843:Core/Src/main.c ****   hsram2.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 844:Core/Src/main.c ****   hsram2.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 845:Core/Src/main.c ****   hsram2.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 846:Core/Src/main.c ****   hsram2.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 847:Core/Src/main.c ****   hsram2.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 848:Core/Src/main.c ****   hsram2.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 849:Core/Src/main.c ****   hsram2.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 850:Core/Src/main.c ****   hsram2.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 851:Core/Src/main.c ****   hsram2.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 852:Core/Src/main.c ****   hsram2.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_ENABLE;
 853:Core/Src/main.c ****   hsram2.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 854:Core/Src/main.c ****   hsram2.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 855:Core/Src/main.c ****   hsram2.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 856:Core/Src/main.c ****   hsram2.Init.PageSize = FMC_PAGE_SIZE_NONE;
 857:Core/Src/main.c ****   /* Timing */
 858:Core/Src/main.c ****   Timing.AddressSetupTime = 15;
 859:Core/Src/main.c ****   Timing.AddressHoldTime = 15;
 860:Core/Src/main.c ****   Timing.DataSetupTime = 255;
 861:Core/Src/main.c ****   Timing.BusTurnAroundDuration = 15;
 862:Core/Src/main.c ****   Timing.CLKDivision = 16;
 863:Core/Src/main.c ****   Timing.DataLatency = 17;
 864:Core/Src/main.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 865:Core/Src/main.c ****   /* ExtTiming */
 866:Core/Src/main.c **** 
 867:Core/Src/main.c ****   if (HAL_SRAM_Init(&hsram2, &Timing, NULL) != HAL_OK)
 868:Core/Src/main.c ****   {
 869:Core/Src/main.c ****     Error_Handler( );
 870:Core/Src/main.c ****   }
 871:Core/Src/main.c **** 
 872:Core/Src/main.c ****   /** Perform the SDRAM1 memory initialization sequence
 873:Core/Src/main.c ****   */
 874:Core/Src/main.c ****   hsdram1.Instance = FMC_SDRAM_DEVICE;
 875:Core/Src/main.c ****   /* hsdram1.Init */
 876:Core/Src/main.c ****   hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 877:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 878:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_11;
 879:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
 880:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 881:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 882:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 883:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 884:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 885:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 886:Core/Src/main.c ****   /* SdramTiming */
 887:Core/Src/main.c ****   SdramTiming.LoadToActiveDelay = 16;
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 17


 888:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 16;
 889:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 16;
 890:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 16;
 891:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 16;
 892:Core/Src/main.c ****   SdramTiming.RPDelay = 16;
 893:Core/Src/main.c ****   SdramTiming.RCDDelay = 16;
 894:Core/Src/main.c **** 
 895:Core/Src/main.c ****   if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 896:Core/Src/main.c ****   {
 897:Core/Src/main.c ****     Error_Handler( );
 898:Core/Src/main.c ****   }
 899:Core/Src/main.c **** 
 900:Core/Src/main.c ****   /* USER CODE BEGIN FMC_Init 2 */
 901:Core/Src/main.c **** 
 902:Core/Src/main.c ****   /* USER CODE END FMC_Init 2 */
 903:Core/Src/main.c **** }
 904:Core/Src/main.c **** 
 905:Core/Src/main.c **** /**
 906:Core/Src/main.c ****   * @brief GPIO Initialization Function
 907:Core/Src/main.c ****   * @param None
 908:Core/Src/main.c ****   * @retval None
 909:Core/Src/main.c ****   */
 910:Core/Src/main.c **** static void MX_GPIO_Init(void)
 911:Core/Src/main.c **** {
  27              		.loc 1 911 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 64
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 28
  34              		.cfi_offset 4, -28
  35              		.cfi_offset 5, -24
  36              		.cfi_offset 6, -20
  37              		.cfi_offset 7, -16
  38              		.cfi_offset 8, -12
  39              		.cfi_offset 9, -8
  40              		.cfi_offset 14, -4
  41 0004 91B0     		sub	sp, sp, #68
  42              	.LCFI1:
  43              		.cfi_def_cfa_offset 96
 912:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  44              		.loc 1 912 3 view .LVU1
  45              		.loc 1 912 20 is_stmt 0 view .LVU2
  46 0006 0024     		movs	r4, #0
  47 0008 0B94     		str	r4, [sp, #44]
  48 000a 0C94     		str	r4, [sp, #48]
  49 000c 0D94     		str	r4, [sp, #52]
  50 000e 0E94     		str	r4, [sp, #56]
  51 0010 0F94     		str	r4, [sp, #60]
 913:Core/Src/main.c **** 
 914:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 915:Core/Src/main.c ****   __HAL_RCC_GPIOI_CLK_ENABLE();
  52              		.loc 1 915 3 is_stmt 1 view .LVU3
  53              	.LBB4:
  54              		.loc 1 915 3 view .LVU4
  55              		.loc 1 915 3 view .LVU5
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 18


  56 0012 6E4B     		ldr	r3, .L3
  57 0014 D3F8E020 		ldr	r2, [r3, #224]
  58 0018 42F48072 		orr	r2, r2, #256
  59 001c C3F8E020 		str	r2, [r3, #224]
  60              		.loc 1 915 3 view .LVU6
  61 0020 D3F8E020 		ldr	r2, [r3, #224]
  62 0024 02F48072 		and	r2, r2, #256
  63 0028 0092     		str	r2, [sp]
  64              		.loc 1 915 3 view .LVU7
  65 002a 009A     		ldr	r2, [sp]
  66              	.LBE4:
  67              		.loc 1 915 3 view .LVU8
 916:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  68              		.loc 1 916 3 view .LVU9
  69              	.LBB5:
  70              		.loc 1 916 3 view .LVU10
  71              		.loc 1 916 3 view .LVU11
  72 002c D3F8E020 		ldr	r2, [r3, #224]
  73 0030 42F00202 		orr	r2, r2, #2
  74 0034 C3F8E020 		str	r2, [r3, #224]
  75              		.loc 1 916 3 view .LVU12
  76 0038 D3F8E020 		ldr	r2, [r3, #224]
  77 003c 02F00202 		and	r2, r2, #2
  78 0040 0192     		str	r2, [sp, #4]
  79              		.loc 1 916 3 view .LVU13
  80 0042 019A     		ldr	r2, [sp, #4]
  81              	.LBE5:
  82              		.loc 1 916 3 view .LVU14
 917:Core/Src/main.c ****   __HAL_RCC_GPIOK_CLK_ENABLE();
  83              		.loc 1 917 3 view .LVU15
  84              	.LBB6:
  85              		.loc 1 917 3 view .LVU16
  86              		.loc 1 917 3 view .LVU17
  87 0044 D3F8E020 		ldr	r2, [r3, #224]
  88 0048 42F48062 		orr	r2, r2, #1024
  89 004c C3F8E020 		str	r2, [r3, #224]
  90              		.loc 1 917 3 view .LVU18
  91 0050 D3F8E020 		ldr	r2, [r3, #224]
  92 0054 02F48062 		and	r2, r2, #1024
  93 0058 0292     		str	r2, [sp, #8]
  94              		.loc 1 917 3 view .LVU19
  95 005a 029A     		ldr	r2, [sp, #8]
  96              	.LBE6:
  97              		.loc 1 917 3 view .LVU20
 918:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
  98              		.loc 1 918 3 view .LVU21
  99              	.LBB7:
 100              		.loc 1 918 3 view .LVU22
 101              		.loc 1 918 3 view .LVU23
 102 005c D3F8E020 		ldr	r2, [r3, #224]
 103 0060 42F04002 		orr	r2, r2, #64
 104 0064 C3F8E020 		str	r2, [r3, #224]
 105              		.loc 1 918 3 view .LVU24
 106 0068 D3F8E020 		ldr	r2, [r3, #224]
 107 006c 02F04002 		and	r2, r2, #64
 108 0070 0392     		str	r2, [sp, #12]
 109              		.loc 1 918 3 view .LVU25
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 19


 110 0072 039A     		ldr	r2, [sp, #12]
 111              	.LBE7:
 112              		.loc 1 918 3 view .LVU26
 919:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 113              		.loc 1 919 3 view .LVU27
 114              	.LBB8:
 115              		.loc 1 919 3 view .LVU28
 116              		.loc 1 919 3 view .LVU29
 117 0074 D3F8E020 		ldr	r2, [r3, #224]
 118 0078 42F00802 		orr	r2, r2, #8
 119 007c C3F8E020 		str	r2, [r3, #224]
 120              		.loc 1 919 3 view .LVU30
 121 0080 D3F8E020 		ldr	r2, [r3, #224]
 122 0084 02F00802 		and	r2, r2, #8
 123 0088 0492     		str	r2, [sp, #16]
 124              		.loc 1 919 3 view .LVU31
 125 008a 049A     		ldr	r2, [sp, #16]
 126              	.LBE8:
 127              		.loc 1 919 3 view .LVU32
 920:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 128              		.loc 1 920 3 view .LVU33
 129              	.LBB9:
 130              		.loc 1 920 3 view .LVU34
 131              		.loc 1 920 3 view .LVU35
 132 008c D3F8E020 		ldr	r2, [r3, #224]
 133 0090 42F00402 		orr	r2, r2, #4
 134 0094 C3F8E020 		str	r2, [r3, #224]
 135              		.loc 1 920 3 view .LVU36
 136 0098 D3F8E020 		ldr	r2, [r3, #224]
 137 009c 02F00402 		and	r2, r2, #4
 138 00a0 0592     		str	r2, [sp, #20]
 139              		.loc 1 920 3 view .LVU37
 140 00a2 059A     		ldr	r2, [sp, #20]
 141              	.LBE9:
 142              		.loc 1 920 3 view .LVU38
 921:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 143              		.loc 1 921 3 view .LVU39
 144              	.LBB10:
 145              		.loc 1 921 3 view .LVU40
 146              		.loc 1 921 3 view .LVU41
 147 00a4 D3F8E020 		ldr	r2, [r3, #224]
 148 00a8 42F01002 		orr	r2, r2, #16
 149 00ac C3F8E020 		str	r2, [r3, #224]
 150              		.loc 1 921 3 view .LVU42
 151 00b0 D3F8E020 		ldr	r2, [r3, #224]
 152 00b4 02F01002 		and	r2, r2, #16
 153 00b8 0692     		str	r2, [sp, #24]
 154              		.loc 1 921 3 view .LVU43
 155 00ba 069A     		ldr	r2, [sp, #24]
 156              	.LBE10:
 157              		.loc 1 921 3 view .LVU44
 922:Core/Src/main.c ****   __HAL_RCC_GPIOJ_CLK_ENABLE();
 158              		.loc 1 922 3 view .LVU45
 159              	.LBB11:
 160              		.loc 1 922 3 view .LVU46
 161              		.loc 1 922 3 view .LVU47
 162 00bc D3F8E020 		ldr	r2, [r3, #224]
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 20


 163 00c0 42F40072 		orr	r2, r2, #512
 164 00c4 C3F8E020 		str	r2, [r3, #224]
 165              		.loc 1 922 3 view .LVU48
 166 00c8 D3F8E020 		ldr	r2, [r3, #224]
 167 00cc 02F40072 		and	r2, r2, #512
 168 00d0 0792     		str	r2, [sp, #28]
 169              		.loc 1 922 3 view .LVU49
 170 00d2 079A     		ldr	r2, [sp, #28]
 171              	.LBE11:
 172              		.loc 1 922 3 view .LVU50
 923:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 173              		.loc 1 923 3 view .LVU51
 174              	.LBB12:
 175              		.loc 1 923 3 view .LVU52
 176              		.loc 1 923 3 view .LVU53
 177 00d4 D3F8E020 		ldr	r2, [r3, #224]
 178 00d8 42F08002 		orr	r2, r2, #128
 179 00dc C3F8E020 		str	r2, [r3, #224]
 180              		.loc 1 923 3 view .LVU54
 181 00e0 D3F8E020 		ldr	r2, [r3, #224]
 182 00e4 02F08002 		and	r2, r2, #128
 183 00e8 0892     		str	r2, [sp, #32]
 184              		.loc 1 923 3 view .LVU55
 185 00ea 089A     		ldr	r2, [sp, #32]
 186              	.LBE12:
 187              		.loc 1 923 3 view .LVU56
 924:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 188              		.loc 1 924 3 view .LVU57
 189              	.LBB13:
 190              		.loc 1 924 3 view .LVU58
 191              		.loc 1 924 3 view .LVU59
 192 00ec D3F8E020 		ldr	r2, [r3, #224]
 193 00f0 42F00102 		orr	r2, r2, #1
 194 00f4 C3F8E020 		str	r2, [r3, #224]
 195              		.loc 1 924 3 view .LVU60
 196 00f8 D3F8E020 		ldr	r2, [r3, #224]
 197 00fc 02F00102 		and	r2, r2, #1
 198 0100 0992     		str	r2, [sp, #36]
 199              		.loc 1 924 3 view .LVU61
 200 0102 099A     		ldr	r2, [sp, #36]
 201              	.LBE13:
 202              		.loc 1 924 3 view .LVU62
 925:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 203              		.loc 1 925 3 view .LVU63
 204              	.LBB14:
 205              		.loc 1 925 3 view .LVU64
 206              		.loc 1 925 3 view .LVU65
 207 0104 D3F8E020 		ldr	r2, [r3, #224]
 208 0108 42F02002 		orr	r2, r2, #32
 209 010c C3F8E020 		str	r2, [r3, #224]
 210              		.loc 1 925 3 view .LVU66
 211 0110 D3F8E030 		ldr	r3, [r3, #224]
 212 0114 03F02003 		and	r3, r3, #32
 213 0118 0A93     		str	r3, [sp, #40]
 214              		.loc 1 925 3 view .LVU67
 215 011a 0A9B     		ldr	r3, [sp, #40]
 216              	.LBE14:
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 21


 217              		.loc 1 925 3 view .LVU68
 926:Core/Src/main.c **** 
 927:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 928:Core/Src/main.c ****   HAL_GPIO_WritePin(FDCAN1_STBY_GPIO_Port, FDCAN1_STBY_Pin, GPIO_PIN_RESET);
 218              		.loc 1 928 3 view .LVU69
 219 011c DFF8C480 		ldr	r8, .L3+24
 220 0120 2246     		mov	r2, r4
 221 0122 0821     		movs	r1, #8
 222 0124 4046     		mov	r0, r8
 223 0126 FFF7FEFF 		bl	HAL_GPIO_WritePin
 224              	.LVL0:
 929:Core/Src/main.c **** 
 930:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 931:Core/Src/main.c ****   HAL_GPIO_WritePin(LED1_RGB_GPIO_Port, LED1_RGB_Pin, GPIO_PIN_RESET);
 225              		.loc 1 931 3 view .LVU70
 226 012a 294F     		ldr	r7, .L3+4
 227 012c 2246     		mov	r2, r4
 228 012e 4FF48061 		mov	r1, #1024
 229 0132 3846     		mov	r0, r7
 230 0134 FFF7FEFF 		bl	HAL_GPIO_WritePin
 231              	.LVL1:
 932:Core/Src/main.c **** 
 933:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 934:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, LCD_BL_CTRL_Pin|LED3_RGB_Pin, GPIO_PIN_RESET);
 232              		.loc 1 934 3 view .LVU71
 233 0138 264D     		ldr	r5, .L3+8
 234 013a 2246     		mov	r2, r4
 235 013c 5021     		movs	r1, #80
 236 013e 2846     		mov	r0, r5
 237 0140 FFF7FEFF 		bl	HAL_GPIO_WritePin
 238              	.LVL2:
 935:Core/Src/main.c **** 
 936:Core/Src/main.c ****   /*Configure GPIO pin : FDCAN1_STBY_Pin */
 937:Core/Src/main.c ****   GPIO_InitStruct.Pin = FDCAN1_STBY_Pin;
 239              		.loc 1 937 3 view .LVU72
 240              		.loc 1 937 23 is_stmt 0 view .LVU73
 241 0144 0823     		movs	r3, #8
 242 0146 0B93     		str	r3, [sp, #44]
 938:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 243              		.loc 1 938 3 is_stmt 1 view .LVU74
 244              		.loc 1 938 24 is_stmt 0 view .LVU75
 245 0148 0126     		movs	r6, #1
 246 014a 0C96     		str	r6, [sp, #48]
 939:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 247              		.loc 1 939 3 is_stmt 1 view .LVU76
 248              		.loc 1 939 24 is_stmt 0 view .LVU77
 249 014c 0D94     		str	r4, [sp, #52]
 940:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 250              		.loc 1 940 3 is_stmt 1 view .LVU78
 251              		.loc 1 940 25 is_stmt 0 view .LVU79
 252 014e 0E94     		str	r4, [sp, #56]
 941:Core/Src/main.c ****   HAL_GPIO_Init(FDCAN1_STBY_GPIO_Port, &GPIO_InitStruct);
 253              		.loc 1 941 3 is_stmt 1 view .LVU80
 254 0150 0BA9     		add	r1, sp, #44
 255 0152 4046     		mov	r0, r8
 256 0154 FFF7FEFF 		bl	HAL_GPIO_Init
 257              	.LVL3:
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 22


 942:Core/Src/main.c **** 
 943:Core/Src/main.c ****   /*Configure GPIO pin : PDM1_CLK_Pin */
 944:Core/Src/main.c ****   GPIO_InitStruct.Pin = PDM1_CLK_Pin;
 258              		.loc 1 944 3 view .LVU81
 259              		.loc 1 944 23 is_stmt 0 view .LVU82
 260 0158 0423     		movs	r3, #4
 261 015a 0B93     		str	r3, [sp, #44]
 945:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 262              		.loc 1 945 3 is_stmt 1 view .LVU83
 263              		.loc 1 945 24 is_stmt 0 view .LVU84
 264 015c 4FF00208 		mov	r8, #2
 265 0160 CDF83080 		str	r8, [sp, #48]
 946:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 266              		.loc 1 946 3 is_stmt 1 view .LVU85
 267              		.loc 1 946 24 is_stmt 0 view .LVU86
 268 0164 0D94     		str	r4, [sp, #52]
 947:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 269              		.loc 1 947 3 is_stmt 1 view .LVU87
 270              		.loc 1 947 25 is_stmt 0 view .LVU88
 271 0166 0E94     		str	r4, [sp, #56]
 948:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_SAI4;
 272              		.loc 1 948 3 is_stmt 1 view .LVU89
 273              		.loc 1 948 29 is_stmt 0 view .LVU90
 274 0168 0A23     		movs	r3, #10
 275 016a 0F93     		str	r3, [sp, #60]
 949:Core/Src/main.c ****   HAL_GPIO_Init(PDM1_CLK_GPIO_Port, &GPIO_InitStruct);
 276              		.loc 1 949 3 is_stmt 1 view .LVU91
 277 016c 0BA9     		add	r1, sp, #44
 278 016e 1A48     		ldr	r0, .L3+12
 279 0170 FFF7FEFF 		bl	HAL_GPIO_Init
 280              	.LVL4:
 950:Core/Src/main.c **** 
 951:Core/Src/main.c ****   /*Configure GPIO pin : MFX_IRQOUT_Pin */
 952:Core/Src/main.c ****   GPIO_InitStruct.Pin = MFX_IRQOUT_Pin;
 281              		.loc 1 952 3 view .LVU92
 282              		.loc 1 952 23 is_stmt 0 view .LVU93
 283 0174 4FF48079 		mov	r9, #256
 284 0178 CDF82C90 		str	r9, [sp, #44]
 953:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 285              		.loc 1 953 3 is_stmt 1 view .LVU94
 286              		.loc 1 953 24 is_stmt 0 view .LVU95
 287 017c 174B     		ldr	r3, .L3+16
 288 017e 0C93     		str	r3, [sp, #48]
 954:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 289              		.loc 1 954 3 is_stmt 1 view .LVU96
 290              		.loc 1 954 24 is_stmt 0 view .LVU97
 291 0180 0D94     		str	r4, [sp, #52]
 955:Core/Src/main.c ****   HAL_GPIO_Init(MFX_IRQOUT_GPIO_Port, &GPIO_InitStruct);
 292              		.loc 1 955 3 is_stmt 1 view .LVU98
 293 0182 0BA9     		add	r1, sp, #44
 294 0184 1648     		ldr	r0, .L3+20
 295 0186 FFF7FEFF 		bl	HAL_GPIO_Init
 296              	.LVL5:
 956:Core/Src/main.c **** 
 957:Core/Src/main.c ****   /*Configure GPIO pin : MCO_Pin */
 958:Core/Src/main.c ****   GPIO_InitStruct.Pin = MCO_Pin;
 297              		.loc 1 958 3 view .LVU99
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 23


 298              		.loc 1 958 23 is_stmt 0 view .LVU100
 299 018a CDF82C90 		str	r9, [sp, #44]
 959:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 300              		.loc 1 959 3 is_stmt 1 view .LVU101
 301              		.loc 1 959 24 is_stmt 0 view .LVU102
 302 018e CDF83080 		str	r8, [sp, #48]
 960:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 303              		.loc 1 960 3 is_stmt 1 view .LVU103
 304              		.loc 1 960 24 is_stmt 0 view .LVU104
 305 0192 0D94     		str	r4, [sp, #52]
 961:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 306              		.loc 1 961 3 is_stmt 1 view .LVU105
 307              		.loc 1 961 25 is_stmt 0 view .LVU106
 308 0194 0E94     		str	r4, [sp, #56]
 962:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 309              		.loc 1 962 3 is_stmt 1 view .LVU107
 310              		.loc 1 962 29 is_stmt 0 view .LVU108
 311 0196 0F94     		str	r4, [sp, #60]
 963:Core/Src/main.c ****   HAL_GPIO_Init(MCO_GPIO_Port, &GPIO_InitStruct);
 312              		.loc 1 963 3 is_stmt 1 view .LVU109
 313 0198 0BA9     		add	r1, sp, #44
 314 019a 2846     		mov	r0, r5
 315 019c FFF7FEFF 		bl	HAL_GPIO_Init
 316              	.LVL6:
 964:Core/Src/main.c **** 
 965:Core/Src/main.c ****   /*Configure GPIO pin : LED1_RGB_Pin */
 966:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED1_RGB_Pin;
 317              		.loc 1 966 3 view .LVU110
 318              		.loc 1 966 23 is_stmt 0 view .LVU111
 319 01a0 4FF48063 		mov	r3, #1024
 320 01a4 0B93     		str	r3, [sp, #44]
 967:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 321              		.loc 1 967 3 is_stmt 1 view .LVU112
 322              		.loc 1 967 24 is_stmt 0 view .LVU113
 323 01a6 0C96     		str	r6, [sp, #48]
 968:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 324              		.loc 1 968 3 is_stmt 1 view .LVU114
 325              		.loc 1 968 24 is_stmt 0 view .LVU115
 326 01a8 0D94     		str	r4, [sp, #52]
 969:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 327              		.loc 1 969 3 is_stmt 1 view .LVU116
 328              		.loc 1 969 25 is_stmt 0 view .LVU117
 329 01aa 0E94     		str	r4, [sp, #56]
 970:Core/Src/main.c ****   HAL_GPIO_Init(LED1_RGB_GPIO_Port, &GPIO_InitStruct);
 330              		.loc 1 970 3 is_stmt 1 view .LVU118
 331 01ac 0BA9     		add	r1, sp, #44
 332 01ae 3846     		mov	r0, r7
 333 01b0 FFF7FEFF 		bl	HAL_GPIO_Init
 334              	.LVL7:
 971:Core/Src/main.c **** 
 972:Core/Src/main.c ****   /*Configure GPIO pins : LCD_BL_CTRL_Pin LED3_RGB_Pin */
 973:Core/Src/main.c ****   GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin|LED3_RGB_Pin;
 335              		.loc 1 973 3 view .LVU119
 336              		.loc 1 973 23 is_stmt 0 view .LVU120
 337 01b4 5023     		movs	r3, #80
 338 01b6 0B93     		str	r3, [sp, #44]
 974:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 24


 339              		.loc 1 974 3 is_stmt 1 view .LVU121
 340              		.loc 1 974 24 is_stmt 0 view .LVU122
 341 01b8 0C96     		str	r6, [sp, #48]
 975:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 342              		.loc 1 975 3 is_stmt 1 view .LVU123
 343              		.loc 1 975 24 is_stmt 0 view .LVU124
 344 01ba 0D94     		str	r4, [sp, #52]
 976:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 345              		.loc 1 976 3 is_stmt 1 view .LVU125
 346              		.loc 1 976 25 is_stmt 0 view .LVU126
 347 01bc 0E94     		str	r4, [sp, #56]
 977:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 348              		.loc 1 977 3 is_stmt 1 view .LVU127
 349 01be 0BA9     		add	r1, sp, #44
 350 01c0 2846     		mov	r0, r5
 351 01c2 FFF7FEFF 		bl	HAL_GPIO_Init
 352              	.LVL8:
 978:Core/Src/main.c **** 
 979:Core/Src/main.c **** }
 353              		.loc 1 979 1 is_stmt 0 view .LVU128
 354 01c6 11B0     		add	sp, sp, #68
 355              	.LCFI2:
 356              		.cfi_def_cfa_offset 28
 357              		@ sp needed
 358 01c8 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 359              	.L4:
 360              		.align	2
 361              	.L3:
 362 01cc 00440258 		.word	1476543488
 363 01d0 00140258 		.word	1476531200
 364 01d4 00000258 		.word	1476526080
 365 01d8 00100258 		.word	1476530176
 366 01dc 00001111 		.word	286326784
 367 01e0 00200258 		.word	1476534272
 368 01e4 000C0258 		.word	1476529152
 369              		.cfi_endproc
 370              	.LFE345:
 372              		.section	.text.Error_Handler,"ax",%progbits
 373              		.align	1
 374              		.global	Error_Handler
 375              		.syntax unified
 376              		.thumb
 377              		.thumb_func
 379              	Error_Handler:
 380              	.LFB346:
 980:Core/Src/main.c **** 
 981:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 982:Core/Src/main.c **** 
 983:Core/Src/main.c **** /* USER CODE END 4 */
 984:Core/Src/main.c **** 
 985:Core/Src/main.c **** /**
 986:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 987:Core/Src/main.c ****   * @retval None
 988:Core/Src/main.c ****   */
 989:Core/Src/main.c **** void Error_Handler(void)
 990:Core/Src/main.c **** {
 381              		.loc 1 990 1 is_stmt 1 view -0
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 25


 382              		.cfi_startproc
 383              		@ Volatile: function does not return.
 384              		@ args = 0, pretend = 0, frame = 0
 385              		@ frame_needed = 0, uses_anonymous_args = 0
 386              		@ link register save eliminated.
 991:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 992:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 993:Core/Src/main.c ****   __disable_irq();
 387              		.loc 1 993 3 view .LVU130
 388              	.LBB15:
 389              	.LBI15:
 390              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 26


  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 27


 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 28


 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 391              		.loc 2 207 27 view .LVU131
 392              	.LBB16:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 393              		.loc 2 209 3 view .LVU132
 394              		.syntax unified
 395              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 396 0000 72B6     		cpsid i
 397              	@ 0 "" 2
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 29


 398              		.thumb
 399              		.syntax unified
 400              	.L6:
 401              	.LBE16:
 402              	.LBE15:
 994:Core/Src/main.c ****   while (1)
 403              		.loc 1 994 3 discriminator 1 view .LVU133
 995:Core/Src/main.c ****   {
 996:Core/Src/main.c ****   }
 404              		.loc 1 996 3 discriminator 1 view .LVU134
 994:Core/Src/main.c ****   while (1)
 405              		.loc 1 994 9 discriminator 1 view .LVU135
 406 0002 FEE7     		b	.L6
 407              		.cfi_endproc
 408              	.LFE346:
 410              		.section	.text.MX_ADC1_Init,"ax",%progbits
 411              		.align	1
 412              		.syntax unified
 413              		.thumb
 414              		.thumb_func
 416              	MX_ADC1_Init:
 417              	.LFB333:
 242:Core/Src/main.c **** 
 418              		.loc 1 242 1 view -0
 419              		.cfi_startproc
 420              		@ args = 0, pretend = 0, frame = 40
 421              		@ frame_needed = 0, uses_anonymous_args = 0
 422 0000 00B5     		push	{lr}
 423              	.LCFI3:
 424              		.cfi_def_cfa_offset 4
 425              		.cfi_offset 14, -4
 426 0002 8BB0     		sub	sp, sp, #44
 427              	.LCFI4:
 428              		.cfi_def_cfa_offset 48
 248:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 429              		.loc 1 248 3 view .LVU137
 248:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 430              		.loc 1 248 24 is_stmt 0 view .LVU138
 431 0004 0023     		movs	r3, #0
 432 0006 0793     		str	r3, [sp, #28]
 433 0008 0893     		str	r3, [sp, #32]
 434 000a 0993     		str	r3, [sp, #36]
 249:Core/Src/main.c **** 
 435              		.loc 1 249 3 is_stmt 1 view .LVU139
 249:Core/Src/main.c **** 
 436              		.loc 1 249 26 is_stmt 0 view .LVU140
 437 000c 0093     		str	r3, [sp]
 438 000e 0193     		str	r3, [sp, #4]
 439 0010 0293     		str	r3, [sp, #8]
 440 0012 0393     		str	r3, [sp, #12]
 441 0014 0493     		str	r3, [sp, #16]
 442 0016 0593     		str	r3, [sp, #20]
 443 0018 0693     		str	r3, [sp, #24]
 257:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 444              		.loc 1 257 3 is_stmt 1 view .LVU141
 257:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 445              		.loc 1 257 18 is_stmt 0 view .LVU142
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 30


 446 001a 1D48     		ldr	r0, .L15
 447 001c 1D4A     		ldr	r2, .L15+4
 448 001e 0260     		str	r2, [r0]
 258:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 449              		.loc 1 258 3 is_stmt 1 view .LVU143
 258:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 450              		.loc 1 258 29 is_stmt 0 view .LVU144
 451 0020 4FF40022 		mov	r2, #524288
 452 0024 4260     		str	r2, [r0, #4]
 259:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 453              		.loc 1 259 3 is_stmt 1 view .LVU145
 259:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 454              		.loc 1 259 25 is_stmt 0 view .LVU146
 455 0026 8360     		str	r3, [r0, #8]
 260:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 456              		.loc 1 260 3 is_stmt 1 view .LVU147
 260:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 457              		.loc 1 260 27 is_stmt 0 view .LVU148
 458 0028 C360     		str	r3, [r0, #12]
 261:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 459              		.loc 1 261 3 is_stmt 1 view .LVU149
 261:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 460              		.loc 1 261 27 is_stmt 0 view .LVU150
 461 002a 0422     		movs	r2, #4
 462 002c 0261     		str	r2, [r0, #16]
 262:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 463              		.loc 1 262 3 is_stmt 1 view .LVU151
 262:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 464              		.loc 1 262 31 is_stmt 0 view .LVU152
 465 002e 0375     		strb	r3, [r0, #20]
 263:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 466              		.loc 1 263 3 is_stmt 1 view .LVU153
 263:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 467              		.loc 1 263 33 is_stmt 0 view .LVU154
 468 0030 4375     		strb	r3, [r0, #21]
 264:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 469              		.loc 1 264 3 is_stmt 1 view .LVU155
 264:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 470              		.loc 1 264 30 is_stmt 0 view .LVU156
 471 0032 0122     		movs	r2, #1
 472 0034 8261     		str	r2, [r0, #24]
 265:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 473              		.loc 1 265 3 is_stmt 1 view .LVU157
 265:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 474              		.loc 1 265 36 is_stmt 0 view .LVU158
 475 0036 0377     		strb	r3, [r0, #28]
 266:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 476              		.loc 1 266 3 is_stmt 1 view .LVU159
 266:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 477              		.loc 1 266 31 is_stmt 0 view .LVU160
 478 0038 4362     		str	r3, [r0, #36]
 267:Core/Src/main.c ****   hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 479              		.loc 1 267 3 is_stmt 1 view .LVU161
 267:Core/Src/main.c ****   hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 480              		.loc 1 267 35 is_stmt 0 view .LVU162
 481 003a 8362     		str	r3, [r0, #40]
 268:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 31


 482              		.loc 1 268 3 is_stmt 1 view .LVU163
 268:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 483              		.loc 1 268 39 is_stmt 0 view .LVU164
 484 003c C362     		str	r3, [r0, #44]
 269:Core/Src/main.c ****   hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 485              		.loc 1 269 3 is_stmt 1 view .LVU165
 269:Core/Src/main.c ****   hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 486              		.loc 1 269 22 is_stmt 0 view .LVU166
 487 003e 0363     		str	r3, [r0, #48]
 270:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 488              		.loc 1 270 3 is_stmt 1 view .LVU167
 270:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 489              		.loc 1 270 27 is_stmt 0 view .LVU168
 490 0040 4363     		str	r3, [r0, #52]
 271:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 491              		.loc 1 271 3 is_stmt 1 view .LVU169
 271:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 492              		.loc 1 271 31 is_stmt 0 view .LVU170
 493 0042 80F83830 		strb	r3, [r0, #56]
 272:Core/Src/main.c ****   {
 494              		.loc 1 272 3 is_stmt 1 view .LVU171
 272:Core/Src/main.c ****   {
 495              		.loc 1 272 7 is_stmt 0 view .LVU172
 496 0046 FFF7FEFF 		bl	HAL_ADC_Init
 497              	.LVL9:
 272:Core/Src/main.c ****   {
 498              		.loc 1 272 6 view .LVU173
 499 004a D8B9     		cbnz	r0, .L12
 279:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 500              		.loc 1 279 3 is_stmt 1 view .LVU174
 279:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 501              		.loc 1 279 18 is_stmt 0 view .LVU175
 502 004c 0023     		movs	r3, #0
 503 004e 0793     		str	r3, [sp, #28]
 280:Core/Src/main.c ****   {
 504              		.loc 1 280 3 is_stmt 1 view .LVU176
 280:Core/Src/main.c ****   {
 505              		.loc 1 280 7 is_stmt 0 view .LVU177
 506 0050 07A9     		add	r1, sp, #28
 507 0052 0F48     		ldr	r0, .L15
 508 0054 FFF7FEFF 		bl	HAL_ADCEx_MultiModeConfigChannel
 509              	.LVL10:
 280:Core/Src/main.c ****   {
 510              		.loc 1 280 6 view .LVU178
 511 0058 B0B9     		cbnz	r0, .L13
 287:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 512              		.loc 1 287 3 is_stmt 1 view .LVU179
 287:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 513              		.loc 1 287 19 is_stmt 0 view .LVU180
 514 005a 0F4B     		ldr	r3, .L15+8
 515 005c 0093     		str	r3, [sp]
 288:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 516              		.loc 1 288 3 is_stmt 1 view .LVU181
 288:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 517              		.loc 1 288 16 is_stmt 0 view .LVU182
 518 005e 0623     		movs	r3, #6
 519 0060 0193     		str	r3, [sp, #4]
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 32


 289:Core/Src/main.c ****   sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 520              		.loc 1 289 3 is_stmt 1 view .LVU183
 289:Core/Src/main.c ****   sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 521              		.loc 1 289 24 is_stmt 0 view .LVU184
 522 0062 0023     		movs	r3, #0
 523 0064 0293     		str	r3, [sp, #8]
 290:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 524              		.loc 1 290 3 is_stmt 1 view .LVU185
 290:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 525              		.loc 1 290 22 is_stmt 0 view .LVU186
 526 0066 0D4A     		ldr	r2, .L15+12
 527 0068 0392     		str	r2, [sp, #12]
 291:Core/Src/main.c ****   sConfig.Offset = 0;
 528              		.loc 1 291 3 is_stmt 1 view .LVU187
 291:Core/Src/main.c ****   sConfig.Offset = 0;
 529              		.loc 1 291 24 is_stmt 0 view .LVU188
 530 006a 0422     		movs	r2, #4
 531 006c 0492     		str	r2, [sp, #16]
 292:Core/Src/main.c ****   sConfig.OffsetSignedSaturation = DISABLE;
 532              		.loc 1 292 3 is_stmt 1 view .LVU189
 292:Core/Src/main.c ****   sConfig.OffsetSignedSaturation = DISABLE;
 533              		.loc 1 292 18 is_stmt 0 view .LVU190
 534 006e 0593     		str	r3, [sp, #20]
 293:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 535              		.loc 1 293 3 is_stmt 1 view .LVU191
 293:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 536              		.loc 1 293 34 is_stmt 0 view .LVU192
 537 0070 8DF81930 		strb	r3, [sp, #25]
 294:Core/Src/main.c ****   {
 538              		.loc 1 294 3 is_stmt 1 view .LVU193
 294:Core/Src/main.c ****   {
 539              		.loc 1 294 7 is_stmt 0 view .LVU194
 540 0074 6946     		mov	r1, sp
 541 0076 0648     		ldr	r0, .L15
 542 0078 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 543              	.LVL11:
 294:Core/Src/main.c ****   {
 544              		.loc 1 294 6 view .LVU195
 545 007c 30B9     		cbnz	r0, .L14
 302:Core/Src/main.c **** 
 546              		.loc 1 302 1 view .LVU196
 547 007e 0BB0     		add	sp, sp, #44
 548              	.LCFI5:
 549              		.cfi_remember_state
 550              		.cfi_def_cfa_offset 4
 551              		@ sp needed
 552 0080 5DF804FB 		ldr	pc, [sp], #4
 553              	.L12:
 554              	.LCFI6:
 555              		.cfi_restore_state
 274:Core/Src/main.c ****   }
 556              		.loc 1 274 5 is_stmt 1 view .LVU197
 557 0084 FFF7FEFF 		bl	Error_Handler
 558              	.LVL12:
 559              	.L13:
 282:Core/Src/main.c ****   }
 560              		.loc 1 282 5 view .LVU198
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 33


 561 0088 FFF7FEFF 		bl	Error_Handler
 562              	.LVL13:
 563              	.L14:
 296:Core/Src/main.c ****   }
 564              		.loc 1 296 5 view .LVU199
 565 008c FFF7FEFF 		bl	Error_Handler
 566              	.LVL14:
 567              	.L16:
 568              		.align	2
 569              	.L15:
 570 0090 00000000 		.word	.LANCHOR0
 571 0094 00200240 		.word	1073881088
 572 0098 02003004 		.word	70254594
 573 009c 0000FF47 		.word	1207894016
 574              		.cfi_endproc
 575              	.LFE333:
 577              		.section	.text.MX_DFSDM1_Init,"ax",%progbits
 578              		.align	1
 579              		.syntax unified
 580              		.thumb
 581              		.thumb_func
 583              	MX_DFSDM1_Init:
 584              	.LFB334:
 310:Core/Src/main.c **** 
 585              		.loc 1 310 1 view -0
 586              		.cfi_startproc
 587              		@ args = 0, pretend = 0, frame = 0
 588              		@ frame_needed = 0, uses_anonymous_args = 0
 589 0000 08B5     		push	{r3, lr}
 590              	.LCFI7:
 591              		.cfi_def_cfa_offset 8
 592              		.cfi_offset 3, -8
 593              		.cfi_offset 14, -4
 319:Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 594              		.loc 1 319 3 view .LVU201
 319:Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 595              		.loc 1 319 29 is_stmt 0 view .LVU202
 596 0002 0C48     		ldr	r0, .L21
 597 0004 0C4B     		ldr	r3, .L21+4
 598 0006 0360     		str	r3, [r0]
 320:Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 599              		.loc 1 320 3 is_stmt 1 view .LVU203
 320:Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 600              		.loc 1 320 48 is_stmt 0 view .LVU204
 601 0008 0122     		movs	r2, #1
 602 000a 0271     		strb	r2, [r0, #4]
 321:Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 603              		.loc 1 321 3 is_stmt 1 view .LVU205
 321:Core/Src/main.c ****   hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 604              		.loc 1 321 47 is_stmt 0 view .LVU206
 605 000c 0023     		movs	r3, #0
 606 000e 8360     		str	r3, [r0, #8]
 322:Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 607              		.loc 1 322 3 is_stmt 1 view .LVU207
 322:Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 608              		.loc 1 322 45 is_stmt 0 view .LVU208
 609 0010 0221     		movs	r1, #2
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 34


 610 0012 C160     		str	r1, [r0, #12]
 323:Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 611              		.loc 1 323 3 is_stmt 1 view .LVU209
 323:Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 612              		.loc 1 323 43 is_stmt 0 view .LVU210
 613 0014 0361     		str	r3, [r0, #16]
 324:Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 614              		.loc 1 324 3 is_stmt 1 view .LVU211
 324:Core/Src/main.c ****   hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 615              		.loc 1 324 43 is_stmt 0 view .LVU212
 616 0016 4361     		str	r3, [r0, #20]
 325:Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 617              		.loc 1 325 3 is_stmt 1 view .LVU213
 325:Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 618              		.loc 1 325 36 is_stmt 0 view .LVU214
 619 0018 8361     		str	r3, [r0, #24]
 326:Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 620              		.loc 1 326 3 is_stmt 1 view .LVU215
 326:Core/Src/main.c ****   hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 621              		.loc 1 326 46 is_stmt 0 view .LVU216
 622 001a C361     		str	r3, [r0, #28]
 327:Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 623              		.loc 1 327 3 is_stmt 1 view .LVU217
 327:Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 624              		.loc 1 327 50 is_stmt 0 view .LVU218
 625 001c 0421     		movs	r1, #4
 626 001e 0162     		str	r1, [r0, #32]
 328:Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 627              		.loc 1 328 3 is_stmt 1 view .LVU219
 328:Core/Src/main.c ****   hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 628              		.loc 1 328 41 is_stmt 0 view .LVU220
 629 0020 4362     		str	r3, [r0, #36]
 329:Core/Src/main.c ****   hdfsdm1_channel1.Init.Offset = 0;
 630              		.loc 1 329 3 is_stmt 1 view .LVU221
 329:Core/Src/main.c ****   hdfsdm1_channel1.Init.Offset = 0;
 631              		.loc 1 329 42 is_stmt 0 view .LVU222
 632 0022 8262     		str	r2, [r0, #40]
 330:Core/Src/main.c ****   hdfsdm1_channel1.Init.RightBitShift = 0x00;
 633              		.loc 1 330 3 is_stmt 1 view .LVU223
 330:Core/Src/main.c ****   hdfsdm1_channel1.Init.RightBitShift = 0x00;
 634              		.loc 1 330 32 is_stmt 0 view .LVU224
 635 0024 C362     		str	r3, [r0, #44]
 331:Core/Src/main.c ****   if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 636              		.loc 1 331 3 is_stmt 1 view .LVU225
 331:Core/Src/main.c ****   if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 637              		.loc 1 331 39 is_stmt 0 view .LVU226
 638 0026 0363     		str	r3, [r0, #48]
 332:Core/Src/main.c ****   {
 639              		.loc 1 332 3 is_stmt 1 view .LVU227
 332:Core/Src/main.c ****   {
 640              		.loc 1 332 7 is_stmt 0 view .LVU228
 641 0028 FFF7FEFF 		bl	HAL_DFSDM_ChannelInit
 642              	.LVL15:
 332:Core/Src/main.c ****   {
 643              		.loc 1 332 6 view .LVU229
 644 002c 00B9     		cbnz	r0, .L20
 340:Core/Src/main.c **** 
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 35


 645              		.loc 1 340 1 view .LVU230
 646 002e 08BD     		pop	{r3, pc}
 647              	.L20:
 334:Core/Src/main.c ****   }
 648              		.loc 1 334 5 is_stmt 1 view .LVU231
 649 0030 FFF7FEFF 		bl	Error_Handler
 650              	.LVL16:
 651              	.L22:
 652              		.align	2
 653              	.L21:
 654 0034 00000000 		.word	.LANCHOR1
 655 0038 20700140 		.word	1073836064
 656              		.cfi_endproc
 657              	.LFE334:
 659              		.section	.text.MX_ETH_Init,"ax",%progbits
 660              		.align	1
 661              		.syntax unified
 662              		.thumb
 663              		.thumb_func
 665              	MX_ETH_Init:
 666              	.LFB335:
 348:Core/Src/main.c **** 
 667              		.loc 1 348 1 view -0
 668              		.cfi_startproc
 669              		@ args = 0, pretend = 0, frame = 0
 670              		@ frame_needed = 0, uses_anonymous_args = 0
 671 0000 10B5     		push	{r4, lr}
 672              	.LCFI8:
 673              		.cfi_def_cfa_offset 8
 674              		.cfi_offset 4, -8
 675              		.cfi_offset 14, -4
 354:Core/Src/main.c **** 
 676              		.loc 1 354 4 view .LVU233
 359:Core/Src/main.c ****   MACAddr[0] = 0x00;
 677              		.loc 1 359 3 view .LVU234
 359:Core/Src/main.c ****   MACAddr[0] = 0x00;
 678              		.loc 1 359 17 is_stmt 0 view .LVU235
 679 0002 1448     		ldr	r0, .L27
 680 0004 144B     		ldr	r3, .L27+4
 681 0006 0360     		str	r3, [r0]
 360:Core/Src/main.c ****   MACAddr[1] = 0x80;
 682              		.loc 1 360 3 is_stmt 1 view .LVU236
 360:Core/Src/main.c ****   MACAddr[1] = 0x80;
 683              		.loc 1 360 14 is_stmt 0 view .LVU237
 684 0008 144B     		ldr	r3, .L27+8
 685 000a 0022     		movs	r2, #0
 686 000c 1A70     		strb	r2, [r3]
 361:Core/Src/main.c ****   MACAddr[2] = 0xE1;
 687              		.loc 1 361 3 is_stmt 1 view .LVU238
 361:Core/Src/main.c ****   MACAddr[2] = 0xE1;
 688              		.loc 1 361 14 is_stmt 0 view .LVU239
 689 000e 8021     		movs	r1, #128
 690 0010 5970     		strb	r1, [r3, #1]
 362:Core/Src/main.c ****   MACAddr[3] = 0x00;
 691              		.loc 1 362 3 is_stmt 1 view .LVU240
 362:Core/Src/main.c ****   MACAddr[3] = 0x00;
 692              		.loc 1 362 14 is_stmt 0 view .LVU241
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 36


 693 0012 E121     		movs	r1, #225
 694 0014 9970     		strb	r1, [r3, #2]
 363:Core/Src/main.c ****   MACAddr[4] = 0x00;
 695              		.loc 1 363 3 is_stmt 1 view .LVU242
 363:Core/Src/main.c ****   MACAddr[4] = 0x00;
 696              		.loc 1 363 14 is_stmt 0 view .LVU243
 697 0016 DA70     		strb	r2, [r3, #3]
 364:Core/Src/main.c ****   MACAddr[5] = 0x00;
 698              		.loc 1 364 3 is_stmt 1 view .LVU244
 364:Core/Src/main.c ****   MACAddr[5] = 0x00;
 699              		.loc 1 364 14 is_stmt 0 view .LVU245
 700 0018 1A71     		strb	r2, [r3, #4]
 365:Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 701              		.loc 1 365 3 is_stmt 1 view .LVU246
 365:Core/Src/main.c ****   heth.Init.MACAddr = &MACAddr[0];
 702              		.loc 1 365 14 is_stmt 0 view .LVU247
 703 001a 5A71     		strb	r2, [r3, #5]
 366:Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 704              		.loc 1 366 3 is_stmt 1 view .LVU248
 366:Core/Src/main.c ****   heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 705              		.loc 1 366 21 is_stmt 0 view .LVU249
 706 001c 4360     		str	r3, [r0, #4]
 367:Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 707              		.loc 1 367 3 is_stmt 1 view .LVU250
 367:Core/Src/main.c ****   heth.Init.TxDesc = DMATxDscrTab;
 708              		.loc 1 367 28 is_stmt 0 view .LVU251
 709 001e 0123     		movs	r3, #1
 710 0020 0372     		strb	r3, [r0, #8]
 368:Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
 711              		.loc 1 368 3 is_stmt 1 view .LVU252
 368:Core/Src/main.c ****   heth.Init.RxDesc = DMARxDscrTab;
 712              		.loc 1 368 20 is_stmt 0 view .LVU253
 713 0022 0F4B     		ldr	r3, .L27+12
 714 0024 C360     		str	r3, [r0, #12]
 369:Core/Src/main.c ****   heth.Init.RxBuffLen = 1524;
 715              		.loc 1 369 3 is_stmt 1 view .LVU254
 369:Core/Src/main.c ****   heth.Init.RxBuffLen = 1524;
 716              		.loc 1 369 20 is_stmt 0 view .LVU255
 717 0026 0F4B     		ldr	r3, .L27+16
 718 0028 0361     		str	r3, [r0, #16]
 370:Core/Src/main.c **** 
 719              		.loc 1 370 3 is_stmt 1 view .LVU256
 370:Core/Src/main.c **** 
 720              		.loc 1 370 23 is_stmt 0 view .LVU257
 721 002a 40F2F453 		movw	r3, #1524
 722 002e 4361     		str	r3, [r0, #20]
 376:Core/Src/main.c ****   {
 723              		.loc 1 376 3 is_stmt 1 view .LVU258
 376:Core/Src/main.c ****   {
 724              		.loc 1 376 7 is_stmt 0 view .LVU259
 725 0030 FFF7FEFF 		bl	HAL_ETH_Init
 726              	.LVL17:
 376:Core/Src/main.c ****   {
 727              		.loc 1 376 6 view .LVU260
 728 0034 58B9     		cbnz	r0, .L26
 381:Core/Src/main.c ****   TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 729              		.loc 1 381 3 is_stmt 1 view .LVU261
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 37


 730 0036 0C4C     		ldr	r4, .L27+20
 731 0038 3422     		movs	r2, #52
 732 003a 0021     		movs	r1, #0
 733 003c 2046     		mov	r0, r4
 734 003e FFF7FEFF 		bl	memset
 735              	.LVL18:
 382:Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 736              		.loc 1 382 3 view .LVU262
 382:Core/Src/main.c ****   TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 737              		.loc 1 382 23 is_stmt 0 view .LVU263
 738 0042 2123     		movs	r3, #33
 739 0044 2360     		str	r3, [r4]
 383:Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 740              		.loc 1 383 3 is_stmt 1 view .LVU264
 383:Core/Src/main.c ****   TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 741              		.loc 1 383 25 is_stmt 0 view .LVU265
 742 0046 4FF44033 		mov	r3, #196608
 743 004a 6361     		str	r3, [r4, #20]
 384:Core/Src/main.c ****   /* USER CODE BEGIN ETH_Init 2 */
 744              		.loc 1 384 3 is_stmt 1 view .LVU266
 389:Core/Src/main.c **** 
 745              		.loc 1 389 1 is_stmt 0 view .LVU267
 746 004c 10BD     		pop	{r4, pc}
 747              	.L26:
 378:Core/Src/main.c ****   }
 748              		.loc 1 378 5 is_stmt 1 view .LVU268
 749 004e FFF7FEFF 		bl	Error_Handler
 750              	.LVL19:
 751              	.L28:
 752 0052 00BF     		.align	2
 753              	.L27:
 754 0054 00000000 		.word	.LANCHOR2
 755 0058 00800240 		.word	1073905664
 756 005c 00000000 		.word	.LANCHOR3
 757 0060 00000000 		.word	.LANCHOR4
 758 0064 00000000 		.word	.LANCHOR5
 759 0068 00000000 		.word	.LANCHOR6
 760              		.cfi_endproc
 761              	.LFE335:
 763              		.section	.text.MX_FMC_Init,"ax",%progbits
 764              		.align	1
 765              		.syntax unified
 766              		.thumb
 767              		.thumb_func
 769              	MX_FMC_Init:
 770              	.LFB344:
 789:Core/Src/main.c **** 
 771              		.loc 1 789 1 view -0
 772              		.cfi_startproc
 773              		@ args = 0, pretend = 0, frame = 56
 774              		@ frame_needed = 0, uses_anonymous_args = 0
 775 0000 10B5     		push	{r4, lr}
 776              	.LCFI9:
 777              		.cfi_def_cfa_offset 8
 778              		.cfi_offset 4, -8
 779              		.cfi_offset 14, -4
 780 0002 8EB0     		sub	sp, sp, #56
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 38


 781              	.LCFI10:
 782              		.cfi_def_cfa_offset 64
 795:Core/Src/main.c ****   FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 783              		.loc 1 795 3 view .LVU270
 795:Core/Src/main.c ****   FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 784              		.loc 1 795 29 is_stmt 0 view .LVU271
 785 0004 0022     		movs	r2, #0
 786 0006 0792     		str	r2, [sp, #28]
 787 0008 0892     		str	r2, [sp, #32]
 788 000a 0992     		str	r2, [sp, #36]
 789 000c 0A92     		str	r2, [sp, #40]
 790 000e 0B92     		str	r2, [sp, #44]
 791 0010 0C92     		str	r2, [sp, #48]
 792 0012 0D92     		str	r2, [sp, #52]
 796:Core/Src/main.c **** 
 793              		.loc 1 796 3 is_stmt 1 view .LVU272
 796:Core/Src/main.c **** 
 794              		.loc 1 796 27 is_stmt 0 view .LVU273
 795 0014 0092     		str	r2, [sp]
 796 0016 0192     		str	r2, [sp, #4]
 797 0018 0292     		str	r2, [sp, #8]
 798 001a 0392     		str	r2, [sp, #12]
 799 001c 0492     		str	r2, [sp, #16]
 800 001e 0592     		str	r2, [sp, #20]
 801 0020 0692     		str	r2, [sp, #24]
 804:Core/Src/main.c ****   hnor1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 802              		.loc 1 804 3 is_stmt 1 view .LVU274
 804:Core/Src/main.c ****   hnor1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 803              		.loc 1 804 18 is_stmt 0 view .LVU275
 804 0022 3A48     		ldr	r0, .L37
 805 0024 3A4B     		ldr	r3, .L37+4
 806 0026 0360     		str	r3, [r0]
 805:Core/Src/main.c ****   /* hnor1.Init */
 807              		.loc 1 805 3 is_stmt 1 view .LVU276
 805:Core/Src/main.c ****   /* hnor1.Init */
 808              		.loc 1 805 18 is_stmt 0 view .LVU277
 809 0028 03F58273 		add	r3, r3, #260
 810 002c 4360     		str	r3, [r0, #4]
 807:Core/Src/main.c ****   hnor1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 811              		.loc 1 807 3 is_stmt 1 view .LVU278
 807:Core/Src/main.c ****   hnor1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 812              		.loc 1 807 21 is_stmt 0 view .LVU279
 813 002e 8260     		str	r2, [r0, #8]
 808:Core/Src/main.c ****   hnor1.Init.MemoryType = FMC_MEMORY_TYPE_NOR;
 814              		.loc 1 808 3 is_stmt 1 view .LVU280
 808:Core/Src/main.c ****   hnor1.Init.MemoryType = FMC_MEMORY_TYPE_NOR;
 815              		.loc 1 808 29 is_stmt 0 view .LVU281
 816 0030 C260     		str	r2, [r0, #12]
 809:Core/Src/main.c ****   hnor1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 817              		.loc 1 809 3 is_stmt 1 view .LVU282
 809:Core/Src/main.c ****   hnor1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 818              		.loc 1 809 25 is_stmt 0 view .LVU283
 819 0032 0823     		movs	r3, #8
 820 0034 0361     		str	r3, [r0, #16]
 810:Core/Src/main.c ****   hnor1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 821              		.loc 1 810 3 is_stmt 1 view .LVU284
 810:Core/Src/main.c ****   hnor1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 39


 822              		.loc 1 810 30 is_stmt 0 view .LVU285
 823 0036 1021     		movs	r1, #16
 824 0038 4161     		str	r1, [r0, #20]
 811:Core/Src/main.c ****   hnor1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 825              		.loc 1 811 3 is_stmt 1 view .LVU286
 811:Core/Src/main.c ****   hnor1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 826              		.loc 1 811 30 is_stmt 0 view .LVU287
 827 003a 8261     		str	r2, [r0, #24]
 812:Core/Src/main.c ****   hnor1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 828              		.loc 1 812 3 is_stmt 1 view .LVU288
 812:Core/Src/main.c ****   hnor1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 829              		.loc 1 812 33 is_stmt 0 view .LVU289
 830 003c C261     		str	r2, [r0, #28]
 813:Core/Src/main.c ****   hnor1.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 831              		.loc 1 813 3 is_stmt 1 view .LVU290
 813:Core/Src/main.c ****   hnor1.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 832              		.loc 1 813 31 is_stmt 0 view .LVU291
 833 003e 0262     		str	r2, [r0, #32]
 814:Core/Src/main.c ****   hnor1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 834              		.loc 1 814 3 is_stmt 1 view .LVU292
 814:Core/Src/main.c ****   hnor1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 835              		.loc 1 814 29 is_stmt 0 view .LVU293
 836 0040 4262     		str	r2, [r0, #36]
 815:Core/Src/main.c ****   hnor1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 837              		.loc 1 815 3 is_stmt 1 view .LVU294
 815:Core/Src/main.c ****   hnor1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 838              		.loc 1 815 25 is_stmt 0 view .LVU295
 839 0042 8262     		str	r2, [r0, #40]
 816:Core/Src/main.c ****   hnor1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_ENABLE;
 840              		.loc 1 816 3 is_stmt 1 view .LVU296
 816:Core/Src/main.c ****   hnor1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_ENABLE;
 841              		.loc 1 816 27 is_stmt 0 view .LVU297
 842 0044 C262     		str	r2, [r0, #44]
 817:Core/Src/main.c ****   hnor1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 843              		.loc 1 817 3 is_stmt 1 view .LVU298
 817:Core/Src/main.c ****   hnor1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 844              		.loc 1 817 31 is_stmt 0 view .LVU299
 845 0046 4FF40043 		mov	r3, #32768
 846 004a 0363     		str	r3, [r0, #48]
 818:Core/Src/main.c ****   hnor1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 847              		.loc 1 818 3 is_stmt 1 view .LVU300
 818:Core/Src/main.c ****   hnor1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 848              		.loc 1 818 25 is_stmt 0 view .LVU301
 849 004c 4263     		str	r2, [r0, #52]
 819:Core/Src/main.c ****   hnor1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 850              		.loc 1 819 3 is_stmt 1 view .LVU302
 819:Core/Src/main.c ****   hnor1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 851              		.loc 1 819 30 is_stmt 0 view .LVU303
 852 004e 8263     		str	r2, [r0, #56]
 820:Core/Src/main.c ****   hnor1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 853              		.loc 1 820 3 is_stmt 1 view .LVU304
 820:Core/Src/main.c ****   hnor1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 854              		.loc 1 820 24 is_stmt 0 view .LVU305
 855 0050 C263     		str	r2, [r0, #60]
 821:Core/Src/main.c ****   /* Timing */
 856              		.loc 1 821 3 is_stmt 1 view .LVU306
 821:Core/Src/main.c ****   /* Timing */
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 40


 857              		.loc 1 821 23 is_stmt 0 view .LVU307
 858 0052 0264     		str	r2, [r0, #64]
 823:Core/Src/main.c ****   Timing.AddressHoldTime = 15;
 859              		.loc 1 823 3 is_stmt 1 view .LVU308
 823:Core/Src/main.c ****   Timing.AddressHoldTime = 15;
 860              		.loc 1 823 27 is_stmt 0 view .LVU309
 861 0054 0F23     		movs	r3, #15
 862 0056 0793     		str	r3, [sp, #28]
 824:Core/Src/main.c ****   Timing.DataSetupTime = 255;
 863              		.loc 1 824 3 is_stmt 1 view .LVU310
 824:Core/Src/main.c ****   Timing.DataSetupTime = 255;
 864              		.loc 1 824 26 is_stmt 0 view .LVU311
 865 0058 0893     		str	r3, [sp, #32]
 825:Core/Src/main.c ****   Timing.BusTurnAroundDuration = 15;
 866              		.loc 1 825 3 is_stmt 1 view .LVU312
 825:Core/Src/main.c ****   Timing.BusTurnAroundDuration = 15;
 867              		.loc 1 825 24 is_stmt 0 view .LVU313
 868 005a FF24     		movs	r4, #255
 869 005c 0994     		str	r4, [sp, #36]
 826:Core/Src/main.c ****   Timing.CLKDivision = 16;
 870              		.loc 1 826 3 is_stmt 1 view .LVU314
 826:Core/Src/main.c ****   Timing.CLKDivision = 16;
 871              		.loc 1 826 32 is_stmt 0 view .LVU315
 872 005e 0A93     		str	r3, [sp, #40]
 827:Core/Src/main.c ****   Timing.DataLatency = 17;
 873              		.loc 1 827 3 is_stmt 1 view .LVU316
 827:Core/Src/main.c ****   Timing.DataLatency = 17;
 874              		.loc 1 827 22 is_stmt 0 view .LVU317
 875 0060 0B91     		str	r1, [sp, #44]
 828:Core/Src/main.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 876              		.loc 1 828 3 is_stmt 1 view .LVU318
 828:Core/Src/main.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 877              		.loc 1 828 22 is_stmt 0 view .LVU319
 878 0062 1123     		movs	r3, #17
 879 0064 0C93     		str	r3, [sp, #48]
 829:Core/Src/main.c ****   /* ExtTiming */
 880              		.loc 1 829 3 is_stmt 1 view .LVU320
 832:Core/Src/main.c ****   {
 881              		.loc 1 832 3 view .LVU321
 832:Core/Src/main.c ****   {
 882              		.loc 1 832 7 is_stmt 0 view .LVU322
 883 0066 07A9     		add	r1, sp, #28
 884 0068 FFF7FEFF 		bl	HAL_NOR_Init
 885              	.LVL20:
 832:Core/Src/main.c ****   {
 886              		.loc 1 832 6 view .LVU323
 887 006c 0028     		cmp	r0, #0
 888 006e 47D1     		bne	.L34
 839:Core/Src/main.c ****   hsram2.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 889              		.loc 1 839 3 is_stmt 1 view .LVU324
 839:Core/Src/main.c ****   hsram2.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 890              		.loc 1 839 19 is_stmt 0 view .LVU325
 891 0070 2848     		ldr	r0, .L37+8
 892 0072 274B     		ldr	r3, .L37+4
 893 0074 0360     		str	r3, [r0]
 840:Core/Src/main.c ****   /* hsram2.Init */
 894              		.loc 1 840 3 is_stmt 1 view .LVU326
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 41


 840:Core/Src/main.c ****   /* hsram2.Init */
 895              		.loc 1 840 19 is_stmt 0 view .LVU327
 896 0076 03F58273 		add	r3, r3, #260
 897 007a 4360     		str	r3, [r0, #4]
 842:Core/Src/main.c ****   hsram2.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 898              		.loc 1 842 3 is_stmt 1 view .LVU328
 842:Core/Src/main.c ****   hsram2.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 899              		.loc 1 842 22 is_stmt 0 view .LVU329
 900 007c 0423     		movs	r3, #4
 901 007e 8360     		str	r3, [r0, #8]
 843:Core/Src/main.c ****   hsram2.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 902              		.loc 1 843 3 is_stmt 1 view .LVU330
 843:Core/Src/main.c ****   hsram2.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 903              		.loc 1 843 30 is_stmt 0 view .LVU331
 904 0080 0022     		movs	r2, #0
 905 0082 C260     		str	r2, [r0, #12]
 844:Core/Src/main.c ****   hsram2.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 906              		.loc 1 844 3 is_stmt 1 view .LVU332
 844:Core/Src/main.c ****   hsram2.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 907              		.loc 1 844 26 is_stmt 0 view .LVU333
 908 0084 0261     		str	r2, [r0, #16]
 845:Core/Src/main.c ****   hsram2.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 909              		.loc 1 845 3 is_stmt 1 view .LVU334
 845:Core/Src/main.c ****   hsram2.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 910              		.loc 1 845 31 is_stmt 0 view .LVU335
 911 0086 1021     		movs	r1, #16
 912 0088 4161     		str	r1, [r0, #20]
 846:Core/Src/main.c ****   hsram2.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 913              		.loc 1 846 3 is_stmt 1 view .LVU336
 846:Core/Src/main.c ****   hsram2.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 914              		.loc 1 846 31 is_stmt 0 view .LVU337
 915 008a 8261     		str	r2, [r0, #24]
 847:Core/Src/main.c ****   hsram2.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 916              		.loc 1 847 3 is_stmt 1 view .LVU338
 847:Core/Src/main.c ****   hsram2.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 917              		.loc 1 847 34 is_stmt 0 view .LVU339
 918 008c C261     		str	r2, [r0, #28]
 848:Core/Src/main.c ****   hsram2.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 919              		.loc 1 848 3 is_stmt 1 view .LVU340
 848:Core/Src/main.c ****   hsram2.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 920              		.loc 1 848 32 is_stmt 0 view .LVU341
 921 008e 0262     		str	r2, [r0, #32]
 849:Core/Src/main.c ****   hsram2.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 922              		.loc 1 849 3 is_stmt 1 view .LVU342
 849:Core/Src/main.c ****   hsram2.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 923              		.loc 1 849 30 is_stmt 0 view .LVU343
 924 0090 4262     		str	r2, [r0, #36]
 850:Core/Src/main.c ****   hsram2.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 925              		.loc 1 850 3 is_stmt 1 view .LVU344
 850:Core/Src/main.c ****   hsram2.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 926              		.loc 1 850 26 is_stmt 0 view .LVU345
 927 0092 8262     		str	r2, [r0, #40]
 851:Core/Src/main.c ****   hsram2.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_ENABLE;
 928              		.loc 1 851 3 is_stmt 1 view .LVU346
 851:Core/Src/main.c ****   hsram2.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_ENABLE;
 929              		.loc 1 851 28 is_stmt 0 view .LVU347
 930 0094 C262     		str	r2, [r0, #44]
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 42


 852:Core/Src/main.c ****   hsram2.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 931              		.loc 1 852 3 is_stmt 1 view .LVU348
 852:Core/Src/main.c ****   hsram2.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 932              		.loc 1 852 32 is_stmt 0 view .LVU349
 933 0096 4FF40043 		mov	r3, #32768
 934 009a 0363     		str	r3, [r0, #48]
 853:Core/Src/main.c ****   hsram2.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 935              		.loc 1 853 3 is_stmt 1 view .LVU350
 853:Core/Src/main.c ****   hsram2.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 936              		.loc 1 853 26 is_stmt 0 view .LVU351
 937 009c 4263     		str	r2, [r0, #52]
 854:Core/Src/main.c ****   hsram2.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 938              		.loc 1 854 3 is_stmt 1 view .LVU352
 854:Core/Src/main.c ****   hsram2.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 939              		.loc 1 854 31 is_stmt 0 view .LVU353
 940 009e 8263     		str	r2, [r0, #56]
 855:Core/Src/main.c ****   hsram2.Init.PageSize = FMC_PAGE_SIZE_NONE;
 941              		.loc 1 855 3 is_stmt 1 view .LVU354
 855:Core/Src/main.c ****   hsram2.Init.PageSize = FMC_PAGE_SIZE_NONE;
 942              		.loc 1 855 25 is_stmt 0 view .LVU355
 943 00a0 C263     		str	r2, [r0, #60]
 856:Core/Src/main.c ****   /* Timing */
 944              		.loc 1 856 3 is_stmt 1 view .LVU356
 856:Core/Src/main.c ****   /* Timing */
 945              		.loc 1 856 24 is_stmt 0 view .LVU357
 946 00a2 0264     		str	r2, [r0, #64]
 858:Core/Src/main.c ****   Timing.AddressHoldTime = 15;
 947              		.loc 1 858 3 is_stmt 1 view .LVU358
 858:Core/Src/main.c ****   Timing.AddressHoldTime = 15;
 948              		.loc 1 858 27 is_stmt 0 view .LVU359
 949 00a4 0F23     		movs	r3, #15
 950 00a6 0793     		str	r3, [sp, #28]
 859:Core/Src/main.c ****   Timing.DataSetupTime = 255;
 951              		.loc 1 859 3 is_stmt 1 view .LVU360
 859:Core/Src/main.c ****   Timing.DataSetupTime = 255;
 952              		.loc 1 859 26 is_stmt 0 view .LVU361
 953 00a8 0893     		str	r3, [sp, #32]
 860:Core/Src/main.c ****   Timing.BusTurnAroundDuration = 15;
 954              		.loc 1 860 3 is_stmt 1 view .LVU362
 860:Core/Src/main.c ****   Timing.BusTurnAroundDuration = 15;
 955              		.loc 1 860 24 is_stmt 0 view .LVU363
 956 00aa FF24     		movs	r4, #255
 957 00ac 0994     		str	r4, [sp, #36]
 861:Core/Src/main.c ****   Timing.CLKDivision = 16;
 958              		.loc 1 861 3 is_stmt 1 view .LVU364
 861:Core/Src/main.c ****   Timing.CLKDivision = 16;
 959              		.loc 1 861 32 is_stmt 0 view .LVU365
 960 00ae 0A93     		str	r3, [sp, #40]
 862:Core/Src/main.c ****   Timing.DataLatency = 17;
 961              		.loc 1 862 3 is_stmt 1 view .LVU366
 862:Core/Src/main.c ****   Timing.DataLatency = 17;
 962              		.loc 1 862 22 is_stmt 0 view .LVU367
 963 00b0 0B91     		str	r1, [sp, #44]
 863:Core/Src/main.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 964              		.loc 1 863 3 is_stmt 1 view .LVU368
 863:Core/Src/main.c ****   Timing.AccessMode = FMC_ACCESS_MODE_A;
 965              		.loc 1 863 22 is_stmt 0 view .LVU369
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 43


 966 00b2 1123     		movs	r3, #17
 967 00b4 0C93     		str	r3, [sp, #48]
 864:Core/Src/main.c ****   /* ExtTiming */
 968              		.loc 1 864 3 is_stmt 1 view .LVU370
 864:Core/Src/main.c ****   /* ExtTiming */
 969              		.loc 1 864 21 is_stmt 0 view .LVU371
 970 00b6 0D92     		str	r2, [sp, #52]
 867:Core/Src/main.c ****   {
 971              		.loc 1 867 3 is_stmt 1 view .LVU372
 867:Core/Src/main.c ****   {
 972              		.loc 1 867 7 is_stmt 0 view .LVU373
 973 00b8 07A9     		add	r1, sp, #28
 974 00ba FFF7FEFF 		bl	HAL_SRAM_Init
 975              	.LVL21:
 867:Core/Src/main.c ****   {
 976              		.loc 1 867 6 view .LVU374
 977 00be 08BB     		cbnz	r0, .L35
 874:Core/Src/main.c ****   /* hsdram1.Init */
 978              		.loc 1 874 3 is_stmt 1 view .LVU375
 874:Core/Src/main.c ****   /* hsdram1.Init */
 979              		.loc 1 874 20 is_stmt 0 view .LVU376
 980 00c0 1548     		ldr	r0, .L37+12
 981 00c2 164B     		ldr	r3, .L37+16
 982 00c4 0360     		str	r3, [r0]
 876:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 983              		.loc 1 876 3 is_stmt 1 view .LVU377
 876:Core/Src/main.c ****   hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 984              		.loc 1 876 23 is_stmt 0 view .LVU378
 985 00c6 0123     		movs	r3, #1
 986 00c8 4360     		str	r3, [r0, #4]
 877:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_11;
 987              		.loc 1 877 3 is_stmt 1 view .LVU379
 877:Core/Src/main.c ****   hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_11;
 988              		.loc 1 877 33 is_stmt 0 view .LVU380
 989 00ca 0023     		movs	r3, #0
 990 00cc 8360     		str	r3, [r0, #8]
 878:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
 991              		.loc 1 878 3 is_stmt 1 view .LVU381
 878:Core/Src/main.c ****   hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
 992              		.loc 1 878 30 is_stmt 0 view .LVU382
 993 00ce C360     		str	r3, [r0, #12]
 879:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 994              		.loc 1 879 3 is_stmt 1 view .LVU383
 879:Core/Src/main.c ****   hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 995              		.loc 1 879 32 is_stmt 0 view .LVU384
 996 00d0 2022     		movs	r2, #32
 997 00d2 0261     		str	r2, [r0, #16]
 880:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 998              		.loc 1 880 3 is_stmt 1 view .LVU385
 880:Core/Src/main.c ****   hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 999              		.loc 1 880 35 is_stmt 0 view .LVU386
 1000 00d4 4022     		movs	r2, #64
 1001 00d6 4261     		str	r2, [r0, #20]
 881:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 1002              		.loc 1 881 3 is_stmt 1 view .LVU387
 881:Core/Src/main.c ****   hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 1003              		.loc 1 881 27 is_stmt 0 view .LVU388
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 44


 1004 00d8 8022     		movs	r2, #128
 1005 00da 8261     		str	r2, [r0, #24]
 882:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 1006              		.loc 1 882 3 is_stmt 1 view .LVU389
 882:Core/Src/main.c ****   hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 1007              		.loc 1 882 32 is_stmt 0 view .LVU390
 1008 00dc C361     		str	r3, [r0, #28]
 883:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 1009              		.loc 1 883 3 is_stmt 1 view .LVU391
 883:Core/Src/main.c ****   hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 1010              		.loc 1 883 30 is_stmt 0 view .LVU392
 1011 00de 0362     		str	r3, [r0, #32]
 884:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 1012              		.loc 1 884 3 is_stmt 1 view .LVU393
 884:Core/Src/main.c ****   hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 1013              		.loc 1 884 26 is_stmt 0 view .LVU394
 1014 00e0 4362     		str	r3, [r0, #36]
 885:Core/Src/main.c ****   /* SdramTiming */
 1015              		.loc 1 885 3 is_stmt 1 view .LVU395
 885:Core/Src/main.c ****   /* SdramTiming */
 1016              		.loc 1 885 30 is_stmt 0 view .LVU396
 1017 00e2 8362     		str	r3, [r0, #40]
 887:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 16;
 1018              		.loc 1 887 3 is_stmt 1 view .LVU397
 887:Core/Src/main.c ****   SdramTiming.ExitSelfRefreshDelay = 16;
 1019              		.loc 1 887 33 is_stmt 0 view .LVU398
 1020 00e4 1023     		movs	r3, #16
 1021 00e6 0093     		str	r3, [sp]
 888:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 16;
 1022              		.loc 1 888 3 is_stmt 1 view .LVU399
 888:Core/Src/main.c ****   SdramTiming.SelfRefreshTime = 16;
 1023              		.loc 1 888 36 is_stmt 0 view .LVU400
 1024 00e8 0193     		str	r3, [sp, #4]
 889:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 16;
 1025              		.loc 1 889 3 is_stmt 1 view .LVU401
 889:Core/Src/main.c ****   SdramTiming.RowCycleDelay = 16;
 1026              		.loc 1 889 31 is_stmt 0 view .LVU402
 1027 00ea 0293     		str	r3, [sp, #8]
 890:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 16;
 1028              		.loc 1 890 3 is_stmt 1 view .LVU403
 890:Core/Src/main.c ****   SdramTiming.WriteRecoveryTime = 16;
 1029              		.loc 1 890 29 is_stmt 0 view .LVU404
 1030 00ec 0393     		str	r3, [sp, #12]
 891:Core/Src/main.c ****   SdramTiming.RPDelay = 16;
 1031              		.loc 1 891 3 is_stmt 1 view .LVU405
 891:Core/Src/main.c ****   SdramTiming.RPDelay = 16;
 1032              		.loc 1 891 33 is_stmt 0 view .LVU406
 1033 00ee 0493     		str	r3, [sp, #16]
 892:Core/Src/main.c ****   SdramTiming.RCDDelay = 16;
 1034              		.loc 1 892 3 is_stmt 1 view .LVU407
 892:Core/Src/main.c ****   SdramTiming.RCDDelay = 16;
 1035              		.loc 1 892 23 is_stmt 0 view .LVU408
 1036 00f0 0593     		str	r3, [sp, #20]
 893:Core/Src/main.c **** 
 1037              		.loc 1 893 3 is_stmt 1 view .LVU409
 893:Core/Src/main.c **** 
 1038              		.loc 1 893 24 is_stmt 0 view .LVU410
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 45


 1039 00f2 0693     		str	r3, [sp, #24]
 895:Core/Src/main.c ****   {
 1040              		.loc 1 895 3 is_stmt 1 view .LVU411
 895:Core/Src/main.c ****   {
 1041              		.loc 1 895 7 is_stmt 0 view .LVU412
 1042 00f4 6946     		mov	r1, sp
 1043 00f6 FFF7FEFF 		bl	HAL_SDRAM_Init
 1044              	.LVL22:
 895:Core/Src/main.c ****   {
 1045              		.loc 1 895 6 view .LVU413
 1046 00fa 28B9     		cbnz	r0, .L36
 903:Core/Src/main.c **** 
 1047              		.loc 1 903 1 view .LVU414
 1048 00fc 0EB0     		add	sp, sp, #56
 1049              	.LCFI11:
 1050              		.cfi_remember_state
 1051              		.cfi_def_cfa_offset 8
 1052              		@ sp needed
 1053 00fe 10BD     		pop	{r4, pc}
 1054              	.L34:
 1055              	.LCFI12:
 1056              		.cfi_restore_state
 834:Core/Src/main.c ****   }
 1057              		.loc 1 834 5 is_stmt 1 view .LVU415
 1058 0100 FFF7FEFF 		bl	Error_Handler
 1059              	.LVL23:
 1060              	.L35:
 869:Core/Src/main.c ****   }
 1061              		.loc 1 869 5 view .LVU416
 1062 0104 FFF7FEFF 		bl	Error_Handler
 1063              	.LVL24:
 1064              	.L36:
 897:Core/Src/main.c ****   }
 1065              		.loc 1 897 5 view .LVU417
 1066 0108 FFF7FEFF 		bl	Error_Handler
 1067              	.LVL25:
 1068              	.L38:
 1069              		.align	2
 1070              	.L37:
 1071 010c 00000000 		.word	.LANCHOR7
 1072 0110 00400052 		.word	1375748096
 1073 0114 00000000 		.word	.LANCHOR8
 1074 0118 00000000 		.word	.LANCHOR9
 1075 011c 40410052 		.word	1375748416
 1076              		.cfi_endproc
 1077              	.LFE344:
 1079              		.section	.text.MX_I2C1_Init,"ax",%progbits
 1080              		.align	1
 1081              		.syntax unified
 1082              		.thumb
 1083              		.thumb_func
 1085              	MX_I2C1_Init:
 1086              	.LFB336:
 397:Core/Src/main.c **** 
 1087              		.loc 1 397 1 view -0
 1088              		.cfi_startproc
 1089              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 46


 1090              		@ frame_needed = 0, uses_anonymous_args = 0
 1091 0000 08B5     		push	{r3, lr}
 1092              	.LCFI13:
 1093              		.cfi_def_cfa_offset 8
 1094              		.cfi_offset 3, -8
 1095              		.cfi_offset 14, -4
 406:Core/Src/main.c ****   hi2c1.Init.Timing = 0x109093DC;
 1096              		.loc 1 406 3 view .LVU419
 406:Core/Src/main.c ****   hi2c1.Init.Timing = 0x109093DC;
 1097              		.loc 1 406 18 is_stmt 0 view .LVU420
 1098 0002 1348     		ldr	r0, .L47
 1099 0004 134B     		ldr	r3, .L47+4
 1100 0006 0360     		str	r3, [r0]
 407:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 1101              		.loc 1 407 3 is_stmt 1 view .LVU421
 407:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 1102              		.loc 1 407 21 is_stmt 0 view .LVU422
 1103 0008 A3F13D53 		sub	r3, r3, #792723456
 1104 000c A3F53F13 		sub	r3, r3, #3129344
 1105 0010 243B     		subs	r3, r3, #36
 1106 0012 4360     		str	r3, [r0, #4]
 408:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1107              		.loc 1 408 3 is_stmt 1 view .LVU423
 408:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1108              		.loc 1 408 26 is_stmt 0 view .LVU424
 1109 0014 0023     		movs	r3, #0
 1110 0016 8360     		str	r3, [r0, #8]
 409:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1111              		.loc 1 409 3 is_stmt 1 view .LVU425
 409:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1112              		.loc 1 409 29 is_stmt 0 view .LVU426
 1113 0018 0122     		movs	r2, #1
 1114 001a C260     		str	r2, [r0, #12]
 410:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 1115              		.loc 1 410 3 is_stmt 1 view .LVU427
 410:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 1116              		.loc 1 410 30 is_stmt 0 view .LVU428
 1117 001c 0361     		str	r3, [r0, #16]
 411:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1118              		.loc 1 411 3 is_stmt 1 view .LVU429
 411:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1119              		.loc 1 411 26 is_stmt 0 view .LVU430
 1120 001e 4361     		str	r3, [r0, #20]
 412:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1121              		.loc 1 412 3 is_stmt 1 view .LVU431
 412:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1122              		.loc 1 412 31 is_stmt 0 view .LVU432
 1123 0020 8361     		str	r3, [r0, #24]
 413:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1124              		.loc 1 413 3 is_stmt 1 view .LVU433
 413:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1125              		.loc 1 413 30 is_stmt 0 view .LVU434
 1126 0022 C361     		str	r3, [r0, #28]
 414:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1127              		.loc 1 414 3 is_stmt 1 view .LVU435
 414:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1128              		.loc 1 414 28 is_stmt 0 view .LVU436
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 47


 1129 0024 0362     		str	r3, [r0, #32]
 415:Core/Src/main.c ****   {
 1130              		.loc 1 415 3 is_stmt 1 view .LVU437
 415:Core/Src/main.c ****   {
 1131              		.loc 1 415 7 is_stmt 0 view .LVU438
 1132 0026 FFF7FEFF 		bl	HAL_I2C_Init
 1133              	.LVL26:
 415:Core/Src/main.c ****   {
 1134              		.loc 1 415 6 view .LVU439
 1135 002a 50B9     		cbnz	r0, .L44
 422:Core/Src/main.c ****   {
 1136              		.loc 1 422 3 is_stmt 1 view .LVU440
 422:Core/Src/main.c ****   {
 1137              		.loc 1 422 7 is_stmt 0 view .LVU441
 1138 002c 0021     		movs	r1, #0
 1139 002e 0848     		ldr	r0, .L47
 1140 0030 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 1141              	.LVL27:
 422:Core/Src/main.c ****   {
 1142              		.loc 1 422 6 view .LVU442
 1143 0034 38B9     		cbnz	r0, .L45
 429:Core/Src/main.c ****   {
 1144              		.loc 1 429 3 is_stmt 1 view .LVU443
 429:Core/Src/main.c ****   {
 1145              		.loc 1 429 7 is_stmt 0 view .LVU444
 1146 0036 0021     		movs	r1, #0
 1147 0038 0548     		ldr	r0, .L47
 1148 003a FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 1149              	.LVL28:
 429:Core/Src/main.c ****   {
 1150              		.loc 1 429 6 view .LVU445
 1151 003e 20B9     		cbnz	r0, .L46
 437:Core/Src/main.c **** 
 1152              		.loc 1 437 1 view .LVU446
 1153 0040 08BD     		pop	{r3, pc}
 1154              	.L44:
 417:Core/Src/main.c ****   }
 1155              		.loc 1 417 5 is_stmt 1 view .LVU447
 1156 0042 FFF7FEFF 		bl	Error_Handler
 1157              	.LVL29:
 1158              	.L45:
 424:Core/Src/main.c ****   }
 1159              		.loc 1 424 5 view .LVU448
 1160 0046 FFF7FEFF 		bl	Error_Handler
 1161              	.LVL30:
 1162              	.L46:
 431:Core/Src/main.c ****   }
 1163              		.loc 1 431 5 view .LVU449
 1164 004a FFF7FEFF 		bl	Error_Handler
 1165              	.LVL31:
 1166              	.L48:
 1167 004e 00BF     		.align	2
 1168              	.L47:
 1169 0050 00000000 		.word	.LANCHOR10
 1170 0054 00540040 		.word	1073763328
 1171              		.cfi_endproc
 1172              	.LFE336:
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 48


 1174              		.section	.text.MX_LTDC_Init,"ax",%progbits
 1175              		.align	1
 1176              		.syntax unified
 1177              		.thumb
 1178              		.thumb_func
 1180              	MX_LTDC_Init:
 1181              	.LFB337:
 445:Core/Src/main.c **** 
 1182              		.loc 1 445 1 view -0
 1183              		.cfi_startproc
 1184              		@ args = 0, pretend = 0, frame = 104
 1185              		@ frame_needed = 0, uses_anonymous_args = 0
 1186 0000 10B5     		push	{r4, lr}
 1187              	.LCFI14:
 1188              		.cfi_def_cfa_offset 8
 1189              		.cfi_offset 4, -8
 1190              		.cfi_offset 14, -4
 1191 0002 9AB0     		sub	sp, sp, #104
 1192              	.LCFI15:
 1193              		.cfi_def_cfa_offset 112
 451:Core/Src/main.c ****   LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 1194              		.loc 1 451 3 view .LVU451
 451:Core/Src/main.c ****   LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 1195              		.loc 1 451 24 is_stmt 0 view .LVU452
 1196 0004 3424     		movs	r4, #52
 1197 0006 2246     		mov	r2, r4
 1198 0008 0021     		movs	r1, #0
 1199 000a 0DEB0400 		add	r0, sp, r4
 1200 000e FFF7FEFF 		bl	memset
 1201              	.LVL32:
 452:Core/Src/main.c **** 
 1202              		.loc 1 452 3 is_stmt 1 view .LVU453
 452:Core/Src/main.c **** 
 1203              		.loc 1 452 24 is_stmt 0 view .LVU454
 1204 0012 2246     		mov	r2, r4
 1205 0014 0021     		movs	r1, #0
 1206 0016 6846     		mov	r0, sp
 1207 0018 FFF7FEFF 		bl	memset
 1208              	.LVL33:
 457:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 1209              		.loc 1 457 3 is_stmt 1 view .LVU455
 457:Core/Src/main.c ****   hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 1210              		.loc 1 457 18 is_stmt 0 view .LVU456
 1211 001c 3248     		ldr	r0, .L57
 1212 001e 334B     		ldr	r3, .L57+4
 1213 0020 0360     		str	r3, [r0]
 458:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 1214              		.loc 1 458 3 is_stmt 1 view .LVU457
 458:Core/Src/main.c ****   hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 1215              		.loc 1 458 25 is_stmt 0 view .LVU458
 1216 0022 0023     		movs	r3, #0
 1217 0024 4360     		str	r3, [r0, #4]
 459:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 1218              		.loc 1 459 3 is_stmt 1 view .LVU459
 459:Core/Src/main.c ****   hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 1219              		.loc 1 459 25 is_stmt 0 view .LVU460
 1220 0026 8360     		str	r3, [r0, #8]
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 49


 460:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 1221              		.loc 1 460 3 is_stmt 1 view .LVU461
 460:Core/Src/main.c ****   hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 1222              		.loc 1 460 25 is_stmt 0 view .LVU462
 1223 0028 C360     		str	r3, [r0, #12]
 461:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 7;
 1224              		.loc 1 461 3 is_stmt 1 view .LVU463
 461:Core/Src/main.c ****   hltdc.Init.HorizontalSync = 7;
 1225              		.loc 1 461 25 is_stmt 0 view .LVU464
 1226 002a 0361     		str	r3, [r0, #16]
 462:Core/Src/main.c ****   hltdc.Init.VerticalSync = 3;
 1227              		.loc 1 462 3 is_stmt 1 view .LVU465
 462:Core/Src/main.c ****   hltdc.Init.VerticalSync = 3;
 1228              		.loc 1 462 29 is_stmt 0 view .LVU466
 1229 002c 0722     		movs	r2, #7
 1230 002e 4261     		str	r2, [r0, #20]
 463:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 14;
 1231              		.loc 1 463 3 is_stmt 1 view .LVU467
 463:Core/Src/main.c ****   hltdc.Init.AccumulatedHBP = 14;
 1232              		.loc 1 463 27 is_stmt 0 view .LVU468
 1233 0030 0322     		movs	r2, #3
 1234 0032 8261     		str	r2, [r0, #24]
 464:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 5;
 1235              		.loc 1 464 3 is_stmt 1 view .LVU469
 464:Core/Src/main.c ****   hltdc.Init.AccumulatedVBP = 5;
 1236              		.loc 1 464 29 is_stmt 0 view .LVU470
 1237 0034 0E22     		movs	r2, #14
 1238 0036 C261     		str	r2, [r0, #28]
 465:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 654;
 1239              		.loc 1 465 3 is_stmt 1 view .LVU471
 465:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveW = 654;
 1240              		.loc 1 465 29 is_stmt 0 view .LVU472
 1241 0038 0522     		movs	r2, #5
 1242 003a 0262     		str	r2, [r0, #32]
 466:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 485;
 1243              		.loc 1 466 3 is_stmt 1 view .LVU473
 466:Core/Src/main.c ****   hltdc.Init.AccumulatedActiveH = 485;
 1244              		.loc 1 466 33 is_stmt 0 view .LVU474
 1245 003c 40F28E22 		movw	r2, #654
 1246 0040 4262     		str	r2, [r0, #36]
 467:Core/Src/main.c ****   hltdc.Init.TotalWidth = 660;
 1247              		.loc 1 467 3 is_stmt 1 view .LVU475
 467:Core/Src/main.c ****   hltdc.Init.TotalWidth = 660;
 1248              		.loc 1 467 33 is_stmt 0 view .LVU476
 1249 0042 40F2E512 		movw	r2, #485
 1250 0046 8262     		str	r2, [r0, #40]
 468:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 487;
 1251              		.loc 1 468 3 is_stmt 1 view .LVU477
 468:Core/Src/main.c ****   hltdc.Init.TotalHeigh = 487;
 1252              		.loc 1 468 25 is_stmt 0 view .LVU478
 1253 0048 4FF42572 		mov	r2, #660
 1254 004c C262     		str	r2, [r0, #44]
 469:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 1255              		.loc 1 469 3 is_stmt 1 view .LVU479
 469:Core/Src/main.c ****   hltdc.Init.Backcolor.Blue = 0;
 1256              		.loc 1 469 25 is_stmt 0 view .LVU480
 1257 004e 40F2E712 		movw	r2, #487
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 50


 1258 0052 0263     		str	r2, [r0, #48]
 470:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 1259              		.loc 1 470 3 is_stmt 1 view .LVU481
 470:Core/Src/main.c ****   hltdc.Init.Backcolor.Green = 0;
 1260              		.loc 1 470 29 is_stmt 0 view .LVU482
 1261 0054 80F83430 		strb	r3, [r0, #52]
 471:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 1262              		.loc 1 471 3 is_stmt 1 view .LVU483
 471:Core/Src/main.c ****   hltdc.Init.Backcolor.Red = 0;
 1263              		.loc 1 471 30 is_stmt 0 view .LVU484
 1264 0058 80F83530 		strb	r3, [r0, #53]
 472:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 1265              		.loc 1 472 3 is_stmt 1 view .LVU485
 472:Core/Src/main.c ****   if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 1266              		.loc 1 472 28 is_stmt 0 view .LVU486
 1267 005c 80F83630 		strb	r3, [r0, #54]
 473:Core/Src/main.c ****   {
 1268              		.loc 1 473 3 is_stmt 1 view .LVU487
 473:Core/Src/main.c ****   {
 1269              		.loc 1 473 7 is_stmt 0 view .LVU488
 1270 0060 FFF7FEFF 		bl	HAL_LTDC_Init
 1271              	.LVL34:
 473:Core/Src/main.c ****   {
 1272              		.loc 1 473 6 view .LVU489
 1273 0064 0028     		cmp	r0, #0
 1274 0066 38D1     		bne	.L54
 477:Core/Src/main.c ****   pLayerCfg.WindowX1 = 0;
 1275              		.loc 1 477 3 is_stmt 1 view .LVU490
 477:Core/Src/main.c ****   pLayerCfg.WindowX1 = 0;
 1276              		.loc 1 477 22 is_stmt 0 view .LVU491
 1277 0068 0022     		movs	r2, #0
 1278 006a 0D92     		str	r2, [sp, #52]
 478:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 1279              		.loc 1 478 3 is_stmt 1 view .LVU492
 478:Core/Src/main.c ****   pLayerCfg.WindowY0 = 0;
 1280              		.loc 1 478 22 is_stmt 0 view .LVU493
 1281 006c 0E92     		str	r2, [sp, #56]
 479:Core/Src/main.c ****   pLayerCfg.WindowY1 = 0;
 1282              		.loc 1 479 3 is_stmt 1 view .LVU494
 479:Core/Src/main.c ****   pLayerCfg.WindowY1 = 0;
 1283              		.loc 1 479 22 is_stmt 0 view .LVU495
 1284 006e 0F92     		str	r2, [sp, #60]
 480:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 1285              		.loc 1 480 3 is_stmt 1 view .LVU496
 480:Core/Src/main.c ****   pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 1286              		.loc 1 480 22 is_stmt 0 view .LVU497
 1287 0070 1092     		str	r2, [sp, #64]
 481:Core/Src/main.c ****   pLayerCfg.Alpha = 0;
 1288              		.loc 1 481 3 is_stmt 1 view .LVU498
 481:Core/Src/main.c ****   pLayerCfg.Alpha = 0;
 1289              		.loc 1 481 25 is_stmt 0 view .LVU499
 1290 0072 1192     		str	r2, [sp, #68]
 482:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 1291              		.loc 1 482 3 is_stmt 1 view .LVU500
 482:Core/Src/main.c ****   pLayerCfg.Alpha0 = 0;
 1292              		.loc 1 482 19 is_stmt 0 view .LVU501
 1293 0074 1292     		str	r2, [sp, #72]
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 51


 483:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 1294              		.loc 1 483 3 is_stmt 1 view .LVU502
 483:Core/Src/main.c ****   pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 1295              		.loc 1 483 20 is_stmt 0 view .LVU503
 1296 0076 1392     		str	r2, [sp, #76]
 484:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 1297              		.loc 1 484 3 is_stmt 1 view .LVU504
 484:Core/Src/main.c ****   pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 1298              		.loc 1 484 29 is_stmt 0 view .LVU505
 1299 0078 4FF48063 		mov	r3, #1024
 1300 007c 1493     		str	r3, [sp, #80]
 485:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0;
 1301              		.loc 1 485 3 is_stmt 1 view .LVU506
 485:Core/Src/main.c ****   pLayerCfg.FBStartAdress = 0;
 1302              		.loc 1 485 29 is_stmt 0 view .LVU507
 1303 007e 0523     		movs	r3, #5
 1304 0080 1593     		str	r3, [sp, #84]
 486:Core/Src/main.c ****   pLayerCfg.ImageWidth = 0;
 1305              		.loc 1 486 3 is_stmt 1 view .LVU508
 486:Core/Src/main.c ****   pLayerCfg.ImageWidth = 0;
 1306              		.loc 1 486 27 is_stmt 0 view .LVU509
 1307 0082 1692     		str	r2, [sp, #88]
 487:Core/Src/main.c ****   pLayerCfg.ImageHeight = 0;
 1308              		.loc 1 487 3 is_stmt 1 view .LVU510
 487:Core/Src/main.c ****   pLayerCfg.ImageHeight = 0;
 1309              		.loc 1 487 24 is_stmt 0 view .LVU511
 1310 0084 1792     		str	r2, [sp, #92]
 488:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 1311              		.loc 1 488 3 is_stmt 1 view .LVU512
 488:Core/Src/main.c ****   pLayerCfg.Backcolor.Blue = 0;
 1312              		.loc 1 488 25 is_stmt 0 view .LVU513
 1313 0086 1892     		str	r2, [sp, #96]
 489:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 1314              		.loc 1 489 3 is_stmt 1 view .LVU514
 489:Core/Src/main.c ****   pLayerCfg.Backcolor.Green = 0;
 1315              		.loc 1 489 28 is_stmt 0 view .LVU515
 1316 0088 8DF86420 		strb	r2, [sp, #100]
 490:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 1317              		.loc 1 490 3 is_stmt 1 view .LVU516
 490:Core/Src/main.c ****   pLayerCfg.Backcolor.Red = 0;
 1318              		.loc 1 490 29 is_stmt 0 view .LVU517
 1319 008c 8DF86520 		strb	r2, [sp, #101]
 491:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 1320              		.loc 1 491 3 is_stmt 1 view .LVU518
 491:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 1321              		.loc 1 491 27 is_stmt 0 view .LVU519
 1322 0090 8DF86620 		strb	r2, [sp, #102]
 492:Core/Src/main.c ****   {
 1323              		.loc 1 492 3 is_stmt 1 view .LVU520
 492:Core/Src/main.c ****   {
 1324              		.loc 1 492 7 is_stmt 0 view .LVU521
 1325 0094 0DA9     		add	r1, sp, #52
 1326 0096 1448     		ldr	r0, .L57
 1327 0098 FFF7FEFF 		bl	HAL_LTDC_ConfigLayer
 1328              	.LVL35:
 492:Core/Src/main.c ****   {
 1329              		.loc 1 492 6 view .LVU522
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 52


 1330 009c F8B9     		cbnz	r0, .L55
 496:Core/Src/main.c ****   pLayerCfg1.WindowX1 = 0;
 1331              		.loc 1 496 3 is_stmt 1 view .LVU523
 496:Core/Src/main.c ****   pLayerCfg1.WindowX1 = 0;
 1332              		.loc 1 496 23 is_stmt 0 view .LVU524
 1333 009e 0023     		movs	r3, #0
 1334 00a0 0093     		str	r3, [sp]
 497:Core/Src/main.c ****   pLayerCfg1.WindowY0 = 0;
 1335              		.loc 1 497 3 is_stmt 1 view .LVU525
 497:Core/Src/main.c ****   pLayerCfg1.WindowY0 = 0;
 1336              		.loc 1 497 23 is_stmt 0 view .LVU526
 1337 00a2 0193     		str	r3, [sp, #4]
 498:Core/Src/main.c ****   pLayerCfg1.WindowY1 = 0;
 1338              		.loc 1 498 3 is_stmt 1 view .LVU527
 498:Core/Src/main.c ****   pLayerCfg1.WindowY1 = 0;
 1339              		.loc 1 498 23 is_stmt 0 view .LVU528
 1340 00a4 0293     		str	r3, [sp, #8]
 499:Core/Src/main.c ****   pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 1341              		.loc 1 499 3 is_stmt 1 view .LVU529
 499:Core/Src/main.c ****   pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 1342              		.loc 1 499 23 is_stmt 0 view .LVU530
 1343 00a6 0393     		str	r3, [sp, #12]
 500:Core/Src/main.c ****   pLayerCfg1.Alpha = 0;
 1344              		.loc 1 500 3 is_stmt 1 view .LVU531
 500:Core/Src/main.c ****   pLayerCfg1.Alpha = 0;
 1345              		.loc 1 500 26 is_stmt 0 view .LVU532
 1346 00a8 0493     		str	r3, [sp, #16]
 501:Core/Src/main.c ****   pLayerCfg1.Alpha0 = 0;
 1347              		.loc 1 501 3 is_stmt 1 view .LVU533
 501:Core/Src/main.c ****   pLayerCfg1.Alpha0 = 0;
 1348              		.loc 1 501 20 is_stmt 0 view .LVU534
 1349 00aa 0593     		str	r3, [sp, #20]
 502:Core/Src/main.c ****   pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 1350              		.loc 1 502 3 is_stmt 1 view .LVU535
 502:Core/Src/main.c ****   pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 1351              		.loc 1 502 21 is_stmt 0 view .LVU536
 1352 00ac 0693     		str	r3, [sp, #24]
 503:Core/Src/main.c ****   pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 1353              		.loc 1 503 3 is_stmt 1 view .LVU537
 503:Core/Src/main.c ****   pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 1354              		.loc 1 503 30 is_stmt 0 view .LVU538
 1355 00ae 4FF48062 		mov	r2, #1024
 1356 00b2 0792     		str	r2, [sp, #28]
 504:Core/Src/main.c ****   pLayerCfg1.FBStartAdress = 0;
 1357              		.loc 1 504 3 is_stmt 1 view .LVU539
 504:Core/Src/main.c ****   pLayerCfg1.FBStartAdress = 0;
 1358              		.loc 1 504 30 is_stmt 0 view .LVU540
 1359 00b4 0522     		movs	r2, #5
 1360 00b6 0892     		str	r2, [sp, #32]
 505:Core/Src/main.c ****   pLayerCfg1.ImageWidth = 0;
 1361              		.loc 1 505 3 is_stmt 1 view .LVU541
 505:Core/Src/main.c ****   pLayerCfg1.ImageWidth = 0;
 1362              		.loc 1 505 28 is_stmt 0 view .LVU542
 1363 00b8 0993     		str	r3, [sp, #36]
 506:Core/Src/main.c ****   pLayerCfg1.ImageHeight = 0;
 1364              		.loc 1 506 3 is_stmt 1 view .LVU543
 506:Core/Src/main.c ****   pLayerCfg1.ImageHeight = 0;
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 53


 1365              		.loc 1 506 25 is_stmt 0 view .LVU544
 1366 00ba 0A93     		str	r3, [sp, #40]
 507:Core/Src/main.c ****   pLayerCfg1.Backcolor.Blue = 0;
 1367              		.loc 1 507 3 is_stmt 1 view .LVU545
 507:Core/Src/main.c ****   pLayerCfg1.Backcolor.Blue = 0;
 1368              		.loc 1 507 26 is_stmt 0 view .LVU546
 1369 00bc 0B93     		str	r3, [sp, #44]
 508:Core/Src/main.c ****   pLayerCfg1.Backcolor.Green = 0;
 1370              		.loc 1 508 3 is_stmt 1 view .LVU547
 508:Core/Src/main.c ****   pLayerCfg1.Backcolor.Green = 0;
 1371              		.loc 1 508 29 is_stmt 0 view .LVU548
 1372 00be 8DF83030 		strb	r3, [sp, #48]
 509:Core/Src/main.c ****   pLayerCfg1.Backcolor.Red = 0;
 1373              		.loc 1 509 3 is_stmt 1 view .LVU549
 509:Core/Src/main.c ****   pLayerCfg1.Backcolor.Red = 0;
 1374              		.loc 1 509 30 is_stmt 0 view .LVU550
 1375 00c2 8DF83130 		strb	r3, [sp, #49]
 510:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 1376              		.loc 1 510 3 is_stmt 1 view .LVU551
 510:Core/Src/main.c ****   if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 1377              		.loc 1 510 28 is_stmt 0 view .LVU552
 1378 00c6 8DF83230 		strb	r3, [sp, #50]
 511:Core/Src/main.c ****   {
 1379              		.loc 1 511 3 is_stmt 1 view .LVU553
 511:Core/Src/main.c ****   {
 1380              		.loc 1 511 7 is_stmt 0 view .LVU554
 1381 00ca 0122     		movs	r2, #1
 1382 00cc 6946     		mov	r1, sp
 1383 00ce 0648     		ldr	r0, .L57
 1384 00d0 FFF7FEFF 		bl	HAL_LTDC_ConfigLayer
 1385              	.LVL36:
 511:Core/Src/main.c ****   {
 1386              		.loc 1 511 6 view .LVU555
 1387 00d4 28B9     		cbnz	r0, .L56
 519:Core/Src/main.c **** 
 1388              		.loc 1 519 1 view .LVU556
 1389 00d6 1AB0     		add	sp, sp, #104
 1390              	.LCFI16:
 1391              		.cfi_remember_state
 1392              		.cfi_def_cfa_offset 8
 1393              		@ sp needed
 1394 00d8 10BD     		pop	{r4, pc}
 1395              	.L54:
 1396              	.LCFI17:
 1397              		.cfi_restore_state
 475:Core/Src/main.c ****   }
 1398              		.loc 1 475 5 is_stmt 1 view .LVU557
 1399 00da FFF7FEFF 		bl	Error_Handler
 1400              	.LVL37:
 1401              	.L55:
 494:Core/Src/main.c ****   }
 1402              		.loc 1 494 5 view .LVU558
 1403 00de FFF7FEFF 		bl	Error_Handler
 1404              	.LVL38:
 1405              	.L56:
 513:Core/Src/main.c ****   }
 1406              		.loc 1 513 5 view .LVU559
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 54


 1407 00e2 FFF7FEFF 		bl	Error_Handler
 1408              	.LVL39:
 1409              	.L58:
 1410 00e6 00BF     		.align	2
 1411              	.L57:
 1412 00e8 00000000 		.word	.LANCHOR11
 1413 00ec 00100050 		.word	1342181376
 1414              		.cfi_endproc
 1415              	.LFE337:
 1417              		.section	.text.MX_QUADSPI_Init,"ax",%progbits
 1418              		.align	1
 1419              		.syntax unified
 1420              		.thumb
 1421              		.thumb_func
 1423              	MX_QUADSPI_Init:
 1424              	.LFB338:
 527:Core/Src/main.c **** 
 1425              		.loc 1 527 1 view -0
 1426              		.cfi_startproc
 1427              		@ args = 0, pretend = 0, frame = 0
 1428              		@ frame_needed = 0, uses_anonymous_args = 0
 1429 0000 08B5     		push	{r3, lr}
 1430              	.LCFI18:
 1431              		.cfi_def_cfa_offset 8
 1432              		.cfi_offset 3, -8
 1433              		.cfi_offset 14, -4
 537:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 255;
 1434              		.loc 1 537 3 view .LVU561
 537:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 255;
 1435              		.loc 1 537 18 is_stmt 0 view .LVU562
 1436 0002 0A48     		ldr	r0, .L63
 1437 0004 0A4B     		ldr	r3, .L63+4
 1438 0006 0360     		str	r3, [r0]
 538:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 1;
 1439              		.loc 1 538 3 is_stmt 1 view .LVU563
 538:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 1;
 1440              		.loc 1 538 29 is_stmt 0 view .LVU564
 1441 0008 FF23     		movs	r3, #255
 1442 000a 4360     		str	r3, [r0, #4]
 539:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 1443              		.loc 1 539 3 is_stmt 1 view .LVU565
 539:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 1444              		.loc 1 539 28 is_stmt 0 view .LVU566
 1445 000c 0122     		movs	r2, #1
 1446 000e 8260     		str	r2, [r0, #8]
 540:Core/Src/main.c ****   hqspi.Init.FlashSize = 1;
 1447              		.loc 1 540 3 is_stmt 1 view .LVU567
 540:Core/Src/main.c ****   hqspi.Init.FlashSize = 1;
 1448              		.loc 1 540 29 is_stmt 0 view .LVU568
 1449 0010 0023     		movs	r3, #0
 1450 0012 C360     		str	r3, [r0, #12]
 541:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 1451              		.loc 1 541 3 is_stmt 1 view .LVU569
 541:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 1452              		.loc 1 541 24 is_stmt 0 view .LVU570
 1453 0014 0261     		str	r2, [r0, #16]
 542:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 55


 1454              		.loc 1 542 3 is_stmt 1 view .LVU571
 542:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 1455              		.loc 1 542 33 is_stmt 0 view .LVU572
 1456 0016 4361     		str	r3, [r0, #20]
 543:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_ENABLE;
 1457              		.loc 1 543 3 is_stmt 1 view .LVU573
 543:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_ENABLE;
 1458              		.loc 1 543 24 is_stmt 0 view .LVU574
 1459 0018 8361     		str	r3, [r0, #24]
 544:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 1460              		.loc 1 544 3 is_stmt 1 view .LVU575
 544:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 1461              		.loc 1 544 24 is_stmt 0 view .LVU576
 1462 001a 4023     		movs	r3, #64
 1463 001c 0362     		str	r3, [r0, #32]
 545:Core/Src/main.c ****   {
 1464              		.loc 1 545 3 is_stmt 1 view .LVU577
 545:Core/Src/main.c ****   {
 1465              		.loc 1 545 7 is_stmt 0 view .LVU578
 1466 001e FFF7FEFF 		bl	HAL_QSPI_Init
 1467              	.LVL40:
 545:Core/Src/main.c ****   {
 1468              		.loc 1 545 6 view .LVU579
 1469 0022 00B9     		cbnz	r0, .L62
 553:Core/Src/main.c **** 
 1470              		.loc 1 553 1 view .LVU580
 1471 0024 08BD     		pop	{r3, pc}
 1472              	.L62:
 547:Core/Src/main.c ****   }
 1473              		.loc 1 547 5 is_stmt 1 view .LVU581
 1474 0026 FFF7FEFF 		bl	Error_Handler
 1475              	.LVL41:
 1476              	.L64:
 1477 002a 00BF     		.align	2
 1478              	.L63:
 1479 002c 00000000 		.word	.LANCHOR12
 1480 0030 00500052 		.word	1375752192
 1481              		.cfi_endproc
 1482              	.LFE338:
 1484              		.section	.text.MX_SAI1_Init,"ax",%progbits
 1485              		.align	1
 1486              		.syntax unified
 1487              		.thumb
 1488              		.thumb_func
 1490              	MX_SAI1_Init:
 1491              	.LFB339:
 561:Core/Src/main.c **** 
 1492              		.loc 1 561 1 view -0
 1493              		.cfi_startproc
 1494              		@ args = 0, pretend = 0, frame = 0
 1495              		@ frame_needed = 0, uses_anonymous_args = 0
 1496 0000 08B5     		push	{r3, lr}
 1497              	.LCFI19:
 1498              		.cfi_def_cfa_offset 8
 1499              		.cfi_offset 3, -8
 1500              		.cfi_offset 14, -4
 570:Core/Src/main.c ****   hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 56


 1501              		.loc 1 570 3 view .LVU583
 570:Core/Src/main.c ****   hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 1502              		.loc 1 570 25 is_stmt 0 view .LVU584
 1503 0002 2A48     		ldr	r0, .L71
 1504 0004 2A4B     		ldr	r3, .L71+4
 1505 0006 0360     		str	r3, [r0]
 571:Core/Src/main.c ****   hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 1506              		.loc 1 571 3 is_stmt 1 view .LVU585
 571:Core/Src/main.c ****   hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 1507              		.loc 1 571 30 is_stmt 0 view .LVU586
 1508 0008 0023     		movs	r3, #0
 1509 000a 4364     		str	r3, [r0, #68]
 572:Core/Src/main.c ****   hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 1510              		.loc 1 572 3 is_stmt 1 view .LVU587
 572:Core/Src/main.c ****   hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 1511              		.loc 1 572 31 is_stmt 0 view .LVU588
 1512 000c 4360     		str	r3, [r0, #4]
 573:Core/Src/main.c ****   hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 1513              		.loc 1 573 3 is_stmt 1 view .LVU589
 573:Core/Src/main.c ****   hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 1514              		.loc 1 573 30 is_stmt 0 view .LVU590
 1515 000e 4022     		movs	r2, #64
 1516 0010 8264     		str	r2, [r0, #72]
 574:Core/Src/main.c ****   hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 1517              		.loc 1 574 3 is_stmt 1 view .LVU591
 574:Core/Src/main.c ****   hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 1518              		.loc 1 574 30 is_stmt 0 view .LVU592
 1519 0012 C364     		str	r3, [r0, #76]
 575:Core/Src/main.c ****   hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 1520              		.loc 1 575 3 is_stmt 1 view .LVU593
 575:Core/Src/main.c ****   hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 1521              		.loc 1 575 35 is_stmt 0 view .LVU594
 1522 0014 0365     		str	r3, [r0, #80]
 576:Core/Src/main.c ****   hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 1523              		.loc 1 576 3 is_stmt 1 view .LVU595
 576:Core/Src/main.c ****   hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 1524              		.loc 1 576 29 is_stmt 0 view .LVU596
 1525 0016 8360     		str	r3, [r0, #8]
 577:Core/Src/main.c ****   hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 1526              		.loc 1 577 3 is_stmt 1 view .LVU597
 577:Core/Src/main.c ****   hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 1527              		.loc 1 577 33 is_stmt 0 view .LVU598
 1528 0018 4361     		str	r3, [r0, #20]
 578:Core/Src/main.c ****   hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 1529              		.loc 1 578 3 is_stmt 1 view .LVU599
 578:Core/Src/main.c ****   hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 1530              		.loc 1 578 31 is_stmt 0 view .LVU600
 1531 001a 8361     		str	r3, [r0, #24]
 579:Core/Src/main.c ****   hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 1532              		.loc 1 579 3 is_stmt 1 view .LVU601
 579:Core/Src/main.c ****   hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 1533              		.loc 1 579 35 is_stmt 0 view .LVU602
 1534 001c C361     		str	r3, [r0, #28]
 580:Core/Src/main.c ****   hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 1535              		.loc 1 580 3 is_stmt 1 view .LVU603
 580:Core/Src/main.c ****   hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 1536              		.loc 1 580 36 is_stmt 0 view .LVU604
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 57


 1537 001e 254A     		ldr	r2, .L71+8
 1538 0020 0262     		str	r2, [r0, #32]
 581:Core/Src/main.c ****   hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 1539              		.loc 1 581 3 is_stmt 1 view .LVU605
 581:Core/Src/main.c ****   hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 1540              		.loc 1 581 32 is_stmt 0 view .LVU606
 1541 0022 C360     		str	r3, [r0, #12]
 582:Core/Src/main.c ****   hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 1542              		.loc 1 582 3 is_stmt 1 view .LVU607
 582:Core/Src/main.c ****   hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 1543              		.loc 1 582 36 is_stmt 0 view .LVU608
 1544 0024 C362     		str	r3, [r0, #44]
 583:Core/Src/main.c ****   hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 1545              		.loc 1 583 3 is_stmt 1 view .LVU609
 583:Core/Src/main.c ****   hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 1546              		.loc 1 583 36 is_stmt 0 view .LVU610
 1547 0026 0363     		str	r3, [r0, #48]
 584:Core/Src/main.c ****   hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 1548              		.loc 1 584 3 is_stmt 1 view .LVU611
 584:Core/Src/main.c ****   hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 1549              		.loc 1 584 30 is_stmt 0 view .LVU612
 1550 0028 4363     		str	r3, [r0, #52]
 585:Core/Src/main.c ****   hsai_BlockA1.Init.PdmInit.MicPairsNbr = 1;
 1551              		.loc 1 585 3 is_stmt 1 view .LVU613
 585:Core/Src/main.c ****   hsai_BlockA1.Init.PdmInit.MicPairsNbr = 1;
 1552              		.loc 1 585 40 is_stmt 0 view .LVU614
 1553 002a 80F83830 		strb	r3, [r0, #56]
 586:Core/Src/main.c ****   hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 1554              		.loc 1 586 3 is_stmt 1 view .LVU615
 586:Core/Src/main.c ****   hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 1555              		.loc 1 586 41 is_stmt 0 view .LVU616
 1556 002e 0122     		movs	r2, #1
 1557 0030 C263     		str	r2, [r0, #60]
 587:Core/Src/main.c ****   hsai_BlockA1.FrameInit.FrameLength = 8;
 1558              		.loc 1 587 3 is_stmt 1 view .LVU617
 587:Core/Src/main.c ****   hsai_BlockA1.FrameInit.FrameLength = 8;
 1559              		.loc 1 587 41 is_stmt 0 view .LVU618
 1560 0032 4FF48071 		mov	r1, #256
 1561 0036 0164     		str	r1, [r0, #64]
 588:Core/Src/main.c ****   hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 1562              		.loc 1 588 3 is_stmt 1 view .LVU619
 588:Core/Src/main.c ****   hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 1563              		.loc 1 588 38 is_stmt 0 view .LVU620
 1564 0038 0821     		movs	r1, #8
 1565 003a 4165     		str	r1, [r0, #84]
 589:Core/Src/main.c ****   hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 1566              		.loc 1 589 3 is_stmt 1 view .LVU621
 589:Core/Src/main.c ****   hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 1567              		.loc 1 589 44 is_stmt 0 view .LVU622
 1568 003c 8265     		str	r2, [r0, #88]
 590:Core/Src/main.c ****   hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 1569              		.loc 1 590 3 is_stmt 1 view .LVU623
 590:Core/Src/main.c ****   hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 1570              		.loc 1 590 39 is_stmt 0 view .LVU624
 1571 003e C365     		str	r3, [r0, #92]
 591:Core/Src/main.c ****   hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 1572              		.loc 1 591 3 is_stmt 1 view .LVU625
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 58


 591:Core/Src/main.c ****   hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 1573              		.loc 1 591 37 is_stmt 0 view .LVU626
 1574 0040 0366     		str	r3, [r0, #96]
 592:Core/Src/main.c ****   hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 1575              		.loc 1 592 3 is_stmt 1 view .LVU627
 592:Core/Src/main.c ****   hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 1576              		.loc 1 592 35 is_stmt 0 view .LVU628
 1577 0042 4366     		str	r3, [r0, #100]
 593:Core/Src/main.c ****   hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 1578              		.loc 1 593 3 is_stmt 1 view .LVU629
 593:Core/Src/main.c ****   hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 1579              		.loc 1 593 40 is_stmt 0 view .LVU630
 1580 0044 8366     		str	r3, [r0, #104]
 594:Core/Src/main.c ****   hsai_BlockA1.SlotInit.SlotNumber = 1;
 1581              		.loc 1 594 3 is_stmt 1 view .LVU631
 594:Core/Src/main.c ****   hsai_BlockA1.SlotInit.SlotNumber = 1;
 1582              		.loc 1 594 34 is_stmt 0 view .LVU632
 1583 0046 C366     		str	r3, [r0, #108]
 595:Core/Src/main.c ****   hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 1584              		.loc 1 595 3 is_stmt 1 view .LVU633
 595:Core/Src/main.c ****   hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 1585              		.loc 1 595 36 is_stmt 0 view .LVU634
 1586 0048 0267     		str	r2, [r0, #112]
 596:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 1587              		.loc 1 596 3 is_stmt 1 view .LVU635
 596:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 1588              		.loc 1 596 36 is_stmt 0 view .LVU636
 1589 004a 4367     		str	r3, [r0, #116]
 597:Core/Src/main.c ****   {
 1590              		.loc 1 597 3 is_stmt 1 view .LVU637
 597:Core/Src/main.c ****   {
 1591              		.loc 1 597 7 is_stmt 0 view .LVU638
 1592 004c FFF7FEFF 		bl	HAL_SAI_Init
 1593              	.LVL42:
 597:Core/Src/main.c ****   {
 1594              		.loc 1 597 6 view .LVU639
 1595 0050 0028     		cmp	r0, #0
 1596 0052 26D1     		bne	.L69
 601:Core/Src/main.c ****   hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 1597              		.loc 1 601 3 is_stmt 1 view .LVU640
 601:Core/Src/main.c ****   hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 1598              		.loc 1 601 25 is_stmt 0 view .LVU641
 1599 0054 1848     		ldr	r0, .L71+12
 1600 0056 194B     		ldr	r3, .L71+16
 1601 0058 0360     		str	r3, [r0]
 602:Core/Src/main.c ****   hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 1602              		.loc 1 602 3 is_stmt 1 view .LVU642
 602:Core/Src/main.c ****   hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 1603              		.loc 1 602 30 is_stmt 0 view .LVU643
 1604 005a 0023     		movs	r3, #0
 1605 005c 4364     		str	r3, [r0, #68]
 603:Core/Src/main.c ****   hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 1606              		.loc 1 603 3 is_stmt 1 view .LVU644
 603:Core/Src/main.c ****   hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 1607              		.loc 1 603 31 is_stmt 0 view .LVU645
 1608 005e 0322     		movs	r2, #3
 1609 0060 4260     		str	r2, [r0, #4]
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 59


 604:Core/Src/main.c ****   hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 1610              		.loc 1 604 3 is_stmt 1 view .LVU646
 604:Core/Src/main.c ****   hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 1611              		.loc 1 604 30 is_stmt 0 view .LVU647
 1612 0062 4022     		movs	r2, #64
 1613 0064 8264     		str	r2, [r0, #72]
 605:Core/Src/main.c ****   hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 1614              		.loc 1 605 3 is_stmt 1 view .LVU648
 605:Core/Src/main.c ****   hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 1615              		.loc 1 605 30 is_stmt 0 view .LVU649
 1616 0066 C364     		str	r3, [r0, #76]
 606:Core/Src/main.c ****   hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 1617              		.loc 1 606 3 is_stmt 1 view .LVU650
 606:Core/Src/main.c ****   hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 1618              		.loc 1 606 35 is_stmt 0 view .LVU651
 1619 0068 0365     		str	r3, [r0, #80]
 607:Core/Src/main.c ****   hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 1620              		.loc 1 607 3 is_stmt 1 view .LVU652
 607:Core/Src/main.c ****   hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 1621              		.loc 1 607 29 is_stmt 0 view .LVU653
 1622 006a 0122     		movs	r2, #1
 1623 006c 8260     		str	r2, [r0, #8]
 608:Core/Src/main.c ****   hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 1624              		.loc 1 608 3 is_stmt 1 view .LVU654
 608:Core/Src/main.c ****   hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 1625              		.loc 1 608 33 is_stmt 0 view .LVU655
 1626 006e 4361     		str	r3, [r0, #20]
 609:Core/Src/main.c ****   hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 1627              		.loc 1 609 3 is_stmt 1 view .LVU656
 609:Core/Src/main.c ****   hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 1628              		.loc 1 609 35 is_stmt 0 view .LVU657
 1629 0070 C361     		str	r3, [r0, #28]
 610:Core/Src/main.c ****   hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 1630              		.loc 1 610 3 is_stmt 1 view .LVU658
 610:Core/Src/main.c ****   hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 1631              		.loc 1 610 32 is_stmt 0 view .LVU659
 1632 0072 C360     		str	r3, [r0, #12]
 611:Core/Src/main.c ****   hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 1633              		.loc 1 611 3 is_stmt 1 view .LVU660
 611:Core/Src/main.c ****   hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 1634              		.loc 1 611 36 is_stmt 0 view .LVU661
 1635 0074 C362     		str	r3, [r0, #44]
 612:Core/Src/main.c ****   hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 1636              		.loc 1 612 3 is_stmt 1 view .LVU662
 612:Core/Src/main.c ****   hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 1637              		.loc 1 612 36 is_stmt 0 view .LVU663
 1638 0076 0363     		str	r3, [r0, #48]
 613:Core/Src/main.c ****   hsai_BlockB1.Init.PdmInit.Activation = DISABLE;
 1639              		.loc 1 613 3 is_stmt 1 view .LVU664
 613:Core/Src/main.c ****   hsai_BlockB1.Init.PdmInit.Activation = DISABLE;
 1640              		.loc 1 613 30 is_stmt 0 view .LVU665
 1641 0078 4363     		str	r3, [r0, #52]
 614:Core/Src/main.c ****   hsai_BlockB1.Init.PdmInit.MicPairsNbr = 1;
 1642              		.loc 1 614 3 is_stmt 1 view .LVU666
 614:Core/Src/main.c ****   hsai_BlockB1.Init.PdmInit.MicPairsNbr = 1;
 1643              		.loc 1 614 40 is_stmt 0 view .LVU667
 1644 007a 80F83830 		strb	r3, [r0, #56]
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 60


 615:Core/Src/main.c ****   hsai_BlockB1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 1645              		.loc 1 615 3 is_stmt 1 view .LVU668
 615:Core/Src/main.c ****   hsai_BlockB1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 1646              		.loc 1 615 41 is_stmt 0 view .LVU669
 1647 007e C263     		str	r2, [r0, #60]
 616:Core/Src/main.c ****   hsai_BlockB1.FrameInit.FrameLength = 8;
 1648              		.loc 1 616 3 is_stmt 1 view .LVU670
 616:Core/Src/main.c ****   hsai_BlockB1.FrameInit.FrameLength = 8;
 1649              		.loc 1 616 41 is_stmt 0 view .LVU671
 1650 0080 4FF48071 		mov	r1, #256
 1651 0084 0164     		str	r1, [r0, #64]
 617:Core/Src/main.c ****   hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 1652              		.loc 1 617 3 is_stmt 1 view .LVU672
 617:Core/Src/main.c ****   hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 1653              		.loc 1 617 38 is_stmt 0 view .LVU673
 1654 0086 0821     		movs	r1, #8
 1655 0088 4165     		str	r1, [r0, #84]
 618:Core/Src/main.c ****   hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 1656              		.loc 1 618 3 is_stmt 1 view .LVU674
 618:Core/Src/main.c ****   hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 1657              		.loc 1 618 44 is_stmt 0 view .LVU675
 1658 008a 8265     		str	r2, [r0, #88]
 619:Core/Src/main.c ****   hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 1659              		.loc 1 619 3 is_stmt 1 view .LVU676
 619:Core/Src/main.c ****   hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 1660              		.loc 1 619 39 is_stmt 0 view .LVU677
 1661 008c C365     		str	r3, [r0, #92]
 620:Core/Src/main.c ****   hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 1662              		.loc 1 620 3 is_stmt 1 view .LVU678
 620:Core/Src/main.c ****   hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 1663              		.loc 1 620 37 is_stmt 0 view .LVU679
 1664 008e 0366     		str	r3, [r0, #96]
 621:Core/Src/main.c ****   hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 1665              		.loc 1 621 3 is_stmt 1 view .LVU680
 621:Core/Src/main.c ****   hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 1666              		.loc 1 621 35 is_stmt 0 view .LVU681
 1667 0090 4366     		str	r3, [r0, #100]
 622:Core/Src/main.c ****   hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 1668              		.loc 1 622 3 is_stmt 1 view .LVU682
 622:Core/Src/main.c ****   hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 1669              		.loc 1 622 40 is_stmt 0 view .LVU683
 1670 0092 8366     		str	r3, [r0, #104]
 623:Core/Src/main.c ****   hsai_BlockB1.SlotInit.SlotNumber = 1;
 1671              		.loc 1 623 3 is_stmt 1 view .LVU684
 623:Core/Src/main.c ****   hsai_BlockB1.SlotInit.SlotNumber = 1;
 1672              		.loc 1 623 34 is_stmt 0 view .LVU685
 1673 0094 C366     		str	r3, [r0, #108]
 624:Core/Src/main.c ****   hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 1674              		.loc 1 624 3 is_stmt 1 view .LVU686
 624:Core/Src/main.c ****   hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 1675              		.loc 1 624 36 is_stmt 0 view .LVU687
 1676 0096 0267     		str	r2, [r0, #112]
 625:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 1677              		.loc 1 625 3 is_stmt 1 view .LVU688
 625:Core/Src/main.c ****   if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 1678              		.loc 1 625 36 is_stmt 0 view .LVU689
 1679 0098 4367     		str	r3, [r0, #116]
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 61


 626:Core/Src/main.c ****   {
 1680              		.loc 1 626 3 is_stmt 1 view .LVU690
 626:Core/Src/main.c ****   {
 1681              		.loc 1 626 7 is_stmt 0 view .LVU691
 1682 009a FFF7FEFF 		bl	HAL_SAI_Init
 1683              	.LVL43:
 626:Core/Src/main.c ****   {
 1684              		.loc 1 626 6 view .LVU692
 1685 009e 10B9     		cbnz	r0, .L70
 634:Core/Src/main.c **** 
 1686              		.loc 1 634 1 view .LVU693
 1687 00a0 08BD     		pop	{r3, pc}
 1688              	.L69:
 599:Core/Src/main.c ****   }
 1689              		.loc 1 599 5 is_stmt 1 view .LVU694
 1690 00a2 FFF7FEFF 		bl	Error_Handler
 1691              	.LVL44:
 1692              	.L70:
 628:Core/Src/main.c ****   }
 1693              		.loc 1 628 5 view .LVU695
 1694 00a6 FFF7FEFF 		bl	Error_Handler
 1695              	.LVL45:
 1696              	.L72:
 1697 00aa 00BF     		.align	2
 1698              	.L71:
 1699 00ac 00000000 		.word	.LANCHOR13
 1700 00b0 04580140 		.word	1073829892
 1701 00b4 00EE0200 		.word	192000
 1702 00b8 00000000 		.word	.LANCHOR14
 1703 00bc 24580140 		.word	1073829924
 1704              		.cfi_endproc
 1705              	.LFE339:
 1707              		.section	.text.MX_SDMMC1_SD_Init,"ax",%progbits
 1708              		.align	1
 1709              		.syntax unified
 1710              		.thumb
 1711              		.thumb_func
 1713              	MX_SDMMC1_SD_Init:
 1714              	.LFB340:
 642:Core/Src/main.c **** 
 1715              		.loc 1 642 1 view -0
 1716              		.cfi_startproc
 1717              		@ args = 0, pretend = 0, frame = 0
 1718              		@ frame_needed = 0, uses_anonymous_args = 0
 1719 0000 08B5     		push	{r3, lr}
 1720              	.LCFI20:
 1721              		.cfi_def_cfa_offset 8
 1722              		.cfi_offset 3, -8
 1723              		.cfi_offset 14, -4
 651:Core/Src/main.c ****   hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 1724              		.loc 1 651 3 view .LVU697
 651:Core/Src/main.c ****   hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 1725              		.loc 1 651 17 is_stmt 0 view .LVU698
 1726 0002 0848     		ldr	r0, .L77
 1727 0004 084B     		ldr	r3, .L77+4
 1728 0006 0360     		str	r3, [r0]
 652:Core/Src/main.c ****   hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 62


 1729              		.loc 1 652 3 is_stmt 1 view .LVU699
 652:Core/Src/main.c ****   hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 1730              		.loc 1 652 23 is_stmt 0 view .LVU700
 1731 0008 0023     		movs	r3, #0
 1732 000a 4360     		str	r3, [r0, #4]
 653:Core/Src/main.c ****   hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 1733              		.loc 1 653 3 is_stmt 1 view .LVU701
 653:Core/Src/main.c ****   hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 1734              		.loc 1 653 28 is_stmt 0 view .LVU702
 1735 000c 8360     		str	r3, [r0, #8]
 654:Core/Src/main.c ****   hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 1736              		.loc 1 654 3 is_stmt 1 view .LVU703
 654:Core/Src/main.c ****   hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 1737              		.loc 1 654 21 is_stmt 0 view .LVU704
 1738 000e 4FF48042 		mov	r2, #16384
 1739 0012 C260     		str	r2, [r0, #12]
 655:Core/Src/main.c ****   hsd1.Init.ClockDiv = 0;
 1740              		.loc 1 655 3 is_stmt 1 view .LVU705
 655:Core/Src/main.c ****   hsd1.Init.ClockDiv = 0;
 1741              		.loc 1 655 33 is_stmt 0 view .LVU706
 1742 0014 0361     		str	r3, [r0, #16]
 656:Core/Src/main.c ****   if (HAL_SD_Init(&hsd1) != HAL_OK)
 1743              		.loc 1 656 3 is_stmt 1 view .LVU707
 656:Core/Src/main.c ****   if (HAL_SD_Init(&hsd1) != HAL_OK)
 1744              		.loc 1 656 22 is_stmt 0 view .LVU708
 1745 0016 4361     		str	r3, [r0, #20]
 657:Core/Src/main.c ****   {
 1746              		.loc 1 657 3 is_stmt 1 view .LVU709
 657:Core/Src/main.c ****   {
 1747              		.loc 1 657 7 is_stmt 0 view .LVU710
 1748 0018 FFF7FEFF 		bl	HAL_SD_Init
 1749              	.LVL46:
 657:Core/Src/main.c ****   {
 1750              		.loc 1 657 6 view .LVU711
 1751 001c 00B9     		cbnz	r0, .L76
 665:Core/Src/main.c **** 
 1752              		.loc 1 665 1 view .LVU712
 1753 001e 08BD     		pop	{r3, pc}
 1754              	.L76:
 659:Core/Src/main.c ****   }
 1755              		.loc 1 659 5 is_stmt 1 view .LVU713
 1756 0020 FFF7FEFF 		bl	Error_Handler
 1757              	.LVL47:
 1758              	.L78:
 1759              		.align	2
 1760              	.L77:
 1761 0024 00000000 		.word	.LANCHOR15
 1762 0028 00700052 		.word	1375760384
 1763              		.cfi_endproc
 1764              	.LFE340:
 1766              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1767              		.align	1
 1768              		.syntax unified
 1769              		.thumb
 1770              		.thumb_func
 1772              	MX_USART1_UART_Init:
 1773              	.LFB341:
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 63


 673:Core/Src/main.c **** 
 1774              		.loc 1 673 1 view -0
 1775              		.cfi_startproc
 1776              		@ args = 0, pretend = 0, frame = 0
 1777              		@ frame_needed = 0, uses_anonymous_args = 0
 1778 0000 08B5     		push	{r3, lr}
 1779              	.LCFI21:
 1780              		.cfi_def_cfa_offset 8
 1781              		.cfi_offset 3, -8
 1782              		.cfi_offset 14, -4
 682:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1783              		.loc 1 682 3 view .LVU715
 682:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1784              		.loc 1 682 19 is_stmt 0 view .LVU716
 1785 0002 1548     		ldr	r0, .L89
 1786 0004 154B     		ldr	r3, .L89+4
 1787 0006 0360     		str	r3, [r0]
 683:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1788              		.loc 1 683 3 is_stmt 1 view .LVU717
 683:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1789              		.loc 1 683 24 is_stmt 0 view .LVU718
 1790 0008 4FF4E133 		mov	r3, #115200
 1791 000c 4360     		str	r3, [r0, #4]
 684:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1792              		.loc 1 684 3 is_stmt 1 view .LVU719
 684:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1793              		.loc 1 684 26 is_stmt 0 view .LVU720
 1794 000e 0023     		movs	r3, #0
 1795 0010 8360     		str	r3, [r0, #8]
 685:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1796              		.loc 1 685 3 is_stmt 1 view .LVU721
 685:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1797              		.loc 1 685 24 is_stmt 0 view .LVU722
 1798 0012 C360     		str	r3, [r0, #12]
 686:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1799              		.loc 1 686 3 is_stmt 1 view .LVU723
 686:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1800              		.loc 1 686 22 is_stmt 0 view .LVU724
 1801 0014 0361     		str	r3, [r0, #16]
 687:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1802              		.loc 1 687 3 is_stmt 1 view .LVU725
 687:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1803              		.loc 1 687 20 is_stmt 0 view .LVU726
 1804 0016 0C22     		movs	r2, #12
 1805 0018 4261     		str	r2, [r0, #20]
 688:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1806              		.loc 1 688 3 is_stmt 1 view .LVU727
 688:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1807              		.loc 1 688 25 is_stmt 0 view .LVU728
 1808 001a 8361     		str	r3, [r0, #24]
 689:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1809              		.loc 1 689 3 is_stmt 1 view .LVU729
 689:Core/Src/main.c ****   huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1810              		.loc 1 689 28 is_stmt 0 view .LVU730
 1811 001c C361     		str	r3, [r0, #28]
 690:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1812              		.loc 1 690 3 is_stmt 1 view .LVU731
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 64


 690:Core/Src/main.c ****   huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1813              		.loc 1 690 30 is_stmt 0 view .LVU732
 1814 001e 0362     		str	r3, [r0, #32]
 691:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1815              		.loc 1 691 3 is_stmt 1 view .LVU733
 691:Core/Src/main.c ****   huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1816              		.loc 1 691 30 is_stmt 0 view .LVU734
 1817 0020 4362     		str	r3, [r0, #36]
 692:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1818              		.loc 1 692 3 is_stmt 1 view .LVU735
 692:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1819              		.loc 1 692 38 is_stmt 0 view .LVU736
 1820 0022 8362     		str	r3, [r0, #40]
 693:Core/Src/main.c ****   {
 1821              		.loc 1 693 3 is_stmt 1 view .LVU737
 693:Core/Src/main.c ****   {
 1822              		.loc 1 693 7 is_stmt 0 view .LVU738
 1823 0024 FFF7FEFF 		bl	HAL_UART_Init
 1824              	.LVL48:
 693:Core/Src/main.c ****   {
 1825              		.loc 1 693 6 view .LVU739
 1826 0028 70B9     		cbnz	r0, .L85
 697:Core/Src/main.c ****   {
 1827              		.loc 1 697 3 is_stmt 1 view .LVU740
 697:Core/Src/main.c ****   {
 1828              		.loc 1 697 7 is_stmt 0 view .LVU741
 1829 002a 0021     		movs	r1, #0
 1830 002c 0A48     		ldr	r0, .L89
 1831 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 1832              	.LVL49:
 697:Core/Src/main.c ****   {
 1833              		.loc 1 697 6 view .LVU742
 1834 0032 58B9     		cbnz	r0, .L86
 701:Core/Src/main.c ****   {
 1835              		.loc 1 701 3 is_stmt 1 view .LVU743
 701:Core/Src/main.c ****   {
 1836              		.loc 1 701 7 is_stmt 0 view .LVU744
 1837 0034 0021     		movs	r1, #0
 1838 0036 0848     		ldr	r0, .L89
 1839 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 1840              	.LVL50:
 701:Core/Src/main.c ****   {
 1841              		.loc 1 701 6 view .LVU745
 1842 003c 40B9     		cbnz	r0, .L87
 705:Core/Src/main.c ****   {
 1843              		.loc 1 705 3 is_stmt 1 view .LVU746
 705:Core/Src/main.c ****   {
 1844              		.loc 1 705 7 is_stmt 0 view .LVU747
 1845 003e 0648     		ldr	r0, .L89
 1846 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 1847              	.LVL51:
 705:Core/Src/main.c ****   {
 1848              		.loc 1 705 6 view .LVU748
 1849 0044 30B9     		cbnz	r0, .L88
 713:Core/Src/main.c **** 
 1850              		.loc 1 713 1 view .LVU749
 1851 0046 08BD     		pop	{r3, pc}
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 65


 1852              	.L85:
 695:Core/Src/main.c ****   }
 1853              		.loc 1 695 5 is_stmt 1 view .LVU750
 1854 0048 FFF7FEFF 		bl	Error_Handler
 1855              	.LVL52:
 1856              	.L86:
 699:Core/Src/main.c ****   }
 1857              		.loc 1 699 5 view .LVU751
 1858 004c FFF7FEFF 		bl	Error_Handler
 1859              	.LVL53:
 1860              	.L87:
 703:Core/Src/main.c ****   }
 1861              		.loc 1 703 5 view .LVU752
 1862 0050 FFF7FEFF 		bl	Error_Handler
 1863              	.LVL54:
 1864              	.L88:
 707:Core/Src/main.c ****   }
 1865              		.loc 1 707 5 view .LVU753
 1866 0054 FFF7FEFF 		bl	Error_Handler
 1867              	.LVL55:
 1868              	.L90:
 1869              		.align	2
 1870              	.L89:
 1871 0058 00000000 		.word	.LANCHOR16
 1872 005c 00100140 		.word	1073811456
 1873              		.cfi_endproc
 1874              	.LFE341:
 1876              		.section	.text.MX_USB_OTG_FS_PCD_Init,"ax",%progbits
 1877              		.align	1
 1878              		.syntax unified
 1879              		.thumb
 1880              		.thumb_func
 1882              	MX_USB_OTG_FS_PCD_Init:
 1883              	.LFB342:
 721:Core/Src/main.c **** 
 1884              		.loc 1 721 1 view -0
 1885              		.cfi_startproc
 1886              		@ args = 0, pretend = 0, frame = 0
 1887              		@ frame_needed = 0, uses_anonymous_args = 0
 1888 0000 08B5     		push	{r3, lr}
 1889              	.LCFI22:
 1890              		.cfi_def_cfa_offset 8
 1891              		.cfi_offset 3, -8
 1892              		.cfi_offset 14, -4
 730:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 1893              		.loc 1 730 3 view .LVU755
 730:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 1894              		.loc 1 730 28 is_stmt 0 view .LVU756
 1895 0002 0B48     		ldr	r0, .L95
 1896 0004 0B4B     		ldr	r3, .L95+4
 1897 0006 0360     		str	r3, [r0]
 731:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1898              		.loc 1 731 3 is_stmt 1 view .LVU757
 731:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1899              		.loc 1 731 38 is_stmt 0 view .LVU758
 1900 0008 0923     		movs	r3, #9
 1901 000a 4360     		str	r3, [r0, #4]
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 66


 732:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1902              		.loc 1 732 3 is_stmt 1 view .LVU759
 732:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1903              		.loc 1 732 30 is_stmt 0 view .LVU760
 1904 000c 0222     		movs	r2, #2
 1905 000e C260     		str	r2, [r0, #12]
 733:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1906              		.loc 1 733 3 is_stmt 1 view .LVU761
 733:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1907              		.loc 1 733 35 is_stmt 0 view .LVU762
 1908 0010 0023     		movs	r3, #0
 1909 0012 0361     		str	r3, [r0, #16]
 734:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1910              		.loc 1 734 3 is_stmt 1 view .LVU763
 734:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1911              		.loc 1 734 35 is_stmt 0 view .LVU764
 1912 0014 8261     		str	r2, [r0, #24]
 735:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1913              		.loc 1 735 3 is_stmt 1 view .LVU765
 735:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1914              		.loc 1 735 35 is_stmt 0 view .LVU766
 1915 0016 C361     		str	r3, [r0, #28]
 736:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1916              		.loc 1 736 3 is_stmt 1 view .LVU767
 736:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1917              		.loc 1 736 41 is_stmt 0 view .LVU768
 1918 0018 0362     		str	r3, [r0, #32]
 737:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 1919              		.loc 1 737 3 is_stmt 1 view .LVU769
 737:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 1920              		.loc 1 737 35 is_stmt 0 view .LVU770
 1921 001a 4362     		str	r3, [r0, #36]
 738:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1922              		.loc 1 738 3 is_stmt 1 view .LVU771
 738:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1923              		.loc 1 738 48 is_stmt 0 view .LVU772
 1924 001c 8362     		str	r3, [r0, #40]
 739:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1925              		.loc 1 739 3 is_stmt 1 view .LVU773
 739:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1926              		.loc 1 739 44 is_stmt 0 view .LVU774
 1927 001e C362     		str	r3, [r0, #44]
 740:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1928              		.loc 1 740 3 is_stmt 1 view .LVU775
 740:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1929              		.loc 1 740 42 is_stmt 0 view .LVU776
 1930 0020 0363     		str	r3, [r0, #48]
 741:Core/Src/main.c ****   {
 1931              		.loc 1 741 3 is_stmt 1 view .LVU777
 741:Core/Src/main.c ****   {
 1932              		.loc 1 741 7 is_stmt 0 view .LVU778
 1933 0022 FFF7FEFF 		bl	HAL_PCD_Init
 1934              	.LVL56:
 741:Core/Src/main.c ****   {
 1935              		.loc 1 741 6 view .LVU779
 1936 0026 00B9     		cbnz	r0, .L94
 749:Core/Src/main.c **** 
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 67


 1937              		.loc 1 749 1 view .LVU780
 1938 0028 08BD     		pop	{r3, pc}
 1939              	.L94:
 743:Core/Src/main.c ****   }
 1940              		.loc 1 743 5 is_stmt 1 view .LVU781
 1941 002a FFF7FEFF 		bl	Error_Handler
 1942              	.LVL57:
 1943              	.L96:
 1944 002e 00BF     		.align	2
 1945              	.L95:
 1946 0030 00000000 		.word	.LANCHOR17
 1947 0034 00000840 		.word	1074266112
 1948              		.cfi_endproc
 1949              	.LFE342:
 1951              		.section	.text.MX_USB_OTG_HS_PCD_Init,"ax",%progbits
 1952              		.align	1
 1953              		.syntax unified
 1954              		.thumb
 1955              		.thumb_func
 1957              	MX_USB_OTG_HS_PCD_Init:
 1958              	.LFB343:
 757:Core/Src/main.c **** 
 1959              		.loc 1 757 1 view -0
 1960              		.cfi_startproc
 1961              		@ args = 0, pretend = 0, frame = 0
 1962              		@ frame_needed = 0, uses_anonymous_args = 0
 1963 0000 08B5     		push	{r3, lr}
 1964              	.LCFI23:
 1965              		.cfi_def_cfa_offset 8
 1966              		.cfi_offset 3, -8
 1967              		.cfi_offset 14, -4
 766:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 1968              		.loc 1 766 3 view .LVU783
 766:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 1969              		.loc 1 766 28 is_stmt 0 view .LVU784
 1970 0002 0B48     		ldr	r0, .L101
 1971 0004 0B4B     		ldr	r3, .L101+4
 1972 0006 0360     		str	r3, [r0]
 767:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_HIGH;
 1973              		.loc 1 767 3 is_stmt 1 view .LVU785
 767:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_HIGH;
 1974              		.loc 1 767 38 is_stmt 0 view .LVU786
 1975 0008 0923     		movs	r3, #9
 1976 000a 4360     		str	r3, [r0, #4]
 768:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 1977              		.loc 1 768 3 is_stmt 1 view .LVU787
 768:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 1978              		.loc 1 768 30 is_stmt 0 view .LVU788
 1979 000c 0023     		movs	r3, #0
 1980 000e C360     		str	r3, [r0, #12]
 769:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_ULPI_PHY;
 1981              		.loc 1 769 3 is_stmt 1 view .LVU789
 769:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_ULPI_PHY;
 1982              		.loc 1 769 35 is_stmt 0 view .LVU790
 1983 0010 0361     		str	r3, [r0, #16]
 770:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 1984              		.loc 1 770 3 is_stmt 1 view .LVU791
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 68


 770:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 1985              		.loc 1 770 35 is_stmt 0 view .LVU792
 1986 0012 0122     		movs	r2, #1
 1987 0014 8261     		str	r2, [r0, #24]
 771:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 1988              		.loc 1 771 3 is_stmt 1 view .LVU793
 771:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 1989              		.loc 1 771 35 is_stmt 0 view .LVU794
 1990 0016 C361     		str	r3, [r0, #28]
 772:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 1991              		.loc 1 772 3 is_stmt 1 view .LVU795
 772:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 1992              		.loc 1 772 41 is_stmt 0 view .LVU796
 1993 0018 0362     		str	r3, [r0, #32]
 773:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 1994              		.loc 1 773 3 is_stmt 1 view .LVU797
 773:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 1995              		.loc 1 773 35 is_stmt 0 view .LVU798
 1996 001a 4362     		str	r3, [r0, #36]
 774:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 1997              		.loc 1 774 3 is_stmt 1 view .LVU799
 774:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 1998              		.loc 1 774 44 is_stmt 0 view .LVU800
 1999 001c C362     		str	r3, [r0, #44]
 775:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 2000              		.loc 1 775 3 is_stmt 1 view .LVU801
 775:Core/Src/main.c ****   hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 2001              		.loc 1 775 42 is_stmt 0 view .LVU802
 2002 001e 0363     		str	r3, [r0, #48]
 776:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 2003              		.loc 1 776 3 is_stmt 1 view .LVU803
 776:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 2004              		.loc 1 776 42 is_stmt 0 view .LVU804
 2005 0020 4363     		str	r3, [r0, #52]
 777:Core/Src/main.c ****   {
 2006              		.loc 1 777 3 is_stmt 1 view .LVU805
 777:Core/Src/main.c ****   {
 2007              		.loc 1 777 7 is_stmt 0 view .LVU806
 2008 0022 FFF7FEFF 		bl	HAL_PCD_Init
 2009              	.LVL58:
 777:Core/Src/main.c ****   {
 2010              		.loc 1 777 6 view .LVU807
 2011 0026 00B9     		cbnz	r0, .L100
 785:Core/Src/main.c **** 
 2012              		.loc 1 785 1 view .LVU808
 2013 0028 08BD     		pop	{r3, pc}
 2014              	.L100:
 779:Core/Src/main.c ****   }
 2015              		.loc 1 779 5 is_stmt 1 view .LVU809
 2016 002a FFF7FEFF 		bl	Error_Handler
 2017              	.LVL59:
 2018              	.L102:
 2019 002e 00BF     		.align	2
 2020              	.L101:
 2021 0030 00000000 		.word	.LANCHOR18
 2022 0034 00000440 		.word	1074003968
 2023              		.cfi_endproc
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 69


 2024              	.LFE343:
 2026              		.section	.text.SystemClock_Config,"ax",%progbits
 2027              		.align	1
 2028              		.global	SystemClock_Config
 2029              		.syntax unified
 2030              		.thumb
 2031              		.thumb_func
 2033              	SystemClock_Config:
 2034              	.LFB332:
 176:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 2035              		.loc 1 176 1 view -0
 2036              		.cfi_startproc
 2037              		@ args = 0, pretend = 0, frame = 112
 2038              		@ frame_needed = 0, uses_anonymous_args = 0
 2039 0000 00B5     		push	{lr}
 2040              	.LCFI24:
 2041              		.cfi_def_cfa_offset 4
 2042              		.cfi_offset 14, -4
 2043 0002 9DB0     		sub	sp, sp, #116
 2044              	.LCFI25:
 2045              		.cfi_def_cfa_offset 120
 177:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2046              		.loc 1 177 3 view .LVU811
 177:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 2047              		.loc 1 177 22 is_stmt 0 view .LVU812
 2048 0004 4C22     		movs	r2, #76
 2049 0006 0021     		movs	r1, #0
 2050 0008 09A8     		add	r0, sp, #36
 2051 000a FFF7FEFF 		bl	memset
 2052              	.LVL60:
 178:Core/Src/main.c **** 
 2053              		.loc 1 178 3 is_stmt 1 view .LVU813
 178:Core/Src/main.c **** 
 2054              		.loc 1 178 22 is_stmt 0 view .LVU814
 2055 000e 2022     		movs	r2, #32
 2056 0010 0021     		movs	r1, #0
 2057 0012 01A8     		add	r0, sp, #4
 2058 0014 FFF7FEFF 		bl	memset
 2059              	.LVL61:
 182:Core/Src/main.c **** 
 2060              		.loc 1 182 3 is_stmt 1 view .LVU815
 2061 0018 0220     		movs	r0, #2
 2062 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 2063              	.LVL62:
 186:Core/Src/main.c **** 
 2064              		.loc 1 186 3 view .LVU816
 2065              	.LBB17:
 186:Core/Src/main.c **** 
 2066              		.loc 1 186 3 view .LVU817
 2067 001e 0023     		movs	r3, #0
 2068 0020 0093     		str	r3, [sp]
 186:Core/Src/main.c **** 
 2069              		.loc 1 186 3 view .LVU818
 186:Core/Src/main.c **** 
 2070              		.loc 1 186 3 view .LVU819
 2071 0022 2C4B     		ldr	r3, .L110
 2072 0024 DA6A     		ldr	r2, [r3, #44]
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 70


 2073 0026 22F00102 		bic	r2, r2, #1
 2074 002a DA62     		str	r2, [r3, #44]
 186:Core/Src/main.c **** 
 2075              		.loc 1 186 3 view .LVU820
 2076 002c DB6A     		ldr	r3, [r3, #44]
 2077 002e 03F00103 		and	r3, r3, #1
 2078 0032 0093     		str	r3, [sp]
 186:Core/Src/main.c **** 
 2079              		.loc 1 186 3 view .LVU821
 2080 0034 284B     		ldr	r3, .L110+4
 2081 0036 9A69     		ldr	r2, [r3, #24]
 2082 0038 42F44042 		orr	r2, r2, #49152
 2083 003c 9A61     		str	r2, [r3, #24]
 186:Core/Src/main.c **** 
 2084              		.loc 1 186 3 view .LVU822
 2085 003e 9B69     		ldr	r3, [r3, #24]
 2086 0040 03F44043 		and	r3, r3, #49152
 2087 0044 0093     		str	r3, [sp]
 186:Core/Src/main.c **** 
 2088              		.loc 1 186 3 view .LVU823
 2089 0046 009B     		ldr	r3, [sp]
 2090              	.LBE17:
 186:Core/Src/main.c **** 
 2091              		.loc 1 186 3 view .LVU824
 188:Core/Src/main.c **** 
 2092              		.loc 1 188 3 view .LVU825
 2093              	.L104:
 188:Core/Src/main.c **** 
 2094              		.loc 1 188 48 discriminator 1 view .LVU826
 188:Core/Src/main.c **** 
 2095              		.loc 1 188 8 discriminator 1 view .LVU827
 188:Core/Src/main.c **** 
 2096              		.loc 1 188 10 is_stmt 0 discriminator 1 view .LVU828
 2097 0048 234B     		ldr	r3, .L110+4
 2098 004a 9B69     		ldr	r3, [r3, #24]
 188:Core/Src/main.c **** 
 2099              		.loc 1 188 8 discriminator 1 view .LVU829
 2100 004c 13F4005F 		tst	r3, #8192
 2101 0050 FAD0     		beq	.L104
 192:Core/Src/main.c **** 
 2102              		.loc 1 192 3 is_stmt 1 view .LVU830
 2103 0052 224A     		ldr	r2, .L110+8
 2104 0054 936A     		ldr	r3, [r2, #40]
 2105 0056 23F00303 		bic	r3, r3, #3
 2106 005a 9362     		str	r3, [r2, #40]
 197:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 2107              		.loc 1 197 3 view .LVU831
 197:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 2108              		.loc 1 197 36 is_stmt 0 view .LVU832
 2109 005c 2223     		movs	r3, #34
 2110 005e 0993     		str	r3, [sp, #36]
 198:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 2111              		.loc 1 198 3 is_stmt 1 view .LVU833
 198:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 2112              		.loc 1 198 30 is_stmt 0 view .LVU834
 2113 0060 0122     		movs	r2, #1
 2114 0062 0C92     		str	r2, [sp, #48]
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 71


 199:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 2115              		.loc 1 199 3 is_stmt 1 view .LVU835
 199:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 2116              		.loc 1 199 41 is_stmt 0 view .LVU836
 2117 0064 4023     		movs	r3, #64
 2118 0066 0D93     		str	r3, [sp, #52]
 200:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2119              		.loc 1 200 3 is_stmt 1 view .LVU837
 200:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 2120              		.loc 1 200 32 is_stmt 0 view .LVU838
 2121 0068 0F92     		str	r2, [sp, #60]
 201:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 2122              		.loc 1 201 3 is_stmt 1 view .LVU839
 201:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 2123              		.loc 1 201 34 is_stmt 0 view .LVU840
 2124 006a 0223     		movs	r3, #2
 2125 006c 1293     		str	r3, [sp, #72]
 202:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 2126              		.loc 1 202 3 is_stmt 1 view .LVU841
 202:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 2127              		.loc 1 202 35 is_stmt 0 view .LVU842
 2128 006e 0021     		movs	r1, #0
 2129 0070 1391     		str	r1, [sp, #76]
 203:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 9;
 2130              		.loc 1 203 3 is_stmt 1 view .LVU843
 203:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 9;
 2131              		.loc 1 203 30 is_stmt 0 view .LVU844
 2132 0072 0421     		movs	r1, #4
 2133 0074 1491     		str	r1, [sp, #80]
 204:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 2134              		.loc 1 204 3 is_stmt 1 view .LVU845
 204:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 2135              		.loc 1 204 30 is_stmt 0 view .LVU846
 2136 0076 0921     		movs	r1, #9
 2137 0078 1591     		str	r1, [sp, #84]
 205:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 1;
 2138              		.loc 1 205 3 is_stmt 1 view .LVU847
 205:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 1;
 2139              		.loc 1 205 30 is_stmt 0 view .LVU848
 2140 007a 1693     		str	r3, [sp, #88]
 206:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 2141              		.loc 1 206 3 is_stmt 1 view .LVU849
 206:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 2142              		.loc 1 206 30 is_stmt 0 view .LVU850
 2143 007c 1792     		str	r2, [sp, #92]
 207:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 2144              		.loc 1 207 3 is_stmt 1 view .LVU851
 207:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 2145              		.loc 1 207 30 is_stmt 0 view .LVU852
 2146 007e 1893     		str	r3, [sp, #96]
 208:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 2147              		.loc 1 208 3 is_stmt 1 view .LVU853
 208:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 2148              		.loc 1 208 32 is_stmt 0 view .LVU854
 2149 0080 0C22     		movs	r2, #12
 2150 0082 1992     		str	r2, [sp, #100]
 209:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 3072;
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 72


 2151              		.loc 1 209 3 is_stmt 1 view .LVU855
 209:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 2152              		.loc 1 209 35 is_stmt 0 view .LVU856
 2153 0084 1A93     		str	r3, [sp, #104]
 210:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2154              		.loc 1 210 3 is_stmt 1 view .LVU857
 210:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2155              		.loc 1 210 34 is_stmt 0 view .LVU858
 2156 0086 4FF44063 		mov	r3, #3072
 2157 008a 1B93     		str	r3, [sp, #108]
 211:Core/Src/main.c ****   {
 2158              		.loc 1 211 3 is_stmt 1 view .LVU859
 211:Core/Src/main.c ****   {
 2159              		.loc 1 211 7 is_stmt 0 view .LVU860
 2160 008c 09A8     		add	r0, sp, #36
 2161 008e FFF7FEFF 		bl	HAL_RCC_OscConfig
 2162              	.LVL63:
 211:Core/Src/main.c ****   {
 2163              		.loc 1 211 6 view .LVU861
 2164 0092 D0B9     		cbnz	r0, .L108
 218:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 2165              		.loc 1 218 3 is_stmt 1 view .LVU862
 218:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 2166              		.loc 1 218 31 is_stmt 0 view .LVU863
 2167 0094 3F23     		movs	r3, #63
 2168 0096 0193     		str	r3, [sp, #4]
 221:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 2169              		.loc 1 221 3 is_stmt 1 view .LVU864
 221:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 2170              		.loc 1 221 34 is_stmt 0 view .LVU865
 2171 0098 0323     		movs	r3, #3
 2172 009a 0293     		str	r3, [sp, #8]
 222:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 2173              		.loc 1 222 3 is_stmt 1 view .LVU866
 222:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 2174              		.loc 1 222 35 is_stmt 0 view .LVU867
 2175 009c 0023     		movs	r3, #0
 2176 009e 0393     		str	r3, [sp, #12]
 223:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 2177              		.loc 1 223 3 is_stmt 1 view .LVU868
 223:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 2178              		.loc 1 223 35 is_stmt 0 view .LVU869
 2179 00a0 0493     		str	r3, [sp, #16]
 224:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 2180              		.loc 1 224 3 is_stmt 1 view .LVU870
 224:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 2181              		.loc 1 224 36 is_stmt 0 view .LVU871
 2182 00a2 0593     		str	r3, [sp, #20]
 225:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV4;
 2183              		.loc 1 225 3 is_stmt 1 view .LVU872
 225:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV4;
 2184              		.loc 1 225 36 is_stmt 0 view .LVU873
 2185 00a4 0693     		str	r3, [sp, #24]
 226:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 2186              		.loc 1 226 3 is_stmt 1 view .LVU874
 226:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 2187              		.loc 1 226 36 is_stmt 0 view .LVU875
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 73


 2188 00a6 4FF4A062 		mov	r2, #1280
 2189 00aa 0792     		str	r2, [sp, #28]
 227:Core/Src/main.c **** 
 2190              		.loc 1 227 3 is_stmt 1 view .LVU876
 227:Core/Src/main.c **** 
 2191              		.loc 1 227 36 is_stmt 0 view .LVU877
 2192 00ac 0893     		str	r3, [sp, #32]
 229:Core/Src/main.c ****   {
 2193              		.loc 1 229 3 is_stmt 1 view .LVU878
 229:Core/Src/main.c ****   {
 2194              		.loc 1 229 7 is_stmt 0 view .LVU879
 2195 00ae 0121     		movs	r1, #1
 2196 00b0 01A8     		add	r0, sp, #4
 2197 00b2 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 2198              	.LVL64:
 229:Core/Src/main.c ****   {
 2199              		.loc 1 229 6 view .LVU880
 2200 00b6 50B9     		cbnz	r0, .L109
 233:Core/Src/main.c **** }
 2201              		.loc 1 233 3 is_stmt 1 view .LVU881
 2202 00b8 4FF48022 		mov	r2, #262144
 2203 00bc 0021     		movs	r1, #0
 2204 00be 0846     		mov	r0, r1
 2205 00c0 FFF7FEFF 		bl	HAL_RCC_MCOConfig
 2206              	.LVL65:
 234:Core/Src/main.c **** 
 2207              		.loc 1 234 1 is_stmt 0 view .LVU882
 2208 00c4 1DB0     		add	sp, sp, #116
 2209              	.LCFI26:
 2210              		.cfi_remember_state
 2211              		.cfi_def_cfa_offset 4
 2212              		@ sp needed
 2213 00c6 5DF804FB 		ldr	pc, [sp], #4
 2214              	.L108:
 2215              	.LCFI27:
 2216              		.cfi_restore_state
 213:Core/Src/main.c ****   }
 2217              		.loc 1 213 5 is_stmt 1 view .LVU883
 2218 00ca FFF7FEFF 		bl	Error_Handler
 2219              	.LVL66:
 2220              	.L109:
 231:Core/Src/main.c ****   }
 2221              		.loc 1 231 5 view .LVU884
 2222 00ce FFF7FEFF 		bl	Error_Handler
 2223              	.LVL67:
 2224              	.L111:
 2225 00d2 00BF     		.align	2
 2226              	.L110:
 2227 00d4 00040058 		.word	1476396032
 2228 00d8 00480258 		.word	1476544512
 2229 00dc 00440258 		.word	1476543488
 2230              		.cfi_endproc
 2231              	.LFE332:
 2233              		.section	.text.main,"ax",%progbits
 2234              		.align	1
 2235              		.global	main
 2236              		.syntax unified
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 74


 2237              		.thumb
 2238              		.thumb_func
 2240              	main:
 2241              	.LFB331:
 121:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 2242              		.loc 1 121 1 view -0
 2243              		.cfi_startproc
 2244              		@ Volatile: function does not return.
 2245              		@ args = 0, pretend = 0, frame = 0
 2246              		@ frame_needed = 0, uses_anonymous_args = 0
 2247 0000 08B5     		push	{r3, lr}
 2248              	.LCFI28:
 2249              		.cfi_def_cfa_offset 8
 2250              		.cfi_offset 3, -8
 2251              		.cfi_offset 14, -4
 129:Core/Src/main.c **** 
 2252              		.loc 1 129 3 view .LVU886
 2253 0002 FFF7FEFF 		bl	HAL_Init
 2254              	.LVL68:
 136:Core/Src/main.c **** 
 2255              		.loc 1 136 3 view .LVU887
 2256 0006 FFF7FEFF 		bl	SystemClock_Config
 2257              	.LVL69:
 143:Core/Src/main.c ****   MX_ADC1_Init();
 2258              		.loc 1 143 3 view .LVU888
 2259 000a FFF7FEFF 		bl	MX_GPIO_Init
 2260              	.LVL70:
 144:Core/Src/main.c ****   MX_DFSDM1_Init();
 2261              		.loc 1 144 3 view .LVU889
 2262 000e FFF7FEFF 		bl	MX_ADC1_Init
 2263              	.LVL71:
 145:Core/Src/main.c ****   MX_ETH_Init();
 2264              		.loc 1 145 3 view .LVU890
 2265 0012 FFF7FEFF 		bl	MX_DFSDM1_Init
 2266              	.LVL72:
 146:Core/Src/main.c ****   MX_FMC_Init();
 2267              		.loc 1 146 3 view .LVU891
 2268 0016 FFF7FEFF 		bl	MX_ETH_Init
 2269              	.LVL73:
 147:Core/Src/main.c ****   MX_I2C1_Init();
 2270              		.loc 1 147 3 view .LVU892
 2271 001a FFF7FEFF 		bl	MX_FMC_Init
 2272              	.LVL74:
 148:Core/Src/main.c ****   MX_LTDC_Init();
 2273              		.loc 1 148 3 view .LVU893
 2274 001e FFF7FEFF 		bl	MX_I2C1_Init
 2275              	.LVL75:
 149:Core/Src/main.c ****   MX_QUADSPI_Init();
 2276              		.loc 1 149 3 view .LVU894
 2277 0022 FFF7FEFF 		bl	MX_LTDC_Init
 2278              	.LVL76:
 150:Core/Src/main.c ****   MX_SAI1_Init();
 2279              		.loc 1 150 3 view .LVU895
 2280 0026 FFF7FEFF 		bl	MX_QUADSPI_Init
 2281              	.LVL77:
 151:Core/Src/main.c ****   MX_SDMMC1_SD_Init();
 2282              		.loc 1 151 3 view .LVU896
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 75


 2283 002a FFF7FEFF 		bl	MX_SAI1_Init
 2284              	.LVL78:
 152:Core/Src/main.c ****   MX_USART1_UART_Init();
 2285              		.loc 1 152 3 view .LVU897
 2286 002e FFF7FEFF 		bl	MX_SDMMC1_SD_Init
 2287              	.LVL79:
 153:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 2288              		.loc 1 153 3 view .LVU898
 2289 0032 FFF7FEFF 		bl	MX_USART1_UART_Init
 2290              	.LVL80:
 154:Core/Src/main.c ****   MX_USB_OTG_HS_PCD_Init();
 2291              		.loc 1 154 3 view .LVU899
 2292 0036 FFF7FEFF 		bl	MX_USB_OTG_FS_PCD_Init
 2293              	.LVL81:
 155:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 2294              		.loc 1 155 3 view .LVU900
 2295 003a FFF7FEFF 		bl	MX_USB_OTG_HS_PCD_Init
 2296              	.LVL82:
 2297              	.L113:
 162:Core/Src/main.c ****   {
 2298              		.loc 1 162 3 discriminator 1 view .LVU901
 167:Core/Src/main.c ****   /* USER CODE END 3 */
 2299              		.loc 1 167 3 discriminator 1 view .LVU902
 162:Core/Src/main.c ****   {
 2300              		.loc 1 162 9 discriminator 1 view .LVU903
 2301 003e FEE7     		b	.L113
 2302              		.cfi_endproc
 2303              	.LFE331:
 2305              		.global	hsdram1
 2306              		.global	hsram2
 2307              		.global	hnor1
 2308              		.global	hpcd_USB_OTG_HS
 2309              		.global	hpcd_USB_OTG_FS
 2310              		.global	huart1
 2311              		.global	hsd1
 2312              		.global	hsai_BlockB1
 2313              		.global	hsai_BlockA1
 2314              		.global	hqspi
 2315              		.global	hltdc
 2316              		.global	hi2c1
 2317              		.global	heth
 2318              		.global	hdfsdm1_channel1
 2319              		.global	hadc1
 2320              		.global	TxConfig
 2321              		.global	DMATxDscrTab
 2322              		.global	DMARxDscrTab
 2323              		.section	.RxDecripSection,"aw"
 2324              		.align	2
 2325              		.set	.LANCHOR5,. + 0
 2328              	DMARxDscrTab:
 2329 0000 00000000 		.space	96
 2329      00000000 
 2329      00000000 
 2329      00000000 
 2329      00000000 
 2330              		.section	.TxDecripSection,"aw"
 2331              		.align	2
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 76


 2332              		.set	.LANCHOR4,. + 0
 2335              	DMATxDscrTab:
 2336 0000 00000000 		.space	96
 2336      00000000 
 2336      00000000 
 2336      00000000 
 2336      00000000 
 2337              		.section	.bss.MACAddr.0,"aw",%nobits
 2338              		.align	2
 2339              		.set	.LANCHOR3,. + 0
 2342              	MACAddr.0:
 2343 0000 00000000 		.space	6
 2343      0000
 2344              		.section	.bss.TxConfig,"aw",%nobits
 2345              		.align	2
 2346              		.set	.LANCHOR6,. + 0
 2349              	TxConfig:
 2350 0000 00000000 		.space	52
 2350      00000000 
 2350      00000000 
 2350      00000000 
 2350      00000000 
 2351              		.section	.bss.hadc1,"aw",%nobits
 2352              		.align	2
 2353              		.set	.LANCHOR0,. + 0
 2356              	hadc1:
 2357 0000 00000000 		.space	100
 2357      00000000 
 2357      00000000 
 2357      00000000 
 2357      00000000 
 2358              		.section	.bss.hdfsdm1_channel1,"aw",%nobits
 2359              		.align	2
 2360              		.set	.LANCHOR1,. + 0
 2363              	hdfsdm1_channel1:
 2364 0000 00000000 		.space	56
 2364      00000000 
 2364      00000000 
 2364      00000000 
 2364      00000000 
 2365              		.section	.bss.heth,"aw",%nobits
 2366              		.align	2
 2367              		.set	.LANCHOR2,. + 0
 2370              	heth:
 2371 0000 00000000 		.space	136
 2371      00000000 
 2371      00000000 
 2371      00000000 
 2371      00000000 
 2372              		.section	.bss.hi2c1,"aw",%nobits
 2373              		.align	2
 2374              		.set	.LANCHOR10,. + 0
 2377              	hi2c1:
 2378 0000 00000000 		.space	76
 2378      00000000 
 2378      00000000 
 2378      00000000 
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 77


 2378      00000000 
 2379              		.section	.bss.hltdc,"aw",%nobits
 2380              		.align	2
 2381              		.set	.LANCHOR11,. + 0
 2384              	hltdc:
 2385 0000 00000000 		.space	168
 2385      00000000 
 2385      00000000 
 2385      00000000 
 2385      00000000 
 2386              		.section	.bss.hnor1,"aw",%nobits
 2387              		.align	2
 2388              		.set	.LANCHOR7,. + 0
 2391              	hnor1:
 2392 0000 00000000 		.space	76
 2392      00000000 
 2392      00000000 
 2392      00000000 
 2392      00000000 
 2393              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 2394              		.align	2
 2395              		.set	.LANCHOR17,. + 0
 2398              	hpcd_USB_OTG_FS:
 2399 0000 00000000 		.space	1032
 2399      00000000 
 2399      00000000 
 2399      00000000 
 2399      00000000 
 2400              		.section	.bss.hpcd_USB_OTG_HS,"aw",%nobits
 2401              		.align	2
 2402              		.set	.LANCHOR18,. + 0
 2405              	hpcd_USB_OTG_HS:
 2406 0000 00000000 		.space	1032
 2406      00000000 
 2406      00000000 
 2406      00000000 
 2406      00000000 
 2407              		.section	.bss.hqspi,"aw",%nobits
 2408              		.align	2
 2409              		.set	.LANCHOR12,. + 0
 2412              	hqspi:
 2413 0000 00000000 		.space	76
 2413      00000000 
 2413      00000000 
 2413      00000000 
 2413      00000000 
 2414              		.section	.bss.hsai_BlockA1,"aw",%nobits
 2415              		.align	2
 2416              		.set	.LANCHOR13,. + 0
 2419              	hsai_BlockA1:
 2420 0000 00000000 		.space	152
 2420      00000000 
 2420      00000000 
 2420      00000000 
 2420      00000000 
 2421              		.section	.bss.hsai_BlockB1,"aw",%nobits
 2422              		.align	2
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 78


 2423              		.set	.LANCHOR14,. + 0
 2426              	hsai_BlockB1:
 2427 0000 00000000 		.space	152
 2427      00000000 
 2427      00000000 
 2427      00000000 
 2427      00000000 
 2428              		.section	.bss.hsd1,"aw",%nobits
 2429              		.align	2
 2430              		.set	.LANCHOR15,. + 0
 2433              	hsd1:
 2434 0000 00000000 		.space	124
 2434      00000000 
 2434      00000000 
 2434      00000000 
 2434      00000000 
 2435              		.section	.bss.hsdram1,"aw",%nobits
 2436              		.align	2
 2437              		.set	.LANCHOR9,. + 0
 2440              	hsdram1:
 2441 0000 00000000 		.space	52
 2441      00000000 
 2441      00000000 
 2441      00000000 
 2441      00000000 
 2442              		.section	.bss.hsram2,"aw",%nobits
 2443              		.align	2
 2444              		.set	.LANCHOR8,. + 0
 2447              	hsram2:
 2448 0000 00000000 		.space	76
 2448      00000000 
 2448      00000000 
 2448      00000000 
 2448      00000000 
 2449              		.section	.bss.huart1,"aw",%nobits
 2450              		.align	2
 2451              		.set	.LANCHOR16,. + 0
 2454              	huart1:
 2455 0000 00000000 		.space	144
 2455      00000000 
 2455      00000000 
 2455      00000000 
 2455      00000000 
 2456              		.text
 2457              	.Letext0:
 2458              		.file 3 "/usr/local/Cellar/arm-gcc-bin@10/10.3-2021.10_1/arm-none-eabi/include/machine/_default_ty
 2459              		.file 4 "/usr/local/Cellar/arm-gcc-bin@10/10.3-2021.10_1/arm-none-eabi/include/sys/_stdint.h"
 2460              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 2461              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 2462              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 2463              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 2464              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 2465              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 2466              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h"
 2467              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dfsdm.h"
 2468              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_eth.h"
 2469              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_adc.h"
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 79


 2470              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_adc_ex.h"
 2471              		.file 16 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_fmc.h"
 2472              		.file 17 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_sram.h"
 2473              		.file 18 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_nor.h"
 2474              		.file 19 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h"
 2475              		.file 20 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_ltdc.h"
 2476              		.file 21 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_qspi.h"
 2477              		.file 22 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_sai.h"
 2478              		.file 23 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_sdmmc.h"
 2479              		.file 24 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_sd.h"
 2480              		.file 25 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_sdram.h"
 2481              		.file 26 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 2482              		.file 27 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_usb.h"
 2483              		.file 28 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pcd.h"
 2484              		.file 29 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
 2485              		.file 30 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h"
 2486              		.file 31 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 2487              		.file 32 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 2488              		.file 33 "<built-in>"
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 80


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:19     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:24     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:362    .text.MX_GPIO_Init:00000000000001cc $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:373    .text.Error_Handler:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:379    .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:411    .text.MX_ADC1_Init:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:416    .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:570    .text.MX_ADC1_Init:0000000000000090 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:578    .text.MX_DFSDM1_Init:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:583    .text.MX_DFSDM1_Init:0000000000000000 MX_DFSDM1_Init
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:654    .text.MX_DFSDM1_Init:0000000000000034 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:660    .text.MX_ETH_Init:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:665    .text.MX_ETH_Init:0000000000000000 MX_ETH_Init
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:754    .text.MX_ETH_Init:0000000000000054 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:764    .text.MX_FMC_Init:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:769    .text.MX_FMC_Init:0000000000000000 MX_FMC_Init
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:1071   .text.MX_FMC_Init:000000000000010c $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:1080   .text.MX_I2C1_Init:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:1085   .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:1169   .text.MX_I2C1_Init:0000000000000050 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:1175   .text.MX_LTDC_Init:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:1180   .text.MX_LTDC_Init:0000000000000000 MX_LTDC_Init
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:1412   .text.MX_LTDC_Init:00000000000000e8 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:1418   .text.MX_QUADSPI_Init:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:1423   .text.MX_QUADSPI_Init:0000000000000000 MX_QUADSPI_Init
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:1479   .text.MX_QUADSPI_Init:000000000000002c $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:1485   .text.MX_SAI1_Init:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:1490   .text.MX_SAI1_Init:0000000000000000 MX_SAI1_Init
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:1699   .text.MX_SAI1_Init:00000000000000ac $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:1708   .text.MX_SDMMC1_SD_Init:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:1713   .text.MX_SDMMC1_SD_Init:0000000000000000 MX_SDMMC1_SD_Init
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:1761   .text.MX_SDMMC1_SD_Init:0000000000000024 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:1767   .text.MX_USART1_UART_Init:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:1772   .text.MX_USART1_UART_Init:0000000000000000 MX_USART1_UART_Init
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:1871   .text.MX_USART1_UART_Init:0000000000000058 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:1877   .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:1882   .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 MX_USB_OTG_FS_PCD_Init
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:1946   .text.MX_USB_OTG_FS_PCD_Init:0000000000000030 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:1952   .text.MX_USB_OTG_HS_PCD_Init:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:1957   .text.MX_USB_OTG_HS_PCD_Init:0000000000000000 MX_USB_OTG_HS_PCD_Init
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2021   .text.MX_USB_OTG_HS_PCD_Init:0000000000000030 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2027   .text.SystemClock_Config:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2033   .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2227   .text.SystemClock_Config:00000000000000d4 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2234   .text.main:0000000000000000 $t
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2240   .text.main:0000000000000000 main
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2440   .bss.hsdram1:0000000000000000 hsdram1
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2447   .bss.hsram2:0000000000000000 hsram2
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2391   .bss.hnor1:0000000000000000 hnor1
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2405   .bss.hpcd_USB_OTG_HS:0000000000000000 hpcd_USB_OTG_HS
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2398   .bss.hpcd_USB_OTG_FS:0000000000000000 hpcd_USB_OTG_FS
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2454   .bss.huart1:0000000000000000 huart1
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2433   .bss.hsd1:0000000000000000 hsd1
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2426   .bss.hsai_BlockB1:0000000000000000 hsai_BlockB1
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2419   .bss.hsai_BlockA1:0000000000000000 hsai_BlockA1
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 81


/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2412   .bss.hqspi:0000000000000000 hqspi
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2384   .bss.hltdc:0000000000000000 hltdc
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2377   .bss.hi2c1:0000000000000000 hi2c1
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2370   .bss.heth:0000000000000000 heth
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2363   .bss.hdfsdm1_channel1:0000000000000000 hdfsdm1_channel1
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2356   .bss.hadc1:0000000000000000 hadc1
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2349   .bss.TxConfig:0000000000000000 TxConfig
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2335   .TxDecripSection:0000000000000000 DMATxDscrTab
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2328   .RxDecripSection:0000000000000000 DMARxDscrTab
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2324   .RxDecripSection:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2331   .TxDecripSection:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2338   .bss.MACAddr.0:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2342   .bss.MACAddr.0:0000000000000000 MACAddr.0
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2345   .bss.TxConfig:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2352   .bss.hadc1:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2359   .bss.hdfsdm1_channel1:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2366   .bss.heth:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2373   .bss.hi2c1:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2380   .bss.hltdc:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2387   .bss.hnor1:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2394   .bss.hpcd_USB_OTG_FS:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2401   .bss.hpcd_USB_OTG_HS:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2408   .bss.hqspi:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2415   .bss.hsai_BlockA1:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2422   .bss.hsai_BlockB1:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2429   .bss.hsd1:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2436   .bss.hsdram1:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2443   .bss.hsram2:0000000000000000 $d
/var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s:2450   .bss.huart1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_ADC_Init
HAL_ADCEx_MultiModeConfigChannel
HAL_ADC_ConfigChannel
HAL_DFSDM_ChannelInit
HAL_ETH_Init
memset
HAL_NOR_Init
HAL_SRAM_Init
HAL_SDRAM_Init
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_LTDC_Init
HAL_LTDC_ConfigLayer
HAL_QSPI_Init
HAL_SAI_Init
HAL_SD_Init
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_PCD_Init
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
ARM GAS  /var/folders/26/q55yrwgs1ql1lprjdslmzz800000gn/T//cc3z7Huc.s 			page 82


HAL_RCC_ClockConfig
HAL_RCC_MCOConfig
HAL_Init
