Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.53 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.53 secs
 
--> Reading design: GasDetectorSensor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "GasDetectorSensor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "GasDetectorSensor"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : GasDetectorSensor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\Module02\GasDetectorSensor.v" into library work
Parsing module <GasDetectorSensor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <GasDetectorSensor>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <GasDetectorSensor>.
    Related source file is "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\Module02\GasDetectorSensor.v".
        s0 = 5'b00000
        s1 = 5'b00001
        s2 = 5'b00010
        s3 = 5'b00011
        s4 = 5'b00100
        s5 = 5'b00101
        s6 = 5'b00110
        s7 = 5'b00111
        s8 = 5'b01000
        s9 = 5'b01001
        s10 = 5'b01010
        s11 = 5'b01011
        s12 = 5'b01100
        s13 = 5'b01101
        s14 = 5'b01110
        s15 = 5'b01111
        s16 = 5'b10000
        s17 = 5'b10001
        s18 = 5'b10010
        s19 = 5'b10011
        s20 = 5'b10100
        s21 = 5'b10101
        s22 = 5'b10110
        s23 = 5'b10111
        s24 = 5'b11000
        s25 = 5'b11001
        s26 = 5'b11010
        s27 = 5'b11011
    Found 5-bit register for signal <pre_state>.
    Found finite state machine <FSM_0> for signal <pre_state>.
    -----------------------------------------------------------------------
    | States             | 27                                             |
    | Transitions        | 54                                             |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | arst (positive)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <GasDetectorSensor> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <pre_state[1:27]> with one-hot encoding.
--------------------------------------
 State | Encoding
--------------------------------------
 00000 | 000000000000000000000000001
 00001 | 000000000000000000000000010
 00010 | 000000000000000000000000100
 00011 | 000000000000000000000001000
 00100 | 000000000000000000000010000
 00101 | 000000000000000000000100000
 00110 | 000000000000000000001000000
 10101 | 000000000000000000010000000
 00111 | 000000000000000000100000000
 01101 | 000000000000000001000000000
 01000 | 000000000000000010000000000
 01001 | 000000000000000100000000000
 01010 | 000000000000001000000000000
 01011 | 000000000000010000000000000
 01100 | 000000000000100000000000000
 01111 | 000000000001000000000000000
 01110 | 000000000010000000000000000
 10000 | 000000000100000000000000000
 10001 | 000000001000000000000000000
 10010 | 000000010000000000000000000
 10011 | 000000100000000000000000000
 10100 | 000001000000000000000000000
 11001 | 000010000000000000000000000
 10110 | 000100000000000000000000000
 10111 | 001000000000000000000000000
 11000 | 010000000000000000000000000
 11010 | 100000000000000000000000000
--------------------------------------

Optimizing unit <GasDetectorSensor> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block GasDetectorSensor, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 27
 Flip-Flops                                            : 27

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : GasDetectorSensor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 29
#      LUT2                        : 18
#      LUT3                        : 4
#      LUT4                        : 2
#      LUT5                        : 3
#      LUT6                        : 2
# FlipFlops/Latches                : 27
#      FDC                         : 26
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 2
#      OBUF                        : 3

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              27  out of   4800     0%  
 Number of Slice LUTs:                   29  out of   2400     1%  
    Number used as Logic:                29  out of   2400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     29
   Number with an unused Flip Flop:       2  out of     29     6%  
   Number with an unused LUT:             0  out of     29     0%  
   Number of fully used LUT-FF pairs:    27  out of     29    93%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    102     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 27    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.384ns (Maximum Frequency: 419.446MHz)
   Minimum input arrival time before clock: 3.112ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.384ns (frequency: 419.445MHz)
  Total number of paths / destination ports: 54 / 27
-------------------------------------------------------------------------
Delay:               2.384ns (Levels of Logic = 2)
  Source:            pre_state_FSM_FFd2 (FF)
  Destination:       pre_state_FSM_FFd26 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: pre_state_FSM_FFd2 to pre_state_FSM_FFd26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.845  pre_state_FSM_FFd2 (pre_state_FSM_FFd2)
     LUT3:I0->O            1   0.205   0.580  pre_state_FSM_FFd26-In_SW0 (N2)
     LUT6:I5->O            1   0.205   0.000  pre_state_FSM_FFd26-In (pre_state_FSM_FFd26-In)
     FDC:D                     0.102          pre_state_FSM_FFd26
    ----------------------------------------
    Total                      2.384ns (0.959ns logic, 1.425ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 54 / 54
-------------------------------------------------------------------------
Offset:              3.112ns (Levels of Logic = 2)
  Source:            din (PAD)
  Destination:       pre_state_FSM_FFd27 (FF)
  Destination Clock: clk rising

  Data Path: din to pre_state_FSM_FFd27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   1.222   1.585  din_IBUF (din_IBUF)
     LUT6:I0->O            1   0.203   0.000  pre_state_FSM_FFd26-In (pre_state_FSM_FFd26-In)
     FDC:D                     0.102          pre_state_FSM_FFd26
    ----------------------------------------
    Total                      3.112ns (1.527ns logic, 1.585ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            pre_state_FSM_FFd1 (FF)
  Destination:       dout<2> (PAD)
  Source Clock:      clk rising

  Data Path: pre_state_FSM_FFd1 to dout<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.650  pre_state_FSM_FFd1 (pre_state_FSM_FFd1)
     OBUF:I->O                 2.571          dout_2_OBUF (dout<2>)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.384|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 15.25 secs
 
--> 

Total memory usage is 4485720 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

