<?xml version="1.0" encoding="UTF-8" standalone="no" ?><toolSetting xmlns="http://actel.com/sweng/afi" component="MASTER_DES320M" xmlns:actel-cc="http://www.actel.com/XMLSchema/CoreConsole" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1"><device VendorTechnology_Die="IT10X10M3" VendorTechnology_DieVoltage="1.5" VendorTechnology_Family="ProASIC3E" VendorTechnology_PART_RANGE="COM" VendorTechnology_Package="pq208" VendorTechnology_Speed="STD"><advancedoptions IO_DEFT_STD="LVCMOS 2.5V" RESTRICTPROBEPINS="1" RESTRICTSPIPINS="0" TEMPR="COM" UNUSED_MSS_IO_RESISTOR_PULL="None" VCCI_1.5_VOLTR="COM" VCCI_1.8_VOLTR="COM" VCCI_2.5_VOLTR="COM" VCCI_3.3_VOLTR="COM" VOLTR="COM"/></device><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="VIEWDRAWCONFIGURATOR" library="Tool" name="ViewDraw" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SYNTHESIZE_PS" library="Tool" name="Precision" state="0" vendor="Mentor" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SYNTHESIZE" library="Tool" name="Synthesize" state="0" vendor="Synopsys" version="1.0.102"><configuration><spirit:hwParameter spirit:name="CLOCK_ASYNC">12</spirit:hwParameter><spirit:hwParameter spirit:name="CLOCK_DATA">5000</spirit:hwParameter><spirit:hwParameter spirit:name="CLOCK_GLOBAL">2</spirit:hwParameter><spirit:hwParameter spirit:name="LANGUAGE_SYSTEM_VLOG">false</spirit:hwParameter><spirit:hwParameter spirit:name="LANGUAGE_VERILOG_2001">true</spirit:hwParameter><spirit:hwParameter spirit:name="LANGUAGE_VHDL_2008">false</spirit:hwParameter><spirit:hwParameter spirit:name="RAM_OPTIMIZED_FOR_POWER">false</spirit:hwParameter><spirit:hwParameter spirit:name="RETIMING">false</spirit:hwParameter></configuration><input_files><file><path>hdl\DDR_BIDIR_LVDS_DUAL_CLK.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1447863270</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\EXEC_MODE_CNTL.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1449668145</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\GP_CCC_SCONFIG.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1449016993</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\GP_PATT_GEN.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1449686441</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\MASTER_DES320M.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1449691273</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\SCLK_GEN.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1447691239</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\SER320M.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1448048699</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\SLAVE_SER320M.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1449613081</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\SYNC_DAT_SEL.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1448463621</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\TOP_COMET.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1449690067</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\USB_EXEC.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1447769238</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\USB_INTERFACE.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1449514600</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>smartgen\BIDIR_DDR_IO\BIDIR_DDR_IO.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1436798509</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>smartgen\BIDIR_LVDS_IO\BIDIR_LVDS_IO.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1445277147</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>smartgen\BIDIR_LVTTL\BIDIR_LVTTL.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1444338092</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>smartgen\CCC_160M_40M_60M\CCC_160M_40M_60M.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1448489866</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>smartgen\CCC_ADJ_160M\CCC_ADJ_160M.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1448904531</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>smartgen\DPRT_512X9_SRAM\DPRT_512X9_SRAM.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1436965860</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>smartgen\FIFO4096XBYTES\FIFO4096XBYTES.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1437067960</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>smartgen\LVDS_BUF\LVDS_BUF.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1436800992</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>smartgen\LVDS_CLK_IN\LVDS_CLK_IN.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1436798967</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>smartgen\tristate_buf\tristate_buf.vhd</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1445256708</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>constraint\Top_Basic.sdc</path><type>SDC_ROOT</type><fileset>DESIGNER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1448373974</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>constraint\TOP_COMET_AA.sdc</path><type>SDC_ROOT</type><fileset>DESIGNER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1447445104</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\CCC_SCONFIG_sdc.sdc</path><type>SDC_ROOT</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1444831032</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\des320M_sdc.sdc</path><type>SDC_ROOT</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1445020716</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\GP_PATT_GEN_sdc.sdc</path><type>SDC_ROOT</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1444056752</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\TESTDDRCONFIG_sdc.sdc</path><type>SDC_ROOT</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1445895507</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\TEST_SYNTAX_sdc.sdc</path><type>SDC_ROOT</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1444695684</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\TOP_COMET_sdc.sdc</path><type>SDC_ROOT</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1449686599</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\USB_EXEC_sdc.sdc</path><type>SDC_ROOT</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1443130944</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\USB_INTERFACE_sdc.sdc</path><type>SDC_ROOT</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1449193578</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></input_files><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SOFTWAREIDE" library="Tool" name="SoftwareIDE" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SMARTDESIGNCONFIGURATOR" library="Tool" name="SmartDesign" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SIM_PRESYNTH" library="Tool" name="RTLSimulation" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SIM_POSTSYNTH" library="Tool" name="PostSynthesisSimulation" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SDTB" library="Tool" name="SDTB" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="HDLTB" library="Tool" name="HDLTB" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="HDLEDITOR" library="Tool" name="HDL" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="FIRMWARECONFIGURATOR" library="Tool" name="FirmwareView" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITTIMING_PRESYNTH" library="Tool" name="TimingConstraints" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITIO_PRESYNTH" library="Tool" name="IOEditor" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="COMPILE" library="Tool" name="DesCompile" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="MERGEPDC">false</spirit:hwParameter><spirit:hwParameter spirit:name="MERGESDC">true</spirit:hwParameter></configuration><input_files><file><path>constraint\Top_Basic.pdc</path><type>PDC</type><fileset>DESIGNER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1436806768</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>constraint\TOP_COMET_a.pdc</path><type>PDC</type><fileset>DESIGNER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1449199133</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>constraint\TOP_COMET_AA.pdc</path><type>PDC</type><fileset>DESIGNER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1447444712</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>constraint\TOP_COMET_a_OLD.pdc</path><type>PDC</type><fileset>DESIGNER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1444429413</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>constraint\TOP_COMET_B.pdc</path><type>PDC</type><fileset>DESIGNER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1445978690</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>constraint\Top_Basic.sdc</path><type>SDC_PRJ</type><fileset>DESIGNER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1448373974</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>constraint\TOP_COMET_AA.sdc</path><type>SDC_PRJ</type><fileset>DESIGNER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1447445104</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></input_files><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PLACEROUTE" library="Tool" name="DesLayout" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="INCRPLACEANDROUTE">false</spirit:hwParameter><spirit:hwParameter spirit:name="TDPR">true</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTSDF" library="Tool" name="BackAnnotation" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SIM_POSTLAYOUT" library="Tool" name="BackAnnotatedSimulation" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTIBIS" library="Tool" name="ExportDesIBIS" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="VERIFYPOWER" library="Tool" name="AnalyzePower" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTPIN" library="Tool" name="ExportDesPin" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="PINRPT_BY_NAME">true</spirit:hwParameter><spirit:hwParameter spirit:name="PINRPT_BY_NUMBER">true</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="VERIFYTIMING" library="Tool" name="AnalyzeTiming" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PUBLISHBLOCK" library="Tool" name="PublishDesignerBlock" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="LANGUAGE">verilog</spirit:hwParameter><spirit:hwParameter spirit:name="PLACEMENT">true</spirit:hwParameter><spirit:hwParameter spirit:name="REGION">true</spirit:hwParameter><spirit:hwParameter spirit:name="ROUTING">true</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="GENERATEPROGRAMMINGDATA" library="Tool" name="ProgrammingData" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTPROGRAMMINGFILE" library="Tool" name="ExportProgrammingFile" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PROGRAMDEVICE" library="Tool" name="ProgramDevice" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="INSTRUMENTDESIGN" library="Tool" name="InstrumentDesign" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITFLOORPLAN_POSTCOMPILE" library="Tool" name="FloorPlan" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITTIMING_POSTCOMPILE" library="Tool" name="TimingConstraints" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITIO_POSTCOMPILE" library="Tool" name="MVNIOEditor" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool></toolSetting>