[node_mesh_index]
{
	0x04200509 = t_xxx_cnr_h2o_02a-ccav;
	0x04200541 = t_xxx_cnr_08-ccav;
	0x04200543 = t_xxx_cnr_12-ccav;
	0x04200545 = t_xxx_cnr_24-ccav;
	0x04200546 = t_xxx_cnr_24-cnvx;
	0x04200547 = t_xxx_cnr_32-ccav;
	0x042006a5 = t_xxx_flr_04x04-v0;
	0x042006a9 = t_xxx_flr_04x08-v0;
	0x042006aa = t_xxx_flr_08x08-v0;
	0x042006ad = t_xxx_flr_08x08-v3;
	0x042006d3 = t_xxx_flr_hills-tx-flr-32x32-a;
	0x042006f2 = t_xxx_flr_stalagmite-4i;
	0x042006f3 = t_xxx_flr_stalagmite-4j;
	0x042006f4 = t_xxx_flr_stalagmite-4k;
	0x042006f5 = t_xxx_flr_stalagmite-4l;
	0x042006f7 = t_xxx_flr_stalagmite-8b;
	0x042006f8 = t_xxx_flr_stalagmite-8c;
	0x042006f9 = t_xxx_flr_stalagmite-8d;
	0x042006fa = t_xxx_flr_stalagmite-8e;
	0x042006fb = t_xxx_flr_stalagmite-8f;
	0x04200875 = t_xxx_rmp_cnr-ccav;
	0x04200879 = t_xxx_rmp_ctx-hal-l;
	0x0420087a = t_xxx_rmp_ctx-hal-r;
	0x0420087e = t_xxx_rmp_pth-staircase;
	0x0420087f = t_xxx_rmp_pth-thin;
	0x04200884 = t_xxx_rmp_thck;
	0x04200885 = t_xxx_rmp_thin;
	0x042008f9 = t_xxx_ruin_pedestal-a;
	0x042008fa = t_xxx_ruin_pillar-a;
	0x0420090c = t_xxx_ruin_wall-cnr-b;
	0x042009ee = t_xxx_wal_02b-thick;
	0x04200a0f = t_xxx_wal_08-thck;
	0x04200a15 = t_xxx_wal_08-tx-12-l;
	0x04200a1e = t_xxx_wal_12-diag-thick-r;
	0x04200a1f = t_xxx_wal_12-diag-thin-l;
	0x04200a25 = t_xxx_wal_12-thck;
	0x04200a26 = t_xxx_wal_12-thin;
	0x04200a29 = t_xxx_wal_12-tx-08-l;
	0x04200a2b = t_xxx_wal_12-tx-24-l;
	0x04200a2c = t_xxx_wal_12-tx-24-r;
	0x04200a2e = t_xxx_wal_12-tx-rmp-r;
	0x04200a31 = t_xxx_wal_24-diag-thick-l;
	0x04200a32 = t_xxx_wal_24-diag-thick-r;
	0x04200a33 = t_xxx_wal_24-diag-thin-l;
	0x04200a34 = t_xxx_wal_24-diag-thin-r;
	0x04200a35 = t_xxx_wal_24-thck;
	0x04200a36 = t_xxx_wal_24-thin;
	0x04200a37 = t_xxx_wal_24-tx-02b-l;
	0x04200a38 = t_xxx_wal_24-tx-02b-r;
	0x04200a39 = t_xxx_wal_24-tx-rmp-l;
	0x04200a3a = t_xxx_wal_24-tx-rmp-r;
	0x04200a3d = t_xxx_wal_32-diag-thick-l;
	0x04200a3f = t_xxx_wal_32-diag-thin-l;
	0x04200a41 = t_xxx_wal_32-thck;
	0x04200a43 = t_xxx_wal_32-thin;
	0x04200a46 = t_xxx_wal_32-tx-rmp-l;
	0x04200a47 = t_xxx_wal_32-tx-rmp-r;
	0x04200a51 = t_xxx_wal_cave-24-base;
	0x04200a52 = t_xxx_wal_cave-24-sides;
	0x04200a53 = t_xxx_wal_cave-24-top;
	0x04200a66 = t_xxx_wal_cave-split-24-back-base-tx;
	0x04200a6a = t_xxx_wal_cave-split-24-back-sides;
	0x04200a6c = t_xxx_wal_cave-split-24-back-top;
}
