Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun May 30 19:38:09 2021
| Host         : heplnw039.pp.rl.ac.uk running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xcvu9p-flga2104-2L-e
| Speed File   : -2L
| Design State : Partially Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 53
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| SYNTH-6   | Warning  | Timing of a RAM block might be sub-optimal | 1          |
| TIMING-18 | Warning  | Missing input or output delay              | 52         |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance c/aligner/ram_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on din[data][0] relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on din[data][10] relative to clock(s) clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on din[data][11] relative to clock(s) clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on din[data][12] relative to clock(s) clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on din[data][13] relative to clock(s) clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on din[data][14] relative to clock(s) clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on din[data][15] relative to clock(s) clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on din[data][16] relative to clock(s) clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on din[data][17] relative to clock(s) clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on din[data][18] relative to clock(s) clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on din[data][19] relative to clock(s) clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on din[data][1] relative to clock(s) clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on din[data][20] relative to clock(s) clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on din[data][21] relative to clock(s) clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on din[data][22] relative to clock(s) clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on din[data][23] relative to clock(s) clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on din[data][24] relative to clock(s) clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on din[data][25] relative to clock(s) clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on din[data][26] relative to clock(s) clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on din[data][27] relative to clock(s) clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on din[data][28] relative to clock(s) clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on din[data][29] relative to clock(s) clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on din[data][2] relative to clock(s) clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on din[data][30] relative to clock(s) clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on din[data][31] relative to clock(s) clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on din[data][3] relative to clock(s) clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on din[data][4] relative to clock(s) clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on din[data][5] relative to clock(s) clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on din[data][6] relative to clock(s) clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on din[data][7] relative to clock(s) clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on din[data][8] relative to clock(s) clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on din[data][9] relative to clock(s) clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on din[reset] relative to clock(s) clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on din[valid] relative to clock(s) clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on dout[data][0] relative to clock(s) clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on dout[data][10] relative to clock(s) clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on dout[data][11] relative to clock(s) clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on dout[data][12] relative to clock(s) clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on dout[data][13] relative to clock(s) clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on dout[data][14] relative to clock(s) clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on dout[data][15] relative to clock(s) clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on dout[data][1] relative to clock(s) clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on dout[data][2] relative to clock(s) clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on dout[data][3] relative to clock(s) clk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on dout[data][4] relative to clock(s) clk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on dout[data][5] relative to clock(s) clk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on dout[data][6] relative to clock(s) clk
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on dout[data][7] relative to clock(s) clk
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on dout[data][8] relative to clock(s) clk
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on dout[data][9] relative to clock(s) clk
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on dout[reset] relative to clock(s) clk
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on dout[valid] relative to clock(s) clk
Related violations: <none>


