
AVRASM ver. 2.1.30  C:\Users\Win 10\Desktop\university\term7\micro Lab\my_answers\Lab9_hadis_ghafouri_9825413\codevision\implement_getchar_putchar_spi\master\Debug\List\master.asm Sat Dec 31 08:50:10 2022

C:\Users\Win 10\Desktop\university\term7\micro Lab\my_answers\Lab9_hadis_ghafouri_9825413\codevision\implement_getchar_putchar_spi\master\Debug\List\master.asm(1088): warning: Register r5 already defined by the .DEF directive
C:\Users\Win 10\Desktop\university\term7\micro Lab\my_answers\Lab9_hadis_ghafouri_9825413\codevision\implement_getchar_putchar_spi\master\Debug\List\master.asm(1089): warning: Register r4 already defined by the .DEF directive
C:\Users\Win 10\Desktop\university\term7\micro Lab\my_answers\Lab9_hadis_ghafouri_9825413\codevision\implement_getchar_putchar_spi\master\Debug\List\master.asm(1090): warning: Register r7 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega16
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega16
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF __lcd_x=R5
                 	.DEF __lcd_y=R4
                 	.DEF __lcd_maxx=R7
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 003e 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G101:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G101:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 _0x0:
000033 6f63
000034 6e75
000035 3d74
000036 3325      	.DB  0x63,0x6F,0x75,0x6E,0x74,0x3D,0x25,0x33
000037 2064
000038 000a      	.DB  0x64,0x20,0xA,0x0
                 _0x2000003:
000039 c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
00003a 0002      	.DW  0x02
00003b 0160      	.DW  __base_y_G100
00003c 0072      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
00003d 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
00003e 94f8      	CLI
00003f 27ee      	CLR  R30
000040 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000041 e0f1      	LDI  R31,1
000042 bffb      	OUT  GICR,R31
000043 bfeb      	OUT  GICR,R30
000044 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000045 e08d      	LDI  R24,(14-2)+1
000046 e0a2      	LDI  R26,2
000047 27bb      	CLR  R27
                 __CLEAR_REG:
000048 93ed      	ST   X+,R30
000049 958a      	DEC  R24
00004a f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00004b e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00004c e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00004d e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
00004e 93ed      	ST   X+,R30
00004f 9701      	SBIW R24,1
000050 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000051 e7e4      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000052 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000053 9185      	LPM  R24,Z+
000054 9195      	LPM  R25,Z+
000055 9700      	SBIW R24,0
000056 f061      	BREQ __GLOBAL_INI_END
000057 91a5      	LPM  R26,Z+
000058 91b5      	LPM  R27,Z+
000059 9005      	LPM  R0,Z+
00005a 9015      	LPM  R1,Z+
00005b 01bf      	MOVW R22,R30
00005c 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00005d 9005      	LPM  R0,Z+
00005e 920d      	ST   X+,R0
00005f 9701      	SBIW R24,1
000060 f7e1      	BRNE __GLOBAL_INI_LOOP
000061 01fb      	MOVW R30,R22
000062 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000063 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000064 bfed      	OUT  SPL,R30
000065 e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000066 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000067 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000068 e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000069 940c 0071 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 12/31/2022
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega16
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <mega16.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;// SPI functions
                 ;#include <spi.h>
                 ;#include <delay.h>
                 ;#include <stdio.h>
                 ;#include <string.h>
                 ;
                 ;
                 ;
                 ;
                 ;#define _ALTERNATE_PUTCHAR_
                 ;#pragma used+
                 ;void putchar(char c)
                 ; 0000 002E {
                 
                 	.CSEG
                 _putchar:
                 ; .FSTART _putchar
                 ; 0000 002F spi(c);
00006b 93aa      	ST   -Y,R26
                 ;	c -> Y+0
00006c 81a8      	LD   R26,Y
00006d 940e 02e7 	CALL _spi
                 ; 0000 0030 }
00006f 940c 02ed 	JMP  _0x20A0002
                 ; .FEND
                 ;#pragma used-
                 ;
                 ;#define _ALTERNATE_GETCHAR_
                 ;#pragma used+
                 ;char getchar(void)
                 ; 0000 0036 {
                 ; 0000 0037 return spi(0);
                 ; 0000 0038 }
                 ;#pragma used
                 ;
                 ;
                 ;
                 ;
                 ;
                 ;void main(void)
                 ; 0000 0040 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0041 char count=0;
                 ; 0000 0042 char str[20];
                 ; 0000 0043 
                 ; 0000 0044 // Input/Output Ports initialization
                 ; 0000 0045 // Port A initialization
                 ; 0000 0046 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0047 DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
000071 9764      	SBIW R28,20
                 ;	count -> R17
                 ;	str -> Y+0
000072 e010      	LDI  R17,0
000073 e0e0      	LDI  R30,LOW(0)
000074 bbea      	OUT  0x1A,R30
                 ; 0000 0048 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0049 PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
000075 bbeb      	OUT  0x1B,R30
                 ; 0000 004A 
                 ; 0000 004B // Port B initialization
                 ; 0000 004C // Function: Bit7=Out Bit6=In Bit5=Out Bit4=Out Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 004D DDRB=(1<<DDB7) | (0<<DDB6) | (1<<DDB5) | (1<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
000076 ebe0      	LDI  R30,LOW(176)
000077 bbe7      	OUT  0x17,R30
                 ; 0000 004E // State: Bit7=0 Bit6=T Bit5=0 Bit4=0 Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 004F PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
000078 e0e0      	LDI  R30,LOW(0)
000079 bbe8      	OUT  0x18,R30
                 ; 0000 0050 
                 ; 0000 0051 // Port C initialization
                 ; 0000 0052 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0053 DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
00007a bbe4      	OUT  0x14,R30
                 ; 0000 0054 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0055 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
00007b bbe5      	OUT  0x15,R30
                 ; 0000 0056 
                 ; 0000 0057 // Port D initialization
                 ; 0000 0058 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0059 DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
00007c bbe1      	OUT  0x11,R30
                 ; 0000 005A // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 005B PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
00007d bbe2      	OUT  0x12,R30
                 ; 0000 005C 
                 ; 0000 005D // Timer/Counter 0 initialization
                 ; 0000 005E // Clock source: System Clock
                 ; 0000 005F // Clock value: Timer 0 Stopped
                 ; 0000 0060 // Mode: Normal top=0xFF
                 ; 0000 0061 // OC0 output: Disconnected
                 ; 0000 0062 TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
00007e bfe3      	OUT  0x33,R30
                 ; 0000 0063 TCNT0=0x00;
00007f bfe2      	OUT  0x32,R30
                 ; 0000 0064 OCR0=0x00;
000080 bfec      	OUT  0x3C,R30
                 ; 0000 0065 
                 ; 0000 0066 // Timer/Counter 1 initialization
                 ; 0000 0067 // Clock source: System Clock
                 ; 0000 0068 // Clock value: Timer1 Stopped
                 ; 0000 0069 // Mode: Normal top=0xFFFF
                 ; 0000 006A // OC1A output: Disconnected
                 ; 0000 006B // OC1B output: Disconnected
                 ; 0000 006C // Noise Canceler: Off
                 ; 0000 006D // Input Capture on Falling Edge
                 ; 0000 006E // Timer1 Overflow Interrupt: Off
                 ; 0000 006F // Input Capture Interrupt: Off
                 ; 0000 0070 // Compare A Match Interrupt: Off
                 ; 0000 0071 // Compare B Match Interrupt: Off
                 ; 0000 0072 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
000081 bdef      	OUT  0x2F,R30
                 ; 0000 0073 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
000082 bdee      	OUT  0x2E,R30
                 ; 0000 0074 TCNT1H=0x00;
000083 bded      	OUT  0x2D,R30
                 ; 0000 0075 TCNT1L=0x00;
000084 bdec      	OUT  0x2C,R30
                 ; 0000 0076 ICR1H=0x00;
000085 bde7      	OUT  0x27,R30
                 ; 0000 0077 ICR1L=0x00;
000086 bde6      	OUT  0x26,R30
                 ; 0000 0078 OCR1AH=0x00;
000087 bdeb      	OUT  0x2B,R30
                 ; 0000 0079 OCR1AL=0x00;
000088 bdea      	OUT  0x2A,R30
                 ; 0000 007A OCR1BH=0x00;
000089 bde9      	OUT  0x29,R30
                 ; 0000 007B OCR1BL=0x00;
00008a bde8      	OUT  0x28,R30
                 ; 0000 007C 
                 ; 0000 007D // Timer/Counter 2 initialization
                 ; 0000 007E // Clock source: System Clock
                 ; 0000 007F // Clock value: Timer2 Stopped
                 ; 0000 0080 // Mode: Normal top=0xFF
                 ; 0000 0081 // OC2 output: Disconnected
                 ; 0000 0082 ASSR=0<<AS2;
00008b bde2      	OUT  0x22,R30
                 ; 0000 0083 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
00008c bde5      	OUT  0x25,R30
                 ; 0000 0084 TCNT2=0x00;
00008d bde4      	OUT  0x24,R30
                 ; 0000 0085 OCR2=0x00;
00008e bde3      	OUT  0x23,R30
                 ; 0000 0086 
                 ; 0000 0087 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 0088 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
00008f bfe9      	OUT  0x39,R30
                 ; 0000 0089 
                 ; 0000 008A // External Interrupt(s) initialization
                 ; 0000 008B // INT0: Off
                 ; 0000 008C // INT1: Off
                 ; 0000 008D // INT2: Off
                 ; 0000 008E MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
000090 bfe5      	OUT  0x35,R30
                 ; 0000 008F MCUCSR=(0<<ISC2);
000091 bfe4      	OUT  0x34,R30
                 ; 0000 0090 
                 ; 0000 0091 // USART initialization
                 ; 0000 0092 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 0093 // USART Receiver: On
                 ; 0000 0094 // USART Transmitter: On
                 ; 0000 0095 // USART Mode: Asynchronous
                 ; 0000 0096 // USART Baud Rate: 9600
                 ; 0000 0097 UCSRA=(0<<RXC) | (0<<TXC) | (0<<UDRE) | (0<<FE) | (0<<DOR) | (0<<UPE) | (0<<U2X) | (0<<MPCM);
000092 b9eb      	OUT  0xB,R30
                 ; 0000 0098 UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (1<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
000093 e1e8      	LDI  R30,LOW(24)
000094 b9ea      	OUT  0xA,R30
                 ; 0000 0099 UCSRC=(1<<URSEL) | (0<<UMSEL) | (0<<UPM1) | (0<<UPM0) | (0<<USBS) | (1<<UCSZ1) | (1<<UCSZ0) | (0<<UCPOL);
000095 e8e6      	LDI  R30,LOW(134)
000096 bde0      	OUT  0x20,R30
                 ; 0000 009A UBRRH=0x00;
000097 e0e0      	LDI  R30,LOW(0)
000098 bde0      	OUT  0x20,R30
                 ; 0000 009B UBRRL=0x33;
000099 e3e3      	LDI  R30,LOW(51)
00009a b9e9      	OUT  0x9,R30
                 ; 0000 009C 
                 ; 0000 009D // Analog Comparator initialization
                 ; 0000 009E // Analog Comparator: Off
                 ; 0000 009F // The Analog Comparator's positive input is
                 ; 0000 00A0 // connected to the AIN0 pin
                 ; 0000 00A1 // The Analog Comparator's negative input is
                 ; 0000 00A2 // connected to the AIN1 pin
                 ; 0000 00A3 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
00009b e8e0      	LDI  R30,LOW(128)
00009c b9e8      	OUT  0x8,R30
                 ; 0000 00A4 SFIOR=(0<<ACME);
00009d e0e0      	LDI  R30,LOW(0)
00009e bfe0      	OUT  0x30,R30
                 ; 0000 00A5 
                 ; 0000 00A6 // ADC initialization
                 ; 0000 00A7 // ADC disabled
                 ; 0000 00A8 ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
00009f b9e6      	OUT  0x6,R30
                 ; 0000 00A9 
                 ; 0000 00AA // SPI initialization
                 ; 0000 00AB // SPI Type: Master
                 ; 0000 00AC // SPI Clock Rate: 2000.000 kHz
                 ; 0000 00AD // SPI Clock Phase: Cycle Start
                 ; 0000 00AE // SPI Clock Polarity: Low
                 ; 0000 00AF // SPI Data Order: MSB First
                 ; 0000 00B0 SPCR=(0<<SPIE) | (1<<SPE) | (0<<DORD) | (1<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
0000a0 e5e0      	LDI  R30,LOW(80)
0000a1 b9ed      	OUT  0xD,R30
                 ; 0000 00B1 SPSR=(0<<SPI2X);
0000a2 e0e0      	LDI  R30,LOW(0)
0000a3 b9ee      	OUT  0xE,R30
                 ; 0000 00B2 
                 ; 0000 00B3 // TWI initialization
                 ; 0000 00B4 // TWI disabled
                 ; 0000 00B5 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0000a4 bfe6      	OUT  0x36,R30
                 ; 0000 00B6 
                 ; 0000 00B7 // Alphanumeric LCD initialization
                 ; 0000 00B8 // Connections are specified in the
                 ; 0000 00B9 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 00BA // RS - PORTA Bit 0
                 ; 0000 00BB // RD - PORTA Bit 1
                 ; 0000 00BC // EN - PORTA Bit 2
                 ; 0000 00BD // D4 - PORTA Bit 4
                 ; 0000 00BE // D5 - PORTA Bit 5
                 ; 0000 00BF // D6 - PORTA Bit 6
                 ; 0000 00C0 // D7 - PORTA Bit 7
                 ; 0000 00C1 // Characters/line: 16
                 ; 0000 00C2 lcd_init(16);
0000a5 e1a0      	LDI  R26,LOW(16)
0000a6 d055      	RCALL _lcd_init
                 ; 0000 00C3 memset(str, '\0', sizeof str);
0000a7 01fe      	MOVW R30,R28
0000a8 93fa      	ST   -Y,R31
0000a9 93ea      	ST   -Y,R30
0000aa e0e0      	LDI  R30,LOW(0)
0000ab 93ea      	ST   -Y,R30
0000ac e1a4      	LDI  R26,LOW(20)
0000ad e0b0      	LDI  R27,0
0000ae 940e 02ef 	CALL _memset
                 ; 0000 00C4 
                 ; 0000 00C5 
                 ; 0000 00C6 while (1)
                 _0x3:
                 ; 0000 00C7       {
                 ; 0000 00C8       delay_ms(500);
0000b0 efa4      	LDI  R26,LOW(500)
0000b1 e0b1      	LDI  R27,HIGH(500)
0000b2 940e 0352 	CALL _delay_ms
                 ; 0000 00C9       sprintf(str,"count=%3d \n",count);
0000b4 01fe      	MOVW R30,R28
0000b5 93fa      	ST   -Y,R31
0000b6 93ea      	ST   -Y,R30
                +
0000b7 e6e6     +LDI R30 , LOW ( 2 * _0x0 + ( 0 ) )
0000b8 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW1FN _0x0,0
0000b9 93fa      	ST   -Y,R31
0000ba 93ea      	ST   -Y,R30
0000bb 2fe1      	MOV  R30,R17
0000bc 27ff      	CLR  R31
0000bd 2766      	CLR  R22
0000be 2777      	CLR  R23
0000bf 940e 036c 	CALL __PUTPARD1
0000c1 e084      	LDI  R24,4
0000c2 940e 02b3 	CALL _sprintf
0000c4 9628      	ADIW R28,8
                 ; 0000 00CA       count=count+5;
0000c5 5f1b      	SUBI R17,-LOW(5)
                 ; 0000 00CB       if(count>127)count=0;
0000c6 3810      	CPI  R17,128
0000c7 f008      	BRLO _0x6
0000c8 e010      	LDI  R17,LOW(0)
                 ; 0000 00CC     puts(str);
                 _0x6:
0000c9 01de      	MOVW R26,R28
0000ca 940e 012a 	CALL _puts
                 ; 0000 00CD 
                 ; 0000 00CE       }
0000cc cfe3      	RJMP _0x3
                 ; 0000 00CF }
                 _0x7:
0000cd cfff      	RJMP _0x7
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
                 ; .FSTART __lcd_write_nibble_G100
0000ce 93aa      	ST   -Y,R26
0000cf b3eb      	IN   R30,0x1B
0000d0 70ef      	ANDI R30,LOW(0xF)
0000d1 2fae      	MOV  R26,R30
0000d2 81e8      	LD   R30,Y
0000d3 7fe0      	ANDI R30,LOW(0xF0)
0000d4 2bea      	OR   R30,R26
0000d5 bbeb      	OUT  0x1B,R30
                +
0000d6 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0000d7 958a     +DEC R24
0000d8 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0000d9 9ada      	SBI  0x1B,2
                +
0000da e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0000db 958a     +DEC R24
0000dc f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0000dd 98da      	CBI  0x1B,2
                +
0000de e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
0000df 958a     +DEC R24
0000e0 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0000e1 940c 02ed 	JMP  _0x20A0002
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
0000e3 93aa      	ST   -Y,R26
0000e4 81a8      	LD   R26,Y
0000e5 dfe8      	RCALL __lcd_write_nibble_G100
0000e6 81e8          ld    r30,y
0000e7 95e2          swap  r30
0000e8 83e8          st    y,r30
0000e9 81a8      	LD   R26,Y
0000ea dfe3      	RCALL __lcd_write_nibble_G100
                +
0000eb e885     +LDI R24 , LOW ( 133 )
                +__DELAY_USB_LOOP :
0000ec 958a     +DEC R24
0000ed f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 133
0000ee 940c 02ed 	JMP  _0x20A0002
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
0000f0 e0a2      	LDI  R26,LOW(2)
0000f1 940e 0318 	CALL SUBOPT_0x0
0000f3 e0ac      	LDI  R26,LOW(12)
0000f4 dfee      	RCALL __lcd_write_data
0000f5 e0a1      	LDI  R26,LOW(1)
0000f6 940e 0318 	CALL SUBOPT_0x0
0000f8 e0e0      	LDI  R30,LOW(0)
0000f9 2e4e      	MOV  R4,R30
0000fa 2e5e      	MOV  R5,R30
0000fb 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
0000fc 93aa      	ST   -Y,R26
0000fd b3ea      	IN   R30,0x1A
0000fe 6fe0      	ORI  R30,LOW(0xF0)
0000ff bbea      	OUT  0x1A,R30
000100 9ad2      	SBI  0x1A,2
000101 9ad0      	SBI  0x1A,0
000102 9ad1      	SBI  0x1A,1
000103 98da      	CBI  0x1B,2
000104 98d8      	CBI  0x1B,0
000105 98d9      	CBI  0x1B,1
000106 8078      	LDD  R7,Y+0
000107 81e8      	LD   R30,Y
000108 58e0      	SUBI R30,-LOW(128)
                +
000109 93e0 0162+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
00010b 81e8      	LD   R30,Y
00010c 54e0      	SUBI R30,-LOW(192)
                +
00010d 93e0 0163+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
00010f e1a4      	LDI  R26,LOW(20)
000110 e0b0      	LDI  R27,0
000111 940e 0352 	CALL _delay_ms
000113 940e 031e 	CALL SUBOPT_0x1
000115 940e 031e 	CALL SUBOPT_0x1
000117 940e 031e 	CALL SUBOPT_0x1
000119 e2a0      	LDI  R26,LOW(32)
00011a dfb3      	RCALL __lcd_write_nibble_G100
                +
00011b ec88     +LDI R24 , LOW ( 200 )
00011c e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
00011d 9701     +SBIW R24 , 1
00011e f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
00011f e2a8      	LDI  R26,LOW(40)
000120 dfc2      	RCALL __lcd_write_data
000121 e0a4      	LDI  R26,LOW(4)
000122 dfc0      	RCALL __lcd_write_data
000123 e8a5      	LDI  R26,LOW(133)
000124 dfbe      	RCALL __lcd_write_data
000125 e0a6      	LDI  R26,LOW(6)
000126 dfbc      	RCALL __lcd_write_data
000127 dfc8      	RCALL _lcd_clear
000128 940c 02ed 	JMP  _0x20A0002
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _puts:
                 ; .FSTART _puts
00012a 93ba      	ST   -Y,R27
00012b 93aa      	ST   -Y,R26
00012c 931a      	ST   -Y,R17
                 _0x2020003:
00012d 81a9      	LDD  R26,Y+1
00012e 81ba      	LDD  R27,Y+1+1
00012f 91ed      	LD   R30,X+
000130 83a9      	STD  Y+1,R26
000131 83ba      	STD  Y+1+1,R27
000132 2f1e      	MOV  R17,R30
000133 30e0      	CPI  R30,0
000134 f021      	BREQ _0x2020005
000135 2fa1      	MOV  R26,R17
000136 940e 006b 	CALL _putchar
000138 cff4      	RJMP _0x2020003
                 _0x2020005:
000139 e0aa      	LDI  R26,LOW(10)
00013a 940e 006b 	CALL _putchar
00013c 8118      	LDD  R17,Y+0
00013d 9623      	ADIW R28,3
00013e 9508      	RET
                 ; .FEND
                 _put_buff_G101:
                 ; .FSTART _put_buff_G101
00013f 93ba      	ST   -Y,R27
000140 93aa      	ST   -Y,R26
000141 931a      	ST   -Y,R17
000142 930a      	ST   -Y,R16
000143 81aa      	LDD  R26,Y+2
000144 81bb      	LDD  R27,Y+2+1
000145 9612      	ADIW R26,2
000146 940e 0364 	CALL __GETW1P
000148 9730      	SBIW R30,0
000149 f159      	BREQ _0x2020010
00014a 81aa      	LDD  R26,Y+2
00014b 81bb      	LDD  R27,Y+2+1
00014c 9614      	ADIW R26,4
00014d 940e 0364 	CALL __GETW1P
00014f 018f      	MOVW R16,R30
000150 9730      	SBIW R30,0
000151 f061      	BREQ _0x2020012
                +
000152 3002     +CPI R16 , LOW ( 2 )
000153 e0e0     +LDI R30 , HIGH ( 2 )
000154 071e     +CPC R17 , R30
                 	__CPWRN 16,17,2
000155 f098      	BRLO _0x2020013
000156 01f8      	MOVW R30,R16
000157 9731      	SBIW R30,1
000158 018f      	MOVW R16,R30
                +
000159 81aa     +LDD R26 , Y + 2
00015a 81bb     +LDD R27 , Y + 2 + 1
00015b 9614     +ADIW R26 , 4
00015c 93ed     +ST X + , R30
00015d 93fc     +ST X , R31
                 	__PUTW1SNS 2,4
                 _0x2020012:
00015e 81aa      	LDD  R26,Y+2
00015f 81bb      	LDD  R27,Y+2+1
000160 9612      	ADIW R26,2
000161 91ed      	LD   R30,X+
000162 91fd      	LD   R31,X+
000163 9631      	ADIW R30,1
000164 93fe      	ST   -X,R31
000165 93ee      	ST   -X,R30
000166 9731      	SBIW R30,1
000167 81ac      	LDD  R26,Y+4
000168 83a0      	STD  Z+0,R26
                 _0x2020013:
000169 81aa      	LDD  R26,Y+2
00016a 81bb      	LDD  R27,Y+2+1
00016b 940e 0364 	CALL __GETW1P
00016d 23ff      	TST  R31
00016e f02a      	BRMI _0x2020014
00016f 91ed      	LD   R30,X+
000170 91fd      	LD   R31,X+
000171 9631      	ADIW R30,1
000172 93fe      	ST   -X,R31
000173 93ee      	ST   -X,R30
                 _0x2020014:
000174 c006      	RJMP _0x2020015
                 _0x2020010:
000175 81aa      	LDD  R26,Y+2
000176 81bb      	LDD  R27,Y+2+1
000177 efef      	LDI  R30,LOW(65535)
000178 efff      	LDI  R31,HIGH(65535)
000179 93ed      	ST   X+,R30
00017a 93fc      	ST   X,R31
                 _0x2020015:
00017b 8119      	LDD  R17,Y+1
00017c 8108      	LDD  R16,Y+0
00017d 940c 02fd 	JMP  _0x20A0001
                 ; .FEND
                 __print_G101:
                 ; .FSTART __print_G101
00017f 93ba      	ST   -Y,R27
000180 93aa      	ST   -Y,R26
000181 9726      	SBIW R28,6
000182 940e 0371 	CALL __SAVELOCR6
000184 e010      	LDI  R17,0
000185 85ac      	LDD  R26,Y+12
000186 85bd      	LDD  R27,Y+12+1
000187 e0e0      	LDI  R30,LOW(0)
000188 e0f0      	LDI  R31,HIGH(0)
000189 93ed      	ST   X+,R30
00018a 93fc      	ST   X,R31
                 _0x2020016:
00018b 89ea      	LDD  R30,Y+18
00018c 89fb      	LDD  R31,Y+18+1
00018d 9631      	ADIW R30,1
00018e 8bea      	STD  Y+18,R30
00018f 8bfb      	STD  Y+18+1,R31
000190 9731      	SBIW R30,1
000191 91e4      	LPM  R30,Z
000192 2f2e      	MOV  R18,R30
000193 30e0      	CPI  R30,0
000194 f409      	BRNE PC+2
000195 c115      	RJMP _0x2020018
000196 2fe1      	MOV  R30,R17
000197 30e0      	CPI  R30,0
000198 f439      	BRNE _0x202001C
000199 3225      	CPI  R18,37
00019a f411      	BRNE _0x202001D
00019b e011      	LDI  R17,LOW(1)
00019c c002      	RJMP _0x202001E
                 _0x202001D:
00019d 940e 0326 	CALL SUBOPT_0x2
                 _0x202001E:
00019f c10a      	RJMP _0x202001B
                 _0x202001C:
0001a0 30e1      	CPI  R30,LOW(0x1)
0001a1 f4a9      	BRNE _0x202001F
0001a2 3225      	CPI  R18,37
0001a3 f419      	BRNE _0x2020020
0001a4 940e 0326 	CALL SUBOPT_0x2
0001a6 c102      	RJMP _0x20200CC
                 _0x2020020:
0001a7 e012      	LDI  R17,LOW(2)
0001a8 e040      	LDI  R20,LOW(0)
0001a9 e000      	LDI  R16,LOW(0)
0001aa 322d      	CPI  R18,45
0001ab f411      	BRNE _0x2020021
0001ac e001      	LDI  R16,LOW(1)
0001ad c0fc      	RJMP _0x202001B
                 _0x2020021:
0001ae 322b      	CPI  R18,43
0001af f411      	BRNE _0x2020022
0001b0 e24b      	LDI  R20,LOW(43)
0001b1 c0f8      	RJMP _0x202001B
                 _0x2020022:
0001b2 3220      	CPI  R18,32
0001b3 f411      	BRNE _0x2020023
0001b4 e240      	LDI  R20,LOW(32)
0001b5 c0f4      	RJMP _0x202001B
                 _0x2020023:
0001b6 c002      	RJMP _0x2020024
                 _0x202001F:
0001b7 30e2      	CPI  R30,LOW(0x2)
0001b8 f439      	BRNE _0x2020025
                 _0x2020024:
0001b9 e050      	LDI  R21,LOW(0)
0001ba e013      	LDI  R17,LOW(3)
0001bb 3320      	CPI  R18,48
0001bc f411      	BRNE _0x2020026
0001bd 6800      	ORI  R16,LOW(128)
0001be c0eb      	RJMP _0x202001B
                 _0x2020026:
0001bf c003      	RJMP _0x2020027
                 _0x2020025:
0001c0 30e3      	CPI  R30,LOW(0x3)
0001c1 f009      	BREQ PC+2
0001c2 c0e7      	RJMP _0x202001B
                 _0x2020027:
0001c3 3320      	CPI  R18,48
0001c4 f010      	BRLO _0x202002A
0001c5 332a      	CPI  R18,58
0001c6 f008      	BRLO _0x202002B
                 _0x202002A:
0001c7 c007      	RJMP _0x2020029
                 _0x202002B:
0001c8 e0aa      	LDI  R26,LOW(10)
0001c9 9f5a      	MUL  R21,R26
0001ca 2d50      	MOV  R21,R0
0001cb 2fe2      	MOV  R30,R18
0001cc 53e0      	SUBI R30,LOW(48)
0001cd 0f5e      	ADD  R21,R30
0001ce c0db      	RJMP _0x202001B
                 _0x2020029:
0001cf 2fe2      	MOV  R30,R18
0001d0 36e3      	CPI  R30,LOW(0x63)
0001d1 f449      	BRNE _0x202002F
0001d2 940e 032d 	CALL SUBOPT_0x3
0001d4 89e8      	LDD  R30,Y+16
0001d5 89f9      	LDD  R31,Y+16+1
0001d6 81a4      	LDD  R26,Z+4
0001d7 93aa      	ST   -Y,R26
0001d8 940e 0333 	CALL SUBOPT_0x4
0001da c0ce      	RJMP _0x2020030
                 _0x202002F:
0001db 37e3      	CPI  R30,LOW(0x73)
0001dc f441      	BRNE _0x2020032
0001dd 940e 032d 	CALL SUBOPT_0x3
0001df 940e 0339 	CALL SUBOPT_0x5
0001e1 940e 02ff 	CALL _strlen
0001e3 2f1e      	MOV  R17,R30
0001e4 c00a      	RJMP _0x2020033
                 _0x2020032:
0001e5 37e0      	CPI  R30,LOW(0x70)
0001e6 f461      	BRNE _0x2020035
0001e7 940e 032d 	CALL SUBOPT_0x3
0001e9 940e 0339 	CALL SUBOPT_0x5
0001eb 940e 030b 	CALL _strlenf
0001ed 2f1e      	MOV  R17,R30
0001ee 6008      	ORI  R16,LOW(8)
                 _0x2020033:
0001ef 6002      	ORI  R16,LOW(2)
0001f0 770f      	ANDI R16,LOW(127)
0001f1 e030      	LDI  R19,LOW(0)
0001f2 c034      	RJMP _0x2020036
                 _0x2020035:
0001f3 36e4      	CPI  R30,LOW(0x64)
0001f4 f011      	BREQ _0x2020039
0001f5 36e9      	CPI  R30,LOW(0x69)
0001f6 f411      	BRNE _0x202003A
                 _0x2020039:
0001f7 6004      	ORI  R16,LOW(4)
0001f8 c002      	RJMP _0x202003B
                 _0x202003A:
0001f9 37e5      	CPI  R30,LOW(0x75)
0001fa f431      	BRNE _0x202003C
                 _0x202003B:
0001fb e5e4      	LDI  R30,LOW(_tbl10_G101*2)
0001fc e0f0      	LDI  R31,HIGH(_tbl10_G101*2)
0001fd 83ee      	STD  Y+6,R30
0001fe 83ff      	STD  Y+6+1,R31
0001ff e015      	LDI  R17,LOW(5)
000200 c00c      	RJMP _0x202003D
                 _0x202003C:
000201 35e8      	CPI  R30,LOW(0x58)
000202 f411      	BRNE _0x202003F
000203 6008      	ORI  R16,LOW(8)
000204 c003      	RJMP _0x2020040
                 _0x202003F:
000205 37e8      	CPI  R30,LOW(0x78)
000206 f009      	BREQ PC+2
000207 c0a1      	RJMP _0x2020071
                 _0x2020040:
000208 e5ee      	LDI  R30,LOW(_tbl16_G101*2)
000209 e0f0      	LDI  R31,HIGH(_tbl16_G101*2)
00020a 83ee      	STD  Y+6,R30
00020b 83ff      	STD  Y+6+1,R31
00020c e014      	LDI  R17,LOW(4)
                 _0x202003D:
00020d ff02      	SBRS R16,2
00020e c014      	RJMP _0x2020042
00020f 940e 032d 	CALL SUBOPT_0x3
000211 940e 0343 	CALL SUBOPT_0x6
000213 85ab      	LDD  R26,Y+11
000214 23aa      	TST  R26
000215 f43a      	BRPL _0x2020043
000216 85ea      	LDD  R30,Y+10
000217 85fb      	LDD  R31,Y+10+1
000218 940e 0360 	CALL __ANEGW1
00021a 87ea      	STD  Y+10,R30
00021b 87fb      	STD  Y+10+1,R31
00021c e24d      	LDI  R20,LOW(45)
                 _0x2020043:
00021d 3040      	CPI  R20,0
00021e f011      	BREQ _0x2020044
00021f 5f1f      	SUBI R17,-LOW(1)
000220 c001      	RJMP _0x2020045
                 _0x2020044:
000221 7f0b      	ANDI R16,LOW(251)
                 _0x2020045:
000222 c004      	RJMP _0x2020046
                 _0x2020042:
000223 940e 032d 	CALL SUBOPT_0x3
000225 940e 0343 	CALL SUBOPT_0x6
                 _0x2020046:
                 _0x2020036:
000227 fd00      	SBRC R16,0
000228 c011      	RJMP _0x2020047
                 _0x2020048:
000229 1715      	CP   R17,R21
00022a f478      	BRSH _0x202004A
00022b ff07      	SBRS R16,7
00022c c008      	RJMP _0x202004B
00022d ff02      	SBRS R16,2
00022e c004      	RJMP _0x202004C
00022f 7f0b      	ANDI R16,LOW(251)
000230 2f24      	MOV  R18,R20
000231 5011      	SUBI R17,LOW(1)
000232 c001      	RJMP _0x202004D
                 _0x202004C:
000233 e320      	LDI  R18,LOW(48)
                 _0x202004D:
000234 c001      	RJMP _0x202004E
                 _0x202004B:
000235 e220      	LDI  R18,LOW(32)
                 _0x202004E:
000236 940e 0326 	CALL SUBOPT_0x2
000238 5051      	SUBI R21,LOW(1)
000239 cfef      	RJMP _0x2020048
                 _0x202004A:
                 _0x2020047:
00023a 2f31      	MOV  R19,R17
00023b ff01      	SBRS R16,1
00023c c017      	RJMP _0x202004F
                 _0x2020050:
00023d 3030      	CPI  R19,0
00023e f0a1      	BREQ _0x2020052
00023f ff03      	SBRS R16,3
000240 c006      	RJMP _0x2020053
000241 81ee      	LDD  R30,Y+6
000242 81ff      	LDD  R31,Y+6+1
000243 9125      	LPM  R18,Z+
000244 83ee      	STD  Y+6,R30
000245 83ff      	STD  Y+6+1,R31
000246 c005      	RJMP _0x2020054
                 _0x2020053:
000247 81ae      	LDD  R26,Y+6
000248 81bf      	LDD  R27,Y+6+1
000249 912d      	LD   R18,X+
00024a 83ae      	STD  Y+6,R26
00024b 83bf      	STD  Y+6+1,R27
                 _0x2020054:
00024c 940e 0326 	CALL SUBOPT_0x2
00024e 3050      	CPI  R21,0
00024f f009      	BREQ _0x2020055
000250 5051      	SUBI R21,LOW(1)
                 _0x2020055:
000251 5031      	SUBI R19,LOW(1)
000252 cfea      	RJMP _0x2020050
                 _0x2020052:
000253 c04b      	RJMP _0x2020056
                 _0x202004F:
                 _0x2020058:
000254 e320      	LDI  R18,LOW(48)
000255 81ee      	LDD  R30,Y+6
000256 81ff      	LDD  R31,Y+6+1
000257 940e 0368 	CALL __GETW1PF
000259 87e8      	STD  Y+8,R30
00025a 87f9      	STD  Y+8+1,R31
00025b 81ee      	LDD  R30,Y+6
00025c 81ff      	LDD  R31,Y+6+1
00025d 9632      	ADIW R30,2
00025e 83ee      	STD  Y+6,R30
00025f 83ff      	STD  Y+6+1,R31
                 _0x202005A:
000260 85e8      	LDD  R30,Y+8
000261 85f9      	LDD  R31,Y+8+1
000262 85aa      	LDD  R26,Y+10
000263 85bb      	LDD  R27,Y+10+1
000264 17ae      	CP   R26,R30
000265 07bf      	CPC  R27,R31
000266 f050      	BRLO _0x202005C
000267 5f2f      	SUBI R18,-LOW(1)
000268 85a8      	LDD  R26,Y+8
000269 85b9      	LDD  R27,Y+8+1
00026a 85ea      	LDD  R30,Y+10
00026b 85fb      	LDD  R31,Y+10+1
00026c 1bea      	SUB  R30,R26
00026d 0bfb      	SBC  R31,R27
00026e 87ea      	STD  Y+10,R30
00026f 87fb      	STD  Y+10+1,R31
000270 cfef      	RJMP _0x202005A
                 _0x202005C:
000271 332a      	CPI  R18,58
000272 f028      	BRLO _0x202005D
000273 ff03      	SBRS R16,3
000274 c002      	RJMP _0x202005E
000275 5f29      	SUBI R18,-LOW(7)
000276 c001      	RJMP _0x202005F
                 _0x202005E:
000277 5d29      	SUBI R18,-LOW(39)
                 _0x202005F:
                 _0x202005D:
000278 fd04      	SBRC R16,4
000279 c01a      	RJMP _0x2020061
00027a 3321      	CPI  R18,49
00027b f420      	BRSH _0x2020063
00027c 85a8      	LDD  R26,Y+8
00027d 85b9      	LDD  R27,Y+8+1
00027e 9711      	SBIW R26,1
00027f f409      	BRNE _0x2020062
                 _0x2020063:
000280 c009      	RJMP _0x20200CD
                 _0x2020062:
000281 1753      	CP   R21,R19
000282 f010      	BRLO _0x2020067
000283 ff00      	SBRS R16,0
000284 c001      	RJMP _0x2020068
                 _0x2020067:
000285 c013      	RJMP _0x2020066
                 _0x2020068:
000286 e220      	LDI  R18,LOW(32)
000287 ff07      	SBRS R16,7
000288 c00b      	RJMP _0x2020069
000289 e320      	LDI  R18,LOW(48)
                 _0x20200CD:
00028a 6100      	ORI  R16,LOW(16)
00028b ff02      	SBRS R16,2
00028c c007      	RJMP _0x202006A
00028d 7f0b      	ANDI R16,LOW(251)
00028e 934a      	ST   -Y,R20
00028f 940e 0333 	CALL SUBOPT_0x4
000291 3050      	CPI  R21,0
000292 f009      	BREQ _0x202006B
000293 5051      	SUBI R21,LOW(1)
                 _0x202006B:
                 _0x202006A:
                 _0x2020069:
                 _0x2020061:
000294 940e 0326 	CALL SUBOPT_0x2
000296 3050      	CPI  R21,0
000297 f009      	BREQ _0x202006C
000298 5051      	SUBI R21,LOW(1)
                 _0x202006C:
                 _0x2020066:
000299 5031      	SUBI R19,LOW(1)
00029a 85a8      	LDD  R26,Y+8
00029b 85b9      	LDD  R27,Y+8+1
00029c 9712      	SBIW R26,2
00029d f008      	BRLO _0x2020059
00029e cfb5      	RJMP _0x2020058
                 _0x2020059:
                 _0x2020056:
00029f ff00      	SBRS R16,0
0002a0 c008      	RJMP _0x202006D
                 _0x202006E:
0002a1 3050      	CPI  R21,0
0002a2 f031      	BREQ _0x2020070
0002a3 5051      	SUBI R21,LOW(1)
0002a4 e2e0      	LDI  R30,LOW(32)
0002a5 93ea      	ST   -Y,R30
0002a6 940e 0333 	CALL SUBOPT_0x4
0002a8 cff8      	RJMP _0x202006E
                 _0x2020070:
                 _0x202006D:
                 _0x2020071:
                 _0x2020030:
                 _0x20200CC:
0002a9 e010      	LDI  R17,LOW(0)
                 _0x202001B:
0002aa cee0      	RJMP _0x2020016
                 _0x2020018:
0002ab 85ac      	LDD  R26,Y+12
0002ac 85bd      	LDD  R27,Y+12+1
0002ad 940e 0364 	CALL __GETW1P
0002af 940e 0378 	CALL __LOADLOCR6
0002b1 9664      	ADIW R28,20
0002b2 9508      	RET
                 ; .FEND
                 _sprintf:
                 ; .FSTART _sprintf
0002b3 92ff      	PUSH R15
0002b4 2ef8      	MOV  R15,R24
0002b5 9726      	SBIW R28,6
0002b6 940e 0373 	CALL __SAVELOCR4
0002b8 940e 034b 	CALL SUBOPT_0x7
0002ba 9730      	SBIW R30,0
0002bb f419      	BRNE _0x2020072
0002bc efef      	LDI  R30,LOW(65535)
0002bd efff      	LDI  R31,HIGH(65535)
0002be c023      	RJMP _0x20A0003
                 _0x2020072:
0002bf 01de      	MOVW R26,R28
0002c0 9616      	ADIW R26,6
0002c1 940e 035c 	CALL __ADDW2R15
0002c3 018d      	MOVW R16,R26
0002c4 940e 034b 	CALL SUBOPT_0x7
0002c6 83ee      	STD  Y+6,R30
0002c7 83ff      	STD  Y+6+1,R31
0002c8 e0e0      	LDI  R30,LOW(0)
0002c9 87e8      	STD  Y+8,R30
0002ca 87e9      	STD  Y+8+1,R30
0002cb 01de      	MOVW R26,R28
0002cc 961a      	ADIW R26,10
0002cd 940e 035c 	CALL __ADDW2R15
0002cf 940e 0364 	CALL __GETW1P
0002d1 93fa      	ST   -Y,R31
0002d2 93ea      	ST   -Y,R30
0002d3 931a      	ST   -Y,R17
0002d4 930a      	ST   -Y,R16
0002d5 e3ef      	LDI  R30,LOW(_put_buff_G101)
0002d6 e0f1      	LDI  R31,HIGH(_put_buff_G101)
0002d7 93fa      	ST   -Y,R31
0002d8 93ea      	ST   -Y,R30
0002d9 01de      	MOVW R26,R28
0002da 961a      	ADIW R26,10
0002db dea3      	RCALL __print_G101
0002dc 019f      	MOVW R18,R30
0002dd 81ae      	LDD  R26,Y+6
0002de 81bf      	LDD  R27,Y+6+1
0002df e0e0      	LDI  R30,LOW(0)
0002e0 93ec      	ST   X,R30
0002e1 01f9      	MOVW R30,R18
                 _0x20A0003:
0002e2 940e 037a 	CALL __LOADLOCR4
0002e4 962a      	ADIW R28,10
0002e5 90ff      	POP  R15
0002e6 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _spi:
                 ; .FSTART _spi
0002e7 93aa      	ST   -Y,R26
0002e8 81e8      	LD   R30,Y
0002e9 b9ef      	OUT  0xF,R30
                 _0x2040003:
0002ea 9b77      	SBIS 0xE,7
0002eb cffe      	RJMP _0x2040003
0002ec b1ef      	IN   R30,0xF
                 _0x20A0002:
0002ed 9621      	ADIW R28,1
0002ee 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 _memset:
                 ; .FSTART _memset
0002ef 93ba      	ST   -Y,R27
0002f0 93aa      	ST   -Y,R26
0002f1 81b9          ldd  r27,y+1
0002f2 81a8          ld   r26,y
0002f3 9610          adiw r26,0
0002f4 f031          breq memset1
0002f5 81fc          ldd  r31,y+4
0002f6 81eb          ldd  r30,y+3
0002f7 816a          ldd  r22,y+2
                 memset0:
0002f8 9361          st   z+,r22
0002f9 9711          sbiw r26,1
0002fa f7e9          brne memset0
                 memset1:
0002fb 81eb          ldd  r30,y+3
0002fc 81fc          ldd  r31,y+4
                 _0x20A0001:
0002fd 9625      	ADIW R28,5
0002fe 9508      	RET
                 ; .FEND
                 _strlen:
                 ; .FSTART _strlen
0002ff 93ba      	ST   -Y,R27
000300 93aa      	ST   -Y,R26
000301 91a9          ld   r26,y+
000302 91b9          ld   r27,y+
000303 27ee          clr  r30
000304 27ff          clr  r31
                 strlen0:
000305 916d          ld   r22,x+
000306 2366          tst  r22
000307 f011          breq strlen1
000308 9631          adiw r30,1
000309 cffb          rjmp strlen0
                 strlen1:
00030a 9508          ret
                 ; .FEND
                 _strlenf:
                 ; .FSTART _strlenf
00030b 93ba      	ST   -Y,R27
00030c 93aa      	ST   -Y,R26
00030d 27aa          clr  r26
00030e 27bb          clr  r27
00030f 91e9          ld   r30,y+
000310 91f9          ld   r31,y+
                 strlenf0:
000311 9005      	lpm  r0,z+
000312 2000          tst  r0
000313 f011          breq strlenf1
000314 9611          adiw r26,1
000315 cffb          rjmp strlenf0
                 strlenf1:
000316 01fd          movw r30,r26
000317 9508          ret
                 ; .FEND
                 
                 	.CSEG
                 
                 	.DSEG
                 __base_y_G100:
000160           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
000318 940e 00e3 	CALL __lcd_write_data
00031a e0a3      	LDI  R26,LOW(3)
00031b e0b0      	LDI  R27,0
00031c 940c 0352 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x1:
00031e e3a0      	LDI  R26,LOW(48)
00031f 940e 00ce 	CALL __lcd_write_nibble_G100
                +
000321 ec88     +LDI R24 , LOW ( 200 )
000322 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
000323 9701     +SBIW R24 , 1
000324 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
000325 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0x2:
000326 932a      	ST   -Y,R18
000327 85ad      	LDD  R26,Y+13
000328 85be      	LDD  R27,Y+13+1
000329 85ef      	LDD  R30,Y+15
00032a 89f8      	LDD  R31,Y+15+1
00032b 9509      	ICALL
00032c 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x3:
00032d 89e8      	LDD  R30,Y+16
00032e 89f9      	LDD  R31,Y+16+1
00032f 9734      	SBIW R30,4
000330 8be8      	STD  Y+16,R30
000331 8bf9      	STD  Y+16+1,R31
000332 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x4:
000333 85ad      	LDD  R26,Y+13
000334 85be      	LDD  R27,Y+13+1
000335 85ef      	LDD  R30,Y+15
000336 89f8      	LDD  R31,Y+15+1
000337 9509      	ICALL
000338 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x5:
000339 89a8      	LDD  R26,Y+16
00033a 89b9      	LDD  R27,Y+16+1
00033b 9614      	ADIW R26,4
00033c 940e 0364 	CALL __GETW1P
00033e 83ee      	STD  Y+6,R30
00033f 83ff      	STD  Y+6+1,R31
000340 81ae      	LDD  R26,Y+6
000341 81bf      	LDD  R27,Y+6+1
000342 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x6:
000343 89a8      	LDD  R26,Y+16
000344 89b9      	LDD  R27,Y+16+1
000345 9614      	ADIW R26,4
000346 940e 0364 	CALL __GETW1P
000348 87ea      	STD  Y+10,R30
000349 87fb      	STD  Y+10+1,R31
00034a 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x7:
00034b 01de      	MOVW R26,R28
00034c 961c      	ADIW R26,12
00034d 940e 035c 	CALL __ADDW2R15
00034f 940e 0364 	CALL __GETW1P
000351 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
000352 9610      	adiw r26,0
000353 f039      	breq __delay_ms1
                 __delay_ms0:
                +
000354 ed80     +LDI R24 , LOW ( 0x7D0 )
000355 e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
000356 9701     +SBIW R24 , 1
000357 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
000358 95a8      	wdr
000359 9711      	sbiw r26,1
00035a f7c9      	brne __delay_ms0
                 __delay_ms1:
00035b 9508      	ret
                 
                 __ADDW2R15:
00035c 2400      	CLR  R0
00035d 0daf      	ADD  R26,R15
00035e 1db0      	ADC  R27,R0
00035f 9508      	RET
                 
                 __ANEGW1:
000360 95f1      	NEG  R31
000361 95e1      	NEG  R30
000362 40f0      	SBCI R31,0
000363 9508      	RET
                 
                 __GETW1P:
000364 91ed      	LD   R30,X+
000365 91fc      	LD   R31,X
000366 9711      	SBIW R26,1
000367 9508      	RET
                 
                 __GETW1PF:
000368 9005      	LPM  R0,Z+
000369 91f4      	LPM  R31,Z
00036a 2de0      	MOV  R30,R0
00036b 9508      	RET
                 
                 __PUTPARD1:
00036c 937a      	ST   -Y,R23
00036d 936a      	ST   -Y,R22
00036e 93fa      	ST   -Y,R31
00036f 93ea      	ST   -Y,R30
000370 9508      	RET
                 
                 __SAVELOCR6:
000371 935a      	ST   -Y,R21
                 __SAVELOCR5:
000372 934a      	ST   -Y,R20
                 __SAVELOCR4:
000373 933a      	ST   -Y,R19
                 __SAVELOCR3:
000374 932a      	ST   -Y,R18
                 __SAVELOCR2:
000375 931a      	ST   -Y,R17
000376 930a      	ST   -Y,R16
000377 9508      	RET
                 
                 __LOADLOCR6:
000378 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
000379 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
00037a 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
00037b 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
00037c 8119      	LDD  R17,Y+1
00037d 8108      	LD   R16,Y
00037e 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega16 register use summary:
r0 :  11 r1 :   1 r2 :   0 r3 :   0 r4 :   1 r5 :   1 r6 :   0 r7 :   1 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   4 
r16:  34 r17:  29 r18:  29 r19:   8 r20:   9 r21:  17 r22:   8 r23:   2 
r24:  23 r25:   5 r26:  96 r27:  40 r28:  17 r29:   1 r30: 198 r31:  58 
x  :  23 y  : 171 z  :  15 
Registers used: 25 out of 35 (71.4%)

ATmega16 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   1 add   :   2 
adiw  :  24 and   :   0 andi  :   6 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :  17 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   8 
brlt  :   0 brmi  :   1 brne  :  30 brpl  :   1 brsh  :   2 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :  54 
cbi   :   4 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :  10 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   3 cpc   :   2 cpi   :  32 cpse  :   0 dec   :   5 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   2 ijmp  :   0 
in    :   3 inc   :   0 jmp   :  28 ld    :  23 ldd   :  80 ldi   :  96 
lds   :   0 lpm   :  14 lsl   :   0 lsr   :   0 mov   :  17 movw  :  17 
mul   :   1 muls  :   0 mulsu :   0 neg   :   2 nop   :   0 or    :   1 
ori   :   7 out   :  48 pop   :   1 push  :   1 rcall :  11 ret   :  23 
reti  :   0 rjmp  :  56 rol   :   0 ror   :   0 sbc   :   1 sbci  :   1 
sbi   :   4 sbic  :   0 sbis  :   1 sbiw  :  21 sbr   :   0 sbrc  :   2 
sbrs  :  10 sec   :   0 seh   :   0 sei   :   0 sen   :   0 ser   :   0 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  63 std   :  31 sts   :   2 sub   :   1 subi  :  16 swap  :   1 
tst   :   4 wdr   :   1 
Instructions used: 52 out of 116 (44.8%)

ATmega16 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0006fe   1750     40   1790   16384  10.9%
[.dseg] 0x000060 0x000164      0      4      4    1024   0.4%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 3 warnings
