{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 07 17:00:05 2007 " "Info: Processing started: Mon May 07 17:00:05 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VGA2 -c VGA2 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VGA2 -c VGA2" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[0\]~118 " "Warning: Node \"lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[0\]~118\"" {  } { { "lpm_latch.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "lpm_latch.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\]~114 " "Warning: Node \"lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[1\]~114\"" {  } { { "lpm_latch.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "lpm_latch.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[2\]~110 " "Warning: Node \"lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[2\]~110\"" {  } { { "lpm_latch.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "lpm_latch.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[3\]~106 " "Warning: Node \"lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[3\]~106\"" {  } { { "lpm_latch.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "lpm_latch.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[4\]~102 " "Warning: Node \"lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[4\]~102\"" {  } { { "lpm_latch.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "lpm_latch.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[5\]~98 " "Warning: Node \"lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[5\]~98\"" {  } { { "lpm_latch.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "lpm_latch.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[6\]~94 " "Warning: Node \"lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[6\]~94\"" {  } { { "lpm_latch.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "lpm_latch.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[7\]~90 " "Warning: Node \"lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[7\]~90\"" {  } { { "lpm_latch.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "lpm_latch.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[8\]~86 " "Warning: Node \"lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[8\]~86\"" {  } { { "lpm_latch.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "lpm_latch.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[9\]~82 " "Warning: Node \"lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[9\]~82\"" {  } { { "lpm_latch.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\"" 0 0}  } { { "lpm_latch.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "VGA2.bdf" "" { Schematic "E:/altera/my projects/VGA/VGA2/VGA2.bdf" { { 128 8 176 144 "CLK" "" } } } } { "e:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register lpm_counter0:inst\|lpm_counter:lpm_counter_component\|dffs\[0\] register lpm_counter0:inst\|lpm_counter:lpm_counter_component\|dffs\[1\] 102.04 MHz 9.8 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 102.04 MHz between source register \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|dffs\[0\]\" and destination register \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|dffs\[1\]\" (period= 9.8 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.500 ns + Longest register register " "Info: + Longest register to register delay is 5.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|dffs\[0\] 1 REG LC2 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2; Fanout = 11; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|dffs\[0\]'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(3.300 ns) 5.500 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|dffs\[1\] 2 REG LC16 10 " "Info: 2: + IC(2.200 ns) + CELL(3.300 ns) = 5.500 ns; Loc. = LC16; Fanout = 10; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|dffs\[1\]'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[1] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 60.00 % ) " "Info: Total cell delay = 3.300 ns ( 60.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 40.00 % ) " "Info: Total interconnect delay = 2.200 ns ( 40.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[1] } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.500 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[1] } { 0.000ns 2.200ns } { 0.000ns 3.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.400 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.100 ns) 2.100 ns CLK 1 CLK PIN_43 10 " "Info: 1: + IC(0.000 ns) + CELL(2.100 ns) = 2.100 ns; Loc. = PIN_43; Fanout = 10; CLK Node = 'CLK'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "VGA2.bdf" "" { Schematic "E:/altera/my projects/VGA/VGA2/VGA2.bdf" { { 128 8 176 144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.400 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|dffs\[1\] 2 REG LC16 10 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.400 ns; Loc. = LC16; Fanout = 10; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|dffs\[1\]'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[1] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 100.00 % ) " "Info: Total cell delay = 3.400 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[1] } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { CLK CLK~out lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[1] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.400 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.100 ns) 2.100 ns CLK 1 CLK PIN_43 10 " "Info: 1: + IC(0.000 ns) + CELL(2.100 ns) = 2.100 ns; Loc. = PIN_43; Fanout = 10; CLK Node = 'CLK'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "VGA2.bdf" "" { Schematic "E:/altera/my projects/VGA/VGA2/VGA2.bdf" { { 128 8 176 144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.400 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|dffs\[0\] 2 REG LC2 11 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.400 ns; Loc. = LC2; Fanout = 11; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|dffs\[0\]'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 100.00 % ) " "Info: Total cell delay = 3.400 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { CLK CLK~out lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[1] } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { CLK CLK~out lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[1] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.300ns } "" } } { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { CLK CLK~out lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.300ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.500 ns + " "Info: + Micro clock to output delay of source is 1.500 ns" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.800 ns + " "Info: + Micro setup delay of destination is 2.800 ns" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[1] } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.500 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0] lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[1] } { 0.000ns 2.200ns } { 0.000ns 3.300ns } "" } } { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[1] } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { CLK CLK~out lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[1] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.300ns } "" } } { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0] } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { CLK CLK~out lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.300ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK ADD\[2\] lpm_counter0:inst\|lpm_counter:lpm_counter_component\|dffs\[2\] 13.500 ns register " "Info: tco from clock \"CLK\" to destination pin \"ADD\[2\]\" through register \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\|dffs\[2\]\" is 13.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.400 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.100 ns) 2.100 ns CLK 1 CLK PIN_43 10 " "Info: 1: + IC(0.000 ns) + CELL(2.100 ns) = 2.100 ns; Loc. = PIN_43; Fanout = 10; CLK Node = 'CLK'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "VGA2.bdf" "" { Schematic "E:/altera/my projects/VGA/VGA2/VGA2.bdf" { { 128 8 176 144 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.400 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|dffs\[2\] 2 REG LC13 9 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.400 ns; Loc. = LC13; Fanout = 9; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|dffs\[2\]'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 100.00 % ) " "Info: Total cell delay = 3.400 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { CLK CLK~out lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[2] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.500 ns + " "Info: + Micro clock to output delay of source is 1.500 ns" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.600 ns + Longest register pin " "Info: + Longest register to pin delay is 8.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst\|lpm_counter:lpm_counter_component\|dffs\[2\] 1 REG LC13 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC13; Fanout = 9; REG Node = 'lpm_counter0:inst\|lpm_counter:lpm_counter_component\|dffs\[2\]'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(4.600 ns) 6.800 ns lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|muxlut:\$00013\|result_node~11 2 COMB LC19 1 " "Info: 2: + IC(2.200 ns) + CELL(4.600 ns) = 6.800 ns; Loc. = LC19; Fanout = 1; COMB Node = 'lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|muxlut:\$00013\|result_node~11'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[2] lpm_mux0:inst3|lpm_mux:lpm_mux_component|muxlut:$00013|result_node~11 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 8.600 ns ADD\[2\] 3 PIN PIN_39 0 " "Info: 3: + IC(0.000 ns) + CELL(1.800 ns) = 8.600 ns; Loc. = PIN_39; Fanout = 0; PIN Node = 'ADD\[2\]'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { lpm_mux0:inst3|lpm_mux:lpm_mux_component|muxlut:$00013|result_node~11 ADD[2] } "NODE_NAME" } } { "VGA2.bdf" "" { Schematic "E:/altera/my projects/VGA/VGA2/VGA2.bdf" { { 240 552 728 256 "ADD\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.400 ns ( 74.42 % ) " "Info: Total cell delay = 6.400 ns ( 74.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 25.58 % ) " "Info: Total interconnect delay = 2.200 ns ( 25.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.600 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[2] lpm_mux0:inst3|lpm_mux:lpm_mux_component|muxlut:$00013|result_node~11 ADD[2] } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "8.600 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[2] lpm_mux0:inst3|lpm_mux:lpm_mux_component|muxlut:$00013|result_node~11 ADD[2] } { 0.000ns 2.200ns 0.000ns } { 0.000ns 4.600ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { CLK lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[2] } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { CLK CLK~out lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[2] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.300ns } "" } } { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.600 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[2] lpm_mux0:inst3|lpm_mux:lpm_mux_component|muxlut:$00013|result_node~11 ADD[2] } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "8.600 ns" { lpm_counter0:inst|lpm_counter:lpm_counter_component|dffs[2] lpm_mux0:inst3|lpm_mux:lpm_mux_component|muxlut:$00013|result_node~11 ADD[2] } { 0.000ns 2.200ns 0.000ns } { 0.000ns 4.600ns 1.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "UC\[9\] ADD\[9\] 16.800 ns Longest " "Info: Longest tpd from source pin \"UC\[9\]\" to destination pin \"ADD\[9\]\" is 16.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns UC\[9\] 1 PIN PIN_18 3 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_18; Fanout = 3; PIN Node = 'UC\[9\]'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { UC[9] } "NODE_NAME" } } { "VGA2.bdf" "" { Schematic "E:/altera/my projects/VGA/VGA2/VGA2.bdf" { { 368 56 224 384 "UC\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.700 ns) 8.200 ns lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[9\]~82 2 COMB LOOP LC4 3 " "Info: 2: + IC(0.000 ns) + CELL(6.700 ns) = 8.200 ns; Loc. = LC4; Fanout = 3; COMB LOOP Node = 'lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[9\]~82'" { { "Info" "ITDB_PART_OF_SCC" "lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[9\]~82 LC4 " "Info: Loc. = LC4; Node \"lpm_latch0:inst2\|lpm_latch:lpm_latch_component\|latches\[9\]~82\"" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[9]~82 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0}  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[9]~82 } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { UC[9] lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[9]~82 } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(4.600 ns) 15.000 ns lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|muxlut:\$00027\|result_node~11 3 COMB LC29 1 " "Info: 3: + IC(2.200 ns) + CELL(4.600 ns) = 15.000 ns; Loc. = LC29; Fanout = 1; COMB Node = 'lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|muxlut:\$00027\|result_node~11'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[9]~82 lpm_mux0:inst3|lpm_mux:lpm_mux_component|muxlut:$00027|result_node~11 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 16.800 ns ADD\[9\] 4 PIN PIN_27 0 " "Info: 4: + IC(0.000 ns) + CELL(1.800 ns) = 16.800 ns; Loc. = PIN_27; Fanout = 0; PIN Node = 'ADD\[9\]'" {  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { lpm_mux0:inst3|lpm_mux:lpm_mux_component|muxlut:$00027|result_node~11 ADD[9] } "NODE_NAME" } } { "VGA2.bdf" "" { Schematic "E:/altera/my projects/VGA/VGA2/VGA2.bdf" { { 240 552 728 256 "ADD\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.600 ns ( 86.90 % ) " "Info: Total cell delay = 14.600 ns ( 86.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.200 ns ( 13.10 % ) " "Info: Total interconnect delay = 2.200 ns ( 13.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "16.800 ns" { UC[9] lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[9]~82 lpm_mux0:inst3|lpm_mux:lpm_mux_component|muxlut:$00027|result_node~11 ADD[9] } "NODE_NAME" } } { "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera/61/quartus/bin/Technology_Viewer.qrui" "16.800 ns" { UC[9] UC[9]~out lpm_latch0:inst2|lpm_latch:lpm_latch_component|latches[9]~82 lpm_mux0:inst3|lpm_mux:lpm_mux_component|muxlut:$00027|result_node~11 ADD[9] } { 0.000ns 0.000ns 0.000ns 2.200ns 0.000ns } { 0.000ns 1.500ns 6.700ns 4.600ns 1.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 22 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "96 " "Info: Allocated 96 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 07 17:00:05 2007 " "Info: Processing ended: Mon May 07 17:00:05 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
