// Seed: 1723802840
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  integer id_6;
  wire id_7;
endmodule
module module_1 #(
    parameter id_2 = 32'd18
) (
    input supply1 id_0,
    output wire id_1,
    input tri1 _id_2
);
  assign id_1 = id_2 - id_0;
  bit id_4;
  logic [-1 : 1] id_5;
  logic [id_2  !=  1 'b0 : -1 'd0] id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5
  );
  logic id_7;
  ;
  always @(1 or posedge 1'b0) id_4 <= id_0#(.id_6(-1'h0));
endmodule
