--------------------------------------------------------------------------------
Release 13.2 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml DMA_FPGA.twx DMA_FPGA.ncd -o DMA_FPGA.twr DMA_FPGA.pcf

Design file:              DMA_FPGA.ncd
Physical constraint file: DMA_FPGA.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3391 - Timing constraint COMP "PCI_DEVSEL" OFFSET = IN 7 ns 
   BEFORE COMP "PCLK"; does not specify a data valid duration and will not be 
   hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "PCI_FRAME" OFFSET = IN 7 ns 
   BEFORE COMP "PCLK"; does not specify a data valid duration and will not be 
   hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "PCI_IRDY" OFFSET = IN 7 ns BEFORE 
   COMP "PCLK"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "PCI_PAR" OFFSET = IN 7 ns BEFORE 
   COMP "PCLK"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "PCI_PERR" OFFSET = IN 7 ns BEFORE 
   COMP "PCLK"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "PCI_STOP" OFFSET = IN 7 ns BEFORE 
   COMP "PCLK"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "PCI_TRDY" OFFSET = IN 7 ns BEFORE 
   COMP "PCLK"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "PCI_GNT" OFFSET = IN 10 ns BEFORE 
   COMP "PCLK"; does not specify a data valid duration and will not be hold 
   checked. To enable hold checking on this offset constraint please specify a 
   data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint COMP "PCI_IDSEL" OFFSET = IN 10 ns 
   BEFORE COMP "PCLK"; does not specify a data valid duration and will not be 
   hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint TIMEGRP "PCI_AD_GRP" OFFSET = IN 7 ns 
   BEFORE COMP "PCLK"; does not specify a data valid duration and will not be 
   hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
WARNING:Timing:3391 - Timing constraint TIMEGRP "PCI_CBE_GRP" OFFSET = IN 7 ns 
   BEFORE COMP "PCLK"; does not specify a data valid duration and will not be 
   hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.323ns.
--------------------------------------------------------------------------------

Paths for end point u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X31Y88.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.288ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD to u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y110.AQ     Tcko                  0.476   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X43Y108.D6     net (fanout=3)        0.995   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD
    SLICE_X43Y108.D      Tilo                  0.259   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X31Y88.CE      net (fanout=2)        2.150   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X31Y88.CLK     Tceck                 0.408   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.288ns (1.143ns logic, 3.145ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X31Y88.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.270ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD to u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y110.AQ     Tcko                  0.476   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X43Y108.D6     net (fanout=3)        0.995   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD
    SLICE_X43Y108.D      Tilo                  0.259   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X31Y88.CE      net (fanout=2)        2.150   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X31Y88.CLK     Tceck                 0.390   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.270ns (1.125ns logic, 3.145ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X31Y88.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.262ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD to u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y110.AQ     Tcko                  0.476   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X43Y108.D6     net (fanout=3)        0.995   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD
    SLICE_X43Y108.D      Tilo                  0.259   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X31Y88.CE      net (fanout=2)        2.150   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X31Y88.CLK     Tceck                 0.382   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.262ns (1.117ns logic, 3.145ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X43Y109.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.976ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.011ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD to u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y110.AQ     Tcko                  0.200   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X42Y108.A3     net (fanout=3)        0.622   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD
    SLICE_X42Y108.A      Tilo                  0.142   u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X43Y109.SR     net (fanout=2)        0.186   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X43Y109.CLK    Tcksr       (-Th)     0.139   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.011ns (0.203ns logic, 0.808ns route)
                                                       (20.1% logic, 79.9% route)
--------------------------------------------------------------------------------

Paths for end point u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X43Y109.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.977ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.012ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD to u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y110.AQ     Tcko                  0.200   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X42Y108.A3     net (fanout=3)        0.622   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD
    SLICE_X42Y108.A      Tilo                  0.142   u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X43Y109.SR     net (fanout=2)        0.186   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X43Y109.CLK    Tcksr       (-Th)     0.138   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.012ns (0.204ns logic, 0.808ns route)
                                                       (20.2% logic, 79.8% route)
--------------------------------------------------------------------------------

Paths for end point u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X43Y109.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.983ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.018ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD to u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y110.AQ     Tcko                  0.200   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X42Y108.A3     net (fanout=3)        0.622   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD
    SLICE_X42Y108.A      Tilo                  0.142   u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X43Y109.SR     net (fanout=2)        0.186   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X43Y109.CLK    Tcksr       (-Th)     0.132   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.018ns (0.210ns logic, 0.808ns route)
                                                       (20.6% logic, 79.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.017ns.
--------------------------------------------------------------------------------

Paths for end point u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD (SLICE_X54Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.982ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT rising
  Destination Clock:    u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD to u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y110.AQ     Tcko                  0.476   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X54Y110.A6     net (fanout=3)        0.157   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD
    SLICE_X54Y110.CLK    Tas                   0.349   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD_n
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.982ns (0.825ns logic, 0.157ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD (SLICE_X54Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT rising
  Destination Clock:    u_icon/u_DMA_FPGA_icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD to u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y110.AQ     Tcko                  0.200   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X54Y110.A6     net (fanout=3)        0.028   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD
    SLICE_X54Y110.CLK    Tah         (-Th)    -0.190   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iDATA_CMD
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD_n
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 15522 paths analyzed, 1694 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X31Y24.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.433ns (data path - clock path skew + uncertainty)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      10.398ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising
  Destination Clock:    WB_CLK_2x rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC to u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y108.AQ     Tcko                  0.430   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X43Y108.B1     net (fanout=1)        0.525   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
    SLICE_X43Y108.B      Tilo                  0.259   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X42Y81.C2      net (fanout=48)       2.986   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X42Y81.C       Tilo                  0.235   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE
    SLICE_X31Y24.SR      net (fanout=45)       5.584   CONTROL3<20>
    SLICE_X31Y24.CLK     Trck                  0.379   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                     10.398ns (1.303ns logic, 9.095ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.252ns (data path - clock path skew + uncertainty)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      10.217ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising
  Destination Clock:    WB_CLK_2x rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y88.AQ      Tcko                  0.430   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X33Y96.C3      net (fanout=7)        1.514   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X33Y96.C       Tilo                  0.259   u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/POR
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X42Y81.C5      net (fanout=7)        1.816   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X42Y81.C       Tilo                  0.235   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE
    SLICE_X31Y24.SR      net (fanout=45)       5.584   CONTROL3<20>
    SLICE_X31Y24.CLK     Trck                  0.379   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                     10.217ns (1.303ns logic, 8.914ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.187ns (data path - clock path skew + uncertainty)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      10.152ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising
  Destination Clock:    WB_CLK_2x rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y88.BQ      Tcko                  0.430   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X33Y96.C1      net (fanout=7)        1.449   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X33Y96.C       Tilo                  0.259   u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/POR
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X42Y81.C5      net (fanout=7)        1.816   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X42Y81.C       Tilo                  0.235   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE
    SLICE_X31Y24.SR      net (fanout=45)       5.584   CONTROL3<20>
    SLICE_X31Y24.CLK     Trck                  0.379   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                     10.152ns (1.303ns logic, 8.849ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Paths for end point u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2 (SLICE_X31Y24.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.408ns (data path - clock path skew + uncertainty)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      10.373ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising
  Destination Clock:    WB_CLK_2x rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC to u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y108.AQ     Tcko                  0.430   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X43Y108.B1     net (fanout=1)        0.525   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
    SLICE_X43Y108.B      Tilo                  0.259   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X42Y81.C2      net (fanout=48)       2.986   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X42Y81.C       Tilo                  0.235   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE
    SLICE_X31Y24.SR      net (fanout=45)       5.584   CONTROL3<20>
    SLICE_X31Y24.CLK     Trck                  0.354   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                     10.373ns (1.278ns logic, 9.095ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.227ns (data path - clock path skew + uncertainty)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      10.192ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising
  Destination Clock:    WB_CLK_2x rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y88.AQ      Tcko                  0.430   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X33Y96.C3      net (fanout=7)        1.514   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X33Y96.C       Tilo                  0.259   u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/POR
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X42Y81.C5      net (fanout=7)        1.816   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X42Y81.C       Tilo                  0.235   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE
    SLICE_X31Y24.SR      net (fanout=45)       5.584   CONTROL3<20>
    SLICE_X31Y24.CLK     Trck                  0.354   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                     10.192ns (1.278ns logic, 8.914ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.162ns (data path - clock path skew + uncertainty)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      10.127ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising
  Destination Clock:    WB_CLK_2x rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y88.BQ      Tcko                  0.430   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X33Y96.C1      net (fanout=7)        1.449   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X33Y96.C       Tilo                  0.259   u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/POR
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X42Y81.C5      net (fanout=7)        1.816   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X42Y81.C       Tilo                  0.235   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE
    SLICE_X31Y24.SR      net (fanout=45)       5.584   CONTROL3<20>
    SLICE_X31Y24.CLK     Trck                  0.354   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                     10.127ns (1.278ns logic, 8.849ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Paths for end point u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2 (SLICE_X31Y24.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.405ns (data path - clock path skew + uncertainty)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      10.370ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising
  Destination Clock:    WB_CLK_2x rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC to u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y108.AQ     Tcko                  0.430   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X43Y108.B1     net (fanout=1)        0.525   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
    SLICE_X43Y108.B      Tilo                  0.259   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X42Y81.C2      net (fanout=48)       2.986   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X42Y81.C       Tilo                  0.235   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE
    SLICE_X31Y24.SR      net (fanout=45)       5.584   CONTROL3<20>
    SLICE_X31Y24.CLK     Trck                  0.351   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                     10.370ns (1.275ns logic, 9.095ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.224ns (data path - clock path skew + uncertainty)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      10.189ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising
  Destination Clock:    WB_CLK_2x rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y88.AQ      Tcko                  0.430   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X33Y96.C3      net (fanout=7)        1.514   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X33Y96.C       Tilo                  0.259   u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/POR
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X42Y81.C5      net (fanout=7)        1.816   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X42Y81.C       Tilo                  0.235   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE
    SLICE_X31Y24.SR      net (fanout=45)       5.584   CONTROL3<20>
    SLICE_X31Y24.CLK     Trck                  0.351   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                     10.189ns (1.275ns logic, 8.914ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.159ns (data path - clock path skew + uncertainty)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      10.124ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising
  Destination Clock:    WB_CLK_2x rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y88.BQ      Tcko                  0.430   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X33Y96.C1      net (fanout=7)        1.449   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X33Y96.C       Tilo                  0.259   u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/POR
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X42Y81.C5      net (fanout=7)        1.816   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X42Y81.C       Tilo                  0.235   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE
    SLICE_X31Y24.SR      net (fanout=45)       5.584   CONTROL3<20>
    SLICE_X31Y24.CLK     Trck                  0.351   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<11>
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                     10.124ns (1.275ns logic, 8.849ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X40Y110.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.361ns (datapath - clock path skew - uncertainty)
  Source:               down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising
  Destination Clock:    WB_CLK rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y110.AQ     Tcko                  0.198   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X40Y110.AX     net (fanout=1)        0.150   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X40Y110.CLK    Tckdi       (-Th)    -0.048   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.246ns logic, 0.150ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (SLICE_X33Y90.D4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.534ns (datapath - clock path skew - uncertainty)
  Source:               u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Destination:          u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (FF)
  Data Path Delay:      0.569ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising
  Destination Clock:    WB_CLK rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL to u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y90.DMUX    Tshcko                0.238   u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    SLICE_X33Y90.D4      net (fanout=2)        0.116   u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
    SLICE_X33Y90.CLK     Tah         (-Th)    -0.215   u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.569ns (0.453ns logic, 0.116ns route)
                                                       (79.6% logic, 20.4% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X33Y90.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.535ns (datapath - clock path skew - uncertainty)
  Source:               u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL (FF)
  Destination:          u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (FF)
  Data Path Delay:      0.570ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising
  Destination Clock:    WB_CLK rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL to u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y90.AMUX    Tshcko                0.238   u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL
    SLICE_X33Y90.A4      net (fanout=2)        0.117   u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<1>
    SLICE_X33Y90.CLK     Tah         (-Th)    -0.215   u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.570ns (0.453ns logic, 0.117ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 2156 paths analyzed, 2060 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X43Y79.C4), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.856ns (data path - clock path skew + uncertainty)
  Source:               u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ (FF)
  Destination:          u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.821ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         WB_CLK_2x rising
  Destination Clock:    CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ to u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y72.DQ      Tcko                  0.430   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ
    SLICE_X45Y72.A2      net (fanout=1)        1.437   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
    SLICE_X45Y72.A       Tilo                  0.259   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X45Y76.A4      net (fanout=1)        0.879   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X45Y76.A       Tilo                  0.259   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118
    SLICE_X45Y76.B6      net (fanout=1)        0.143   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
    SLICE_X45Y76.B       Tilo                  0.259   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X43Y79.C4      net (fanout=1)        0.782   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X43Y79.CLK     Tas                   0.373   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.821ns (1.580ns logic, 3.241ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.165ns (data path - clock path skew + uncertainty)
  Source:               u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ (FF)
  Destination:          u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.130ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         WB_CLK_2x rising
  Destination Clock:    CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ to u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y76.BQ      Tcko                  0.430   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ
    SLICE_X44Y76.D2      net (fanout=1)        0.965   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
    SLICE_X44Y76.D       Tilo                  0.254   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118_SW0
    SLICE_X45Y76.A1      net (fanout=1)        0.665   u_slave_debug_A/u_DMA_FPGA_ila_bus/N40
    SLICE_X45Y76.A       Tilo                  0.259   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118
    SLICE_X45Y76.B6      net (fanout=1)        0.143   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
    SLICE_X45Y76.B       Tilo                  0.259   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X43Y79.C4      net (fanout=1)        0.782   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X43Y79.CLK     Tas                   0.373   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.130ns (1.575ns logic, 2.555ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.962ns (data path - clock path skew + uncertainty)
  Source:               u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ (FF)
  Destination:          u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.927ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         WB_CLK_2x rising
  Destination Clock:    CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ to u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y72.BQ      Tcko                  0.430   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ
    SLICE_X45Y72.A1      net (fanout=1)        0.543   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<1>
    SLICE_X45Y72.A       Tilo                  0.259   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X45Y76.A4      net (fanout=1)        0.879   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X45Y76.A       Tilo                  0.259   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118
    SLICE_X45Y76.B6      net (fanout=1)        0.143   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
    SLICE_X45Y76.B       Tilo                  0.259   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X43Y79.C4      net (fanout=1)        0.782   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X43Y79.CLK     Tas                   0.373   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.927ns (1.580ns logic, 2.347ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X31Y109.A4), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.756ns (data path - clock path skew + uncertainty)
  Source:               down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.721ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         WB_CLK rising
  Destination Clock:    CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y110.AQ     Tcko                  0.430   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X36Y110.C2     net (fanout=2)        1.516   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X36Y110.CMUX   Tilo                  0.403   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121_G
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X33Y109.B2     net (fanout=1)        1.238   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
    SLICE_X33Y109.B      Tilo                  0.259   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X31Y109.A4     net (fanout=1)        0.502   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X31Y109.CLK    Tas                   0.373   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.721ns (1.465ns logic, 3.256ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.077ns (data path - clock path skew + uncertainty)
  Source:               down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ (FF)
  Destination:          down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.042ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         WB_CLK rising
  Destination Clock:    CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ to down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y109.DQ     Tcko                  0.430   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ
    SLICE_X35Y109.A2     net (fanout=1)        1.383   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
    SLICE_X35Y109.A      Tilo                  0.259   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X33Y109.A5     net (fanout=1)        0.434   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X33Y109.A      Tilo                  0.259   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118
    SLICE_X33Y109.B6     net (fanout=1)        0.143   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
    SLICE_X33Y109.B      Tilo                  0.259   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X31Y109.A4     net (fanout=1)        0.502   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X31Y109.CLK    Tas                   0.373   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.042ns (1.580ns logic, 2.462ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.986ns (data path - clock path skew + uncertainty)
  Source:               down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 (FF)
  Destination:          down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.951ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         WB_CLK rising
  Destination Clock:    CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 to down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y110.BQ     Tcko                  0.430   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_STATE1
    SLICE_X36Y110.C1     net (fanout=1)        0.746   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
    SLICE_X36Y110.CMUX   Tilo                  0.403   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121_G
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X33Y109.B2     net (fanout=1)        1.238   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
    SLICE_X33Y109.B      Tilo                  0.259   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X31Y109.A4     net (fanout=1)        0.502   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X31Y109.CLK    Tas                   0.373   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.951ns (1.465ns logic, 2.486ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X27Y86.A1), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.630ns (data path - clock path skew + uncertainty)
  Source:               u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ (FF)
  Destination:          u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.595ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         WB_CLK rising
  Destination Clock:    CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ to u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.DQ      Tcko                  0.430   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ
    SLICE_X23Y83.A3      net (fanout=1)        1.068   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
    SLICE_X23Y83.A       Tilo                  0.259   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X24Y85.A3      net (fanout=1)        0.800   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X24Y85.A       Tilo                  0.235   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118
    SLICE_X24Y85.B4      net (fanout=1)        0.421   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
    SLICE_X24Y85.B       Tilo                  0.235   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X27Y86.A1      net (fanout=1)        0.774   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X27Y86.CLK     Tas                   0.373   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.595ns (1.532ns logic, 3.063ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.290ns (data path - clock path skew + uncertainty)
  Source:               u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ (FF)
  Destination:          u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.255ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         WB_CLK rising
  Destination Clock:    CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ to u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y84.BQ      Tcko                  0.430   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ
    SLICE_X25Y84.A2      net (fanout=1)        1.201   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
    SLICE_X25Y84.A       Tilo                  0.259   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118_SW0
    SLICE_X24Y85.A6      net (fanout=1)        0.327   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/N38
    SLICE_X24Y85.A       Tilo                  0.235   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118
    SLICE_X24Y85.B4      net (fanout=1)        0.421   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
    SLICE_X24Y85.B       Tilo                  0.235   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X27Y86.A1      net (fanout=1)        0.774   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X27Y86.CLK     Tas                   0.373   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.255ns (1.532ns logic, 2.723ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.105ns (data path - clock path skew + uncertainty)
  Source:               u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ (FF)
  Destination:          u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.070ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         WB_CLK rising
  Destination Clock:    CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ to u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.BQ      Tcko                  0.430   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ
    SLICE_X23Y83.A1      net (fanout=1)        0.543   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<1>
    SLICE_X23Y83.A       Tilo                  0.259   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X24Y85.A3      net (fanout=1)        0.800   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X24Y85.A       Tilo                  0.235   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118
    SLICE_X24Y85.B4      net (fanout=1)        0.421   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
    SLICE_X24Y85.B       Tilo                  0.235   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X27Y86.A1      net (fanout=1)        0.774   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X27Y86.CLK     Tas                   0.373   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.070ns (1.532ns logic, 2.538ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;

 16413 paths analyzed, 2426 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.931ns.
--------------------------------------------------------------------------------

Paths for end point u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg (SLICE_X32Y98.C6), 866 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAM)
  Destination:          u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.896ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 to u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y58.DOADO5   Trcko_DOA             1.800   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
    SLICE_X4Y101.C4      net (fanout=1)        2.317   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<95>
    SLICE_X4Y101.C       Tilo                  0.235   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13
    SLICE_X4Y100.C1      net (fanout=1)        0.840   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13
    SLICE_X4Y100.CMUX    Tilo                  0.403   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_11
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_7
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7
    SLICE_X4Y107.C3      net (fanout=1)        1.044   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7
    SLICE_X4Y107.CMUX    Tilo                  0.403   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_31
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X27Y107.B4     net (fanout=1)        3.502   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X27Y107.B      Tilo                  0.259   CONTROL5<3>
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X32Y98.D4      net (fanout=1)        1.366   CONTROL5<3>
    SLICE_X32Y98.D       Tilo                  0.235   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iTDO
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X32Y98.C6      net (fanout=1)        0.143   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X32Y98.CLK     Tas                   0.349   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iTDO
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     12.896ns (3.684ns logic, 9.212ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAM)
  Destination:          u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.744ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 to u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y58.DOADO3   Trcko_DOA             1.800   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
    SLICE_X4Y101.C1      net (fanout=1)        2.165   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<93>
    SLICE_X4Y101.C       Tilo                  0.235   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13
    SLICE_X4Y100.C1      net (fanout=1)        0.840   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13
    SLICE_X4Y100.CMUX    Tilo                  0.403   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_11
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_7
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7
    SLICE_X4Y107.C3      net (fanout=1)        1.044   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7
    SLICE_X4Y107.CMUX    Tilo                  0.403   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_31
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X27Y107.B4     net (fanout=1)        3.502   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X27Y107.B      Tilo                  0.259   CONTROL5<3>
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X32Y98.D4      net (fanout=1)        1.366   CONTROL5<3>
    SLICE_X32Y98.D       Tilo                  0.235   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iTDO
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X32Y98.C6      net (fanout=1)        0.143   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X32Y98.CLK     Tas                   0.349   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iTDO
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     12.744ns (3.684ns logic, 9.060ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAM)
  Destination:          u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.435ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 to u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y58.DOADO2   Trcko_DOA             1.800   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
    SLICE_X4Y101.C3      net (fanout=1)        1.856   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<92>
    SLICE_X4Y101.C       Tilo                  0.235   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13
    SLICE_X4Y100.C1      net (fanout=1)        0.840   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_13
    SLICE_X4Y100.CMUX    Tilo                  0.403   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_11
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_7
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7
    SLICE_X4Y107.C3      net (fanout=1)        1.044   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7
    SLICE_X4Y107.CMUX    Tilo                  0.403   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_31
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X27Y107.B4     net (fanout=1)        3.502   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X27Y107.B      Tilo                  0.259   CONTROL5<3>
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X32Y98.D4      net (fanout=1)        1.366   CONTROL5<3>
    SLICE_X32Y98.D       Tilo                  0.235   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iTDO
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X32Y98.C6      net (fanout=1)        0.143   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X32Y98.CLK     Tas                   0.349   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iTDO
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     12.435ns (3.684ns logic, 8.751ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg (SLICE_X32Y98.C5), 366 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Destination:          u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.029ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 to u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y32.DOA15   Trcko_DOA             2.100   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    SLICE_X21Y56.B3      net (fanout=1)        2.262   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<16>
    SLICE_X21Y56.B       Tilo                  0.259   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_143
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_135
    SLICE_X21Y56.A5      net (fanout=1)        0.230   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_135
    SLICE_X21Y56.A       Tilo                  0.259   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_143
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X38Y64.D6      net (fanout=1)        1.779   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X38Y64.CMUX    Topdc                 0.456   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X40Y76.D2      net (fanout=1)        1.506   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X40Y76.D       Tilo                  0.235   CONTROL3<3>
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X41Y98.C6      net (fanout=1)        1.552   CONTROL3<3>
    SLICE_X41Y98.C       Tilo                  0.259   CONTROL2<3>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X32Y98.C5      net (fanout=1)        0.783   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
    SLICE_X32Y98.CLK     Tas                   0.349   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iTDO
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     12.029ns (3.917ns logic, 8.112ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Destination:          u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.878ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 to u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y32.DOPA1   Trcko_DOPA            2.100   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    SLICE_X21Y56.B5      net (fanout=1)        2.111   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<17>
    SLICE_X21Y56.B       Tilo                  0.259   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_143
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_135
    SLICE_X21Y56.A5      net (fanout=1)        0.230   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_135
    SLICE_X21Y56.A       Tilo                  0.259   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_143
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X38Y64.D6      net (fanout=1)        1.779   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X38Y64.CMUX    Topdc                 0.456   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X40Y76.D2      net (fanout=1)        1.506   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X40Y76.D       Tilo                  0.235   CONTROL3<3>
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X41Y98.C6      net (fanout=1)        1.552   CONTROL3<3>
    SLICE_X41Y98.C       Tilo                  0.259   CONTROL2<3>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X32Y98.C5      net (fanout=1)        0.783   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
    SLICE_X32Y98.CLK     Tas                   0.349   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iTDO
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     11.878ns (3.917ns logic, 7.961ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Destination:          u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.715ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE to u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y61.AQ      Tcko                  0.430   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE
    SLICE_X17Y56.A2      net (fanout=25)       2.661   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<0>
    SLICE_X17Y56.A       Tilo                  0.259   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_15
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_15
    SLICE_X21Y56.A1      net (fanout=1)        1.187   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_15
    SLICE_X21Y56.A       Tilo                  0.259   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_143
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X38Y64.D6      net (fanout=1)        1.779   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_9
    SLICE_X38Y64.CMUX    Topdc                 0.456   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X40Y76.D2      net (fanout=1)        1.506   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X40Y76.D       Tilo                  0.235   CONTROL3<3>
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X41Y98.C6      net (fanout=1)        1.552   CONTROL3<3>
    SLICE_X41Y98.C       Tilo                  0.259   CONTROL2<3>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X32Y98.C5      net (fanout=1)        0.783   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
    SLICE_X32Y98.CLK     Tas                   0.349   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iTDO
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     11.715ns (2.247ns logic, 9.468ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA (SLICE_X30Y23.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.609ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC to u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y108.AQ     Tcko                  0.430   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X43Y108.B1     net (fanout=1)        0.525   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
    SLICE_X43Y108.B      Tilo                  0.259   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X42Y81.C2      net (fanout=48)       2.986   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X42Y81.C       Tilo                  0.235   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE
    SLICE_X30Y23.CE      net (fanout=45)       4.936   CONTROL3<20>
    SLICE_X30Y23.CLK     Tceck                 0.238   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
    -------------------------------------------------  ---------------------------
    Total                                      9.609ns (1.162ns logic, 8.447ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.428ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y88.AQ      Tcko                  0.430   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X33Y96.C3      net (fanout=7)        1.514   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X33Y96.C       Tilo                  0.259   u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/POR
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X42Y81.C5      net (fanout=7)        1.816   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X42Y81.C       Tilo                  0.235   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE
    SLICE_X30Y23.CE      net (fanout=45)       4.936   CONTROL3<20>
    SLICE_X30Y23.CLK     Tceck                 0.238   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
    -------------------------------------------------  ---------------------------
    Total                                      9.428ns (1.162ns logic, 8.266ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.363ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y88.BQ      Tcko                  0.430   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X33Y96.C1      net (fanout=7)        1.449   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X33Y96.C       Tilo                  0.259   u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/POR
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X42Y81.C5      net (fanout=7)        1.816   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X42Y81.C       Tilo                  0.235   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[0].U_HCE
    SLICE_X30Y23.CE      net (fanout=45)       4.936   CONTROL3<20>
    SLICE_X30Y23.CLK     Tceck                 0.238   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
    -------------------------------------------------  ---------------------------
    Total                                      9.363ns (1.162ns logic, 8.201ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAMB8_X3Y47.ADDRAWRADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE (FF)
  Destination:          u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.281ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 30.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE to u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X54Y92.AQ          Tcko                  0.200   u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
                                                           u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE
    RAMB8_X3Y47.ADDRAWRADDR7 net (fanout=7)        0.147   u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<4>
    RAMB8_X3Y47.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
                                                           u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
    -----------------------------------------------------  ---------------------------
    Total                                          0.281ns (0.134ns logic, 0.147ns route)
                                                           (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAMB8_X3Y47.ADDRAWRADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE (FF)
  Destination:          u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.281ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 30.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE to u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X54Y92.CQ          Tcko                  0.200   u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
                                                           u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE
    RAMB8_X3Y47.ADDRAWRADDR9 net (fanout=7)        0.147   u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<6>
    RAMB8_X3Y47.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
                                                           u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
    -----------------------------------------------------  ---------------------------
    Total                                          0.281ns (0.134ns logic, 0.147ns route)
                                                           (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAMB8_X3Y47.ADDRAWRADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.312ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE (FF)
  Destination:          u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.312ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 30.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE to u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X54Y91.DQ          Tcko                  0.200   u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
                                                           u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE
    RAMB8_X3Y47.ADDRAWRADDR6 net (fanout=7)        0.178   u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
    RAMB8_X3Y47.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
                                                           u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
    -----------------------------------------------------  ---------------------------
    Total                                          0.312ns (0.134ns logic, 0.178ns route)
                                                           (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Logical resource: down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X0Y52.CLKA
  Clock network: CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Logical resource: down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X0Y38.CLKA
  Clock network: CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Logical resource: u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X2Y26.CLKA
  Clock network: CONTROL0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCLK = PERIOD TIMEGRP "PCLK" 30 ns HIGH 50%;

 72471 paths analyzed, 3597 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.982ns.
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out (SLICE_X0Y90.A6), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram (RAM)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out (FF)
  Requirement:          30.000ns
  Data Path Delay:      16.911ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (0.699 - 0.735)
  Source Clock:         PCI_CLK rising at 0.000ns
  Destination Clock:    PCI_CLK rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y18.DOBDO3   Trcko_DOB             2.100   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram
    SLICE_X0Y100.A3      net (fanout=5)        6.069   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos_wbw_cbe_out<3>
    SLICE_X0Y100.A       Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out41
    SLICE_X0Y50.C5       net (fanout=1)        4.328   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out4
    SLICE_X0Y50.C        Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out42
    SLICE_X0Y50.B4       net (fanout=1)        0.303   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_if_next_be_out<3>
    SLICE_X0Y50.B        Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mmux_pci_cbe_out41
    SLICE_X0Y90.A6       net (fanout=1)        3.057   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_pciif_cbe_out<3>
    SLICE_X0Y90.CLK      Tas                   0.349   u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out_rstpot
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out
    -------------------------------------------------  ---------------------------
    Total                                     16.911ns (3.154ns logic, 13.757ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/cur_state_FSM_FFd1 (FF)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out (FF)
  Requirement:          30.000ns
  Data Path Delay:      14.464ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.699 - 0.767)
  Source Clock:         PCI_CLK rising at 0.000ns
  Destination Clock:    PCI_CLK rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/cur_state_FSM_FFd1 to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y50.BQ       Tcko                  0.430   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/rdata_selector<0>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/cur_state_FSM_FFd1
    SLICE_X0Y100.A4      net (fanout=108)      5.292   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/cur_state_FSM_FFd1
    SLICE_X0Y100.A       Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out41
    SLICE_X0Y50.C5       net (fanout=1)        4.328   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out4
    SLICE_X0Y50.C        Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out42
    SLICE_X0Y50.B4       net (fanout=1)        0.303   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_if_next_be_out<3>
    SLICE_X0Y50.B        Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mmux_pci_cbe_out41
    SLICE_X0Y90.A6       net (fanout=1)        3.057   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_pciif_cbe_out<3>
    SLICE_X0Y90.CLK      Tas                   0.349   u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out_rstpot
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out
    -------------------------------------------------  ---------------------------
    Total                                     14.464ns (1.484ns logic, 12.980ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_devsel_reg_out (FF)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.691ns (Levels of Logic = 5)
  Clock Path Skew:      -0.058ns (0.699 - 0.757)
  Source Clock:         PCI_CLK rising at 0.000ns
  Destination Clock:    PCI_CLK rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_devsel_reg_out to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y56.BQ       Tcko                  0.430   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_devsel_reg_out
    SLICE_X0Y100.B3      net (fanout=2)        4.079   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_devsel_out
    SLICE_X0Y100.B       Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/rtransfer_out1
    SLICE_X0Y100.A5      net (fanout=44)       0.205   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_sm_rtransfer_out
    SLICE_X0Y100.A       Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out41
    SLICE_X0Y50.C5       net (fanout=1)        4.328   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out4
    SLICE_X0Y50.C        Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out42
    SLICE_X0Y50.B4       net (fanout=1)        0.303   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_if_next_be_out<3>
    SLICE_X0Y50.B        Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mmux_pci_cbe_out41
    SLICE_X0Y90.A6       net (fanout=1)        3.057   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_pciif_cbe_out<3>
    SLICE_X0Y90.CLK      Tas                   0.349   u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out_rstpot
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out
    -------------------------------------------------  ---------------------------
    Total                                     13.691ns (1.719ns logic, 11.972ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out (SLICE_X0Y88.A5), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_devsel_reg_out (FF)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out (FF)
  Requirement:          30.000ns
  Data Path Delay:      14.778ns (Levels of Logic = 5)
  Clock Path Skew:      -0.064ns (0.693 - 0.757)
  Source Clock:         PCI_CLK rising at 0.000ns
  Destination Clock:    PCI_CLK rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_devsel_reg_out to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y56.BQ       Tcko                  0.430   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_devsel_reg_out
    SLICE_X0Y100.B3      net (fanout=2)        4.079   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_devsel_out
    SLICE_X0Y100.B       Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/rtransfer_out1
    SLICE_X7Y44.A5       net (fanout=44)       4.494   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_sm_rtransfer_out
    SLICE_X7Y44.AMUX     Tilo                  0.337   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_err_bc_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out11
    SLICE_X1Y43.C6       net (fanout=1)        0.714   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out1
    SLICE_X1Y43.C        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_ad_out<31>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out12
    SLICE_X1Y43.B4       net (fanout=1)        0.352   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_if_next_be_out<0>
    SLICE_X1Y43.B        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_ad_out<31>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mmux_pci_cbe_out11
    SLICE_X0Y88.A5       net (fanout=1)        3.270   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_pciif_cbe_out<0>
    SLICE_X0Y88.CLK      Tas                   0.349   u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe<0>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out_rstpot
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out
    -------------------------------------------------  ---------------------------
    Total                                     14.778ns (1.869ns logic, 12.909ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_trdy_reg_out (FF)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out (FF)
  Requirement:          30.000ns
  Data Path Delay:      14.676ns (Levels of Logic = 5)
  Clock Path Skew:      -0.064ns (0.693 - 0.757)
  Source Clock:         PCI_CLK rising at 0.000ns
  Destination Clock:    PCI_CLK rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_trdy_reg_out to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y56.CQ       Tcko                  0.430   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_trdy_reg_out
    SLICE_X0Y100.B5      net (fanout=4)        3.977   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out
    SLICE_X0Y100.B       Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/rtransfer_out1
    SLICE_X7Y44.A5       net (fanout=44)       4.494   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_sm_rtransfer_out
    SLICE_X7Y44.AMUX     Tilo                  0.337   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_err_bc_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out11
    SLICE_X1Y43.C6       net (fanout=1)        0.714   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out1
    SLICE_X1Y43.C        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_ad_out<31>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out12
    SLICE_X1Y43.B4       net (fanout=1)        0.352   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_if_next_be_out<0>
    SLICE_X1Y43.B        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_ad_out<31>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mmux_pci_cbe_out11
    SLICE_X0Y88.A5       net (fanout=1)        3.270   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_pciif_cbe_out<0>
    SLICE_X0Y88.CLK      Tas                   0.349   u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe<0>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out_rstpot
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out
    -------------------------------------------------  ---------------------------
    Total                                     14.676ns (1.869ns logic, 12.807ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram (RAM)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.953ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.693 - 0.735)
  Source Clock:         PCI_CLK rising at 0.000ns
  Destination Clock:    PCI_CLK rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y18.DOBDO0   Trcko_DOB             2.100   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram
    SLICE_X7Y44.A3       net (fanout=4)        2.313   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos_wbw_cbe_out<0>
    SLICE_X7Y44.AMUX     Tilo                  0.337   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_err_bc_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out11
    SLICE_X1Y43.C6       net (fanout=1)        0.714   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out1
    SLICE_X1Y43.C        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_ad_out<31>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out12
    SLICE_X1Y43.B4       net (fanout=1)        0.352   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_if_next_be_out<0>
    SLICE_X1Y43.B        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_ad_out<31>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mmux_pci_cbe_out11
    SLICE_X0Y88.A5       net (fanout=1)        3.270   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_pciif_cbe_out<0>
    SLICE_X0Y88.CLK      Tas                   0.349   u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe<0>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out_rstpot
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out
    -------------------------------------------------  ---------------------------
    Total                                      9.953ns (3.304ns logic, 6.649ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out (SLICE_X1Y87.C6), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_devsel_reg_out (FF)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out (FF)
  Requirement:          30.000ns
  Data Path Delay:      14.620ns (Levels of Logic = 5)
  Clock Path Skew:      -0.064ns (0.693 - 0.757)
  Source Clock:         PCI_CLK rising at 0.000ns
  Destination Clock:    PCI_CLK rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_devsel_reg_out to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y56.BQ       Tcko                  0.430   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_devsel_reg_out
    SLICE_X0Y100.B3      net (fanout=2)        4.079   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_devsel_out
    SLICE_X0Y100.B       Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/rtransfer_out1
    SLICE_X6Y50.A5       net (fanout=44)       4.047   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_sm_rtransfer_out
    SLICE_X6Y50.A        Tilo                  0.254   u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_addr<27>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out21
    SLICE_X1Y47.B5       net (fanout=1)        1.072   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out2
    SLICE_X1Y47.B        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out<1>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out22
    SLICE_X1Y47.A5       net (fanout=1)        0.230   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_if_next_be_out<1>
    SLICE_X1Y47.A        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out<1>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mmux_pci_cbe_out21
    SLICE_X1Y87.C6       net (fanout=1)        3.382   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_pciif_cbe_out<1>
    SLICE_X1Y87.CLK      Tas                   0.373   u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_o
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out_rstpot
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out
    -------------------------------------------------  ---------------------------
    Total                                     14.620ns (1.810ns logic, 12.810ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_trdy_reg_out (FF)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out (FF)
  Requirement:          30.000ns
  Data Path Delay:      14.518ns (Levels of Logic = 5)
  Clock Path Skew:      -0.064ns (0.693 - 0.757)
  Source Clock:         PCI_CLK rising at 0.000ns
  Destination Clock:    PCI_CLK rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_trdy_reg_out to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y56.CQ       Tcko                  0.430   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_trdy_reg_out
    SLICE_X0Y100.B5      net (fanout=4)        3.977   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out
    SLICE_X0Y100.B       Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/rtransfer_out1
    SLICE_X6Y50.A5       net (fanout=44)       4.047   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_sm_rtransfer_out
    SLICE_X6Y50.A        Tilo                  0.254   u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_addr<27>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out21
    SLICE_X1Y47.B5       net (fanout=1)        1.072   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out2
    SLICE_X1Y47.B        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out<1>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out22
    SLICE_X1Y47.A5       net (fanout=1)        0.230   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_if_next_be_out<1>
    SLICE_X1Y47.A        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out<1>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mmux_pci_cbe_out21
    SLICE_X1Y87.C6       net (fanout=1)        3.382   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_pciif_cbe_out<1>
    SLICE_X1Y87.CLK      Tas                   0.373   u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_o
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out_rstpot
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out
    -------------------------------------------------  ---------------------------
    Total                                     14.518ns (1.810ns logic, 12.708ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram (RAM)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.654ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.693 - 0.735)
  Source Clock:         PCI_CLK rising at 0.000ns
  Destination Clock:    PCI_CLK rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y18.DOBDO1   Trcko_DOB             2.100   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos/wbw_fifo_storage/blk_mem_16_16_256_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM9.ram
    SLICE_X6Y50.A6       net (fanout=5)        1.725   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/fifos_wbw_cbe_out<1>
    SLICE_X6Y50.A        Tilo                  0.254   u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_addr<27>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out21
    SLICE_X1Y47.B5       net (fanout=1)        1.072   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out2
    SLICE_X1Y47.B        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out<1>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out22
    SLICE_X1Y47.A5       net (fanout=1)        0.230   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_if_next_be_out<1>
    SLICE_X1Y47.A        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out<1>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mmux_pci_cbe_out21
    SLICE_X1Y87.C6       net (fanout=1)        3.382   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_pciif_cbe_out<1>
    SLICE_X1Y87.CLK      Tas                   0.373   u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_o
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out_rstpot
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out
    -------------------------------------------------  ---------------------------
    Total                                      9.654ns (3.245ns logic, 6.409ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PCLK = PERIOD TIMEGRP "PCLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one_4 (SLICE_X5Y57.A2), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/waddr_4 (FF)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.067ns (Levels of Logic = 2)
  Clock Path Skew:      2.861ns (3.058 - 0.197)
  Source Clock:         WB_CLK rising at 30.000ns
  Destination Clock:    PCI_CLK rising at 30.000ns
  Clock Uncertainty:    0.195ns

  Clock Uncertainty:          0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/waddr_4 to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y58.AQ       Tcko                  0.449   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_waddr<7>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/waddr_4
    SLICE_X5Y57.C4       net (fanout=10)       1.307   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_waddr<4>
    SLICE_X5Y57.CMUX     Tilo                  0.317   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one[7]_waddr[7]_mux_8_OUT<4>_SW0
    SLICE_X5Y57.A2       net (fanout=1)        0.704   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/N2
    SLICE_X5Y57.CLK      Tah         (-Th)    -0.290   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one[7]_waddr[7]_mux_8_OUT<4>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one_4
    -------------------------------------------------  ---------------------------
    Total                                      3.067ns (1.056ns logic, 2.011ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.602ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/waddr_3 (FF)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.660ns (Levels of Logic = 2)
  Clock Path Skew:      2.863ns (3.058 - 0.195)
  Source Clock:         WB_CLK rising at 30.000ns
  Destination Clock:    PCI_CLK rising at 30.000ns
  Clock Uncertainty:    0.195ns

  Clock Uncertainty:          0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/waddr_3 to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y57.DQ       Tcko                  0.449   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_waddr<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/waddr_3
    SLICE_X5Y57.C3       net (fanout=12)       2.900   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_waddr<3>
    SLICE_X5Y57.CMUX     Tilo                  0.317   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one[7]_waddr[7]_mux_8_OUT<4>_SW0
    SLICE_X5Y57.A2       net (fanout=1)        0.704   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/N2
    SLICE_X5Y57.CLK      Tah         (-Th)    -0.290   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one[7]_waddr[7]_mux_8_OUT<4>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one_4
    -------------------------------------------------  ---------------------------
    Total                                      4.660ns (1.056ns logic, 3.604ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.810ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/waddr_1 (FF)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.868ns (Levels of Logic = 2)
  Clock Path Skew:      2.863ns (3.058 - 0.195)
  Source Clock:         WB_CLK rising at 30.000ns
  Destination Clock:    PCI_CLK rising at 30.000ns
  Clock Uncertainty:    0.195ns

  Clock Uncertainty:          0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/waddr_1 to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y57.BQ       Tcko                  0.449   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_waddr<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/waddr_1
    SLICE_X5Y57.C5       net (fanout=13)       3.108   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_waddr<1>
    SLICE_X5Y57.CMUX     Tilo                  0.317   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one[7]_waddr[7]_mux_8_OUT<4>_SW0
    SLICE_X5Y57.A2       net (fanout=1)        0.704   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/N2
    SLICE_X5Y57.CLK      Tah         (-Th)    -0.290   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one[7]_waddr[7]_mux_8_OUT<4>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/fifos/pcir_fifo_ctrl/raddr_plus_one_4
    -------------------------------------------------  ---------------------------
    Total                                      4.868ns (1.056ns logic, 3.812ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_out_1 (SLICE_X1Y47.A5), 10 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/del_sync/burst_out (FF)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.115ns (Levels of Logic = 2)
  Clock Path Skew:      2.875ns (3.047 - 0.172)
  Source Clock:         WB_CLK rising at 30.000ns
  Destination Clock:    PCI_CLK rising at 30.000ns
  Clock Uncertainty:    0.195ns

  Clock Uncertainty:          0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/del_sync/burst_out to u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y43.AQ      Tcko                  0.495   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/del_sync_burst_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/del_sync/burst_out
    SLICE_X1Y47.B2       net (fanout=14)       1.869   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/del_sync_burst_out
    SLICE_X1Y47.B        Tilo                  0.244   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out<1>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out22
    SLICE_X1Y47.A5       net (fanout=1)        0.217   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_if_next_be_out<1>
    SLICE_X1Y47.CLK      Tah         (-Th)    -0.290   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out<1>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mmux_pci_cbe_out21
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_out_1
    -------------------------------------------------  ---------------------------
    Total                                      3.115ns (1.029ns logic, 2.086ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/del_sync/be_out_1 (FF)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.611ns (Levels of Logic = 2)
  Clock Path Skew:      2.875ns (3.047 - 0.172)
  Source Clock:         WB_CLK rising at 30.000ns
  Destination Clock:    PCI_CLK rising at 30.000ns
  Clock Uncertainty:    0.195ns

  Clock Uncertainty:          0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/del_sync/be_out_1 to u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y43.BQ       Tcko                  0.405   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/del_sync_be_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/del_sync/be_out_1
    SLICE_X1Y47.B1       net (fanout=5)        3.455   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/del_sync_be_out<1>
    SLICE_X1Y47.B        Tilo                  0.244   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out<1>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out22
    SLICE_X1Y47.A5       net (fanout=1)        0.217   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_if_next_be_out<1>
    SLICE_X1Y47.CLK      Tah         (-Th)    -0.290   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out<1>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mmux_pci_cbe_out21
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_out_1
    -------------------------------------------------  ---------------------------
    Total                                      4.611ns (0.939ns logic, 3.672ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.591ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/intermediate_be_1 (FF)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.582ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.221 - 0.230)
  Source Clock:         PCI_CLK rising at 30.000ns
  Destination Clock:    PCI_CLK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/intermediate_be_1 to u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y51.BQ       Tcko                  0.234   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/intermediate_be<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/intermediate_be_1
    SLICE_X6Y50.A4       net (fanout=2)        0.213   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/intermediate_be<1>
    SLICE_X6Y50.A        Tilo                  0.156   u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_addr<27>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out21
    SLICE_X1Y47.B5       net (fanout=1)        0.542   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out2
    SLICE_X1Y47.B        Tilo                  0.156   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out<1>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/Mmux_next_be_out22
    SLICE_X1Y47.A5       net (fanout=1)        0.066   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_if_next_be_out<1>
    SLICE_X1Y47.CLK      Tah         (-Th)    -0.215   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_out<1>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mmux_pci_cbe_out21
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_out_1
    -------------------------------------------------  ---------------------------
    Total                                      1.582ns (0.761ns logic, 0.821ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob14/dat_out (SLICE_X0Y29.A3), 109 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_addr_14 (FF)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob14/dat_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.136ns (Levels of Logic = 3)
  Clock Path Skew:      2.869ns (3.047 - 0.178)
  Source Clock:         WB_CLK rising at 30.000ns
  Destination Clock:    PCI_CLK rising at 30.000ns
  Clock Uncertainty:    0.195ns

  Clock Uncertainty:          0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_addr_14 to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob14/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y33.CQ       Tcko                  0.495   u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_addr<15>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_addr_14
    SLICE_X2Y33.D1       net (fanout=1)        0.760   u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_addr<14>
    SLICE_X2Y33.D        Tilo                  0.239   u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_addr<15>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/Mmux_w_conf_data_out276
    SLICE_X0Y29.B6       net (fanout=1)        0.841   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_w_data_out<14>
    SLICE_X0Y29.B        Tilo                  0.222   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe<14>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/Mmux_data_out61
    SLICE_X0Y29.A3       net (fanout=2)        0.450   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pciu_pciif_ad_out<14>
    SLICE_X0Y29.CLK      Tah         (-Th)    -0.129   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe<14>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob14/dat_out_rstpot
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob14/dat_out
    -------------------------------------------------  ---------------------------
    Total                                      3.136ns (1.085ns logic, 2.051ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.961ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pcir_fifo_data_reg_14 (FF)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob14/dat_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.965ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.044 - 0.040)
  Source Clock:         PCI_CLK rising at 30.000ns
  Destination Clock:    PCI_CLK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pcir_fifo_data_reg_14 to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob14/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y28.CQ       Tcko                  0.198   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pcir_fifo_data_reg<15>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pcir_fifo_data_reg_14
    SLICE_X0Y29.B4       net (fanout=1)        0.218   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pcir_fifo_data_reg<14>
    SLICE_X0Y29.B        Tilo                  0.142   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe<14>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/Mmux_data_out61
    SLICE_X0Y29.A3       net (fanout=2)        0.217   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pciu_pciif_ad_out<14>
    SLICE_X0Y29.CLK      Tah         (-Th)    -0.190   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe<14>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob14/dat_out_rstpot
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob14/dat_out
    -------------------------------------------------  ---------------------------
    Total                                      0.965ns (0.530ns logic, 0.435ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_data_14 (FF)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob14/dat_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.546ns (Levels of Logic = 4)
  Clock Path Skew:      2.882ns (3.047 - 0.165)
  Source Clock:         WB_CLK rising at 30.000ns
  Destination Clock:    PCI_CLK rising at 30.000ns
  Clock Uncertainty:    0.195ns

  Clock Uncertainty:          0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.060ns

  Minimum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_data_14 to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob14/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.CQ      Tcko                  0.405   u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_data<15>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_data_14
    SLICE_X2Y37.B2       net (fanout=1)        1.337   u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_data<14>
    SLICE_X2Y37.B        Tilo                  0.239   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_wb_ta1_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/Mmux_w_conf_data_out272
    SLICE_X2Y33.D6       net (fanout=1)        0.684   u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/Mmux_w_conf_data_out271
    SLICE_X2Y33.D        Tilo                  0.239   u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/pci_err_addr<15>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/Mmux_w_conf_data_out276
    SLICE_X0Y29.B6       net (fanout=1)        0.841   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_w_data_out<14>
    SLICE_X0Y29.B        Tilo                  0.222   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe<14>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/Mmux_data_out61
    SLICE_X0Y29.A3       net (fanout=2)        0.450   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pciu_pciif_ad_out<14>
    SLICE_X0Y29.CLK      Tah         (-Th)    -0.129   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe<14>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob14/dat_out_rstpot
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob14/dat_out
    -------------------------------------------------  ---------------------------
    Total                                      4.546ns (1.234ns logic, 3.312ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PCLK = PERIOD TIMEGRP "PCLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.010ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: u_clk_gen_top/u_clk_gen/dcm_sp_inst/CLK2X
  Logical resource: u_clk_gen_top/u_clk_gen/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: u_clk_gen_top/u_clk_gen/clk2x
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: u_clk_gen_top/u_clk_gen/dcm_sp_inst/CLKIN
  Logical resource: u_clk_gen_top/u_clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: u_clk_gen_top/u_clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: u_clk_gen_top/u_clk_gen/dcm_sp_inst/CLKIN
  Logical resource: u_clk_gen_top/u_clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: u_clk_gen_top/u_clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TOCLKA = MAXDELAY TO TIMEGRP "TCLOCK_PAD_A" 3 ns;

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors)
 Maximum delay is   3.527ns.
--------------------------------------------------------------------------------

Paths for end point CLOCK_PAD_A (Y12.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.527ns (requirement - data path)
  Source:               u_DMA_FPGA_IOBUF_A/ODDR2_inst (FF)
  Destination:          CLOCK_PAD_A (PAD)
  Requirement:          3.000ns
  Data Path Delay:      3.527ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Source Clock:         WB_CLK_2x falling at 7.500ns

  Maximum Data Path at Slow Process Corner: u_DMA_FPGA_IOBUF_A/ODDR2_inst to CLOCK_PAD_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y0.OQ      Tockq                 1.158   u_DMA_FPGA_IOBUF_A/clock_in
                                                       u_DMA_FPGA_IOBUF_A/ODDR2_inst
    Y12.O                net (fanout=1)        0.387   u_DMA_FPGA_IOBUF_A/clock_in
    Y12.PAD              Tioop                 1.982   CLOCK_PAD_A
                                                       u_DMA_FPGA_IOBUF_A/BUS_CLOCK_BUF
                                                       CLOCK_PAD_A
    -------------------------------------------------  ---------------------------
    Total                                      3.527ns (3.140ns logic, 0.387ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  -0.527ns (requirement - data path)
  Source:               u_DMA_FPGA_IOBUF_A/ODDR2_inst (FF)
  Destination:          CLOCK_PAD_A (PAD)
  Requirement:          3.000ns
  Data Path Delay:      3.527ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Source Clock:         WB_CLK_2x rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_DMA_FPGA_IOBUF_A/ODDR2_inst to CLOCK_PAD_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y0.OQ      Tockq                 1.158   u_DMA_FPGA_IOBUF_A/clock_in
                                                       u_DMA_FPGA_IOBUF_A/ODDR2_inst
    Y12.O                net (fanout=1)        0.387   u_DMA_FPGA_IOBUF_A/clock_in
    Y12.PAD              Tioop                 1.982   CLOCK_PAD_A
                                                       u_DMA_FPGA_IOBUF_A/BUS_CLOCK_BUF
                                                       CLOCK_PAD_A
    -------------------------------------------------  ---------------------------
    Total                                      3.527ns (3.140ns logic, 0.387ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TOCLKA = MAXDELAY TO TIMEGRP "TCLOCK_PAD_A" 3 ns;
--------------------------------------------------------------------------------

Paths for end point CLOCK_PAD_A (Y12.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.386ns (data path)
  Source:               u_DMA_FPGA_IOBUF_A/ODDR2_inst (FF)
  Destination:          CLOCK_PAD_A (PAD)
  Data Path Delay:      1.386ns (Levels of Logic = 1)
  Source Clock:         WB_CLK_2x rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_DMA_FPGA_IOBUF_A/ODDR2_inst to CLOCK_PAD_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y0.OQ      Tockq                 0.419   u_DMA_FPGA_IOBUF_A/clock_in
                                                       u_DMA_FPGA_IOBUF_A/ODDR2_inst
    Y12.O                net (fanout=1)        0.268   u_DMA_FPGA_IOBUF_A/clock_in
    Y12.PAD              Tioop                 0.699   CLOCK_PAD_A
                                                       u_DMA_FPGA_IOBUF_A/BUS_CLOCK_BUF
                                                       CLOCK_PAD_A
    -------------------------------------------------  ---------------------------
    Total                                      1.386ns (1.118ns logic, 0.268ns route)
                                                       (80.7% logic, 19.3% route)
--------------------------------------------------------------------------------
Delay (fastest path):   1.392ns (data path)
  Source:               u_DMA_FPGA_IOBUF_A/ODDR2_inst (FF)
  Destination:          CLOCK_PAD_A (PAD)
  Data Path Delay:      1.392ns (Levels of Logic = 1)
  Source Clock:         WB_CLK_2x falling at 7.500ns

  Minimum Data Path at Fast Process Corner: u_DMA_FPGA_IOBUF_A/ODDR2_inst to CLOCK_PAD_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y0.OQ      Tockq                 0.425   u_DMA_FPGA_IOBUF_A/clock_in
                                                       u_DMA_FPGA_IOBUF_A/ODDR2_inst
    Y12.O                net (fanout=1)        0.268   u_DMA_FPGA_IOBUF_A/clock_in
    Y12.PAD              Tioop                 0.699   CLOCK_PAD_A
                                                       u_DMA_FPGA_IOBUF_A/BUS_CLOCK_BUF
                                                       CLOCK_PAD_A
    -------------------------------------------------  ---------------------------
    Total                                      1.392ns (1.124ns logic, 0.268ns route)
                                                       (80.7% logic, 19.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_OFFSET_IN_A = MAXDELAY FROM TIMEGRP "TABUS" 3 ns 
DATAPATHONLY;

 35 paths analyzed, 35 endpoints analyzed, 35 failing endpoints
 35 timing errors detected. (35 setup errors, 0 hold errors)
 Maximum delay is   3.583ns.
--------------------------------------------------------------------------------

Paths for end point u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[10].BUS_AD_IN_FF (ILOGIC_X6Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.583ns (requirement - data path)
  Source:               BUS_AD_PAD_A<10> (PAD)
  Destination:          u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[10].BUS_AD_IN_FF (FF)
  Requirement:          3.000ns
  Data Path Delay:      3.583ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Destination Clock:    WB_CLK_2x rising at 0.000ns

  Maximum Data Path at Slow Process Corner: BUS_AD_PAD_A<10> to u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[10].BUS_AD_IN_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.557   BUS_AD_PAD_A<10>
                                                       BUS_AD_PAD_A<10>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[10].BUS_AD_IN_BUF
                                                       ProtoComp549.IMUX
    ILOGIC_X6Y1.D        net (fanout=1)        0.303   u_DMA_FPGA_IOBUF_A/bus_ad_in_latch<10>
    ILOGIC_X6Y1.CLK0     Tidock                1.723   slave_dat_i_A<10>
                                                       ProtoComp571.D2OFFBYP_SRC
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[10].BUS_AD_IN_FF
    -------------------------------------------------  ---------------------------
    Total                                      3.583ns (3.280ns logic, 0.303ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[14].BUS_AD_IN_FF (ILOGIC_X5Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.583ns (requirement - data path)
  Source:               BUS_AD_PAD_A<14> (PAD)
  Destination:          u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[14].BUS_AD_IN_FF (FF)
  Requirement:          3.000ns
  Data Path Delay:      3.583ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Destination Clock:    WB_CLK_2x rising at 0.000ns

  Maximum Data Path at Slow Process Corner: BUS_AD_PAD_A<14> to u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[14].BUS_AD_IN_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W6.I                 Tiopi                 1.557   BUS_AD_PAD_A<14>
                                                       BUS_AD_PAD_A<14>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[14].BUS_AD_IN_BUF
                                                       ProtoComp549.IMUX.6
    ILOGIC_X5Y1.D        net (fanout=1)        0.303   u_DMA_FPGA_IOBUF_A/bus_ad_in_latch<14>
    ILOGIC_X5Y1.CLK0     Tidock                1.723   slave_dat_i_A<14>
                                                       ProtoComp571.D2OFFBYP_SRC.6
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[14].BUS_AD_IN_FF
    -------------------------------------------------  ---------------------------
    Total                                      3.583ns (3.280ns logic, 0.303ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[22].BUS_AD_IN_FF (ILOGIC_X3Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.583ns (requirement - data path)
  Source:               BUS_AD_PAD_A<22> (PAD)
  Destination:          u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[22].BUS_AD_IN_FF (FF)
  Requirement:          3.000ns
  Data Path Delay:      3.583ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Destination Clock:    WB_CLK_2x rising at 0.000ns

  Maximum Data Path at Slow Process Corner: BUS_AD_PAD_A<22> to u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[22].BUS_AD_IN_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R9.I                 Tiopi                 1.557   BUS_AD_PAD_A<22>
                                                       BUS_AD_PAD_A<22>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[22].BUS_AD_IN_BUF
                                                       ProtoComp549.IMUX.7
    ILOGIC_X3Y1.D        net (fanout=1)        0.303   u_DMA_FPGA_IOBUF_A/bus_ad_in_latch<22>
    ILOGIC_X3Y1.CLK0     Tidock                1.723   slave_dat_i_A<22>
                                                       ProtoComp571.D2OFFBYP_SRC.7
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[22].BUS_AD_IN_FF
    -------------------------------------------------  ---------------------------
    Total                                      3.583ns (3.280ns logic, 0.303ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_OFFSET_IN_A = MAXDELAY FROM TIMEGRP "TABUS" 3 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[13].BUS_AD_IN_FF (ILOGIC_X6Y2.D), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.488ns (data path)
  Source:               BUS_AD_PAD_A<13> (PAD)
  Destination:          u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[13].BUS_AD_IN_FF (FF)
  Data Path Delay:      1.488ns (Levels of Logic = 2)
  Destination Clock:    WB_CLK_2x rising at 0.000ns

  Minimum Data Path at Fast Process Corner: BUS_AD_PAD_A<13> to u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[13].BUS_AD_IN_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.763   BUS_AD_PAD_A<13>
                                                       BUS_AD_PAD_A<13>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[13].BUS_AD_IN_BUF
                                                       ProtoComp549.IMUX.4
    ILOGIC_X6Y2.D        net (fanout=1)        0.095   u_DMA_FPGA_IOBUF_A/bus_ad_in_latch<13>
    ILOGIC_X6Y2.CLK0     Tiockd      (-Th)    -0.630   slave_dat_i_A<13>
                                                       ProtoComp571.D2OFFBYP_SRC.4
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[13].BUS_AD_IN_FF
    -------------------------------------------------  ---------------------------
    Total                                      1.488ns (1.393ns logic, 0.095ns route)
                                                       (93.6% logic, 6.4% route)
--------------------------------------------------------------------------------

Paths for end point u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[21].BUS_AD_IN_FF (ILOGIC_X4Y2.D), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.488ns (data path)
  Source:               BUS_AD_PAD_A<21> (PAD)
  Destination:          u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[21].BUS_AD_IN_FF (FF)
  Data Path Delay:      1.488ns (Levels of Logic = 2)
  Destination Clock:    WB_CLK_2x rising at 0.000ns

  Minimum Data Path at Fast Process Corner: BUS_AD_PAD_A<21> to u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[21].BUS_AD_IN_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   BUS_AD_PAD_A<21>
                                                       BUS_AD_PAD_A<21>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[21].BUS_AD_IN_BUF
                                                       ProtoComp549.IMUX.5
    ILOGIC_X4Y2.D        net (fanout=1)        0.095   u_DMA_FPGA_IOBUF_A/bus_ad_in_latch<21>
    ILOGIC_X4Y2.CLK0     Tiockd      (-Th)    -0.630   slave_dat_i_A<21>
                                                       ProtoComp571.D2OFFBYP_SRC.5
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[21].BUS_AD_IN_FF
    -------------------------------------------------  ---------------------------
    Total                                      1.488ns (1.393ns logic, 0.095ns route)
                                                       (93.6% logic, 6.4% route)
--------------------------------------------------------------------------------

Paths for end point u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[17].BUS_AD_IN_FF (ILOGIC_X5Y2.D), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.488ns (data path)
  Source:               BUS_AD_PAD_A<17> (PAD)
  Destination:          u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[17].BUS_AD_IN_FF (FF)
  Data Path Delay:      1.488ns (Levels of Logic = 2)
  Destination Clock:    WB_CLK_2x rising at 0.000ns

  Minimum Data Path at Fast Process Corner: BUS_AD_PAD_A<17> to u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[17].BUS_AD_IN_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB5.I                Tiopi                 0.763   BUS_AD_PAD_A<17>
                                                       BUS_AD_PAD_A<17>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[17].BUS_AD_IN_BUF
                                                       ProtoComp549.IMUX.14
    ILOGIC_X5Y2.D        net (fanout=1)        0.095   u_DMA_FPGA_IOBUF_A/bus_ad_in_latch<17>
    ILOGIC_X5Y2.CLK0     Tiockd      (-Th)    -0.630   slave_dat_i_A<17>
                                                       ProtoComp571.D2OFFBYP_SRC.14
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[17].BUS_AD_IN_FF
    -------------------------------------------------  ---------------------------
    Total                                      1.488ns (1.393ns logic, 0.095ns route)
                                                       (93.6% logic, 6.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_OFFSET_OUT_A = MAXDELAY TO TIMEGRP "TABUS" 3 ns 
DATAPATHONLY;

 71 paths analyzed, 39 endpoints analyzed, 39 failing endpoints
 39 timing errors detected. (39 setup errors, 0 hold errors)
 Maximum delay is   3.500ns.
--------------------------------------------------------------------------------

Paths for end point BUS_AD_PAD_A<12> (T10.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.500ns (requirement - data path)
  Source:               u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_FF (FF)
  Destination:          BUS_AD_PAD_A<12> (PAD)
  Requirement:          3.000ns
  Data Path Delay:      3.500ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Source Clock:         WB_CLK_2x rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_FF to BUS_AD_PAD_A<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X6Y3.OQ       Tockq                 1.080   u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch<12>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_FF
    T10.O                net (fanout=1)        0.438   u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch<12>
    T10.PAD              Tioop                 1.982   BUS_AD_PAD_A<12>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD_A<12>
    -------------------------------------------------  ---------------------------
    Total                                      3.500ns (3.062ns logic, 0.438ns route)
                                                       (87.5% logic, 12.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  -0.119ns (requirement - data path)
  Source:               u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[12].BUS_AD_EN_FF (FF)
  Destination:          BUS_AD_PAD_A<12> (PAD)
  Requirement:          3.000ns
  Data Path Delay:      3.119ns (Levels of Logic = 1)
  Source Clock:         WB_CLK_2x rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[12].BUS_AD_EN_FF to BUS_AD_PAD_A<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X6Y3.TQ       Tockq                 0.699   u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch<12>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[12].BUS_AD_EN_FF
    T10.T                net (fanout=1)        0.438   u_DMA_FPGA_IOBUF_A/bus_ad_out_en_latch<12>
    T10.PAD              Tiotp                 1.982   BUS_AD_PAD_A<12>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD_A<12>
    -------------------------------------------------  ---------------------------
    Total                                      3.119ns (2.681ns logic, 0.438ns route)
                                                       (86.0% logic, 14.0% route)

--------------------------------------------------------------------------------

Paths for end point BUS_AD_PAD_A<20> (Y3.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.500ns (requirement - data path)
  Source:               u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[20].BUS_AD_OUT_FF (FF)
  Destination:          BUS_AD_PAD_A<20> (PAD)
  Requirement:          3.000ns
  Data Path Delay:      3.500ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Source Clock:         WB_CLK_2x rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[20].BUS_AD_OUT_FF to BUS_AD_PAD_A<20>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X4Y3.OQ       Tockq                 1.080   u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch<20>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[20].BUS_AD_OUT_FF
    Y3.O                 net (fanout=1)        0.438   u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch<20>
    Y3.PAD               Tioop                 1.982   BUS_AD_PAD_A<20>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[20].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD_A<20>
    -------------------------------------------------  ---------------------------
    Total                                      3.500ns (3.062ns logic, 0.438ns route)
                                                       (87.5% logic, 12.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  -0.119ns (requirement - data path)
  Source:               u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[20].BUS_AD_EN_FF (FF)
  Destination:          BUS_AD_PAD_A<20> (PAD)
  Requirement:          3.000ns
  Data Path Delay:      3.119ns (Levels of Logic = 1)
  Source Clock:         WB_CLK_2x rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[20].BUS_AD_EN_FF to BUS_AD_PAD_A<20>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X4Y3.TQ       Tockq                 0.699   u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch<20>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[20].BUS_AD_EN_FF
    Y3.T                 net (fanout=1)        0.438   u_DMA_FPGA_IOBUF_A/bus_ad_out_en_latch<20>
    Y3.PAD               Tiotp                 1.982   BUS_AD_PAD_A<20>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[20].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD_A<20>
    -------------------------------------------------  ---------------------------
    Total                                      3.119ns (2.681ns logic, 0.438ns route)
                                                       (86.0% logic, 14.0% route)

--------------------------------------------------------------------------------

Paths for end point BUS_AD_PAD_A<13> (U10.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.500ns (requirement - data path)
  Source:               u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[13].BUS_AD_OUT_FF (FF)
  Destination:          BUS_AD_PAD_A<13> (PAD)
  Requirement:          3.000ns
  Data Path Delay:      3.500ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Source Clock:         WB_CLK_2x rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[13].BUS_AD_OUT_FF to BUS_AD_PAD_A<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X6Y2.OQ       Tockq                 1.080   u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch<13>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[13].BUS_AD_OUT_FF
    U10.O                net (fanout=1)        0.438   u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch<13>
    U10.PAD              Tioop                 1.982   BUS_AD_PAD_A<13>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[13].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD_A<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.500ns (3.062ns logic, 0.438ns route)
                                                       (87.5% logic, 12.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  -0.119ns (requirement - data path)
  Source:               u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[13].BUS_AD_EN_FF (FF)
  Destination:          BUS_AD_PAD_A<13> (PAD)
  Requirement:          3.000ns
  Data Path Delay:      3.119ns (Levels of Logic = 1)
  Source Clock:         WB_CLK_2x rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[13].BUS_AD_EN_FF to BUS_AD_PAD_A<13>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X6Y2.TQ       Tockq                 0.699   u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch<13>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[13].BUS_AD_EN_FF
    U10.T                net (fanout=1)        0.438   u_DMA_FPGA_IOBUF_A/bus_ad_out_en_latch<13>
    U10.PAD              Tiotp                 1.982   BUS_AD_PAD_A<13>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[13].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD_A<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.119ns (2.681ns logic, 0.438ns route)
                                                       (86.0% logic, 14.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_OFFSET_OUT_A = MAXDELAY TO TIMEGRP "TABUS" 3 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point BUS_AD_PAD_A<10> (T8.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.195ns (data path)
  Source:               u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[10].BUS_AD_EN_FF (FF)
  Destination:          BUS_AD_PAD_A<10> (PAD)
  Data Path Delay:      1.195ns (Levels of Logic = 1)
  Source Clock:         WB_CLK_2x rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[10].BUS_AD_EN_FF to BUS_AD_PAD_A<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X6Y1.TQ       Tockq                 0.228   u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch<10>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[10].BUS_AD_EN_FF
    T8.T                 net (fanout=1)        0.268   u_DMA_FPGA_IOBUF_A/bus_ad_out_en_latch<10>
    T8.PAD               Tiotp                 0.699   BUS_AD_PAD_A<10>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD_A<10>
    -------------------------------------------------  ---------------------------
    Total                                      1.195ns (0.927ns logic, 0.268ns route)
                                                       (77.6% logic, 22.4% route)
--------------------------------------------------------------------------------
Delay (fastest path):   1.303ns (data path)
  Source:               u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_FF (FF)
  Destination:          BUS_AD_PAD_A<10> (PAD)
  Data Path Delay:      1.303ns (Levels of Logic = 1)
  Source Clock:         WB_CLK_2x rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_FF to BUS_AD_PAD_A<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X6Y1.OQ       Tockq                 0.336   u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch<10>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_FF
    T8.O                 net (fanout=1)        0.268   u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch<10>
    T8.PAD               Tioop                 0.699   BUS_AD_PAD_A<10>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD_A<10>
    -------------------------------------------------  ---------------------------
    Total                                      1.303ns (1.035ns logic, 0.268ns route)
                                                       (79.4% logic, 20.6% route)
--------------------------------------------------------------------------------

Paths for end point BUS_AD_PAD_A<11> (U8.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.195ns (data path)
  Source:               u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[11].BUS_AD_EN_FF (FF)
  Destination:          BUS_AD_PAD_A<11> (PAD)
  Data Path Delay:      1.195ns (Levels of Logic = 1)
  Source Clock:         WB_CLK_2x rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[11].BUS_AD_EN_FF to BUS_AD_PAD_A<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X6Y0.TQ       Tockq                 0.228   u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch<11>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[11].BUS_AD_EN_FF
    U8.T                 net (fanout=1)        0.268   u_DMA_FPGA_IOBUF_A/bus_ad_out_en_latch<11>
    U8.PAD               Tiotp                 0.699   BUS_AD_PAD_A<11>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD_A<11>
    -------------------------------------------------  ---------------------------
    Total                                      1.195ns (0.927ns logic, 0.268ns route)
                                                       (77.6% logic, 22.4% route)
--------------------------------------------------------------------------------

Paths for end point BUS_AD_PAD_A<11> (U8.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.303ns (data path)
  Source:               u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_FF (FF)
  Destination:          BUS_AD_PAD_A<11> (PAD)
  Data Path Delay:      1.303ns (Levels of Logic = 1)
  Source Clock:         WB_CLK_2x rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_FF to BUS_AD_PAD_A<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X6Y0.OQ       Tockq                 0.336   u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch<11>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_FF
    U8.O                 net (fanout=1)        0.268   u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch<11>
    U8.PAD               Tioop                 0.699   BUS_AD_PAD_A<11>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD_A<11>
    -------------------------------------------------  ---------------------------
    Total                                      1.303ns (1.035ns logic, 0.268ns route)
                                                       (79.4% logic, 20.6% route)
--------------------------------------------------------------------------------

Paths for end point BUS_AD_PAD_A<14> (W6.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.195ns (data path)
  Source:               u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[14].BUS_AD_EN_FF (FF)
  Destination:          BUS_AD_PAD_A<14> (PAD)
  Data Path Delay:      1.195ns (Levels of Logic = 1)
  Source Clock:         WB_CLK_2x rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[14].BUS_AD_EN_FF to BUS_AD_PAD_A<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y1.TQ       Tockq                 0.228   u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch<14>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[14].BUS_AD_EN_FF
    W6.T                 net (fanout=1)        0.268   u_DMA_FPGA_IOBUF_A/bus_ad_out_en_latch<14>
    W6.PAD               Tiotp                 0.699   BUS_AD_PAD_A<14>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[14].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD_A<14>
    -------------------------------------------------  ---------------------------
    Total                                      1.195ns (0.927ns logic, 0.268ns route)
                                                       (77.6% logic, 22.4% route)
--------------------------------------------------------------------------------

Paths for end point BUS_AD_PAD_A<14> (W6.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.303ns (data path)
  Source:               u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[14].BUS_AD_OUT_FF (FF)
  Destination:          BUS_AD_PAD_A<14> (PAD)
  Data Path Delay:      1.303ns (Levels of Logic = 1)
  Source Clock:         WB_CLK_2x rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[14].BUS_AD_OUT_FF to BUS_AD_PAD_A<14>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y1.OQ       Tockq                 0.336   u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch<14>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[14].BUS_AD_OUT_FF
    W6.O                 net (fanout=1)        0.268   u_DMA_FPGA_IOBUF_A/bus_ad_pad_latch<14>
    W6.PAD               Tioop                 0.699   BUS_AD_PAD_A<14>
                                                       u_DMA_FPGA_IOBUF_A/BUS_AD_BUF_LOOP[14].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD_A<14>
    -------------------------------------------------  ---------------------------
    Total                                      1.303ns (1.035ns logic, 0.268ns route)
                                                       (79.4% logic, 20.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TOCLKB = MAXDELAY TO TIMEGRP "TCLOCK_PAD_B" 3 ns;

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors)
 Maximum delay is   3.449ns.
--------------------------------------------------------------------------------

Paths for end point CLOCK_PAD_B (K19.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.449ns (requirement - data path)
  Source:               u_DMA_FPGA_IOBUF_B/ODDR2_inst (FF)
  Destination:          CLOCK_PAD_B (PAD)
  Requirement:          3.000ns
  Data Path Delay:      3.449ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Source Clock:         WB_CLK_2x falling at 7.500ns

  Maximum Data Path at Slow Process Corner: u_DMA_FPGA_IOBUF_B/ODDR2_inst to CLOCK_PAD_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y62.OQ     Tockq                 1.158   u_DMA_FPGA_IOBUF_B/clock_in
                                                       u_DMA_FPGA_IOBUF_B/ODDR2_inst
    K19.O                net (fanout=1)        0.309   u_DMA_FPGA_IOBUF_B/clock_in
    K19.PAD              Tioop                 1.982   CLOCK_PAD_B
                                                       u_DMA_FPGA_IOBUF_B/BUS_CLOCK_BUF
                                                       CLOCK_PAD_B
    -------------------------------------------------  ---------------------------
    Total                                      3.449ns (3.140ns logic, 0.309ns route)
                                                       (91.0% logic, 9.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  -0.449ns (requirement - data path)
  Source:               u_DMA_FPGA_IOBUF_B/ODDR2_inst (FF)
  Destination:          CLOCK_PAD_B (PAD)
  Requirement:          3.000ns
  Data Path Delay:      3.449ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Source Clock:         WB_CLK_2x rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_DMA_FPGA_IOBUF_B/ODDR2_inst to CLOCK_PAD_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y62.OQ     Tockq                 1.158   u_DMA_FPGA_IOBUF_B/clock_in
                                                       u_DMA_FPGA_IOBUF_B/ODDR2_inst
    K19.O                net (fanout=1)        0.309   u_DMA_FPGA_IOBUF_B/clock_in
    K19.PAD              Tioop                 1.982   CLOCK_PAD_B
                                                       u_DMA_FPGA_IOBUF_B/BUS_CLOCK_BUF
                                                       CLOCK_PAD_B
    -------------------------------------------------  ---------------------------
    Total                                      3.449ns (3.140ns logic, 0.309ns route)
                                                       (91.0% logic, 9.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TOCLKB = MAXDELAY TO TIMEGRP "TCLOCK_PAD_B" 3 ns;
--------------------------------------------------------------------------------

Paths for end point CLOCK_PAD_B (K19.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.308ns (data path)
  Source:               u_DMA_FPGA_IOBUF_B/ODDR2_inst (FF)
  Destination:          CLOCK_PAD_B (PAD)
  Data Path Delay:      1.308ns (Levels of Logic = 1)
  Source Clock:         WB_CLK_2x rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_DMA_FPGA_IOBUF_B/ODDR2_inst to CLOCK_PAD_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y62.OQ     Tockq                 0.419   u_DMA_FPGA_IOBUF_B/clock_in
                                                       u_DMA_FPGA_IOBUF_B/ODDR2_inst
    K19.O                net (fanout=1)        0.190   u_DMA_FPGA_IOBUF_B/clock_in
    K19.PAD              Tioop                 0.699   CLOCK_PAD_B
                                                       u_DMA_FPGA_IOBUF_B/BUS_CLOCK_BUF
                                                       CLOCK_PAD_B
    -------------------------------------------------  ---------------------------
    Total                                      1.308ns (1.118ns logic, 0.190ns route)
                                                       (85.5% logic, 14.5% route)
--------------------------------------------------------------------------------
Delay (fastest path):   1.314ns (data path)
  Source:               u_DMA_FPGA_IOBUF_B/ODDR2_inst (FF)
  Destination:          CLOCK_PAD_B (PAD)
  Data Path Delay:      1.314ns (Levels of Logic = 1)
  Source Clock:         WB_CLK_2x falling at 7.500ns

  Minimum Data Path at Fast Process Corner: u_DMA_FPGA_IOBUF_B/ODDR2_inst to CLOCK_PAD_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y62.OQ     Tockq                 0.425   u_DMA_FPGA_IOBUF_B/clock_in
                                                       u_DMA_FPGA_IOBUF_B/ODDR2_inst
    K19.O                net (fanout=1)        0.190   u_DMA_FPGA_IOBUF_B/clock_in
    K19.PAD              Tioop                 0.699   CLOCK_PAD_B
                                                       u_DMA_FPGA_IOBUF_B/BUS_CLOCK_BUF
                                                       CLOCK_PAD_B
    -------------------------------------------------  ---------------------------
    Total                                      1.314ns (1.124ns logic, 0.190ns route)
                                                       (85.5% logic, 14.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_OFFSET_IN_B = MAXDELAY FROM TIMEGRP "TBBUS" 3 ns 
DATAPATHONLY;

 35 paths analyzed, 35 endpoints analyzed, 35 failing endpoints
 35 timing errors detected. (35 setup errors, 0 hold errors)
 Maximum delay is   3.621ns.
--------------------------------------------------------------------------------

Paths for end point u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_IN_FF (ILOGIC_X27Y89.D), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.621ns (requirement - data path)
  Source:               BUS_AD_PAD_B<10> (PAD)
  Destination:          u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_IN_FF (FF)
  Requirement:          3.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Destination Clock:    WB_CLK_2x rising at 0.000ns

  Maximum Data Path at Slow Process Corner: BUS_AD_PAD_B<10> to u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_IN_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K16.I                Tiopi                 1.557   BUS_AD_PAD_B<10>
                                                       BUS_AD_PAD_B<10>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_IN_BUF
                                                       ProtoComp549.IMUX.16
    ILOGIC_X27Y89.D      net (fanout=1)        0.341   u_DMA_FPGA_IOBUF_B/bus_ad_in_latch<10>
    ILOGIC_X27Y89.CLK0   Tidock                1.723   slave_dat_i_B<10>
                                                       ProtoComp571.D2OFFBYP_SRC.16
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_IN_FF
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (3.280ns logic, 0.341ns route)
                                                       (90.6% logic, 9.4% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_IN_FF (ILOGIC_X27Y87.D), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.621ns (requirement - data path)
  Source:               BUS_AD_PAD_B<12> (PAD)
  Destination:          u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_IN_FF (FF)
  Requirement:          3.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Destination Clock:    WB_CLK_2x rising at 0.000ns

  Maximum Data Path at Slow Process Corner: BUS_AD_PAD_B<12> to u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_IN_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H16.I                Tiopi                 1.557   BUS_AD_PAD_B<12>
                                                       BUS_AD_PAD_B<12>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_IN_BUF
                                                       ProtoComp549.IMUX.22
    ILOGIC_X27Y87.D      net (fanout=1)        0.341   u_DMA_FPGA_IOBUF_B/bus_ad_in_latch<12>
    ILOGIC_X27Y87.CLK0   Tidock                1.723   slave_dat_i_B<12>
                                                       ProtoComp571.D2OFFBYP_SRC.22
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_IN_FF
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (3.280ns logic, 0.341ns route)
                                                       (90.6% logic, 9.4% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[20].BUS_AD_IN_FF (ILOGIC_X27Y79.D), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.621ns (requirement - data path)
  Source:               BUS_AD_PAD_B<20> (PAD)
  Destination:          u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[20].BUS_AD_IN_FF (FF)
  Requirement:          3.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Destination Clock:    WB_CLK_2x rising at 0.000ns

  Maximum Data Path at Slow Process Corner: BUS_AD_PAD_B<20> to u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[20].BUS_AD_IN_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C20.I                Tiopi                 1.557   BUS_AD_PAD_B<20>
                                                       BUS_AD_PAD_B<20>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[20].BUS_AD_IN_BUF
                                                       ProtoComp549.IMUX.23
    ILOGIC_X27Y79.D      net (fanout=1)        0.341   u_DMA_FPGA_IOBUF_B/bus_ad_in_latch<20>
    ILOGIC_X27Y79.CLK0   Tidock                1.723   slave_dat_i_B<20>
                                                       ProtoComp571.D2OFFBYP_SRC.23
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[20].BUS_AD_IN_FF
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (3.280ns logic, 0.341ns route)
                                                       (90.6% logic, 9.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_OFFSET_IN_B = MAXDELAY FROM TIMEGRP "TBBUS" 3 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_IN_FF (ILOGIC_X27Y88.D), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.487ns (data path)
  Source:               BUS_AD_PAD_B<11> (PAD)
  Destination:          u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_IN_FF (FF)
  Data Path Delay:      1.487ns (Levels of Logic = 2)
  Destination Clock:    WB_CLK_2x rising at 0.000ns

  Minimum Data Path at Fast Process Corner: BUS_AD_PAD_B<11> to u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_IN_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J16.I                Tiopi                 0.763   BUS_AD_PAD_B<11>
                                                       BUS_AD_PAD_B<11>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_IN_BUF
                                                       ProtoComp549.IMUX.19
    ILOGIC_X27Y88.D      net (fanout=1)        0.094   u_DMA_FPGA_IOBUF_B/bus_ad_in_latch<11>
    ILOGIC_X27Y88.CLK0   Tiockd      (-Th)    -0.630   slave_dat_i_B<11>
                                                       ProtoComp571.D2OFFBYP_SRC.19
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_IN_FF
    -------------------------------------------------  ---------------------------
    Total                                      1.487ns (1.393ns logic, 0.094ns route)
                                                       (93.7% logic, 6.3% route)
--------------------------------------------------------------------------------

Paths for end point u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[13].BUS_AD_IN_FF (ILOGIC_X27Y86.D), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.487ns (data path)
  Source:               BUS_AD_PAD_B<13> (PAD)
  Destination:          u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[13].BUS_AD_IN_FF (FF)
  Data Path Delay:      1.487ns (Levels of Logic = 2)
  Destination Clock:    WB_CLK_2x rising at 0.000ns

  Minimum Data Path at Fast Process Corner: BUS_AD_PAD_B<13> to u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[13].BUS_AD_IN_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 0.763   BUS_AD_PAD_B<13>
                                                       BUS_AD_PAD_B<13>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[13].BUS_AD_IN_BUF
                                                       ProtoComp549.IMUX.25
    ILOGIC_X27Y86.D      net (fanout=1)        0.094   u_DMA_FPGA_IOBUF_B/bus_ad_in_latch<13>
    ILOGIC_X27Y86.CLK0   Tiockd      (-Th)    -0.630   slave_dat_i_B<13>
                                                       ProtoComp571.D2OFFBYP_SRC.25
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[13].BUS_AD_IN_FF
    -------------------------------------------------  ---------------------------
    Total                                      1.487ns (1.393ns logic, 0.094ns route)
                                                       (93.7% logic, 6.3% route)
--------------------------------------------------------------------------------

Paths for end point u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[21].BUS_AD_IN_FF (ILOGIC_X27Y78.D), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.487ns (data path)
  Source:               BUS_AD_PAD_B<21> (PAD)
  Destination:          u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[21].BUS_AD_IN_FF (FF)
  Data Path Delay:      1.487ns (Levels of Logic = 2)
  Destination Clock:    WB_CLK_2x rising at 0.000ns

  Minimum Data Path at Fast Process Corner: BUS_AD_PAD_B<21> to u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[21].BUS_AD_IN_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C22.I                Tiopi                 0.763   BUS_AD_PAD_B<21>
                                                       BUS_AD_PAD_B<21>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[21].BUS_AD_IN_BUF
                                                       ProtoComp549.IMUX.26
    ILOGIC_X27Y78.D      net (fanout=1)        0.094   u_DMA_FPGA_IOBUF_B/bus_ad_in_latch<21>
    ILOGIC_X27Y78.CLK0   Tiockd      (-Th)    -0.630   slave_dat_i_B<21>
                                                       ProtoComp571.D2OFFBYP_SRC.26
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[21].BUS_AD_IN_FF
    -------------------------------------------------  ---------------------------
    Total                                      1.487ns (1.393ns logic, 0.094ns route)
                                                       (93.7% logic, 6.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_OFFSET_OUT_B = MAXDELAY TO TIMEGRP "TBBUS" 3 ns 
DATAPATHONLY;

 71 paths analyzed, 39 endpoints analyzed, 39 failing endpoints
 39 timing errors detected. (39 setup errors, 0 hold errors)
 Maximum delay is   3.371ns.
--------------------------------------------------------------------------------

Paths for end point BUS_AD_PAD_B<10> (K16.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.371ns (requirement - data path)
  Source:               u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_FF (FF)
  Destination:          BUS_AD_PAD_B<10> (PAD)
  Requirement:          3.000ns
  Data Path Delay:      3.371ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Source Clock:         WB_CLK_2x rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_FF to BUS_AD_PAD_B<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y89.OQ     Tockq                 1.080   u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch<10>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_FF
    K16.O                net (fanout=1)        0.309   u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch<10>
    K16.PAD              Tioop                 1.982   BUS_AD_PAD_B<10>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD_B<10>
    -------------------------------------------------  ---------------------------
    Total                                      3.371ns (3.062ns logic, 0.309ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.010ns (requirement - data path)
  Source:               u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_EN_FF (FF)
  Destination:          BUS_AD_PAD_B<10> (PAD)
  Requirement:          3.000ns
  Data Path Delay:      2.990ns (Levels of Logic = 1)
  Source Clock:         WB_CLK_2x rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_EN_FF to BUS_AD_PAD_B<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y89.TQ     Tockq                 0.699   u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch<10>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_EN_FF
    K16.T                net (fanout=1)        0.309   u_DMA_FPGA_IOBUF_B/bus_ad_out_en_latch<10>
    K16.PAD              Tiotp                 1.982   BUS_AD_PAD_B<10>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD_B<10>
    -------------------------------------------------  ---------------------------
    Total                                      2.990ns (2.681ns logic, 0.309ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------

Paths for end point BUS_AD_PAD_B<11> (J16.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.371ns (requirement - data path)
  Source:               u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_FF (FF)
  Destination:          BUS_AD_PAD_B<11> (PAD)
  Requirement:          3.000ns
  Data Path Delay:      3.371ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Source Clock:         WB_CLK_2x rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_FF to BUS_AD_PAD_B<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y88.OQ     Tockq                 1.080   u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch<11>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_FF
    J16.O                net (fanout=1)        0.309   u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch<11>
    J16.PAD              Tioop                 1.982   BUS_AD_PAD_B<11>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD_B<11>
    -------------------------------------------------  ---------------------------
    Total                                      3.371ns (3.062ns logic, 0.309ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.010ns (requirement - data path)
  Source:               u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_EN_FF (FF)
  Destination:          BUS_AD_PAD_B<11> (PAD)
  Requirement:          3.000ns
  Data Path Delay:      2.990ns (Levels of Logic = 1)
  Source Clock:         WB_CLK_2x rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_EN_FF to BUS_AD_PAD_B<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y88.TQ     Tockq                 0.699   u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch<11>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_EN_FF
    J16.T                net (fanout=1)        0.309   u_DMA_FPGA_IOBUF_B/bus_ad_out_en_latch<11>
    J16.PAD              Tiotp                 1.982   BUS_AD_PAD_B<11>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD_B<11>
    -------------------------------------------------  ---------------------------
    Total                                      2.990ns (2.681ns logic, 0.309ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------

Paths for end point BUS_AD_PAD_B<12> (H16.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.371ns (requirement - data path)
  Source:               u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_FF (FF)
  Destination:          BUS_AD_PAD_B<12> (PAD)
  Requirement:          3.000ns
  Data Path Delay:      3.371ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Source Clock:         WB_CLK_2x rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_FF to BUS_AD_PAD_B<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y87.OQ     Tockq                 1.080   u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch<12>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_FF
    H16.O                net (fanout=1)        0.309   u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch<12>
    H16.PAD              Tioop                 1.982   BUS_AD_PAD_B<12>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD_B<12>
    -------------------------------------------------  ---------------------------
    Total                                      3.371ns (3.062ns logic, 0.309ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.010ns (requirement - data path)
  Source:               u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_EN_FF (FF)
  Destination:          BUS_AD_PAD_B<12> (PAD)
  Requirement:          3.000ns
  Data Path Delay:      2.990ns (Levels of Logic = 1)
  Source Clock:         WB_CLK_2x rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_EN_FF to BUS_AD_PAD_B<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y87.TQ     Tockq                 0.699   u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch<12>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_EN_FF
    H16.T                net (fanout=1)        0.309   u_DMA_FPGA_IOBUF_B/bus_ad_out_en_latch<12>
    H16.PAD              Tiotp                 1.982   BUS_AD_PAD_B<12>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD_B<12>
    -------------------------------------------------  ---------------------------
    Total                                      2.990ns (2.681ns logic, 0.309ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_OFFSET_OUT_B = MAXDELAY TO TIMEGRP "TBBUS" 3 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point BUS_AD_PAD_B<10> (K16.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.117ns (data path)
  Source:               u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_EN_FF (FF)
  Destination:          BUS_AD_PAD_B<10> (PAD)
  Data Path Delay:      1.117ns (Levels of Logic = 1)
  Source Clock:         WB_CLK_2x rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_EN_FF to BUS_AD_PAD_B<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y89.TQ     Tockq                 0.228   u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch<10>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_EN_FF
    K16.T                net (fanout=1)        0.190   u_DMA_FPGA_IOBUF_B/bus_ad_out_en_latch<10>
    K16.PAD              Tiotp                 0.699   BUS_AD_PAD_B<10>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD_B<10>
    -------------------------------------------------  ---------------------------
    Total                                      1.117ns (0.927ns logic, 0.190ns route)
                                                       (83.0% logic, 17.0% route)
--------------------------------------------------------------------------------
Delay (fastest path):   1.225ns (data path)
  Source:               u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_FF (FF)
  Destination:          BUS_AD_PAD_B<10> (PAD)
  Data Path Delay:      1.225ns (Levels of Logic = 1)
  Source Clock:         WB_CLK_2x rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_FF to BUS_AD_PAD_B<10>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y89.OQ     Tockq                 0.336   u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch<10>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_FF
    K16.O                net (fanout=1)        0.190   u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch<10>
    K16.PAD              Tioop                 0.699   BUS_AD_PAD_B<10>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[10].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD_B<10>
    -------------------------------------------------  ---------------------------
    Total                                      1.225ns (1.035ns logic, 0.190ns route)
                                                       (84.5% logic, 15.5% route)
--------------------------------------------------------------------------------

Paths for end point BUS_AD_PAD_B<11> (J16.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.117ns (data path)
  Source:               u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_EN_FF (FF)
  Destination:          BUS_AD_PAD_B<11> (PAD)
  Data Path Delay:      1.117ns (Levels of Logic = 1)
  Source Clock:         WB_CLK_2x rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_EN_FF to BUS_AD_PAD_B<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y88.TQ     Tockq                 0.228   u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch<11>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_EN_FF
    J16.T                net (fanout=1)        0.190   u_DMA_FPGA_IOBUF_B/bus_ad_out_en_latch<11>
    J16.PAD              Tiotp                 0.699   BUS_AD_PAD_B<11>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD_B<11>
    -------------------------------------------------  ---------------------------
    Total                                      1.117ns (0.927ns logic, 0.190ns route)
                                                       (83.0% logic, 17.0% route)
--------------------------------------------------------------------------------

Paths for end point BUS_AD_PAD_B<11> (J16.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.225ns (data path)
  Source:               u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_FF (FF)
  Destination:          BUS_AD_PAD_B<11> (PAD)
  Data Path Delay:      1.225ns (Levels of Logic = 1)
  Source Clock:         WB_CLK_2x rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_FF to BUS_AD_PAD_B<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y88.OQ     Tockq                 0.336   u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch<11>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_FF
    J16.O                net (fanout=1)        0.190   u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch<11>
    J16.PAD              Tioop                 0.699   BUS_AD_PAD_B<11>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[11].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD_B<11>
    -------------------------------------------------  ---------------------------
    Total                                      1.225ns (1.035ns logic, 0.190ns route)
                                                       (84.5% logic, 15.5% route)
--------------------------------------------------------------------------------

Paths for end point BUS_AD_PAD_B<12> (H16.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.117ns (data path)
  Source:               u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_EN_FF (FF)
  Destination:          BUS_AD_PAD_B<12> (PAD)
  Data Path Delay:      1.117ns (Levels of Logic = 1)
  Source Clock:         WB_CLK_2x rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_EN_FF to BUS_AD_PAD_B<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y87.TQ     Tockq                 0.228   u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch<12>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_EN_FF
    H16.T                net (fanout=1)        0.190   u_DMA_FPGA_IOBUF_B/bus_ad_out_en_latch<12>
    H16.PAD              Tiotp                 0.699   BUS_AD_PAD_B<12>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD_B<12>
    -------------------------------------------------  ---------------------------
    Total                                      1.117ns (0.927ns logic, 0.190ns route)
                                                       (83.0% logic, 17.0% route)
--------------------------------------------------------------------------------

Paths for end point BUS_AD_PAD_B<12> (H16.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.225ns (data path)
  Source:               u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_FF (FF)
  Destination:          BUS_AD_PAD_B<12> (PAD)
  Data Path Delay:      1.225ns (Levels of Logic = 1)
  Source Clock:         WB_CLK_2x rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_FF to BUS_AD_PAD_B<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X27Y87.OQ     Tockq                 0.336   u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch<12>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_FF
    H16.O                net (fanout=1)        0.190   u_DMA_FPGA_IOBUF_B/bus_ad_pad_latch<12>
    H16.PAD              Tioop                 0.699   BUS_AD_PAD_B<12>
                                                       u_DMA_FPGA_IOBUF_B/BUS_AD_BUF_LOOP[12].BUS_AD_OUT_BUF
                                                       BUS_AD_PAD_B<12>
    -------------------------------------------------  ---------------------------
    Total                                      1.225ns (1.035ns logic, 0.190ns route)
                                                       (84.5% logic, 15.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_clk_gen_top_u_clk_gen_clk2x = PERIOD TIMEGRP         
"u_clk_gen_top_u_clk_gen_clk2x" TS_PCLK / 2 HIGH 50%;

 14587 paths analyzed, 8518 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.153ns.
--------------------------------------------------------------------------------

Paths for end point u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X49Y57.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/icr_bit31 (FF)
  Destination:          u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          15.000ns
  Data Path Delay:      8.941ns (Levels of Logic = 3)
  Clock Path Skew:      -2.867ns (0.172 - 3.039)
  Source Clock:         PCI_CLK rising at 0.000ns
  Destination Clock:    WB_CLK_2x rising at 15.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.060ns

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/icr_bit31 to u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y36.BQ      Tcko                  0.430   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_soft_res_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/icr_bit31
    SLICE_X27Y28.A4      net (fanout=3)        1.600   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_soft_res_out
    SLICE_X27Y28.A       Tilo                  0.259   WB_PCI_RST
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts/rst_o1
    SLICE_X37Y28.C5      net (fanout=3)        0.848   WB_PCI_RST
    SLICE_X37Y28.C       Tilo                  0.259   WB_RST
                                                       u_clk_gen_top/wb_reset1
    SLICE_X51Y31.A4      net (fanout=7)        1.412   WB_RST
    SLICE_X51Y31.A       Tilo                  0.259   u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1<11>
                                                       u_DMA_FIFOs/XLXI_7
    SLICE_X49Y57.SR      net (fanout=14)       3.553   u_DMA_FIFOs/rst_channel_2_in
    SLICE_X49Y57.CLK     Trck                  0.321   u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      8.941ns (1.528ns logic, 7.413ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DMA_INTERFACE/u_wb_slave/reset_channel_2 (FF)
  Destination:          u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          15.000ns
  Data Path Delay:      5.593ns (Levels of Logic = 1)
  Clock Path Skew:      -0.484ns (2.651 - 3.135)
  Source Clock:         WB_CLK rising at 0.000ns
  Destination Clock:    WB_CLK_2x rising at 15.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_wb_slave/reset_channel_2 to u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y27.CQ      Tcko                  0.476   rst_channel_3
                                                       u_DMA_INTERFACE/u_wb_slave/reset_channel_2
    SLICE_X51Y31.A2      net (fanout=2)        0.984   rst_channel_2
    SLICE_X51Y31.A       Tilo                  0.259   u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1<11>
                                                       u_DMA_FIFOs/XLXI_7
    SLICE_X49Y57.SR      net (fanout=14)       3.553   u_DMA_FIFOs/rst_channel_2_in
    SLICE_X49Y57.CLK     Trck                  0.321   u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       u_DMA_FIFOs/u_fifo_B1/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      5.593ns (1.056ns logic, 4.537ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X55Y50.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/icr_bit31 (FF)
  Destination:          u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          15.000ns
  Data Path Delay:      8.072ns (Levels of Logic = 3)
  Clock Path Skew:      -2.859ns (0.180 - 3.039)
  Source Clock:         PCI_CLK rising at 0.000ns
  Destination Clock:    WB_CLK_2x rising at 15.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.060ns

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/icr_bit31 to u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y36.BQ      Tcko                  0.430   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_soft_res_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/icr_bit31
    SLICE_X27Y28.A4      net (fanout=3)        1.600   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_soft_res_out
    SLICE_X27Y28.A       Tilo                  0.259   WB_PCI_RST
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts/rst_o1
    SLICE_X37Y28.C5      net (fanout=3)        0.848   WB_PCI_RST
    SLICE_X37Y28.C       Tilo                  0.259   WB_RST
                                                       u_clk_gen_top/wb_reset1
    SLICE_X51Y28.A4      net (fanout=7)        1.241   WB_RST
    SLICE_X51Y28.A       Tilo                  0.259   u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       u_DMA_FIFOs/XLXI_8
    SLICE_X55Y50.SR      net (fanout=15)       2.855   u_DMA_FIFOs/rst_channel_3_in
    SLICE_X55Y50.CLK     Trck                  0.321   u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      8.072ns (1.528ns logic, 6.544ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DMA_INTERFACE/u_wb_slave/reset_channel_3 (FF)
  Destination:          u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.467ns (Levels of Logic = 1)
  Clock Path Skew:      -0.476ns (2.659 - 3.135)
  Source Clock:         WB_CLK rising at 0.000ns
  Destination Clock:    WB_CLK_2x rising at 15.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_wb_slave/reset_channel_3 to u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y27.DQ      Tcko                  0.476   rst_channel_3
                                                       u_DMA_INTERFACE/u_wb_slave/reset_channel_3
    SLICE_X51Y28.A3      net (fanout=2)        0.556   rst_channel_3
    SLICE_X51Y28.A       Tilo                  0.259   u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       u_DMA_FIFOs/XLXI_8
    SLICE_X55Y50.SR      net (fanout=15)       2.855   u_DMA_FIFOs/rst_channel_3_in
    SLICE_X55Y50.CLK     Trck                  0.321   u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      4.467ns (1.056ns logic, 3.411ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (SLICE_X57Y44.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/icr_bit31 (FF)
  Destination:          u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.568ns (Levels of Logic = 3)
  Clock Path Skew:      -2.884ns (0.155 - 3.039)
  Source Clock:         PCI_CLK rising at 0.000ns
  Destination Clock:    WB_CLK_2x rising at 15.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.060ns

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/icr_bit31 to u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y36.BQ      Tcko                  0.430   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_soft_res_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/configuration/icr_bit31
    SLICE_X27Y28.A4      net (fanout=3)        1.600   u_DMA_INTERFACE/u_PCI_GUEST/bridge/conf_soft_res_out
    SLICE_X27Y28.A       Tilo                  0.259   WB_PCI_RST
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts/rst_o1
    SLICE_X37Y28.C5      net (fanout=3)        0.848   WB_PCI_RST
    SLICE_X37Y28.C       Tilo                  0.259   WB_RST
                                                       u_clk_gen_top/wb_reset1
    SLICE_X51Y31.A4      net (fanout=7)        1.412   WB_RST
    SLICE_X51Y31.A       Tilo                  0.259   u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1<11>
                                                       u_DMA_FIFOs/XLXI_7
    SLICE_X57Y44.SR      net (fanout=14)       2.152   u_DMA_FIFOs/rst_channel_2_in
    SLICE_X57Y44.CLK     Trck                  0.349   u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    -------------------------------------------------  ---------------------------
    Total                                      7.568ns (1.556ns logic, 6.012ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DMA_INTERFACE/u_wb_slave/reset_channel_2 (FF)
  Destination:          u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.220ns (Levels of Logic = 1)
  Clock Path Skew:      -0.501ns (2.634 - 3.135)
  Source Clock:         WB_CLK rising at 0.000ns
  Destination Clock:    WB_CLK_2x rising at 15.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_wb_slave/reset_channel_2 to u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y27.CQ      Tcko                  0.476   rst_channel_3
                                                       u_DMA_INTERFACE/u_wb_slave/reset_channel_2
    SLICE_X51Y31.A2      net (fanout=2)        0.984   rst_channel_2
    SLICE_X51Y31.A       Tilo                  0.259   u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1<11>
                                                       u_DMA_FIFOs/XLXI_7
    SLICE_X57Y44.SR      net (fanout=14)       2.152   u_DMA_FIFOs/rst_channel_2_in
    SLICE_X57Y44.CLK     Trck                  0.349   u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    -------------------------------------------------  ---------------------------
    Total                                      4.220ns (1.084ns logic, 3.136ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_clk_gen_top_u_clk_gen_clk2x = PERIOD TIMEGRP
        "u_clk_gen_top_u_clk_gen_clk2x" TS_PCLK / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1 (SLICE_X59Y58.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.552ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (1.216 - 1.149)
  Source Clock:         WB_CLK rising at 0.000ns
  Destination Clock:    WB_CLK_2x rising at 15.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 to u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y58.AQ      Tcko                  0.200   u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<6>
                                                       u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    SLICE_X59Y58.B5      net (fanout=1)        0.197   u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<1>
    SLICE_X59Y58.CLK     Tah         (-Th)    -0.155   u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<7>
                                                       u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<1>_rt
                                                       u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.355ns logic, 0.197ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9 (SLICE_X48Y7.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9 (FF)
  Destination:          u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.552ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (1.214 - 1.148)
  Source Clock:         WB_CLK rising at 0.000ns
  Destination Clock:    WB_CLK_2x rising at 15.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9 to u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y7.BQ       Tcko                  0.198   u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<10>
                                                       u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9
    SLICE_X48Y7.BX       net (fanout=1)        0.313   u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<9>
    SLICE_X48Y7.CLK      Tckdi       (-Th)    -0.041   u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1<10>
                                                       u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.239ns logic, 0.313ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7 (SLICE_X49Y6.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 (FF)
  Destination:          u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 1)
  Clock Path Skew:      0.069ns (1.217 - 1.148)
  Source Clock:         WB_CLK rising at 0.000ns
  Destination Clock:    WB_CLK_2x rising at 15.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 to u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y7.AQ       Tcko                  0.198   u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<10>
                                                       u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7
    SLICE_X49Y6.D4       net (fanout=1)        0.203   u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<7>
    SLICE_X49Y6.CLK      Tah         (-Th)    -0.155   u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<7>_rt
                                                       u_DMA_FIFOs/u_fifo_A2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.353ns logic, 0.203ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_clk_gen_top_u_clk_gen_clk2x = PERIOD TIMEGRP
        "u_clk_gen_top_u_clk_gen_clk2x" TS_PCLK / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.430ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y12.CLKAWRCLK
  Clock network: WB_CLK_2x
--------------------------------------------------------------------------------
Slack: 11.430ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y9.CLKAWRCLK
  Clock network: WB_CLK_2x
--------------------------------------------------------------------------------
Slack: 11.430ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y13.CLKAWRCLK
  Clock network: WB_CLK_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_clk_gen_top_u_clk_gen_clk0 = PERIOD TIMEGRP         
"u_clk_gen_top_u_clk_gen_clk0" TS_PCLK HIGH 50%;

 430197 paths analyzed, 16587 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.929ns.
--------------------------------------------------------------------------------

Paths for end point u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4 (SLICE_X52Y41.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4 (FF)
  Destination:          u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4 (FF)
  Requirement:          15.000ns
  Data Path Delay:      6.262ns (Levels of Logic = 0)
  Clock Path Skew:      -0.499ns (2.625 - 3.124)
  Source Clock:         WB_CLK_2x rising at 15.000ns
  Destination Clock:    WB_CLK rising at 30.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4 to u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y40.CQ      Tcko                  0.430   u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<6>
                                                       u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4
    SLICE_X52Y41.AX      net (fanout=1)        5.747   u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<4>
    SLICE_X52Y41.CLK     Tdick                 0.085   u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<7>
                                                       u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4
    -------------------------------------------------  ---------------------------
    Total                                      6.262ns (0.515ns logic, 5.747ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_wb_slave/state_FSM_FFd2 (SLICE_X30Y63.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_clk_gen_top/wb_reset_cnt_11 (FF)
  Destination:          u_DMA_INTERFACE/u_wb_slave/state_FSM_FFd2 (FF)
  Requirement:          30.000ns
  Data Path Delay:      21.775ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.621 - 0.640)
  Source Clock:         WB_CLK rising at 0.000ns
  Destination Clock:    WB_CLK rising at 30.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_clk_gen_top/wb_reset_cnt_11 to u_DMA_INTERFACE/u_wb_slave/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y22.DQ      Tcko                  0.525   u_clk_gen_top/wb_reset_cnt<11>
                                                       u_clk_gen_top/wb_reset_cnt_11
    SLICE_X21Y39.C6      net (fanout=3)        1.605   u_clk_gen_top/wb_reset_cnt<11>
    SLICE_X21Y39.C       Tilo                  0.259   down_fifo_dma_A_debug/bus_reg<6>
                                                       u_clk_gen_top/WB_RST_DELAY1_INV_0_1
    SLICE_X49Y54.A4      net (fanout=156)      3.508   WB_RST_DELAY
    SLICE_X49Y54.A       Tilo                  0.259   u_DMA_INTERFACE/rst_wb_dma
                                                       u_clk_gen_top_WB_RST_DELAY_1
    SLICE_X0Y2.B3        net (fanout=90)       6.980   u_clk_gen_top_WB_RST_DELAY_1
    SLICE_X0Y2.B         Tilo                  0.235   u_DMA_INTERFACE/u_wb_slave/reset_i_1
                                                       u_DMA_INTERFACE/u_wb_slave/reset_i_1
    SLICE_X30Y63.SR      net (fanout=85)       7.954   u_DMA_INTERFACE/u_wb_slave/reset_i_1
    SLICE_X30Y63.CLK     Tsrck                 0.450   u_DMA_INTERFACE/u_wb_slave/state_FSM_FFd2
                                                       u_DMA_INTERFACE/u_wb_slave/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     21.775ns (1.728ns logic, 20.047ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_wb_slave/state_FSM_FFd1 (SLICE_X30Y63.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_clk_gen_top/wb_reset_cnt_11 (FF)
  Destination:          u_DMA_INTERFACE/u_wb_slave/state_FSM_FFd1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      21.753ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.621 - 0.640)
  Source Clock:         WB_CLK rising at 0.000ns
  Destination Clock:    WB_CLK rising at 30.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_clk_gen_top/wb_reset_cnt_11 to u_DMA_INTERFACE/u_wb_slave/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y22.DQ      Tcko                  0.525   u_clk_gen_top/wb_reset_cnt<11>
                                                       u_clk_gen_top/wb_reset_cnt_11
    SLICE_X21Y39.C6      net (fanout=3)        1.605   u_clk_gen_top/wb_reset_cnt<11>
    SLICE_X21Y39.C       Tilo                  0.259   down_fifo_dma_A_debug/bus_reg<6>
                                                       u_clk_gen_top/WB_RST_DELAY1_INV_0_1
    SLICE_X49Y54.A4      net (fanout=156)      3.508   WB_RST_DELAY
    SLICE_X49Y54.A       Tilo                  0.259   u_DMA_INTERFACE/rst_wb_dma
                                                       u_clk_gen_top_WB_RST_DELAY_1
    SLICE_X0Y2.B3        net (fanout=90)       6.980   u_clk_gen_top_WB_RST_DELAY_1
    SLICE_X0Y2.B         Tilo                  0.235   u_DMA_INTERFACE/u_wb_slave/reset_i_1
                                                       u_DMA_INTERFACE/u_wb_slave/reset_i_1
    SLICE_X30Y63.SR      net (fanout=85)       7.954   u_DMA_INTERFACE/u_wb_slave/reset_i_1
    SLICE_X30Y63.CLK     Tsrck                 0.428   u_DMA_INTERFACE/u_wb_slave/state_FSM_FFd2
                                                       u_DMA_INTERFACE/u_wb_slave/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     21.753ns (1.706ns logic, 20.047ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_clk_gen_top_u_clk_gen_clk0 = PERIOD TIMEGRP
        "u_clk_gen_top_u_clk_gen_clk0" TS_PCLK HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7 (SLICE_X56Y56.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7 (FF)
  Destination:          u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.548ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (1.211 - 1.150)
  Source Clock:         WB_CLK_2x rising at 30.000ns
  Destination Clock:    WB_CLK rising at 30.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7 to u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y58.AQ      Tcko                  0.198   u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<10>
                                                       u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7
    SLICE_X56Y56.D4      net (fanout=1)        0.219   u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<7>
    SLICE_X56Y56.CLK     Tah         (-Th)    -0.131   u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1<3>
                                                       u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<7>_rt
                                                       u_DMA_FIFOs/u_fifo_B2/u_DMA_merge_fifo_core/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.548ns (0.329ns logic, 0.219ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7 (SLICE_X51Y28.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 (FF)
  Destination:          u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (1.196 - 1.131)
  Source Clock:         WB_CLK_2x rising at 30.000ns
  Destination Clock:    WB_CLK rising at 30.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 to u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y29.AQ      Tcko                  0.198   u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<11>
                                                       u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7
    SLICE_X51Y28.D4      net (fanout=1)        0.203   u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<7>
    SLICE_X51Y28.CLK     Tah         (-Th)    -0.155   u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<7>_rt
                                                       u_DMA_FIFOs/u_DMA_fifo_B2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.353ns logic, 0.203ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_11 (SLICE_X53Y38.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11 (FF)
  Destination:          u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.557ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (1.185 - 1.119)
  Source Clock:         WB_CLK_2x rising at 30.000ns
  Destination Clock:    WB_CLK rising at 30.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.500ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11 to u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y38.DQ      Tcko                  0.198   u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<11>
                                                       u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11
    SLICE_X53Y38.DX      net (fanout=1)        0.300   u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<11>
    SLICE_X53Y38.CLK     Tckdi       (-Th)    -0.059   u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<11>
                                                       u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_11
    -------------------------------------------------  ---------------------------
    Total                                      0.557ns (0.257ns logic, 0.300ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_clk_gen_top_u_clk_gen_clk0 = PERIOD TIMEGRP
        "u_clk_gen_top_u_clk_gen_clk0" TS_PCLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: u_DMA_FIFOs/u_DMA_fifo_A1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y12.CLKBRDCLK
  Clock network: WB_CLK
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: u_DMA_FIFOs/u_DMA_fifo_A2/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X3Y9.CLKBRDCLK
  Clock network: WB_CLK
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: u_DMA_FIFOs/u_DMA_fifo_B1/u_fifo_32_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y13.CLKBRDCLK
  Clock network: WB_CLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_u_DMA_INTERFACEu_debugu_ila_wb_engineU0I_NO_DU_ILAU_STATU_DIRTY_LDC =     
    MAXDELAY TO TIMEGRP         
"TO_u_DMA_INTERFACEu_debugu_ila_wb_engineU0I_NO_DU_ILAU_STATU_DIRTY_LDC"        
 TS_J_CLK DATAPATHONLY;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.268ns.
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X23Y86.CLK), 11 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  24.732ns (requirement - data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      5.268ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC to u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y108.AQ     Tcko                  0.430   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X43Y108.B1     net (fanout=1)        0.525   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
    SLICE_X43Y108.B      Tilo                  0.259   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X24Y88.A4      net (fanout=48)       3.218   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X24Y88.A       Tilo                  0.235   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X23Y86.CLK     net (fanout=4)        0.601   CONTROL1<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.268ns (0.924ns logic, 4.344ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  25.493ns (requirement - data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      4.507ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y97.AQ      Tcko                  0.476   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID<3>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X33Y95.A2      net (fanout=7)        0.952   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X33Y95.A       Tilo                  0.259   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL<3>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X24Y88.A1      net (fanout=8)        1.984   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X24Y88.A       Tilo                  0.235   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X23Y86.CLK     net (fanout=4)        0.601   CONTROL1<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.507ns (0.970ns logic, 3.537ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  25.849ns (requirement - data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      4.151ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y97.DQ      Tcko                  0.476   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID<3>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X33Y95.A3      net (fanout=7)        0.596   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X33Y95.A       Tilo                  0.259   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL<3>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X24Y88.A1      net (fanout=8)        1.984   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X24Y88.A       Tilo                  0.235   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X23Y86.CLK     net (fanout=4)        0.601   CONTROL1<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.151ns (0.970ns logic, 3.181ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X23Y86.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    28.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      1.589ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         WB_CLK rising at 0.000ns
  Destination Clock:    CONTROL1<13> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y88.AQ      Tcko                  0.430   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/iARM
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X23Y86.SR      net (fanout=11)       0.879   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/iARM
    SLICE_X23Y86.CLK     Trck                  0.280   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.589ns (0.710ns logic, 0.879ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_u_DMA_INTERFACEu_debugu_ila_wb_engineU0I_NO_DU_ILAU_STATU_DIRTY_LDC =         MAXDELAY TO TIMEGRP         "TO_u_DMA_INTERFACEu_debugu_ila_wb_engineU0I_NO_DU_ILAU_STATU_DIRTY_LDC"         TS_J_CLK DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X23Y86.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.784ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.784ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         WB_CLK rising at 0.000ns
  Destination Clock:    CONTROL1<13> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y88.AQ      Tcko                  0.198   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/iARM
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X23Y86.SR      net (fanout=11)       0.431   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/iARM
    SLICE_X23Y86.CLK     Tremck      (-Th)    -0.155   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.784ns (0.353ns logic, 0.431ns route)
                                                       (45.0% logic, 55.0% route)
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X23Y86.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.540ns (data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.540ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y88.BQ      Tcko                  0.198   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X31Y89.A5      net (fanout=7)        0.209   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X31Y89.A       Tilo                  0.156   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X24Y88.A6      net (fanout=6)        0.553   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X24Y88.A       Tilo                  0.142   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X23Y86.CLK     net (fanout=4)        0.282   CONTROL1<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.540ns (0.496ns logic, 1.044ns route)
                                                       (32.2% logic, 67.8% route)
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X23Y86.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.564ns (data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.564ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y88.CQ      Tcko                  0.198   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X31Y89.A4      net (fanout=7)        0.233   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X31Y89.A       Tilo                  0.156   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X24Y88.A6      net (fanout=6)        0.553   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X24Y88.A       Tilo                  0.142   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X23Y86.CLK     net (fanout=4)        0.282   CONTROL1<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.564ns (0.496ns logic, 1.068ns route)
                                                       (31.7% logic, 68.3% route)
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X23Y86.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.600ns (data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.600ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y88.AQ      Tcko                  0.198   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X31Y89.A3      net (fanout=7)        0.269   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X31Y89.A       Tilo                  0.156   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X24Y88.A6      net (fanout=6)        0.553   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X24Y88.A       Tilo                  0.142   u_DMA_INTERFACE/u_debug/u_ila_wb_engine/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X23Y86.CLK     net (fanout=4)        0.282   CONTROL1<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.600ns (0.496ns logic, 1.104ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_u_DMA_INTERFACEu_debugu_ila_wb_slaveU0I_NO_DU_ILAU_STATU_DIRTY_LDC =      
   MAXDELAY TO TIMEGRP         
"TO_u_DMA_INTERFACEu_debugu_ila_wb_slaveU0I_NO_DU_ILAU_STATU_DIRTY_LDC"         
TS_J_CLK DATAPATHONLY;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.354ns.
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X29Y94.CLK), 11 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  25.646ns (requirement - data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      4.354ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y88.DQ      Tcko                  0.430   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X31Y89.A1      net (fanout=7)        0.755   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X31Y89.A       Tilo                  0.259   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X31Y99.A1      net (fanout=6)        1.423   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X31Y99.A       Tilo                  0.259   u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X29Y94.CLK     net (fanout=4)        1.228   CONTROL0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.354ns (0.948ns logic, 3.406ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  25.711ns (requirement - data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      4.289ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC to u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y108.AQ     Tcko                  0.430   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X43Y108.B1     net (fanout=1)        0.525   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
    SLICE_X43Y108.B      Tilo                  0.259   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X31Y99.A6      net (fanout=48)       1.588   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X31Y99.A       Tilo                  0.259   u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X29Y94.CLK     net (fanout=4)        1.228   CONTROL0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.289ns (0.948ns logic, 3.341ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  25.839ns (requirement - data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      4.161ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y88.AQ      Tcko                  0.430   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X31Y89.A3      net (fanout=7)        0.562   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X31Y89.A       Tilo                  0.259   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X31Y99.A1      net (fanout=6)        1.423   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X31Y99.A       Tilo                  0.259   u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X29Y94.CLK     net (fanout=4)        1.228   CONTROL0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.161ns (0.948ns logic, 3.213ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X29Y94.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    28.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      1.698ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         WB_CLK rising at 0.000ns
  Destination Clock:    CONTROL0<13> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AQ      Tcko                  0.430   u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/iARM
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X29Y94.SR      net (fanout=11)       0.988   u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/iARM
    SLICE_X29Y94.CLK     Trck                  0.280   u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.698ns (0.710ns logic, 0.988ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_u_DMA_INTERFACEu_debugu_ila_wb_slaveU0I_NO_DU_ILAU_STATU_DIRTY_LDC =         MAXDELAY TO TIMEGRP         "TO_u_DMA_INTERFACEu_debugu_ila_wb_slaveU0I_NO_DU_ILAU_STATU_DIRTY_LDC"         TS_J_CLK DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X29Y94.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.833ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.833ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         WB_CLK rising at 0.000ns
  Destination Clock:    CONTROL0<13> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y97.AQ      Tcko                  0.198   u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/iARM
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X29Y94.SR      net (fanout=11)       0.480   u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/iARM
    SLICE_X29Y94.CLK     Tremck      (-Th)    -0.155   u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.833ns (0.353ns logic, 0.480ns route)
                                                       (42.4% logic, 57.6% route)
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X29Y94.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.925ns (data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.925ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y97.BMUX    Tshcko                0.238   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID<3>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X33Y97.D5      net (fanout=3)        0.202   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X33Y97.DMUX    Tilo                  0.203   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X31Y99.A4      net (fanout=48)       0.404   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X31Y99.A       Tilo                  0.156   u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X29Y94.CLK     net (fanout=4)        0.722   CONTROL0<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.925ns (0.597ns logic, 1.328ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X29Y94.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.935ns (data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.935ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y97.BQ      Tcko                  0.200   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID<3>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X33Y95.A5      net (fanout=6)        0.206   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X33Y95.AMUX    Tilo                  0.203   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL<3>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X31Y99.A3      net (fanout=8)        0.448   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X31Y99.A       Tilo                  0.156   u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X29Y94.CLK     net (fanout=4)        0.722   CONTROL0<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.935ns (0.559ns logic, 1.376ns route)
                                                       (28.9% logic, 71.1% route)
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X29Y94.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.987ns (data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.987ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y97.CQ      Tcko                  0.200   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID<3>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X33Y95.A4      net (fanout=7)        0.258   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X33Y95.AMUX    Tilo                  0.203   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL<3>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X31Y99.A3      net (fanout=8)        0.448   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X31Y99.A       Tilo                  0.156   u_DMA_INTERFACE/u_debug/u_ila_wb_slave/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X29Y94.CLK     net (fanout=4)        0.722   CONTROL0<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.987ns (0.559ns logic, 1.428ns route)
                                                       (28.1% logic, 71.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_u_slave_debug_Bu_DMA_FPGA_ila_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC =         
MAXDELAY TO TIMEGRP         
"TO_u_slave_debug_Bu_DMA_FPGA_ila_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC"         
TS_J_CLK DATAPATHONLY;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.393ns.
--------------------------------------------------------------------------------

Paths for end point u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X41Y109.CLK), 11 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  25.607ns (requirement - data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      4.393ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y88.DQ      Tcko                  0.430   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X31Y89.A1      net (fanout=7)        0.755   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X31Y89.A       Tilo                  0.259   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X37Y108.C5     net (fanout=6)        2.037   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X37Y108.C      Tilo                  0.259   u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X41Y109.CLK    net (fanout=4)        0.653   CONTROL2<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.393ns (0.948ns logic, 3.445ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  25.697ns (requirement - data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      4.303ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y97.DQ      Tcko                  0.476   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID<3>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X33Y95.D3      net (fanout=7)        0.789   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X33Y95.DMUX    Tilo                  0.337   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL<3>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X37Y108.C3     net (fanout=8)        1.789   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X37Y108.C      Tilo                  0.259   u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X41Y109.CLK    net (fanout=4)        0.653   CONTROL2<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.303ns (1.072ns logic, 3.231ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  25.699ns (requirement - data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      4.301ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y97.CQ      Tcko                  0.476   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID<3>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X33Y95.D1      net (fanout=7)        0.787   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X33Y95.DMUX    Tilo                  0.337   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL<3>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT
    SLICE_X37Y108.C3     net (fanout=8)        1.789   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL<2>
    SLICE_X37Y108.C      Tilo                  0.259   u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X41Y109.CLK    net (fanout=4)        0.653   CONTROL2<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.301ns (1.072ns logic, 3.229ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X41Y109.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    27.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      2.134ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         WB_CLK_2x rising at 0.000ns
  Destination Clock:    CONTROL2<13> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.DQ     Tcko                  0.476   u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iARM
                                                       u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X41Y109.SR     net (fanout=11)       1.378   u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iARM
    SLICE_X41Y109.CLK    Trck                  0.280   u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.134ns (0.756ns logic, 1.378ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_u_slave_debug_Bu_DMA_FPGA_ila_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC =         MAXDELAY TO TIMEGRP         "TO_u_slave_debug_Bu_DMA_FPGA_ila_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC"         TS_J_CLK DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X41Y109.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.057ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         WB_CLK_2x rising at 0.000ns
  Destination Clock:    CONTROL2<13> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.DQ     Tcko                  0.200   u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iARM
                                                       u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X41Y109.SR     net (fanout=11)       0.702   u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iARM
    SLICE_X41Y109.CLK    Tremck      (-Th)    -0.155   u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.355ns logic, 0.702ns route)
                                                       (33.6% logic, 66.4% route)
--------------------------------------------------------------------------------

Paths for end point u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X41Y109.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.693ns (data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.693ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC to u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y108.AQ     Tcko                  0.198   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X43Y108.B1     net (fanout=1)        0.258   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
    SLICE_X43Y108.B      Tilo                  0.156   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X37Y108.C1     net (fanout=48)       0.637   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X37Y108.C      Tilo                  0.156   u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X41Y109.CLK    net (fanout=4)        0.288   CONTROL2<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.693ns (0.510ns logic, 1.183ns route)
                                                       (30.1% logic, 69.9% route)
--------------------------------------------------------------------------------

Paths for end point u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X41Y109.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.824ns (data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.824ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y97.BMUX    Tshcko                0.238   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID<3>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X33Y97.D5      net (fanout=3)        0.202   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X33Y97.DMUX    Tilo                  0.203   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X37Y108.C4     net (fanout=48)       0.737   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X37Y108.C      Tilo                  0.156   u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X41Y109.CLK    net (fanout=4)        0.288   CONTROL2<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.824ns (0.597ns logic, 1.227ns route)
                                                       (32.7% logic, 67.3% route)
--------------------------------------------------------------------------------

Paths for end point u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X41Y109.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.889ns (data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.889ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y97.AMUX    Tshcko                0.238   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID<3>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X33Y97.D1      net (fanout=2)        0.267   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X33Y97.DMUX    Tilo                  0.203   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X37Y108.C4     net (fanout=48)       0.737   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X37Y108.C      Tilo                  0.156   u_slave_debug_B/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[2].F_CMD[9].U_LCE
    SLICE_X41Y109.CLK    net (fanout=4)        0.288   CONTROL2<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.889ns (0.597ns logic, 1.292ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_u_slave_debug_Au_DMA_FPGA_ila_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC =         
MAXDELAY TO TIMEGRP         
"TO_u_slave_debug_Au_DMA_FPGA_ila_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC"         
TS_J_CLK DATAPATHONLY;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.048ns.
--------------------------------------------------------------------------------

Paths for end point u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X46Y77.CLK), 11 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  24.952ns (requirement - data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      5.048ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y97.AMUX    Tshcko                0.535   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID<3>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X33Y97.D1      net (fanout=2)        0.562   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X33Y97.DMUX    Tilo                  0.337   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X47Y82.C4      net (fanout=48)       2.524   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X47Y82.C       Tilo                  0.259   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[9].U_LCE
    SLICE_X46Y77.CLK     net (fanout=4)        0.831   CONTROL3<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.048ns (1.131ns logic, 3.917ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  25.038ns (requirement - data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      4.962ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y97.BMUX    Tshcko                0.535   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID<3>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X33Y97.D5      net (fanout=3)        0.476   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X33Y97.DMUX    Tilo                  0.337   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X47Y82.C4      net (fanout=48)       2.524   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X47Y82.C       Tilo                  0.259   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[9].U_LCE
    SLICE_X46Y77.CLK     net (fanout=4)        0.831   CONTROL3<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.962ns (1.131ns logic, 3.831ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  25.306ns (requirement - data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      4.694ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC to u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y108.AQ     Tcko                  0.430   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X43Y108.B1     net (fanout=1)        0.525   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
    SLICE_X43Y108.B      Tilo                  0.259   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X47Y82.C5      net (fanout=48)       2.390   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X47Y82.C       Tilo                  0.259   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[9].U_LCE
    SLICE_X46Y77.CLK     net (fanout=4)        0.831   CONTROL3<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.694ns (0.948ns logic, 3.746ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X46Y77.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    28.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      1.713ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         WB_CLK_2x rising at 0.000ns
  Destination Clock:    CONTROL3<13> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y82.DQ      Tcko                  0.430   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iARM
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X46Y77.SR      net (fanout=11)       1.078   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iARM
    SLICE_X46Y77.CLK     Trck                  0.205   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.713ns (0.635ns logic, 1.078ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_u_slave_debug_Au_DMA_FPGA_ila_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC =         MAXDELAY TO TIMEGRP         "TO_u_slave_debug_Au_DMA_FPGA_ila_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC"         TS_J_CLK DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X46Y77.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.868ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.868ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         WB_CLK_2x rising at 0.000ns
  Destination Clock:    CONTROL3<13> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y82.DQ      Tcko                  0.198   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iARM
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X46Y77.SR      net (fanout=11)       0.563   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/iARM
    SLICE_X46Y77.CLK     Tremck      (-Th)    -0.107   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.868ns (0.305ns logic, 0.563ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------

Paths for end point u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X46Y77.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.068ns (data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.068ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y88.BQ      Tcko                  0.198   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X31Y89.A5      net (fanout=7)        0.209   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X31Y89.A       Tilo                  0.156   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X47Y82.C3      net (fanout=6)        0.942   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X47Y82.C       Tilo                  0.156   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[9].U_LCE
    SLICE_X46Y77.CLK     net (fanout=4)        0.407   CONTROL3<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.068ns (0.510ns logic, 1.558ns route)
                                                       (24.7% logic, 75.3% route)
--------------------------------------------------------------------------------

Paths for end point u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X46Y77.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.092ns (data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.092ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y88.CQ      Tcko                  0.198   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X31Y89.A4      net (fanout=7)        0.233   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X31Y89.A       Tilo                  0.156   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X47Y82.C3      net (fanout=6)        0.942   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X47Y82.C       Tilo                  0.156   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[9].U_LCE
    SLICE_X46Y77.CLK     net (fanout=4)        0.407   CONTROL3<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.092ns (0.510ns logic, 1.582ns route)
                                                       (24.4% logic, 75.6% route)
--------------------------------------------------------------------------------

Paths for end point u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X46Y77.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.128ns (data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.128ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y88.AQ      Tcko                  0.198   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X31Y89.A3      net (fanout=7)        0.269   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X31Y89.A       Tilo                  0.156   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X47Y82.C3      net (fanout=6)        0.942   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X47Y82.C       Tilo                  0.156   u_slave_debug_A/u_DMA_FPGA_ila_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[3].F_CMD[9].U_LCE
    SLICE_X46Y77.CLK     net (fanout=4)        0.407   CONTROL3<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.128ns (0.510ns logic, 1.618ns route)
                                                       (24.0% logic, 76.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_down_fifo_bus_A_debugu_fifo_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC = MAXDELAY  
       TO TIMEGRP         
"TO_down_fifo_bus_A_debugu_fifo_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC"         
TS_J_CLK DATAPATHONLY;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.202ns.
--------------------------------------------------------------------------------

Paths for end point down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X31Y100.CLK), 11 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  24.798ns (requirement - data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      5.202ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y88.DQ      Tcko                  0.430   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X31Y89.A1      net (fanout=7)        0.755   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X31Y89.A       Tilo                  0.259   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X31Y104.C6     net (fanout=6)        1.724   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X31Y104.C      Tilo                  0.259   down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[9].U_LCE
    SLICE_X31Y100.CLK    net (fanout=4)        1.775   CONTROL4<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.202ns (0.948ns logic, 4.254ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  24.991ns (requirement - data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      5.009ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y88.AQ      Tcko                  0.430   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X31Y89.A3      net (fanout=7)        0.562   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X31Y89.A       Tilo                  0.259   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X31Y104.C6     net (fanout=6)        1.724   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X31Y104.C      Tilo                  0.259   down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[9].U_LCE
    SLICE_X31Y100.CLK    net (fanout=4)        1.775   CONTROL4<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.009ns (0.948ns logic, 4.061ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  25.039ns (requirement - data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      4.961ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y88.CQ      Tcko                  0.430   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X31Y89.A4      net (fanout=7)        0.514   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X31Y89.A       Tilo                  0.259   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X31Y104.C6     net (fanout=6)        1.724   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X31Y104.C      Tilo                  0.259   down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[9].U_LCE
    SLICE_X31Y100.CLK    net (fanout=4)        1.775   CONTROL4<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.961ns (0.948ns logic, 4.013ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X31Y100.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    28.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      1.680ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         WB_CLK_2x rising at 0.000ns
  Destination Clock:    CONTROL4<13> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.AQ     Tcko                  0.430   down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iARM
                                                       down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X31Y100.SR     net (fanout=10)       0.970   down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iARM
    SLICE_X31Y100.CLK    Trck                  0.280   down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.680ns (0.710ns logic, 0.970ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_down_fifo_bus_A_debugu_fifo_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC = MAXDELAY         TO TIMEGRP         "TO_down_fifo_bus_A_debugu_fifo_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC"         TS_J_CLK DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X31Y100.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.926ns (requirement - (clock path skew + uncertainty - data path))
  Source:               down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.926ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         WB_CLK_2x rising at 0.000ns
  Destination Clock:    CONTROL4<13> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y102.AQ     Tcko                  0.198   down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iARM
                                                       down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X31Y100.SR     net (fanout=10)       0.573   down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iARM
    SLICE_X31Y100.CLK    Tremck      (-Th)    -0.155   down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.926ns (0.353ns logic, 0.573ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------

Paths for end point down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X31Y100.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.307ns (data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.307ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y97.BQ      Tcko                  0.200   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID<3>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X32Y98.A5      net (fanout=6)        0.167   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X32Y98.AMUX    Tilo                  0.183   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iTDO
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT
    SLICE_X31Y104.C5     net (fanout=8)        0.477   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL<4>
    SLICE_X31Y104.C      Tilo                  0.156   down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[9].U_LCE
    SLICE_X31Y100.CLK    net (fanout=4)        1.124   CONTROL4<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.307ns (0.539ns logic, 1.768ns route)
                                                       (23.4% logic, 76.6% route)
--------------------------------------------------------------------------------

Paths for end point down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X31Y100.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.360ns (data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.360ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y97.AQ      Tcko                  0.200   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID<3>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X32Y98.A4      net (fanout=7)        0.220   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X32Y98.AMUX    Tilo                  0.183   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iTDO
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT
    SLICE_X31Y104.C5     net (fanout=8)        0.477   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL<4>
    SLICE_X31Y104.C      Tilo                  0.156   down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[9].U_LCE
    SLICE_X31Y100.CLK    net (fanout=4)        1.124   CONTROL4<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.360ns (0.539ns logic, 1.821ns route)
                                                       (22.8% logic, 77.2% route)
--------------------------------------------------------------------------------

Paths for end point down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X31Y100.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.412ns (data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.412ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y97.DQ      Tcko                  0.200   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID<3>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X32Y98.A3      net (fanout=7)        0.272   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X32Y98.AMUX    Tilo                  0.183   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iTDO
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT
    SLICE_X31Y104.C5     net (fanout=8)        0.477   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL<4>
    SLICE_X31Y104.C      Tilo                  0.156   down_fifo_bus_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[9].U_LCE
    SLICE_X31Y100.CLK    net (fanout=4)        1.124   CONTROL4<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.412ns (0.539ns logic, 1.873ns route)
                                                       (22.3% logic, 77.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_down_fifo_dma_A_debugu_fifo_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC = MAXDELAY  
       TO TIMEGRP         
"TO_down_fifo_dma_A_debugu_fifo_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC"         
TS_J_CLK DATAPATHONLY;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.521ns.
--------------------------------------------------------------------------------

Paths for end point down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X36Y109.CLK), 11 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  25.479ns (requirement - data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      4.521ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y88.DQ      Tcko                  0.430   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X31Y89.A1      net (fanout=7)        0.755   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X31Y89.A       Tilo                  0.259   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X37Y110.C5     net (fanout=6)        2.249   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X37Y110.C      Tilo                  0.259   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[9].U_LCE
    SLICE_X36Y109.CLK    net (fanout=4)        0.569   CONTROL5<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (0.948ns logic, 3.573ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  25.672ns (requirement - data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      4.328ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y88.AQ      Tcko                  0.430   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X31Y89.A3      net (fanout=7)        0.562   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X31Y89.A       Tilo                  0.259   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X37Y110.C5     net (fanout=6)        2.249   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X37Y110.C      Tilo                  0.259   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[9].U_LCE
    SLICE_X36Y109.CLK    net (fanout=4)        0.569   CONTROL5<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.328ns (0.948ns logic, 3.380ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  25.720ns (requirement - data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      4.280ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y88.CQ      Tcko                  0.430   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X31Y89.A4      net (fanout=7)        0.514   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X31Y89.A       Tilo                  0.259   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X37Y110.C5     net (fanout=6)        2.249   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X37Y110.C      Tilo                  0.259   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[9].U_LCE
    SLICE_X36Y109.CLK    net (fanout=4)        0.569   CONTROL5<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.280ns (0.948ns logic, 3.332ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X36Y109.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    28.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          30.000ns
  Data Path Delay:      1.564ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         WB_CLK rising at 0.000ns
  Destination Clock:    CONTROL5<13> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y108.BQ     Tcko                  0.430   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iARM
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X36Y109.SR     net (fanout=10)       0.929   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iARM
    SLICE_X36Y109.CLK    Trck                  0.205   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.564ns (0.635ns logic, 0.929ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_down_fifo_dma_A_debugu_fifo_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC = MAXDELAY         TO TIMEGRP         "TO_down_fifo_dma_A_debugu_fifo_busU0I_NO_DU_ILAU_STATU_DIRTY_LDC"         TS_J_CLK DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X36Y109.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.789ns (requirement - (clock path skew + uncertainty - data path))
  Source:               down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.789ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         WB_CLK rising at 0.000ns
  Destination Clock:    CONTROL5<13> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y108.BQ     Tcko                  0.198   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iARM
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X36Y109.SR     net (fanout=10)       0.484   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/iARM
    SLICE_X36Y109.CLK    Tremck      (-Th)    -0.107   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.789ns (0.305ns logic, 0.484ns route)
                                                       (38.7% logic, 61.3% route)
--------------------------------------------------------------------------------

Paths for end point down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X36Y109.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.785ns (data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.785ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC to down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y108.AQ     Tcko                  0.198   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X43Y108.B1     net (fanout=1)        0.258   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
    SLICE_X43Y108.B      Tilo                  0.156   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iSYNC
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X37Y110.C1     net (fanout=48)       0.749   u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X37Y110.C      Tilo                  0.156   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[9].U_LCE
    SLICE_X36Y109.CLK    net (fanout=4)        0.268   CONTROL5<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.785ns (0.510ns logic, 1.275ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------

Paths for end point down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X36Y109.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.857ns (data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.857ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y97.BQ      Tcko                  0.200   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID<3>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X32Y98.A5      net (fanout=6)        0.167   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X32Y98.A       Tilo                  0.142   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iTDO
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT
    SLICE_X37Y110.C4     net (fanout=8)        0.924   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL<5>
    SLICE_X37Y110.C      Tilo                  0.156   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[9].U_LCE
    SLICE_X36Y109.CLK    net (fanout=4)        0.268   CONTROL5<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.857ns (0.498ns logic, 1.359ns route)
                                                       (26.8% logic, 73.2% route)
--------------------------------------------------------------------------------

Paths for end point down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X36Y109.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.910ns (data path)
  Source:               u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.910ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Minimum Data Path at Fast Process Corner: u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y97.AQ      Tcko                  0.200   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID<3>
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X32Y98.A4      net (fanout=7)        0.220   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X32Y98.A       Tilo                  0.142   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iTDO
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT
    SLICE_X37Y110.C4     net (fanout=8)        0.924   u_icon/u_DMA_FPGA_icon/U0/U_ICON/iCORE_ID_SEL<5>
    SLICE_X37Y110.C      Tilo                  0.156   down_fifo_dma_A_debug/u_fifo_bus/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       u_icon/u_DMA_FPGA_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[5].F_CMD[9].U_LCE
    SLICE_X36Y109.CLK    net (fanout=4)        0.268   CONTROL5<13>
    -------------------------------------------------  ---------------------------
    Total                                      1.910ns (0.498ns logic, 1.412ns route)
                                                       (26.1% logic, 73.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_INTA" OFFSET = OUT 11 ns AFTER COMP "PCLK";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.430ns.
--------------------------------------------------------------------------------

Paths for end point PCI_INTA (D5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.570ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts/inta/en_out (FF)
  Destination:          PCI_INTA (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      6.088ns (Levels of Logic = 1)
  Clock Path Delay:     4.317ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts/inta/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y98.CLK      net (fanout=368)      1.730   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.317ns (1.496ns logic, 2.821ns route)
                                                       (34.7% logic, 65.3% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts/inta/en_out to PCI_INTA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y98.AQ       Tcko                  0.476   u_DMA_INTERFACE/u_PCI_GUEST/pci_inta_oe
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts/inta/en_out
    D5.T                 net (fanout=1)        1.770   u_DMA_INTERFACE/u_PCI_GUEST/pci_inta_oe
    D5.PAD               Tiotp                 3.842   PCI_INTA
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_INTA_OBUFT
                                                       PCI_INTA
    -------------------------------------------------  ---------------------------
    Total                                      6.088ns (4.318ns logic, 1.770ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "PCI_INTA" OFFSET = OUT 11 ns AFTER COMP "PCLK";
--------------------------------------------------------------------------------

Paths for end point PCI_INTA (D5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.052ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts/inta/en_out (FF)
  Destination:          PCI_INTA (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.442ns (Levels of Logic = 1)
  Clock Path Delay:     1.635ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts/inta/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y98.CLK      net (fanout=368)      0.686   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.635ns (0.592ns logic, 1.043ns route)
                                                       (36.2% logic, 63.8% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts/inta/en_out to PCI_INTA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y98.AQ       Tcko                  0.200   u_DMA_INTERFACE/u_PCI_GUEST/pci_inta_oe
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_resets_and_interrupts/inta/en_out
    D5.T                 net (fanout=1)        0.791   u_DMA_INTERFACE/u_PCI_GUEST/pci_inta_oe
    D5.PAD               Tiotp                 2.451   PCI_INTA
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_INTA_OBUFT
                                                       PCI_INTA
    -------------------------------------------------  ---------------------------
    Total                                      3.442ns (2.651ns logic, 0.791ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_REQ" OFFSET = OUT 12 ns AFTER COMP "PCLK";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.091ns.
--------------------------------------------------------------------------------

Paths for end point PCI_REQ (B2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.909ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/dat_out (FF)
  Destination:          PCI_REQ (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      6.752ns (Levels of Logic = 1)
  Clock Path Delay:     4.314ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y100.CLK     net (fanout=368)      1.727   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.314ns (1.496ns logic, 2.818ns route)
                                                       (34.7% logic, 65.3% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/dat_out to PCI_REQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y100.BMUX    Tshcko                0.535   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/dat_out
    B2.O                 net (fanout=1)        2.375   u_DMA_INTERFACE/u_PCI_GUEST/pci_req_o
    B2.PAD               Tioop                 3.842   PCI_REQ
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_REQ_OBUFT
                                                       PCI_REQ
    -------------------------------------------------  ---------------------------
    Total                                      6.752ns (4.377ns logic, 2.375ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.379ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/en_out (FF)
  Destination:          PCI_REQ (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      6.290ns (Levels of Logic = 1)
  Clock Path Delay:     4.306ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y103.CLK     net (fanout=368)      1.719   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.306ns (1.496ns logic, 2.810ns route)
                                                       (34.7% logic, 65.3% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/en_out to PCI_REQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y103.CQ      Tcko                  0.430   u_DMA_INTERFACE/u_PCI_GUEST/pci_req_oe
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/en_out
    B2.T                 net (fanout=1)        2.018   u_DMA_INTERFACE/u_PCI_GUEST/pci_req_oe
    B2.PAD               Tiotp                 3.842   PCI_REQ
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_REQ_OBUFT
                                                       PCI_REQ
    -------------------------------------------------  ---------------------------
    Total                                      6.290ns (4.272ns logic, 2.018ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "PCI_REQ" OFFSET = OUT 12 ns AFTER COMP "PCLK";
--------------------------------------------------------------------------------

Paths for end point PCI_REQ (B2.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.375ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/dat_out (FF)
  Destination:          PCI_REQ (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.768ns (Levels of Logic = 1)
  Clock Path Delay:     1.632ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y100.CLK     net (fanout=368)      0.683   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.632ns (0.592ns logic, 1.040ns route)
                                                       (36.3% logic, 63.7% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/dat_out to PCI_REQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y100.BMUX    Tshcko                0.238   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/dat_out
    B2.O                 net (fanout=1)        1.079   u_DMA_INTERFACE/u_PCI_GUEST/pci_req_o
    B2.PAD               Tioop                 2.451   PCI_REQ
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_REQ_OBUFT
                                                       PCI_REQ
    -------------------------------------------------  ---------------------------
    Total                                      3.768ns (2.689ns logic, 1.079ns route)
                                                       (71.4% logic, 28.6% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.196ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/en_out (FF)
  Destination:          PCI_REQ (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.597ns (Levels of Logic = 1)
  Clock Path Delay:     1.624ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y103.CLK     net (fanout=368)      0.675   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.624ns (0.592ns logic, 1.032ns route)
                                                       (36.5% logic, 63.5% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/en_out to PCI_REQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y103.CQ      Tcko                  0.198   u_DMA_INTERFACE/u_PCI_GUEST/pci_req_oe
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/req_iob/en_out
    B2.T                 net (fanout=1)        0.948   u_DMA_INTERFACE/u_PCI_GUEST/pci_req_oe
    B2.PAD               Tiotp                 2.451   PCI_REQ
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_REQ_OBUFT
                                                       PCI_REQ
    -------------------------------------------------  ---------------------------
    Total                                      3.597ns (2.649ns logic, 0.948ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_SERR" OFFSET = OUT 12 ns AFTER COMP "PCLK";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.192ns.
--------------------------------------------------------------------------------

Paths for end point PCI_SERR (E1.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.808ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/dat_out (FF)
  Destination:          PCI_SERR (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      6.836ns (Levels of Logic = 1)
  Clock Path Delay:     4.331ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y81.CLK      net (fanout=368)      1.744   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.331ns (1.496ns logic, 2.835ns route)
                                                       (34.5% logic, 65.5% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/dat_out to PCI_SERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y81.AQ       Tcko                  0.476   u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/dat_out
    E1.O                 net (fanout=1)        2.518   u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_o
    E1.PAD               Tioop                 3.842   PCI_SERR
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_SERR_OBUFT
                                                       PCI_SERR
    -------------------------------------------------  ---------------------------
    Total                                      6.836ns (4.318ns logic, 2.518ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.913ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/en_out (FF)
  Destination:          PCI_SERR (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          12.000ns
  Data Path Delay:      6.731ns (Levels of Logic = 1)
  Clock Path Delay:     4.331ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y81.CLK      net (fanout=368)      1.744   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.331ns (1.496ns logic, 2.835ns route)
                                                       (34.5% logic, 65.5% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/en_out to PCI_SERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y81.DQ       Tcko                  0.476   u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/en_out
    E1.T                 net (fanout=1)        2.413   u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe
    E1.PAD               Tiotp                 3.842   PCI_SERR
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_SERR_OBUFT
                                                       PCI_SERR
    -------------------------------------------------  ---------------------------
    Total                                      6.731ns (4.318ns logic, 2.413ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "PCI_SERR" OFFSET = OUT 12 ns AFTER COMP "PCLK";
--------------------------------------------------------------------------------

Paths for end point PCI_SERR (E1.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.424ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/en_out (FF)
  Destination:          PCI_SERR (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.800ns (Levels of Logic = 1)
  Clock Path Delay:     1.649ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y81.CLK      net (fanout=368)      0.700   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.649ns (0.592ns logic, 1.057ns route)
                                                       (35.9% logic, 64.1% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/en_out to PCI_SERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y81.DQ       Tcko                  0.200   u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/en_out
    E1.T                 net (fanout=1)        1.149   u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe
    E1.PAD               Tiotp                 2.451   PCI_SERR
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_SERR_OBUFT
                                                       PCI_SERR
    -------------------------------------------------  ---------------------------
    Total                                      3.800ns (2.651ns logic, 1.149ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.417ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/dat_out (FF)
  Destination:          PCI_SERR (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.793ns (Levels of Logic = 1)
  Clock Path Delay:     1.649ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y81.CLK      net (fanout=368)      0.700   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.649ns (0.592ns logic, 1.057ns route)
                                                       (35.9% logic, 64.1% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/dat_out to PCI_SERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y81.AQ       Tcko                  0.200   u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/dat_out
    E1.O                 net (fanout=1)        1.142   u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_o
    E1.PAD               Tioop                 2.451   PCI_SERR
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_SERR_OBUFT
                                                       PCI_SERR
    -------------------------------------------------  ---------------------------
    Total                                      3.793ns (2.651ns logic, 1.142ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_DEVSEL" OFFSET = IN 7 ns BEFORE COMP "PCLK";

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.803ns.
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/mabort1 (SLICE_X8Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.197ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_DEVSEL (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/mabort1 (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      8.426ns (Levels of Logic = 3)
  Clock Path Delay:     3.648ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_DEVSEL to u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/mabort1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G6.I                 Tiopi                 1.287   PCI_DEVSEL
                                                       PCI_DEVSEL
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_DEVSEL_IOBUF/IBUF
                                                       ProtoComp549.IMUX.90
    SLICE_X1Y56.C3       net (fanout=1)        4.900   u_DMA_INTERFACE/u_PCI_GUEST/N36
    SLICE_X1Y56.CMUX     Tilo                  0.337   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_devsel11
    SLICE_X8Y46.A6       net (fanout=6)        1.553   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_devsel
    SLICE_X8Y46.CLK      Tas                   0.349   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/mabort2
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/do_master_abort11
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/mabort1
    -------------------------------------------------  ---------------------------
    Total                                      8.426ns (1.973ns logic, 6.453ns route)
                                                       (23.4% logic, 76.6% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/mabort1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X8Y46.CLK      net (fanout=368)      1.396   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.648ns (1.312ns logic, 2.336ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_1 (SLICE_X3Y46.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.516ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_DEVSEL (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_1 (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      8.109ns (Levels of Logic = 3)
  Clock Path Delay:     3.650ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_DEVSEL to u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G6.I                 Tiopi                 1.287   PCI_DEVSEL
                                                       PCI_DEVSEL
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_DEVSEL_IOBUF/IBUF
                                                       ProtoComp549.IMUX.90
    SLICE_X1Y56.C3       net (fanout=1)        4.900   u_DMA_INTERFACE/u_PCI_GUEST/N36
    SLICE_X1Y56.CMUX     Tilo                  0.337   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_devsel11
    SLICE_X3Y46.B5       net (fanout=6)        1.212   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_devsel
    SLICE_X3Y46.CLK      Tas                   0.373   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mcount_decode_count11
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_1
    -------------------------------------------------  ---------------------------
    Total                                      8.109ns (1.997ns logic, 6.112ns route)
                                                       (24.6% logic, 75.4% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X3Y46.CLK      net (fanout=368)      1.398   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.650ns (1.312ns logic, 2.338ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_0 (SLICE_X3Y46.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.521ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_DEVSEL (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_0 (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      8.104ns (Levels of Logic = 3)
  Clock Path Delay:     3.650ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_DEVSEL to u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G6.I                 Tiopi                 1.287   PCI_DEVSEL
                                                       PCI_DEVSEL
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_DEVSEL_IOBUF/IBUF
                                                       ProtoComp549.IMUX.90
    SLICE_X1Y56.C3       net (fanout=1)        4.900   u_DMA_INTERFACE/u_PCI_GUEST/N36
    SLICE_X1Y56.CMUX     Tilo                  0.337   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_devsel11
    SLICE_X3Y46.A5       net (fanout=6)        1.207   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_devsel
    SLICE_X3Y46.CLK      Tas                   0.373   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mcount_decode_count1
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_0
    -------------------------------------------------  ---------------------------
    Total                                      8.104ns (1.997ns logic, 6.107ns route)
                                                       (24.6% logic, 75.4% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X3Y46.CLK      net (fanout=368)      1.398   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.650ns (1.312ns logic, 2.338ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "PCI_DEVSEL" OFFSET = IN 7 ns BEFORE COMP "PCLK";
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_devsel_reg_out (SLICE_X1Y56.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    1.683ns (data path - clock path + uncertainty)
  Source:               PCI_DEVSEL (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_devsel_reg_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 2)
  Clock Path Delay:     1.781ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: PCI_DEVSEL to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_devsel_reg_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G6.I                 Tiopi                 0.533   PCI_DEVSEL
                                                       PCI_DEVSEL
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_DEVSEL_IOBUF/IBUF
                                                       ProtoComp549.IMUX.90
    SLICE_X1Y56.C3       net (fanout=1)        2.412   u_DMA_INTERFACE/u_PCI_GUEST/N36
    SLICE_X1Y56.CMUX     Tilo                  0.203   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_devsel11
    SLICE_X1Y56.BX       net (fanout=6)        0.232   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_devsel
    SLICE_X1Y56.CLK      Tckdi       (-Th)    -0.059   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_devsel_reg_out
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (0.795ns logic, 2.644ns route)
                                                       (23.1% logic, 76.9% route)

  Maximum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_devsel_reg_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.617   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.369   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.063   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y56.CLK      net (fanout=368)      0.732   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.781ns (0.680ns logic, 1.101ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/transfer (SLICE_X1Y48.A6), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    2.005ns (data path - clock path + uncertainty)
  Source:               PCI_DEVSEL (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/transfer (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Data Path Delay:      3.775ns (Levels of Logic = 3)
  Clock Path Delay:     1.795ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: PCI_DEVSEL to u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/transfer
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G6.I                 Tiopi                 0.533   PCI_DEVSEL
                                                       PCI_DEVSEL
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_DEVSEL_IOBUF/IBUF
                                                       ProtoComp549.IMUX.90
    SLICE_X1Y56.C3       net (fanout=1)        2.412   u_DMA_INTERFACE/u_PCI_GUEST/N36
    SLICE_X1Y56.CMUX     Tilo                  0.203   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_devsel11
    SLICE_X1Y48.A6       net (fanout=6)        0.412   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_devsel
    SLICE_X1Y48.CLK      Tah         (-Th)    -0.215   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/transfer
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/transfer_input1
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/transfer
    -------------------------------------------------  ---------------------------
    Total                                      3.775ns (0.951ns logic, 2.824ns route)
                                                       (25.2% logic, 74.8% route)

  Maximum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/transfer
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.617   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.369   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.063   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y48.CLK      net (fanout=368)      0.746   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.795ns (0.680ns logic, 1.115ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_2 (SLICE_X3Y46.C5), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    2.228ns (data path - clock path + uncertainty)
  Source:               PCI_DEVSEL (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_2 (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Data Path Delay:      3.972ns (Levels of Logic = 3)
  Clock Path Delay:     1.769ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: PCI_DEVSEL to u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G6.I                 Tiopi                 0.533   PCI_DEVSEL
                                                       PCI_DEVSEL
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_DEVSEL_IOBUF/IBUF
                                                       ProtoComp549.IMUX.90
    SLICE_X1Y56.C3       net (fanout=1)        2.412   u_DMA_INTERFACE/u_PCI_GUEST/N36
    SLICE_X1Y56.CMUX     Tilo                  0.203   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_devsel11
    SLICE_X3Y46.C5       net (fanout=6)        0.609   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_devsel
    SLICE_X3Y46.CLK      Tah         (-Th)    -0.215   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mcount_decode_count_xor<2>1
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.972ns (0.951ns logic, 3.021ns route)
                                                       (23.9% logic, 76.1% route)

  Maximum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.617   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.369   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.063   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X3Y46.CLK      net (fanout=368)      0.720   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.769ns (0.680ns logic, 1.089ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_DEVSEL" OFFSET = OUT 11 ns AFTER COMP "PCLK";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.740ns.
--------------------------------------------------------------------------------

Paths for end point PCI_DEVSEL (G6.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.260ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/dat_out (FF)
  Destination:          PCI_DEVSEL (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      6.387ns (Levels of Logic = 1)
  Clock Path Delay:     4.328ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y92.CLK      net (fanout=368)      1.741   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.328ns (1.496ns logic, 2.832ns route)
                                                       (34.6% logic, 65.4% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/dat_out to PCI_DEVSEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.AQ       Tcko                  0.476   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_trdy_en_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/dat_out
    G6.O                 net (fanout=1)        2.069   u_DMA_INTERFACE/u_PCI_GUEST/pci_devsel_o
    G6.PAD               Tioop                 3.842   PCI_DEVSEL
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_DEVSEL_IOBUF/OBUFT
                                                       PCI_DEVSEL
    -------------------------------------------------  ---------------------------
    Total                                      6.387ns (4.318ns logic, 2.069ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.591ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/en_out (FF)
  Destination:          PCI_DEVSEL (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      6.056ns (Levels of Logic = 1)
  Clock Path Delay:     4.328ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y92.CLK      net (fanout=368)      1.741   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.328ns (1.496ns logic, 2.832ns route)
                                                       (34.6% logic, 65.4% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/en_out to PCI_DEVSEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.BQ       Tcko                  0.476   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_trdy_en_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/en_out
    G6.T                 net (fanout=1)        1.738   u_DMA_INTERFACE/u_PCI_GUEST/pci_devsel_oe
    G6.PAD               Tiotp                 3.842   PCI_DEVSEL
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_DEVSEL_IOBUF/OBUFT
                                                       PCI_DEVSEL
    -------------------------------------------------  ---------------------------
    Total                                      6.056ns (4.318ns logic, 1.738ns route)
                                                       (71.3% logic, 28.7% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "PCI_DEVSEL" OFFSET = OUT 11 ns AFTER COMP "PCLK";
--------------------------------------------------------------------------------

Paths for end point PCI_DEVSEL (G6.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.174ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/dat_out (FF)
  Destination:          PCI_DEVSEL (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.553ns (Levels of Logic = 1)
  Clock Path Delay:     1.646ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y92.CLK      net (fanout=368)      0.697   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.646ns (0.592ns logic, 1.054ns route)
                                                       (36.0% logic, 64.0% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/dat_out to PCI_DEVSEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.AQ       Tcko                  0.200   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_trdy_en_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/dat_out
    G6.O                 net (fanout=1)        0.902   u_DMA_INTERFACE/u_PCI_GUEST/pci_devsel_o
    G6.PAD               Tioop                 2.451   PCI_DEVSEL
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_DEVSEL_IOBUF/OBUFT
                                                       PCI_DEVSEL
    -------------------------------------------------  ---------------------------
    Total                                      3.553ns (2.651ns logic, 0.902ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.036ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/en_out (FF)
  Destination:          PCI_DEVSEL (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.415ns (Levels of Logic = 1)
  Clock Path Delay:     1.646ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y92.CLK      net (fanout=368)      0.697   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.646ns (0.592ns logic, 1.054ns route)
                                                       (36.0% logic, 64.0% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/en_out to PCI_DEVSEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.BQ       Tcko                  0.200   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_trdy_en_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/devsel_iob/en_out
    G6.T                 net (fanout=1)        0.764   u_DMA_INTERFACE/u_PCI_GUEST/pci_devsel_oe
    G6.PAD               Tiotp                 2.451   PCI_DEVSEL
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_DEVSEL_IOBUF/OBUFT
                                                       PCI_DEVSEL
    -------------------------------------------------  ---------------------------
    Total                                      3.415ns (2.651ns logic, 0.764ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_FRAME" OFFSET = IN 7 ns BEFORE COMP "PCLK";

 51 paths analyzed, 47 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.859ns.
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out (SLICE_X0Y4.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.141ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_FRAME (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      10.509ns (Levels of Logic = 4)
  Clock Path Delay:     3.675ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_FRAME to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F5.I                 Tiopi                 1.287   PCI_FRAME
                                                       PCI_FRAME
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_FRAME_IOBUF/IBUF
                                                       ProtoComp549.IMUX.101
    SLICE_X0Y74.A6       net (fanout=1)        3.295   u_DMA_INTERFACE/u_PCI_GUEST/N37
    SLICE_X0Y74.A        Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_frame_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_frame11
    SLICE_X1Y26.A6       net (fanout=12)       3.278   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_frame
    SLICE_X1Y26.A        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/mas_ad_en_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_en_low_gen/ad_en_out1
    SLICE_X0Y4.A5        net (fanout=33)       1.934   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/en_out_rstpot
    SLICE_X0Y4.CLK       Tas                   0.221   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe<0>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/en_out_rstpot_rt
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out
    -------------------------------------------------  ---------------------------
    Total                                     10.509ns (2.002ns logic, 8.507ns route)
                                                       (19.1% logic, 80.9% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y4.CLK       net (fanout=368)      1.423   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.675ns (1.312ns logic, 2.363ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/en_out (SLICE_X0Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.196ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_FRAME (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/en_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      10.454ns (Levels of Logic = 3)
  Clock Path Delay:     3.675ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_FRAME to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F5.I                 Tiopi                 1.287   PCI_FRAME
                                                       PCI_FRAME
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_FRAME_IOBUF/IBUF
                                                       ProtoComp549.IMUX.101
    SLICE_X0Y74.A6       net (fanout=1)        3.295   u_DMA_INTERFACE/u_PCI_GUEST/N37
    SLICE_X0Y74.A        Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_frame_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_frame11
    SLICE_X1Y26.A6       net (fanout=12)       3.278   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_frame
    SLICE_X1Y26.A        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/mas_ad_en_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_en_low_gen/ad_en_out1
    SLICE_X0Y4.AX        net (fanout=33)       1.986   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/en_out_rstpot
    SLICE_X0Y4.CLK       Tdick                 0.114   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe<0>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/en_out
    -------------------------------------------------  ---------------------------
    Total                                     10.454ns (1.895ns logic, 8.559ns route)
                                                       (18.1% logic, 81.9% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y4.CLK       net (fanout=368)      1.423   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.675ns (1.312ns logic, 2.363ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob2/en_out (SLICE_X0Y5.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.212ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_FRAME (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob2/en_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      10.435ns (Levels of Logic = 3)
  Clock Path Delay:     3.672ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_FRAME to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob2/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F5.I                 Tiopi                 1.287   PCI_FRAME
                                                       PCI_FRAME
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_FRAME_IOBUF/IBUF
                                                       ProtoComp549.IMUX.101
    SLICE_X0Y74.A6       net (fanout=1)        3.295   u_DMA_INTERFACE/u_PCI_GUEST/N37
    SLICE_X0Y74.A        Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_frame_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_frame11
    SLICE_X1Y26.A6       net (fanout=12)       3.278   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_frame
    SLICE_X1Y26.A        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/mas_ad_en_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_en_low_gen/ad_en_out1
    SLICE_X0Y5.DX        net (fanout=33)       1.967   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/en_out_rstpot
    SLICE_X0Y5.CLK       Tdick                 0.114   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob2/en_out
    -------------------------------------------------  ---------------------------
    Total                                     10.435ns (1.895ns logic, 8.540ns route)
                                                       (18.2% logic, 81.8% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob2/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y5.CLK       net (fanout=368)      1.420   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.672ns (1.312ns logic, 2.360ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "PCI_FRAME" OFFSET = IN 7 ns BEFORE COMP "PCLK";
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_frame_reg_out (SLICE_X0Y74.A6), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    0.035ns (data path - clock path + uncertainty)
  Source:               PCI_FRAME (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_frame_reg_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Data Path Delay:      4.359ns (Levels of Logic = 2)
  Clock Path Delay:     4.349ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: PCI_FRAME to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_frame_reg_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F5.I                 Tiopi                 1.115   PCI_FRAME
                                                       PCI_FRAME
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_FRAME_IOBUF/IBUF
                                                       ProtoComp549.IMUX.101
    SLICE_X0Y74.A6       net (fanout=1)        3.115   u_DMA_INTERFACE/u_PCI_GUEST/N37
    SLICE_X0Y74.CLK      Tah         (-Th)    -0.129   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_frame_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_frame11
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_frame_reg_out
    -------------------------------------------------  ---------------------------
    Total                                      4.359ns (1.244ns logic, 3.115ns route)
                                                       (28.5% logic, 71.5% route)

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_frame_reg_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y74.CLK      net (fanout=368)      1.762   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.349ns (1.496ns logic, 2.853ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/trdy_out (SLICE_X1Y74.AX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    1.060ns (data path - clock path + uncertainty)
  Source:               PCI_FRAME (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/trdy_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Data Path Delay:      2.821ns (Levels of Logic = 3)
  Clock Path Delay:     1.786ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: PCI_FRAME to u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/trdy_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F5.I                 Tiopi                 0.533   PCI_FRAME
                                                       PCI_FRAME
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_FRAME_IOBUF/IBUF
                                                       ProtoComp549.IMUX.101
    SLICE_X0Y74.A6       net (fanout=1)        1.554   u_DMA_INTERFACE/u_PCI_GUEST/N37
    SLICE_X0Y74.A        Tilo                  0.142   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_frame_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_frame11
    SLICE_X0Y74.B6       net (fanout=12)       0.028   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_frame
    SLICE_X0Y74.B        Tilo                  0.142   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_frame_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_sm/pci_target_trdy_critical/pci_trdy_out1
    SLICE_X1Y74.AX       net (fanout=2)        0.363   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pciu_pciif_trdy_out
    SLICE_X1Y74.CLK      Tckdi       (-Th)    -0.059   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_trdy_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/trdy_out
    -------------------------------------------------  ---------------------------
    Total                                      2.821ns (0.876ns logic, 1.945ns route)
                                                       (31.1% logic, 68.9% route)

  Maximum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/trdy_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.617   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.369   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.063   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y74.CLK      net (fanout=368)      0.737   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.680ns logic, 1.106ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/dat_out (SLICE_X0Y86.AX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    1.300ns (data path - clock path + uncertainty)
  Source:               PCI_FRAME (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/dat_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Data Path Delay:      3.033ns (Levels of Logic = 3)
  Clock Path Delay:     1.758ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: PCI_FRAME to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F5.I                 Tiopi                 0.533   PCI_FRAME
                                                       PCI_FRAME
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_FRAME_IOBUF/IBUF
                                                       ProtoComp549.IMUX.101
    SLICE_X0Y74.A6       net (fanout=1)        1.554   u_DMA_INTERFACE/u_PCI_GUEST/N37
    SLICE_X0Y74.A        Tilo                  0.142   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_frame_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_frame11
    SLICE_X0Y74.B6       net (fanout=12)       0.028   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_frame
    SLICE_X0Y74.B        Tilo                  0.142   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_frame_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_sm/pci_target_trdy_critical/pci_trdy_out1
    SLICE_X0Y86.AX       net (fanout=2)        0.586   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pciu_pciif_trdy_out
    SLICE_X0Y86.CLK      Tckdi       (-Th)    -0.048   u_DMA_INTERFACE/u_PCI_GUEST/pci_trdy_oe
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/dat_out
    -------------------------------------------------  ---------------------------
    Total                                      3.033ns (0.865ns logic, 2.168ns route)
                                                       (28.5% logic, 71.5% route)

  Maximum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.617   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.369   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.063   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y86.CLK      net (fanout=368)      0.709   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.758ns (0.680ns logic, 1.078ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_FRAME" OFFSET = OUT 11 ns AFTER COMP "PCLK";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.701ns.
--------------------------------------------------------------------------------

Paths for end point PCI_FRAME (F5.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.299ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/dat_out (FF)
  Destination:          PCI_FRAME (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      6.348ns (Levels of Logic = 1)
  Clock Path Delay:     4.328ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y92.CLK      net (fanout=368)      1.741   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.328ns (1.496ns logic, 2.832ns route)
                                                       (34.6% logic, 65.4% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/dat_out to PCI_FRAME
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y92.AQ       Tcko                  0.430   u_DMA_INTERFACE/u_PCI_GUEST/pci_frame_o
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/dat_out
    F5.O                 net (fanout=2)        2.076   u_DMA_INTERFACE/u_PCI_GUEST/pci_frame_o
    F5.PAD               Tioop                 3.842   PCI_FRAME
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_FRAME_IOBUF/OBUFT
                                                       PCI_FRAME
    -------------------------------------------------  ---------------------------
    Total                                      6.348ns (4.272ns logic, 2.076ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.561ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/en_out (FF)
  Destination:          PCI_FRAME (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      6.088ns (Levels of Logic = 1)
  Clock Path Delay:     4.326ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y91.CLK      net (fanout=368)      1.739   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.326ns (1.496ns logic, 2.830ns route)
                                                       (34.6% logic, 65.4% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/en_out to PCI_FRAME
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.AQ       Tcko                  0.476   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_frame_en_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/en_out
    F5.T                 net (fanout=1)        1.770   u_DMA_INTERFACE/u_PCI_GUEST/pci_frame_oe
    F5.PAD               Tiotp                 3.842   PCI_FRAME
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_FRAME_IOBUF/OBUFT
                                                       PCI_FRAME
    -------------------------------------------------  ---------------------------
    Total                                      6.088ns (4.318ns logic, 1.770ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "PCI_FRAME" OFFSET = OUT 11 ns AFTER COMP "PCLK";
--------------------------------------------------------------------------------

Paths for end point PCI_FRAME (F5.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.179ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/dat_out (FF)
  Destination:          PCI_FRAME (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.558ns (Levels of Logic = 1)
  Clock Path Delay:     1.646ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y92.CLK      net (fanout=368)      0.697   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.646ns (0.592ns logic, 1.054ns route)
                                                       (36.0% logic, 64.0% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/dat_out to PCI_FRAME
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y92.AQ       Tcko                  0.198   u_DMA_INTERFACE/u_PCI_GUEST/pci_frame_o
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/dat_out
    F5.O                 net (fanout=2)        0.909   u_DMA_INTERFACE/u_PCI_GUEST/pci_frame_o
    F5.PAD               Tioop                 2.451   PCI_FRAME
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_FRAME_IOBUF/OBUFT
                                                       PCI_FRAME
    -------------------------------------------------  ---------------------------
    Total                                      3.558ns (2.649ns logic, 0.909ns route)
                                                       (74.5% logic, 25.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.061ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/en_out (FF)
  Destination:          PCI_FRAME (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.442ns (Levels of Logic = 1)
  Clock Path Delay:     1.644ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y91.CLK      net (fanout=368)      0.695   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.644ns (0.592ns logic, 1.052ns route)
                                                       (36.0% logic, 64.0% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/en_out to PCI_FRAME
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.AQ       Tcko                  0.200   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_frame_en_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/frame_iob/en_out
    F5.T                 net (fanout=1)        0.791   u_DMA_INTERFACE/u_PCI_GUEST/pci_frame_oe
    F5.PAD               Tiotp                 2.451   PCI_FRAME
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_FRAME_IOBUF/OBUFT
                                                       PCI_FRAME
    -------------------------------------------------  ---------------------------
    Total                                      3.442ns (2.651ns logic, 0.791ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_IRDY" OFFSET = IN 7 ns BEFORE COMP "PCLK";

 83 paths analyzed, 79 endpoints analyzed, 6 failing endpoints
 6 timing errors detected. (6 setup errors, 0 hold errors)
 Minimum allowable offset is   7.301ns.
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/dat_out (SLICE_X1Y3.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.301ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_IRDY (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/dat_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      10.953ns (Levels of Logic = 4)
  Clock Path Delay:     3.677ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_IRDY to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.287   PCI_IRDY
                                                       PCI_IRDY
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_IRDY_IOBUF/IBUF
                                                       ProtoComp549.IMUX.102
    SLICE_X0Y75.A6       net (fanout=1)        3.535   u_DMA_INTERFACE/u_PCI_GUEST/N38
    SLICE_X0Y75.A        Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_irdy_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_irdy11
    SLICE_X1Y29.C4       net (fanout=11)       3.239   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_irdy
    SLICE_X1Y29.C        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out<15>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_load_low_gen/load_out1
    SLICE_X1Y3.A4        net (fanout=41)       2.025   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_mux_ad_load_out
    SLICE_X1Y3.CLK       Tas                   0.373   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o<0>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/dat_out_rstpot
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/dat_out
    -------------------------------------------------  ---------------------------
    Total                                     10.953ns (2.154ns logic, 8.799ns route)
                                                       (19.7% logic, 80.3% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y3.CLK       net (fanout=368)      1.425   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.677ns (1.312ns logic, 2.365ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/dat_out (SLICE_X1Y4.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.295ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_IRDY (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/dat_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      10.945ns (Levels of Logic = 4)
  Clock Path Delay:     3.675ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_IRDY to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.287   PCI_IRDY
                                                       PCI_IRDY
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_IRDY_IOBUF/IBUF
                                                       ProtoComp549.IMUX.102
    SLICE_X0Y75.A6       net (fanout=1)        3.535   u_DMA_INTERFACE/u_PCI_GUEST/N38
    SLICE_X0Y75.A        Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_irdy_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_irdy11
    SLICE_X1Y29.C4       net (fanout=11)       3.239   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_irdy
    SLICE_X1Y29.C        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out<15>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_load_low_gen/load_out1
    SLICE_X1Y4.A4        net (fanout=41)       2.017   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_mux_ad_load_out
    SLICE_X1Y4.CLK       Tas                   0.373   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o<1>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/dat_out_rstpot
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/dat_out
    -------------------------------------------------  ---------------------------
    Total                                     10.945ns (2.154ns logic, 8.791ns route)
                                                       (19.7% logic, 80.3% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y4.CLK       net (fanout=368)      1.423   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.675ns (1.312ns logic, 2.363ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob4/dat_out (SLICE_X1Y7.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.097ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_IRDY (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob4/dat_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      10.739ns (Levels of Logic = 4)
  Clock Path Delay:     3.667ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_IRDY to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob4/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.287   PCI_IRDY
                                                       PCI_IRDY
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_IRDY_IOBUF/IBUF
                                                       ProtoComp549.IMUX.102
    SLICE_X0Y75.A6       net (fanout=1)        3.535   u_DMA_INTERFACE/u_PCI_GUEST/N38
    SLICE_X0Y75.A        Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_irdy_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_irdy11
    SLICE_X1Y29.C4       net (fanout=11)       3.239   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_irdy
    SLICE_X1Y29.C        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out<15>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_load_low_gen/load_out1
    SLICE_X1Y7.A4        net (fanout=41)       1.811   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_mux_ad_load_out
    SLICE_X1Y7.CLK       Tas                   0.373   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o<4>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob4/dat_out_rstpot
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob4/dat_out
    -------------------------------------------------  ---------------------------
    Total                                     10.739ns (2.154ns logic, 8.585ns route)
                                                       (20.1% logic, 79.9% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob4/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y7.CLK       net (fanout=368)      1.415   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.667ns (1.312ns logic, 2.355ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "PCI_IRDY" OFFSET = IN 7 ns BEFORE COMP "PCLK";
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_irdy_reg_out (SLICE_X0Y75.A6), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    0.259ns (data path - clock path + uncertainty)
  Source:               PCI_IRDY (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_irdy_reg_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Data Path Delay:      4.586ns (Levels of Logic = 2)
  Clock Path Delay:     4.352ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: PCI_IRDY to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_irdy_reg_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 1.115   PCI_IRDY
                                                       PCI_IRDY
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_IRDY_IOBUF/IBUF
                                                       ProtoComp549.IMUX.102
    SLICE_X0Y75.A6       net (fanout=1)        3.342   u_DMA_INTERFACE/u_PCI_GUEST/N38
    SLICE_X0Y75.CLK      Tah         (-Th)    -0.129   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_irdy_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_irdy11
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_irdy_reg_out
    -------------------------------------------------  ---------------------------
    Total                                      4.586ns (1.244ns logic, 3.342ns route)
                                                       (27.1% logic, 72.9% route)

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_irdy_reg_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y75.CLK      net (fanout=368)      1.765   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.352ns (1.496ns logic, 2.856ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/devsel_out (SLICE_X0Y84.C3), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    1.374ns (data path - clock path + uncertainty)
  Source:               PCI_IRDY (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/devsel_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Data Path Delay:      3.112ns (Levels of Logic = 3)
  Clock Path Delay:     1.763ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: PCI_IRDY to u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/devsel_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 0.533   PCI_IRDY
                                                       PCI_IRDY
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_IRDY_IOBUF/IBUF
                                                       ProtoComp549.IMUX.102
    SLICE_X0Y75.A6       net (fanout=1)        1.686   u_DMA_INTERFACE/u_PCI_GUEST/N38
    SLICE_X0Y75.A        Tilo                  0.142   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_irdy_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_irdy11
    SLICE_X0Y84.C3       net (fanout=11)       0.561   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_irdy
    SLICE_X0Y84.CLK      Tah         (-Th)    -0.190   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_devsel_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_sm/pci_target_devsel_critical/pci_devsel_out1
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/devsel_out
    -------------------------------------------------  ---------------------------
    Total                                      3.112ns (0.865ns logic, 2.247ns route)
                                                       (27.8% logic, 72.2% route)

  Maximum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/devsel_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.617   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.369   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.063   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y84.CLK      net (fanout=368)      0.714   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.763ns (0.680ns logic, 1.083ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/stop_out (SLICE_X0Y78.AX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    1.390ns (data path - clock path + uncertainty)
  Source:               PCI_IRDY (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/stop_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Data Path Delay:      3.159ns (Levels of Logic = 3)
  Clock Path Delay:     1.794ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: PCI_IRDY to u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/stop_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E4.I                 Tiopi                 0.533   PCI_IRDY
                                                       PCI_IRDY
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_IRDY_IOBUF/IBUF
                                                       ProtoComp549.IMUX.102
    SLICE_X0Y75.A6       net (fanout=1)        1.686   u_DMA_INTERFACE/u_PCI_GUEST/N38
    SLICE_X0Y75.A        Tilo                  0.142   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_irdy_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_irdy11
    SLICE_X0Y78.B6       net (fanout=11)       0.254   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_irdy
    SLICE_X0Y78.B        Tilo                  0.142   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_stop_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_sm/pci_target_stop_critical/pci_stop_out1
    SLICE_X0Y78.AX       net (fanout=2)        0.354   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pciu_pciif_stop_out
    SLICE_X0Y78.CLK      Tckdi       (-Th)    -0.048   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_stop_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/stop_out
    -------------------------------------------------  ---------------------------
    Total                                      3.159ns (0.865ns logic, 2.294ns route)
                                                       (27.4% logic, 72.6% route)

  Maximum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/stop_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.617   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.369   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.063   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y78.CLK      net (fanout=368)      0.745   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.794ns (0.680ns logic, 1.114ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_IRDY" OFFSET = OUT 11 ns AFTER COMP "PCLK";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.730ns.
--------------------------------------------------------------------------------

Paths for end point PCI_IRDY (E4.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.270ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/dat_out (FF)
  Destination:          PCI_IRDY (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      6.387ns (Levels of Logic = 1)
  Clock Path Delay:     4.318ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y97.CLK      net (fanout=368)      1.731   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.318ns (1.496ns logic, 2.822ns route)
                                                       (34.6% logic, 65.4% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/dat_out to PCI_IRDY
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y97.AQ       Tcko                  0.476   u_DMA_INTERFACE/u_PCI_GUEST/pci_irdy_o
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/dat_out
    E4.O                 net (fanout=1)        2.069   u_DMA_INTERFACE/u_PCI_GUEST/pci_irdy_o
    E4.PAD               Tioop                 3.842   PCI_IRDY
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_IRDY_IOBUF/OBUFT
                                                       PCI_IRDY
    -------------------------------------------------  ---------------------------
    Total                                      6.387ns (4.318ns logic, 2.069ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.489ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/en_out (FF)
  Destination:          PCI_IRDY (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      6.169ns (Levels of Logic = 1)
  Clock Path Delay:     4.317ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X2Y96.CLK      net (fanout=368)      1.730   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.317ns (1.496ns logic, 2.821ns route)
                                                       (34.7% logic, 65.3% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/en_out to PCI_IRDY
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y96.DQ       Tcko                  0.525   u_DMA_INTERFACE/u_PCI_GUEST/pci_irdy_oe
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/en_out
    E4.T                 net (fanout=1)        1.802   u_DMA_INTERFACE/u_PCI_GUEST/pci_irdy_oe
    E4.PAD               Tiotp                 3.842   PCI_IRDY
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_IRDY_IOBUF/OBUFT
                                                       PCI_IRDY
    -------------------------------------------------  ---------------------------
    Total                                      6.169ns (4.367ns logic, 1.802ns route)
                                                       (70.8% logic, 29.2% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "PCI_IRDY" OFFSET = OUT 11 ns AFTER COMP "PCLK";
--------------------------------------------------------------------------------

Paths for end point PCI_IRDY (E4.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.164ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/dat_out (FF)
  Destination:          PCI_IRDY (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.553ns (Levels of Logic = 1)
  Clock Path Delay:     1.636ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y97.CLK      net (fanout=368)      0.687   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.636ns (0.592ns logic, 1.044ns route)
                                                       (36.2% logic, 63.8% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/dat_out to PCI_IRDY
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y97.AQ       Tcko                  0.200   u_DMA_INTERFACE/u_PCI_GUEST/pci_irdy_o
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/dat_out
    E4.O                 net (fanout=1)        0.902   u_DMA_INTERFACE/u_PCI_GUEST/pci_irdy_o
    E4.PAD               Tioop                 2.451   PCI_IRDY
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_IRDY_IOBUF/OBUFT
                                                       PCI_IRDY
    -------------------------------------------------  ---------------------------
    Total                                      3.553ns (2.651ns logic, 0.902ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.094ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/en_out (FF)
  Destination:          PCI_IRDY (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.484ns (Levels of Logic = 1)
  Clock Path Delay:     1.635ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X2Y96.CLK      net (fanout=368)      0.686   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.635ns (0.592ns logic, 1.043ns route)
                                                       (36.2% logic, 63.8% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/en_out to PCI_IRDY
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y96.DQ       Tcko                  0.234   u_DMA_INTERFACE/u_PCI_GUEST/pci_irdy_oe
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/irdy_iob/en_out
    E4.T                 net (fanout=1)        0.799   u_DMA_INTERFACE/u_PCI_GUEST/pci_irdy_oe
    E4.PAD               Tiotp                 2.451   PCI_IRDY
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_IRDY_IOBUF/OBUFT
                                                       PCI_IRDY
    -------------------------------------------------  ---------------------------
    Total                                      3.484ns (2.685ns logic, 0.799ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_PAR" OFFSET = IN 7 ns BEFORE COMP "PCLK";

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   3.170ns.
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/serr_out (SLICE_X0Y85.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.830ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_PAR (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/serr_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      6.787ns (Levels of Logic = 3)
  Clock Path Delay:     3.642ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_PAR to u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/serr_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J7.I                 Tiopi                 1.287   PCI_PAR
                                                       PCI_PAR
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_PAR_IOBUF/IBUF
                                                       ProtoComp549.IMUX.106
    SLICE_X1Y100.A5      net (fanout=1)        2.349   u_DMA_INTERFACE/u_PCI_GUEST/N39
    SLICE_X1Y100.A       Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_perr_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_par11
    SLICE_X0Y81.A5       net (fanout=4)        1.568   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_par
    SLICE_X0Y81.A        Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/serr_crit_gen/serr_out1
    SLICE_X0Y85.AX       net (fanout=1)        0.975   u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_serr_out
    SLICE_X0Y85.CLK      Tdick                 0.114   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_serr_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/serr_out
    -------------------------------------------------  ---------------------------
    Total                                      6.787ns (1.895ns logic, 4.892ns route)
                                                       (27.9% logic, 72.1% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/serr_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y85.CLK      net (fanout=368)      1.390   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.642ns (1.312ns logic, 2.330ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/en_out (SLICE_X0Y81.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.151ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_PAR (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/en_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      6.473ns (Levels of Logic = 4)
  Clock Path Delay:     3.649ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_PAR to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J7.I                 Tiopi                 1.287   PCI_PAR
                                                       PCI_PAR
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_PAR_IOBUF/IBUF
                                                       ProtoComp549.IMUX.106
    SLICE_X1Y100.A5      net (fanout=1)        2.349   u_DMA_INTERFACE/u_PCI_GUEST/N39
    SLICE_X1Y100.A       Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_perr_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_par11
    SLICE_X0Y81.C4       net (fanout=4)        1.743   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_par
    SLICE_X0Y81.C        Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/serr_en_crit_gen/serr_en_out1
    SLICE_X0Y81.D5       net (fanout=1)        0.251   u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_serr_en_out
    SLICE_X0Y81.CLK      Tas                   0.349   u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/en_out_rstpot
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/en_out
    -------------------------------------------------  ---------------------------
    Total                                      6.473ns (2.130ns logic, 4.343ns route)
                                                       (32.9% logic, 67.1% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/serr_iob/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y81.CLK      net (fanout=368)      1.397   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.649ns (1.312ns logic, 2.337ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/serr_en_out (SLICE_X0Y81.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.637ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_PAR (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/serr_en_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      5.987ns (Levels of Logic = 3)
  Clock Path Delay:     3.649ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_PAR to u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/serr_en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J7.I                 Tiopi                 1.287   PCI_PAR
                                                       PCI_PAR
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_PAR_IOBUF/IBUF
                                                       ProtoComp549.IMUX.106
    SLICE_X1Y100.A5      net (fanout=1)        2.349   u_DMA_INTERFACE/u_PCI_GUEST/N39
    SLICE_X1Y100.A       Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_perr_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_par11
    SLICE_X0Y81.C4       net (fanout=4)        1.743   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_par
    SLICE_X0Y81.CLK      Tas                   0.349   u_DMA_INTERFACE/u_PCI_GUEST/pci_serr_oe
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/serr_en_crit_gen/serr_en_out1
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/serr_en_out
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (1.895ns logic, 4.092ns route)
                                                       (31.7% logic, 68.3% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/serr_en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y81.CLK      net (fanout=368)      1.397   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.649ns (1.312ns logic, 2.337ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "PCI_PAR" OFFSET = IN 7 ns BEFORE COMP "PCLK";
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/perr_out (SLICE_X1Y100.D3), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.037ns (data path - clock path + uncertainty)
  Source:               PCI_PAR (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/perr_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Data Path Delay:      4.252ns (Levels of Logic = 3)
  Clock Path Delay:     4.314ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: PCI_PAR to u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/perr_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J7.I                 Tiopi                 1.115   PCI_PAR
                                                       PCI_PAR
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_PAR_IOBUF/IBUF
                                                       ProtoComp549.IMUX.106
    SLICE_X1Y100.A5      net (fanout=1)        2.220   u_DMA_INTERFACE/u_PCI_GUEST/N39
    SLICE_X1Y100.A       Tilo                  0.244   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_perr_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_par11
    SLICE_X1Y100.D3      net (fanout=4)        0.383   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_par
    SLICE_X1Y100.CLK     Tah         (-Th)    -0.290   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_perr_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_crit_gen/perr_n_out11
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/perr_out
    -------------------------------------------------  ---------------------------
    Total                                      4.252ns (1.649ns logic, 2.603ns route)
                                                       (38.8% logic, 61.2% route)

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/perr_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y100.CLK     net (fanout=368)      1.727   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.314ns (1.496ns logic, 2.818ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_en_crit_gen/perr_en_reg_out (SLICE_X1Y100.C2), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    0.094ns (data path - clock path + uncertainty)
  Source:               PCI_PAR (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_en_crit_gen/perr_en_reg_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Data Path Delay:      4.383ns (Levels of Logic = 3)
  Clock Path Delay:     4.314ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: PCI_PAR to u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_en_crit_gen/perr_en_reg_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J7.I                 Tiopi                 1.115   PCI_PAR
                                                       PCI_PAR
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_PAR_IOBUF/IBUF
                                                       ProtoComp549.IMUX.106
    SLICE_X1Y100.A5      net (fanout=1)        2.220   u_DMA_INTERFACE/u_PCI_GUEST/N39
    SLICE_X1Y100.A       Tilo                  0.244   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_perr_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_par11
    SLICE_X1Y100.C2      net (fanout=4)        0.514   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_par
    SLICE_X1Y100.CLK     Tah         (-Th)    -0.290   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_perr_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_en_crit_gen/perr1
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_en_crit_gen/perr_en_reg_out
    -------------------------------------------------  ---------------------------
    Total                                      4.383ns (1.649ns logic, 2.734ns route)
                                                       (37.6% logic, 62.4% route)

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_en_crit_gen/perr_en_reg_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y100.CLK     net (fanout=368)      1.727   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.314ns (1.496ns logic, 2.818ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/en_out (SLICE_X1Y100.B6), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    0.555ns (data path - clock path + uncertainty)
  Source:               PCI_PAR (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/en_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Data Path Delay:      4.844ns (Levels of Logic = 4)
  Clock Path Delay:     4.314ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: PCI_PAR to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J7.I                 Tiopi                 1.115   PCI_PAR
                                                       PCI_PAR
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_PAR_IOBUF/IBUF
                                                       ProtoComp549.IMUX.106
    SLICE_X1Y100.A5      net (fanout=1)        2.220   u_DMA_INTERFACE/u_PCI_GUEST/N39
    SLICE_X1Y100.A       Tilo                  0.244   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_perr_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_par11
    SLICE_X1Y100.C2      net (fanout=4)        0.514   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_par
    SLICE_X1Y100.CMUX    Tilo                  0.317   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_perr_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_en_crit_gen/perr_en_out1
    SLICE_X1Y100.B6      net (fanout=2)        0.144   u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_perr_en_out
    SLICE_X1Y100.CLK     Tah         (-Th)    -0.290   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_perr_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/en_out_rstpot
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/en_out
    -------------------------------------------------  ---------------------------
    Total                                      4.844ns (1.966ns logic, 2.878ns route)
                                                       (40.6% logic, 59.4% route)

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y100.CLK     net (fanout=368)      1.727   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.314ns (1.496ns logic, 2.818ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_PAR" OFFSET = OUT 11 ns AFTER COMP "PCLK";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.723ns.
--------------------------------------------------------------------------------

Paths for end point PCI_PAR (J7.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.277ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out (FF)
  Destination:          PCI_PAR (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      6.387ns (Levels of Logic = 1)
  Clock Path Delay:     4.311ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y101.CLK     net (fanout=368)      1.724   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.311ns (1.496ns logic, 2.815ns route)
                                                       (34.7% logic, 65.3% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out to PCI_PAR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y101.DQ      Tcko                  0.476   u_DMA_INTERFACE/u_PCI_GUEST/pci_par_o
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out
    J7.O                 net (fanout=1)        2.069   u_DMA_INTERFACE/u_PCI_GUEST/pci_par_o
    J7.PAD               Tioop                 3.842   PCI_PAR
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_PAR_IOBUF/OBUFT
                                                       PCI_PAR
    -------------------------------------------------  ---------------------------
    Total                                      6.387ns (4.318ns logic, 2.069ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.571ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/en_out (FF)
  Destination:          PCI_PAR (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      6.088ns (Levels of Logic = 1)
  Clock Path Delay:     4.316ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y99.CLK      net (fanout=368)      1.729   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.316ns (1.496ns logic, 2.820ns route)
                                                       (34.7% logic, 65.3% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/en_out to PCI_PAR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y99.BQ       Tcko                  0.476   u_DMA_INTERFACE/u_PCI_GUEST/pci_par_oe
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/en_out
    J7.T                 net (fanout=1)        1.770   u_DMA_INTERFACE/u_PCI_GUEST/pci_par_oe
    J7.PAD               Tiotp                 3.842   PCI_PAR
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_PAR_IOBUF/OBUFT
                                                       PCI_PAR
    -------------------------------------------------  ---------------------------
    Total                                      6.088ns (4.318ns logic, 1.770ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "PCI_PAR" OFFSET = OUT 11 ns AFTER COMP "PCLK";
--------------------------------------------------------------------------------

Paths for end point PCI_PAR (J7.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.157ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out (FF)
  Destination:          PCI_PAR (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.553ns (Levels of Logic = 1)
  Clock Path Delay:     1.629ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y101.CLK     net (fanout=368)      0.680   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.629ns (0.592ns logic, 1.037ns route)
                                                       (36.3% logic, 63.7% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out to PCI_PAR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y101.DQ      Tcko                  0.200   u_DMA_INTERFACE/u_PCI_GUEST/pci_par_o
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out
    J7.O                 net (fanout=1)        0.902   u_DMA_INTERFACE/u_PCI_GUEST/pci_par_o
    J7.PAD               Tioop                 2.451   PCI_PAR
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_PAR_IOBUF/OBUFT
                                                       PCI_PAR
    -------------------------------------------------  ---------------------------
    Total                                      3.553ns (2.651ns logic, 0.902ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.051ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/en_out (FF)
  Destination:          PCI_PAR (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.442ns (Levels of Logic = 1)
  Clock Path Delay:     1.634ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y99.CLK      net (fanout=368)      0.685   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.634ns (0.592ns logic, 1.042ns route)
                                                       (36.2% logic, 63.8% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/en_out to PCI_PAR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y99.BQ       Tcko                  0.200   u_DMA_INTERFACE/u_PCI_GUEST/pci_par_oe
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/en_out
    J7.T                 net (fanout=1)        0.791   u_DMA_INTERFACE/u_PCI_GUEST/pci_par_oe
    J7.PAD               Tiotp                 2.451   PCI_PAR
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_PAR_IOBUF/OBUFT
                                                       PCI_PAR
    -------------------------------------------------  ---------------------------
    Total                                      3.442ns (2.651ns logic, 0.791ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_PERR" OFFSET = IN 7 ns BEFORE COMP "PCLK";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.014ns.
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_sampled (SLICE_X0Y89.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.986ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_PERR (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_sampled (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      4.628ns (Levels of Logic = 2)
  Clock Path Delay:     3.639ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_PERR to u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_sampled
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H8.I                 Tiopi                 1.287   PCI_PERR
                                                       PCI_PERR
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_PERR_IOBUF/IBUF
                                                       ProtoComp549.IMUX.103
    SLICE_X0Y89.D4       net (fanout=1)        2.992   u_DMA_INTERFACE/u_PCI_GUEST/N40
    SLICE_X0Y89.CLK      Tas                   0.349   u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_sampled
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_sampled_in1
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_sampled
    -------------------------------------------------  ---------------------------
    Total                                      4.628ns (1.636ns logic, 2.992ns route)
                                                       (35.4% logic, 64.6% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_sampled
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y89.CLK      net (fanout=368)      1.387   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.639ns (1.312ns logic, 2.327ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "PCI_PERR" OFFSET = IN 7 ns BEFORE COMP "PCLK";
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_sampled (SLICE_X0Y89.D4), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.223ns (data path - clock path + uncertainty)
  Source:               PCI_PERR (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_sampled (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Data Path Delay:      4.073ns (Levels of Logic = 2)
  Clock Path Delay:     4.321ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: PCI_PERR to u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_sampled
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H8.I                 Tiopi                 1.115   PCI_PERR
                                                       PCI_PERR
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_PERR_IOBUF/IBUF
                                                       ProtoComp549.IMUX.103
    SLICE_X0Y89.D4       net (fanout=1)        2.829   u_DMA_INTERFACE/u_PCI_GUEST/N40
    SLICE_X0Y89.CLK      Tah         (-Th)    -0.129   u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_sampled
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_sampled_in1
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_sampled
    -------------------------------------------------  ---------------------------
    Total                                      4.073ns (1.244ns logic, 2.829ns route)
                                                       (30.5% logic, 69.5% route)

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/perr_sampled
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y89.CLK      net (fanout=368)      1.734   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.321ns (1.496ns logic, 2.825ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_PERR" OFFSET = OUT 11 ns AFTER COMP "PCLK";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.726ns.
--------------------------------------------------------------------------------

Paths for end point PCI_PERR (H8.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.274ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/dat_out (FF)
  Destination:          PCI_PERR (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      6.387ns (Levels of Logic = 1)
  Clock Path Delay:     4.314ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y100.CLK     net (fanout=368)      1.727   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.314ns (1.496ns logic, 2.818ns route)
                                                       (34.7% logic, 65.3% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/dat_out to PCI_PERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y100.AQ      Tcko                  0.476   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/dat_out
    H8.O                 net (fanout=1)        2.069   u_DMA_INTERFACE/u_PCI_GUEST/pci_perr_o
    H8.PAD               Tioop                 3.842   PCI_PERR
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_PERR_IOBUF/OBUFT
                                                       PCI_PERR
    -------------------------------------------------  ---------------------------
    Total                                      6.387ns (4.318ns logic, 2.069ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.651ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/en_out (FF)
  Destination:          PCI_PERR (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      6.010ns (Levels of Logic = 1)
  Clock Path Delay:     4.314ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y100.CLK     net (fanout=368)      1.727   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.314ns (1.496ns logic, 2.818ns route)
                                                       (34.7% logic, 65.3% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/en_out to PCI_PERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y100.BQ      Tcko                  0.430   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_perr_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/en_out
    H8.T                 net (fanout=1)        1.738   u_DMA_INTERFACE/u_PCI_GUEST/pci_perr_oe
    H8.PAD               Tiotp                 3.842   PCI_PERR
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_PERR_IOBUF/OBUFT
                                                       PCI_PERR
    -------------------------------------------------  ---------------------------
    Total                                      6.010ns (4.272ns logic, 1.738ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "PCI_PERR" OFFSET = OUT 11 ns AFTER COMP "PCLK";
--------------------------------------------------------------------------------

Paths for end point PCI_PERR (H8.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.160ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/dat_out (FF)
  Destination:          PCI_PERR (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.553ns (Levels of Logic = 1)
  Clock Path Delay:     1.632ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y100.CLK     net (fanout=368)      0.683   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.632ns (0.592ns logic, 1.040ns route)
                                                       (36.3% logic, 63.7% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/dat_out to PCI_PERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y100.AQ      Tcko                  0.200   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/dat_out
    H8.O                 net (fanout=1)        0.902   u_DMA_INTERFACE/u_PCI_GUEST/pci_perr_o
    H8.PAD               Tioop                 2.451   PCI_PERR
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_PERR_IOBUF/OBUFT
                                                       PCI_PERR
    -------------------------------------------------  ---------------------------
    Total                                      3.553ns (2.651ns logic, 0.902ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.020ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/en_out (FF)
  Destination:          PCI_PERR (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.413ns (Levels of Logic = 1)
  Clock Path Delay:     1.632ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y100.CLK     net (fanout=368)      0.683   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.632ns (0.592ns logic, 1.040ns route)
                                                       (36.3% logic, 63.7% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/en_out to PCI_PERR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y100.BQ      Tcko                  0.198   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_perr_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/perr_iob/en_out
    H8.T                 net (fanout=1)        0.764   u_DMA_INTERFACE/u_PCI_GUEST/pci_perr_oe
    H8.PAD               Tiotp                 2.451   PCI_PERR
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_PERR_IOBUF/OBUFT
                                                       PCI_PERR
    -------------------------------------------------  ---------------------------
    Total                                      3.413ns (2.649ns logic, 0.764ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_STOP" OFFSET = IN 7 ns BEFORE COMP "PCLK";

 55 paths analyzed, 55 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.723ns.
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out (SLICE_X0Y4.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.277ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_STOP (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      10.373ns (Levels of Logic = 4)
  Clock Path Delay:     3.675ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_STOP to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E3.I                 Tiopi                 1.287   PCI_STOP
                                                       PCI_STOP
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_STOP_IOBUF/IBUF
                                                       ProtoComp549.IMUX.105
    SLICE_X1Y65.D6       net (fanout=1)        3.558   u_DMA_INTERFACE/u_PCI_GUEST/N41
    SLICE_X1Y65.D        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_stop_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_stop11
    SLICE_X1Y26.A5       net (fanout=11)       2.855   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_stop
    SLICE_X1Y26.A        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/mas_ad_en_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_en_low_gen/ad_en_out1
    SLICE_X0Y4.A5        net (fanout=33)       1.934   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/en_out_rstpot
    SLICE_X0Y4.CLK       Tas                   0.221   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe<0>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/en_out_rstpot_rt
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out
    -------------------------------------------------  ---------------------------
    Total                                     10.373ns (2.026ns logic, 8.347ns route)
                                                       (19.5% logic, 80.5% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y4.CLK       net (fanout=368)      1.423   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.675ns (1.312ns logic, 2.363ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/en_out (SLICE_X0Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.332ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_STOP (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/en_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      10.318ns (Levels of Logic = 3)
  Clock Path Delay:     3.675ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_STOP to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E3.I                 Tiopi                 1.287   PCI_STOP
                                                       PCI_STOP
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_STOP_IOBUF/IBUF
                                                       ProtoComp549.IMUX.105
    SLICE_X1Y65.D6       net (fanout=1)        3.558   u_DMA_INTERFACE/u_PCI_GUEST/N41
    SLICE_X1Y65.D        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_stop_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_stop11
    SLICE_X1Y26.A5       net (fanout=11)       2.855   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_stop
    SLICE_X1Y26.A        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/mas_ad_en_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_en_low_gen/ad_en_out1
    SLICE_X0Y4.AX        net (fanout=33)       1.986   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/en_out_rstpot
    SLICE_X0Y4.CLK       Tdick                 0.114   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe<0>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/en_out
    -------------------------------------------------  ---------------------------
    Total                                     10.318ns (1.919ns logic, 8.399ns route)
                                                       (18.6% logic, 81.4% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y4.CLK       net (fanout=368)      1.423   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.675ns (1.312ns logic, 2.363ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob2/en_out (SLICE_X0Y5.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.348ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_STOP (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob2/en_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      10.299ns (Levels of Logic = 3)
  Clock Path Delay:     3.672ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_STOP to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob2/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E3.I                 Tiopi                 1.287   PCI_STOP
                                                       PCI_STOP
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_STOP_IOBUF/IBUF
                                                       ProtoComp549.IMUX.105
    SLICE_X1Y65.D6       net (fanout=1)        3.558   u_DMA_INTERFACE/u_PCI_GUEST/N41
    SLICE_X1Y65.D        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_stop_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_stop11
    SLICE_X1Y26.A5       net (fanout=11)       2.855   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_stop
    SLICE_X1Y26.A        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/mas_ad_en_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_en_low_gen/ad_en_out1
    SLICE_X0Y5.DX        net (fanout=33)       1.967   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/en_out_rstpot
    SLICE_X0Y5.CLK       Tdick                 0.114   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob2/en_out
    -------------------------------------------------  ---------------------------
    Total                                     10.299ns (1.919ns logic, 8.380ns route)
                                                       (18.6% logic, 81.4% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob2/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y5.CLK       net (fanout=368)      1.420   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.672ns (1.312ns logic, 2.360ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "PCI_STOP" OFFSET = IN 7 ns BEFORE COMP "PCLK";
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_stop_reg_out (SLICE_X1Y65.D6), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    0.435ns (data path - clock path + uncertainty)
  Source:               PCI_STOP (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_stop_reg_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Data Path Delay:      4.769ns (Levels of Logic = 2)
  Clock Path Delay:     4.359ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: PCI_STOP to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_stop_reg_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E3.I                 Tiopi                 1.115   PCI_STOP
                                                       PCI_STOP
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_STOP_IOBUF/IBUF
                                                       ProtoComp549.IMUX.105
    SLICE_X1Y65.D6       net (fanout=1)        3.364   u_DMA_INTERFACE/u_PCI_GUEST/N41
    SLICE_X1Y65.CLK      Tah         (-Th)    -0.290   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_stop_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_stop11
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_stop_reg_out
    -------------------------------------------------  ---------------------------
    Total                                      4.769ns (1.405ns logic, 3.364ns route)
                                                       (29.5% logic, 70.5% route)

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_stop_reg_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y65.CLK      net (fanout=368)      1.772   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.359ns (1.496ns logic, 2.863ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_2 (SLICE_X3Y46.C6), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    1.731ns (data path - clock path + uncertainty)
  Source:               PCI_STOP (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_2 (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Data Path Delay:      3.475ns (Levels of Logic = 3)
  Clock Path Delay:     1.769ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: PCI_STOP to u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E3.I                 Tiopi                 0.533   PCI_STOP
                                                       PCI_STOP
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_STOP_IOBUF/IBUF
                                                       ProtoComp549.IMUX.105
    SLICE_X1Y65.D6       net (fanout=1)        1.710   u_DMA_INTERFACE/u_PCI_GUEST/N41
    SLICE_X1Y65.D        Tilo                  0.156   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_stop_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_stop11
    SLICE_X3Y46.C6       net (fanout=11)       0.861   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_stop
    SLICE_X3Y46.CLK      Tah         (-Th)    -0.215   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mcount_decode_count_xor<2>1
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.475ns (0.904ns logic, 2.571ns route)
                                                       (26.0% logic, 74.0% route)

  Maximum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.617   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.369   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.063   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X3Y46.CLK      net (fanout=368)      0.720   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.769ns (0.680ns logic, 1.089ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_1 (SLICE_X3Y46.B2), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    1.974ns (data path - clock path + uncertainty)
  Source:               PCI_STOP (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_1 (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Data Path Delay:      3.718ns (Levels of Logic = 3)
  Clock Path Delay:     1.769ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: PCI_STOP to u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E3.I                 Tiopi                 0.533   PCI_STOP
                                                       PCI_STOP
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_STOP_IOBUF/IBUF
                                                       ProtoComp549.IMUX.105
    SLICE_X1Y65.D6       net (fanout=1)        1.710   u_DMA_INTERFACE/u_PCI_GUEST/N41
    SLICE_X1Y65.D        Tilo                  0.156   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_stop_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_stop11
    SLICE_X3Y46.B2       net (fanout=11)       1.104   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_stop
    SLICE_X3Y46.CLK      Tah         (-Th)    -0.215   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/Mcount_decode_count11
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_1
    -------------------------------------------------  ---------------------------
    Total                                      3.718ns (0.904ns logic, 2.814ns route)
                                                       (24.3% logic, 75.7% route)

  Maximum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/decode_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.617   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.369   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.063   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X3Y46.CLK      net (fanout=368)      0.720   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.769ns (0.680ns logic, 1.089ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_STOP" OFFSET = OUT 11 ns AFTER COMP "PCLK";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.748ns.
--------------------------------------------------------------------------------

Paths for end point PCI_STOP (E3.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.252ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/dat_out (FF)
  Destination:          PCI_STOP (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      6.405ns (Levels of Logic = 1)
  Clock Path Delay:     4.318ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y87.CLK      net (fanout=368)      1.731   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.318ns (1.496ns logic, 2.822ns route)
                                                       (34.6% logic, 65.4% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/dat_out to PCI_STOP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y87.DQ       Tcko                  0.430   u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_o
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/dat_out
    E3.O                 net (fanout=1)        2.133   u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_o
    E3.PAD               Tioop                 3.842   PCI_STOP
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_STOP_IOBUF/OBUFT
                                                       PCI_STOP
    -------------------------------------------------  ---------------------------
    Total                                      6.405ns (4.272ns logic, 2.133ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.601ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/en_out (FF)
  Destination:          PCI_STOP (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      6.056ns (Levels of Logic = 1)
  Clock Path Delay:     4.318ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y87.CLK      net (fanout=368)      1.731   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.318ns (1.496ns logic, 2.822ns route)
                                                       (34.6% logic, 65.4% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/en_out to PCI_STOP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y87.DQ       Tcko                  0.476   u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_oe
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/en_out
    E3.T                 net (fanout=1)        1.738   u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_oe
    E3.PAD               Tiotp                 3.842   PCI_STOP
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_STOP_IOBUF/OBUFT
                                                       PCI_STOP
    -------------------------------------------------  ---------------------------
    Total                                      6.056ns (4.318ns logic, 1.738ns route)
                                                       (71.3% logic, 28.7% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "PCI_STOP" OFFSET = OUT 11 ns AFTER COMP "PCLK";
--------------------------------------------------------------------------------

Paths for end point PCI_STOP (E3.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.197ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/dat_out (FF)
  Destination:          PCI_STOP (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.586ns (Levels of Logic = 1)
  Clock Path Delay:     1.636ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y87.CLK      net (fanout=368)      0.687   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.636ns (0.592ns logic, 1.044ns route)
                                                       (36.2% logic, 63.8% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/dat_out to PCI_STOP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y87.DQ       Tcko                  0.198   u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_o
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/dat_out
    E3.O                 net (fanout=1)        0.937   u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_o
    E3.PAD               Tioop                 2.451   PCI_STOP
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_STOP_IOBUF/OBUFT
                                                       PCI_STOP
    -------------------------------------------------  ---------------------------
    Total                                      3.586ns (2.649ns logic, 0.937ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.026ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/en_out (FF)
  Destination:          PCI_STOP (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.415ns (Levels of Logic = 1)
  Clock Path Delay:     1.636ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y87.CLK      net (fanout=368)      0.687   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.636ns (0.592ns logic, 1.044ns route)
                                                       (36.2% logic, 63.8% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/en_out to PCI_STOP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y87.DQ       Tcko                  0.200   u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_oe
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/stop_iob/en_out
    E3.T                 net (fanout=1)        0.764   u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_oe
    E3.PAD               Tiotp                 2.451   PCI_STOP
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_STOP_IOBUF/OBUFT
                                                       PCI_STOP
    -------------------------------------------------  ---------------------------
    Total                                      3.415ns (2.651ns logic, 0.764ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_TRDY" OFFSET = IN 7 ns BEFORE COMP "PCLK";

 133 paths analyzed, 133 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.704ns.
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/dat_out (SLICE_X1Y3.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.296ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_TRDY (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/dat_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      10.356ns (Levels of Logic = 4)
  Clock Path Delay:     3.677ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_TRDY to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F3.I                 Tiopi                 1.287   PCI_TRDY
                                                       PCI_TRDY
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_TRDY_IOBUF/IBUF
                                                       ProtoComp549.IMUX.104
    SLICE_X1Y56.C5       net (fanout=1)        4.078   u_DMA_INTERFACE/u_PCI_GUEST/N42
    SLICE_X1Y56.C        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_trdy11
    SLICE_X1Y29.C5       net (fanout=14)       2.075   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_trdy
    SLICE_X1Y29.C        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out<15>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_load_low_gen/load_out1
    SLICE_X1Y3.A4        net (fanout=41)       2.025   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_mux_ad_load_out
    SLICE_X1Y3.CLK       Tas                   0.373   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o<0>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/dat_out_rstpot
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/dat_out
    -------------------------------------------------  ---------------------------
    Total                                     10.356ns (2.178ns logic, 8.178ns route)
                                                       (21.0% logic, 79.0% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob0/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y3.CLK       net (fanout=368)      1.425   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.677ns (1.312ns logic, 2.365ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/dat_out (SLICE_X1Y4.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.302ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_TRDY (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/dat_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      10.348ns (Levels of Logic = 4)
  Clock Path Delay:     3.675ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_TRDY to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F3.I                 Tiopi                 1.287   PCI_TRDY
                                                       PCI_TRDY
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_TRDY_IOBUF/IBUF
                                                       ProtoComp549.IMUX.104
    SLICE_X1Y56.C5       net (fanout=1)        4.078   u_DMA_INTERFACE/u_PCI_GUEST/N42
    SLICE_X1Y56.C        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_trdy11
    SLICE_X1Y29.C5       net (fanout=14)       2.075   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_trdy
    SLICE_X1Y29.C        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out<15>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_load_low_gen/load_out1
    SLICE_X1Y4.A4        net (fanout=41)       2.017   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_mux_ad_load_out
    SLICE_X1Y4.CLK       Tas                   0.373   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o<1>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/dat_out_rstpot
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/dat_out
    -------------------------------------------------  ---------------------------
    Total                                     10.348ns (2.178ns logic, 8.170ns route)
                                                       (21.0% logic, 79.0% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y4.CLK       net (fanout=368)      1.423   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.675ns (1.312ns logic, 2.363ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out (SLICE_X0Y4.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.384ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_TRDY (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      10.266ns (Levels of Logic = 4)
  Clock Path Delay:     3.675ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_TRDY to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F3.I                 Tiopi                 1.287   PCI_TRDY
                                                       PCI_TRDY
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_TRDY_IOBUF/IBUF
                                                       ProtoComp549.IMUX.104
    SLICE_X1Y56.C5       net (fanout=1)        4.078   u_DMA_INTERFACE/u_PCI_GUEST/N42
    SLICE_X1Y56.C        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_trdy11
    SLICE_X1Y26.A4       net (fanout=14)       2.228   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_trdy
    SLICE_X1Y26.A        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/mas_ad_en_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_en_low_gen/ad_en_out1
    SLICE_X0Y4.A5        net (fanout=33)       1.934   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/en_out_rstpot
    SLICE_X0Y4.CLK       Tas                   0.221   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe<0>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/en_out_rstpot_rt
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out
    -------------------------------------------------  ---------------------------
    Total                                     10.266ns (2.026ns logic, 8.240ns route)
                                                       (19.7% logic, 80.3% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob1/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y4.CLK       net (fanout=368)      1.423   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.675ns (1.312ns logic, 2.363ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "PCI_TRDY" OFFSET = IN 7 ns BEFORE COMP "PCLK";
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_trdy_reg_out (SLICE_X1Y56.C5), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    0.943ns (data path - clock path + uncertainty)
  Source:               PCI_TRDY (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_trdy_reg_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Data Path Delay:      5.262ns (Levels of Logic = 2)
  Clock Path Delay:     4.344ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: PCI_TRDY to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_trdy_reg_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F3.I                 Tiopi                 1.115   PCI_TRDY
                                                       PCI_TRDY
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_TRDY_IOBUF/IBUF
                                                       ProtoComp549.IMUX.104
    SLICE_X1Y56.C5       net (fanout=1)        3.857   u_DMA_INTERFACE/u_PCI_GUEST/N42
    SLICE_X1Y56.CLK      Tah         (-Th)    -0.290   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_trdy11
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_trdy_reg_out
    -------------------------------------------------  ---------------------------
    Total                                      5.262ns (1.405ns logic, 3.857ns route)
                                                       (26.7% logic, 73.3% route)

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_trdy_reg_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y56.CLK      net (fanout=368)      1.757   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.344ns (1.496ns logic, 2.848ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/current_last (SLICE_X6Y57.A4), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    1.615ns (data path - clock path + uncertainty)
  Source:               PCI_TRDY (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/current_last (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Data Path Delay:      3.372ns (Levels of Logic = 3)
  Clock Path Delay:     1.782ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: PCI_TRDY to u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/current_last
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F3.I                 Tiopi                 0.533   PCI_TRDY
                                                       PCI_TRDY
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_TRDY_IOBUF/IBUF
                                                       ProtoComp549.IMUX.104
    SLICE_X1Y56.C5       net (fanout=1)        2.001   u_DMA_INTERFACE/u_PCI_GUEST/N42
    SLICE_X1Y56.C        Tilo                  0.156   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_trdy11
    SLICE_X6Y57.A4       net (fanout=14)       0.485   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_trdy
    SLICE_X6Y57.CLK      Tah         (-Th)    -0.197   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pcim_if_last_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/current_last_rstpot
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/current_last
    -------------------------------------------------  ---------------------------
    Total                                      3.372ns (0.886ns logic, 2.486ns route)
                                                       (26.3% logic, 73.7% route)

  Maximum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_if/current_last
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.617   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.369   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.063   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X6Y57.CLK      net (fanout=368)      0.733   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.782ns (0.680ns logic, 1.102ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/transfer (SLICE_X1Y48.A4), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    1.655ns (data path - clock path + uncertainty)
  Source:               PCI_TRDY (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/transfer (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Data Path Delay:      3.425ns (Levels of Logic = 3)
  Clock Path Delay:     1.795ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: PCI_TRDY to u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/transfer
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F3.I                 Tiopi                 0.533   PCI_TRDY
                                                       PCI_TRDY
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_TRDY_IOBUF/IBUF
                                                       ProtoComp549.IMUX.104
    SLICE_X1Y56.C5       net (fanout=1)        2.001   u_DMA_INTERFACE/u_PCI_GUEST/N42
    SLICE_X1Y56.C        Tilo                  0.156   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_trdy_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_trdy11
    SLICE_X1Y48.A4       net (fanout=14)       0.520   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_trdy
    SLICE_X1Y48.CLK      Tah         (-Th)    -0.215   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/transfer
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/transfer_input1
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/transfer
    -------------------------------------------------  ---------------------------
    Total                                      3.425ns (0.904ns logic, 2.521ns route)
                                                       (26.4% logic, 73.6% route)

  Maximum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/transfer
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.617   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.369   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.063   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y48.CLK      net (fanout=368)      0.746   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.795ns (0.680ns logic, 1.115ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_TRDY" OFFSET = OUT 11 ns AFTER COMP "PCLK";

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.733ns.
--------------------------------------------------------------------------------

Paths for end point PCI_TRDY (F3.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.267ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/dat_out (FF)
  Destination:          PCI_TRDY (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      6.387ns (Levels of Logic = 1)
  Clock Path Delay:     4.321ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y86.CLK      net (fanout=368)      1.734   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.321ns (1.496ns logic, 2.825ns route)
                                                       (34.6% logic, 65.4% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/dat_out to PCI_TRDY
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y86.AQ       Tcko                  0.476   u_DMA_INTERFACE/u_PCI_GUEST/pci_trdy_oe
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/dat_out
    F3.O                 net (fanout=1)        2.069   u_DMA_INTERFACE/u_PCI_GUEST/pci_trdy_o
    F3.PAD               Tioop                 3.842   PCI_TRDY
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_TRDY_IOBUF/OBUFT
                                                       PCI_TRDY
    -------------------------------------------------  ---------------------------
    Total                                      6.387ns (4.318ns logic, 2.069ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.598ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/en_out (FF)
  Destination:          PCI_TRDY (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      6.056ns (Levels of Logic = 1)
  Clock Path Delay:     4.321ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y86.CLK      net (fanout=368)      1.734   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.321ns (1.496ns logic, 2.825ns route)
                                                       (34.6% logic, 65.4% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/en_out to PCI_TRDY
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y86.BQ       Tcko                  0.476   u_DMA_INTERFACE/u_PCI_GUEST/pci_trdy_oe
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/en_out
    F3.T                 net (fanout=1)        1.738   u_DMA_INTERFACE/u_PCI_GUEST/pci_trdy_oe
    F3.PAD               Tiotp                 3.842   PCI_TRDY
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_TRDY_IOBUF/OBUFT
                                                       PCI_TRDY
    -------------------------------------------------  ---------------------------
    Total                                      6.056ns (4.318ns logic, 1.738ns route)
                                                       (71.3% logic, 28.7% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "PCI_TRDY" OFFSET = OUT 11 ns AFTER COMP "PCLK";
--------------------------------------------------------------------------------

Paths for end point PCI_TRDY (F3.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.167ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/dat_out (FF)
  Destination:          PCI_TRDY (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.553ns (Levels of Logic = 1)
  Clock Path Delay:     1.639ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y86.CLK      net (fanout=368)      0.690   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.639ns (0.592ns logic, 1.047ns route)
                                                       (36.1% logic, 63.9% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/dat_out to PCI_TRDY
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y86.AQ       Tcko                  0.200   u_DMA_INTERFACE/u_PCI_GUEST/pci_trdy_oe
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/dat_out
    F3.O                 net (fanout=1)        0.902   u_DMA_INTERFACE/u_PCI_GUEST/pci_trdy_o
    F3.PAD               Tioop                 2.451   PCI_TRDY
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_TRDY_IOBUF/OBUFT
                                                       PCI_TRDY
    -------------------------------------------------  ---------------------------
    Total                                      3.553ns (2.651ns logic, 0.902ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.029ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/en_out (FF)
  Destination:          PCI_TRDY (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.415ns (Levels of Logic = 1)
  Clock Path Delay:     1.639ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y86.CLK      net (fanout=368)      0.690   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.639ns (0.592ns logic, 1.047ns route)
                                                       (36.1% logic, 63.9% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/en_out to PCI_TRDY
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y86.BQ       Tcko                  0.200   u_DMA_INTERFACE/u_PCI_GUEST/pci_trdy_oe
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/trdy_iob/en_out
    F3.T                 net (fanout=1)        0.764   u_DMA_INTERFACE/u_PCI_GUEST/pci_trdy_oe
    F3.PAD               Tiotp                 2.451   PCI_TRDY
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_TRDY_IOBUF/OBUFT
                                                       PCI_TRDY
    -------------------------------------------------  ---------------------------
    Total                                      3.415ns (2.651ns logic, 0.764ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_GNT" OFFSET = IN 10 ns BEFORE COMP "PCLK";

 120 paths analyzed, 120 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.330ns.
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out (SLICE_X1Y87.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.670ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_GNT (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      12.941ns (Levels of Logic = 3)
  Clock Path Delay:     3.636ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_GNT to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K7.I                 Tiopi                 1.287   PCI_GNT
                                                       PCI_GNT
                                                       PCI_GNT_IBUF
                                                       ProtoComp551.IMUX.24
    SLICE_X1Y29.D6       net (fanout=5)        6.687   PCI_GNT_IBUF
    SLICE_X1Y29.D        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out<15>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/mas_ad_load_feed/ad_load_out1
    SLICE_X1Y87.C4       net (fanout=5)        4.335   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_ad_load_out
    SLICE_X1Y87.CLK      Tas                   0.373   u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_o
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out_rstpot
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out
    -------------------------------------------------  ---------------------------
    Total                                     12.941ns (1.919ns logic, 11.022ns route)
                                                       (14.8% logic, 85.2% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y87.CLK      net (fanout=368)      1.384   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.636ns (1.312ns logic, 2.324ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out (SLICE_X0Y90.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.793ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_GNT (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      12.824ns (Levels of Logic = 3)
  Clock Path Delay:     3.642ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_GNT to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K7.I                 Tiopi                 1.287   PCI_GNT
                                                       PCI_GNT
                                                       PCI_GNT_IBUF
                                                       ProtoComp551.IMUX.24
    SLICE_X1Y29.D6       net (fanout=5)        6.687   PCI_GNT_IBUF
    SLICE_X1Y29.D        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out<15>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/mas_ad_load_feed/ad_load_out1
    SLICE_X0Y90.A5       net (fanout=5)        4.242   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_ad_load_out
    SLICE_X0Y90.CLK      Tas                   0.349   u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out_rstpot
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out
    -------------------------------------------------  ---------------------------
    Total                                     12.824ns (1.895ns logic, 10.929ns route)
                                                       (14.8% logic, 85.2% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y90.CLK      net (fanout=368)      1.390   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.642ns (1.312ns logic, 2.330ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out (SLICE_X0Y88.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.818ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_GNT (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      12.793ns (Levels of Logic = 3)
  Clock Path Delay:     3.636ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_GNT to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K7.I                 Tiopi                 1.287   PCI_GNT
                                                       PCI_GNT
                                                       PCI_GNT_IBUF
                                                       ProtoComp551.IMUX.24
    SLICE_X1Y29.D6       net (fanout=5)        6.687   PCI_GNT_IBUF
    SLICE_X1Y29.D        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out<15>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/mas_ad_load_feed/ad_load_out1
    SLICE_X0Y88.A4       net (fanout=5)        4.211   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_ad_load_out
    SLICE_X0Y88.CLK      Tas                   0.349   u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe<0>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out_rstpot
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out
    -------------------------------------------------  ---------------------------
    Total                                     12.793ns (1.895ns logic, 10.898ns route)
                                                       (14.8% logic, 85.2% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y88.CLK      net (fanout=368)      1.384   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.636ns (1.312ns logic, 2.324ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "PCI_GNT" OFFSET = IN 10 ns BEFORE COMP "PCLK";
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_en_out (SLICE_X1Y89.D3), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    1.158ns (data path - clock path + uncertainty)
  Source:               PCI_GNT (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_en_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Data Path Delay:      2.891ns (Levels of Logic = 3)
  Clock Path Delay:     1.758ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: PCI_GNT to u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K7.I                 Tiopi                 0.533   PCI_GNT
                                                       PCI_GNT
                                                       PCI_GNT_IBUF
                                                       ProtoComp551.IMUX.24
    SLICE_X1Y86.C4       net (fanout=5)        1.585   PCI_GNT_IBUF
    SLICE_X1Y86.C        Tilo                  0.156   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/cbe_en_slow11
    SLICE_X1Y89.D3       net (fanout=1)        0.402   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/cbe_en_slow
    SLICE_X1Y89.CLK      Tah         (-Th)    -0.215   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_en_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/cbe_iob_feed/pci_cbe_en_out1
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_en_out
    -------------------------------------------------  ---------------------------
    Total                                      2.891ns (0.904ns logic, 1.987ns route)
                                                       (31.3% logic, 68.7% route)

  Maximum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/cbe_en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.617   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.369   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.063   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y89.CLK      net (fanout=368)      0.709   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.758ns (0.680ns logic, 1.078ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/en_out (SLICE_X1Y89.C6), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    1.338ns (data path - clock path + uncertainty)
  Source:               PCI_GNT (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/en_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Data Path Delay:      3.071ns (Levels of Logic = 4)
  Clock Path Delay:     1.758ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: PCI_GNT to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K7.I                 Tiopi                 0.533   PCI_GNT
                                                       PCI_GNT
                                                       PCI_GNT_IBUF
                                                       ProtoComp551.IMUX.24
    SLICE_X1Y86.C4       net (fanout=5)        1.585   PCI_GNT_IBUF
    SLICE_X1Y86.C        Tilo                  0.156   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/cbe_en_slow11
    SLICE_X1Y89.D3       net (fanout=1)        0.402   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/cbe_en_slow
    SLICE_X1Y89.D        Tilo                  0.156   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_en_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/cbe_iob_feed/pci_cbe_en_out1
    SLICE_X1Y89.C6       net (fanout=4)        0.024   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_pciif_cbe_en_out
    SLICE_X1Y89.CLK      Tah         (-Th)    -0.215   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_en_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/en_out_rstpot
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/en_out
    -------------------------------------------------  ---------------------------
    Total                                      3.071ns (1.060ns logic, 2.011ns route)
                                                       (34.5% logic, 65.5% route)

  Maximum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.617   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.369   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.063   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y89.CLK      net (fanout=368)      0.709   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.758ns (0.680ns logic, 1.078ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/en_out (SLICE_X1Y88.B6), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    1.445ns (data path - clock path + uncertainty)
  Source:               PCI_GNT (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/en_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Data Path Delay:      3.175ns (Levels of Logic = 4)
  Clock Path Delay:     1.755ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: PCI_GNT to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K7.I                 Tiopi                 0.533   PCI_GNT
                                                       PCI_GNT
                                                       PCI_GNT_IBUF
                                                       ProtoComp551.IMUX.24
    SLICE_X1Y86.C4       net (fanout=5)        1.585   PCI_GNT_IBUF
    SLICE_X1Y86.C        Tilo                  0.156   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/cbe_en_slow11
    SLICE_X1Y89.D3       net (fanout=1)        0.402   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/cbe_en_slow
    SLICE_X1Y89.D        Tilo                  0.156   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_en_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/wishbone_slave_unit/pci_initiator_sm/cbe_iob_feed/pci_cbe_en_out1
    SLICE_X1Y88.B6       net (fanout=4)        0.128   u_DMA_INTERFACE/u_PCI_GUEST/bridge/wbu_pciif_cbe_en_out
    SLICE_X1Y88.CLK      Tah         (-Th)    -0.215   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_en_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/en_out_rstpot
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/en_out
    -------------------------------------------------  ---------------------------
    Total                                      3.175ns (1.060ns logic, 2.115ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.617   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.369   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.063   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y88.CLK      net (fanout=368)      0.706   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.755ns (0.680ns logic, 1.075ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "PCI_IDSEL" OFFSET = IN 10 ns BEFORE COMP "PCLK";

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.348ns.
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_idsel_reg_out (SLICE_X0Y79.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.652ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_IDSEL (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_idsel_reg_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      4.998ns (Levels of Logic = 1)
  Clock Path Delay:     3.675ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_IDSEL to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_idsel_reg_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K8.I                 Tiopi                 1.287   PCI_IDSEL
                                                       PCI_IDSEL
                                                       PCI_IDSEL_IBUF
                                                       ProtoComp551.IMUX.21
    SLICE_X0Y79.AX       net (fanout=1)        3.597   PCI_IDSEL_IBUF
    SLICE_X0Y79.CLK      Tdick                 0.114   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_idsel_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_idsel_reg_out
    -------------------------------------------------  ---------------------------
    Total                                      4.998ns (1.401ns logic, 3.597ns route)
                                                       (28.0% logic, 72.0% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_idsel_reg_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y79.CLK      net (fanout=368)      1.423   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.675ns (1.312ns logic, 2.363ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "PCI_IDSEL" OFFSET = IN 10 ns BEFORE COMP "PCLK";
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_idsel_reg_out (SLICE_X0Y79.AX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    0.090ns (data path - clock path + uncertainty)
  Source:               PCI_IDSEL (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_idsel_reg_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Data Path Delay:      4.422ns (Levels of Logic = 1)
  Clock Path Delay:     4.357ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: PCI_IDSEL to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_idsel_reg_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K8.I                 Tiopi                 1.115   PCI_IDSEL
                                                       PCI_IDSEL
                                                       PCI_IDSEL_IBUF
                                                       ProtoComp551.IMUX.21
    SLICE_X0Y79.AX       net (fanout=1)        3.400   PCI_IDSEL_IBUF
    SLICE_X0Y79.CLK      Tckdi       (-Th)     0.093   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_idsel_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_idsel_reg_out
    -------------------------------------------------  ---------------------------
    Total                                      4.422ns (1.022ns logic, 3.400ns route)
                                                       (23.1% logic, 76.9% route)

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_idsel_reg_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y79.CLK      net (fanout=368)      1.770   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.357ns (1.496ns logic, 2.861ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "PCI_AD_GRP" OFFSET = IN 7 ns BEFORE COMP "PCLK";

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.333ns.
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_0 (SLICE_X1Y17.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.667ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_AD<0> (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_0 (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      4.961ns (Levels of Logic = 1)
  Clock Path Delay:     3.653ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_AD<0> to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y2.I                 Tiopi                 1.287   PCI_AD<0>
                                                       PCI_AD<0>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_0_IOBUF/IBUF
                                                       ProtoComp549.IMUX.91
    SLICE_X1Y17.AX       net (fanout=1)        3.560   u_DMA_INTERFACE/u_PCI_GUEST/N31
    SLICE_X1Y17.CLK      Tdick                 0.114   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_0
    -------------------------------------------------  ---------------------------
    Total                                      4.961ns (1.401ns logic, 3.560ns route)
                                                       (28.2% logic, 71.8% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y17.CLK      net (fanout=368)      1.401   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.653ns (1.312ns logic, 2.341ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_2 (SLICE_X1Y17.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.786ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_AD<2> (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_2 (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      4.842ns (Levels of Logic = 1)
  Clock Path Delay:     3.653ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_AD<2> to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W3.I                 Tiopi                 1.287   PCI_AD<2>
                                                       PCI_AD<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_2_IOBUF/IBUF
                                                       ProtoComp549.IMUX.93
    SLICE_X1Y17.CX       net (fanout=1)        3.441   u_DMA_INTERFACE/u_PCI_GUEST/N29
    SLICE_X1Y17.CLK      Tdick                 0.114   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_2
    -------------------------------------------------  ---------------------------
    Total                                      4.842ns (1.401ns logic, 3.441ns route)
                                                       (28.9% logic, 71.1% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y17.CLK      net (fanout=368)      1.401   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.653ns (1.312ns logic, 2.341ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_12 (SLICE_X1Y29.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.910ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_AD<12> (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_12 (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      4.717ns (Levels of Logic = 1)
  Clock Path Delay:     3.652ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_AD<12> to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N6.I                 Tiopi                 1.287   PCI_AD<12>
                                                       PCI_AD<12>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_12_IOBUF/IBUF
                                                       ProtoComp549.IMUX.66
    SLICE_X1Y29.AX       net (fanout=1)        3.316   u_DMA_INTERFACE/u_PCI_GUEST/N19
    SLICE_X1Y29.CLK      Tdick                 0.114   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out<15>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_12
    -------------------------------------------------  ---------------------------
    Total                                      4.717ns (1.401ns logic, 3.316ns route)
                                                       (29.7% logic, 70.3% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y29.CLK      net (fanout=368)      1.400   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.652ns (1.312ns logic, 2.340ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "PCI_AD_GRP" OFFSET = IN 7 ns BEFORE COMP "PCLK";
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_15 (SLICE_X1Y29.DX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -1.028ns (data path - clock path + uncertainty)
  Source:               PCI_AD<15> (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_15 (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Data Path Delay:      3.281ns (Levels of Logic = 1)
  Clock Path Delay:     4.334ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: PCI_AD<15> to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M8.I                 Tiopi                 1.115   PCI_AD<15>
                                                       PCI_AD<15>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_15_IOBUF/IBUF
                                                       ProtoComp549.IMUX.73
    SLICE_X1Y29.DX       net (fanout=1)        2.120   u_DMA_INTERFACE/u_PCI_GUEST/N16
    SLICE_X1Y29.CLK      Tckdi       (-Th)    -0.046   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out<15>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_15
    -------------------------------------------------  ---------------------------
    Total                                      3.281ns (1.161ns logic, 2.120ns route)
                                                       (35.4% logic, 64.6% route)

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y29.CLK      net (fanout=368)      1.747   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.334ns (1.496ns logic, 2.838ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_19 (SLICE_X1Y33.DX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.886ns (data path - clock path + uncertainty)
  Source:               PCI_AD<19> (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_19 (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 1)
  Clock Path Delay:     4.334ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: PCI_AD<19> to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L6.I                 Tiopi                 1.115   PCI_AD<19>
                                                       PCI_AD<19>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_19_IOBUF/IBUF
                                                       ProtoComp549.IMUX.82
    SLICE_X1Y33.DX       net (fanout=1)        2.262   u_DMA_INTERFACE/u_PCI_GUEST/N12
    SLICE_X1Y33.CLK      Tckdi       (-Th)    -0.046   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out<19>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_19
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (1.161ns logic, 2.262ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y33.CLK      net (fanout=368)      1.747   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.334ns (1.496ns logic, 2.838ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_17 (SLICE_X1Y33.BX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.885ns (data path - clock path + uncertainty)
  Source:               PCI_AD<17> (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_17 (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Data Path Delay:      3.424ns (Levels of Logic = 1)
  Clock Path Delay:     4.334ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: PCI_AD<17> to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P4.I                 Tiopi                 1.115   PCI_AD<17>
                                                       PCI_AD<17>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_17_IOBUF/IBUF
                                                       ProtoComp549.IMUX.78
    SLICE_X1Y33.BX       net (fanout=1)        2.263   u_DMA_INTERFACE/u_PCI_GUEST/N14
    SLICE_X1Y33.CLK      Tckdi       (-Th)    -0.046   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_ad_out<19>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_17
    -------------------------------------------------  ---------------------------
    Total                                      3.424ns (1.161ns logic, 2.263ns route)
                                                       (33.9% logic, 66.1% route)

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_ad_reg_out_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y33.CLK      net (fanout=368)      1.747   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.334ns (1.496ns logic, 2.838ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "PCI_AD_GRP" OFFSET = OUT 11 ns AFTER COMP "PCLK";

 64 paths analyzed, 32 endpoints analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is  11.033ns.
--------------------------------------------------------------------------------

Paths for end point PCI_AD<8> (T4.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  -0.033ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob8/dat_out (FF)
  Destination:          PCI_AD<8> (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      6.645ns (Levels of Logic = 1)
  Clock Path Delay:     4.363ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob8/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y15.CLK      net (fanout=368)      1.776   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.363ns (1.496ns logic, 2.867ns route)
                                                       (34.3% logic, 65.7% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob8/dat_out to PCI_AD<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y15.AQ       Tcko                  0.476   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o<10>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob8/dat_out
    T4.O                 net (fanout=2)        2.327   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o<8>
    T4.PAD               Tioop                 3.842   PCI_AD<8>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_8_IOBUF/OBUFT
                                                       PCI_AD<8>
    -------------------------------------------------  ---------------------------
    Total                                      6.645ns (4.318ns logic, 2.327ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.608ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob8/en_out (FF)
  Destination:          PCI_AD<8> (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      6.010ns (Levels of Logic = 1)
  Clock Path Delay:     4.357ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob8/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y11.CLK      net (fanout=368)      1.770   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.357ns (1.496ns logic, 2.861ns route)
                                                       (34.3% logic, 65.7% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob8/en_out to PCI_AD<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.BQ       Tcko                  0.430   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe<8>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob8/en_out
    T4.T                 net (fanout=1)        1.738   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe<8>
    T4.PAD               Tiotp                 3.842   PCI_AD<8>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_8_IOBUF/OBUFT
                                                       PCI_AD<8>
    -------------------------------------------------  ---------------------------
    Total                                      6.010ns (4.272ns logic, 1.738ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------

Paths for end point PCI_AD<31> (R1.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.006ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/dat_out (FF)
  Destination:          PCI_AD<31> (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      6.645ns (Levels of Logic = 1)
  Clock Path Delay:     4.324ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y42.CLK      net (fanout=368)      1.737   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.324ns (1.496ns logic, 2.828ns route)
                                                       (34.6% logic, 65.4% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/dat_out to PCI_AD<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y42.AQ       Tcko                  0.476   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o<29>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/dat_out
    R1.O                 net (fanout=2)        2.327   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o<31>
    R1.PAD               Tioop                 3.842   PCI_AD<31>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_31_IOBUF/OBUFT
                                                       PCI_AD<31>
    -------------------------------------------------  ---------------------------
    Total                                      6.645ns (4.318ns logic, 2.327ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.601ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/en_out (FF)
  Destination:          PCI_AD<31> (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      6.042ns (Levels of Logic = 1)
  Clock Path Delay:     4.332ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y45.CLK      net (fanout=368)      1.745   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.332ns (1.496ns logic, 2.836ns route)
                                                       (34.5% logic, 65.5% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/en_out to PCI_AD<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y45.AQ       Tcko                  0.430   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe<31>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob31/en_out
    R1.T                 net (fanout=1)        1.770   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe<31>
    R1.PAD               Tiotp                 3.842   PCI_AD<31>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_31_IOBUF/OBUFT
                                                       PCI_AD<31>
    -------------------------------------------------  ---------------------------
    Total                                      6.042ns (4.272ns logic, 1.770ns route)
                                                       (70.7% logic, 29.3% route)

--------------------------------------------------------------------------------

Paths for end point PCI_AD<3> (W1.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.007ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob3/dat_out (FF)
  Destination:          PCI_AD<3> (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      6.614ns (Levels of Logic = 1)
  Clock Path Delay:     4.354ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob3/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y10.CLK      net (fanout=368)      1.767   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.354ns (1.496ns logic, 2.858ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob3/dat_out to PCI_AD<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AQ       Tcko                  0.430   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob3/dat_out
    W1.O                 net (fanout=2)        2.342   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o<3>
    W1.PAD               Tioop                 3.842   PCI_AD<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_3_IOBUF/OBUFT
                                                       PCI_AD<3>
    -------------------------------------------------  ---------------------------
    Total                                      6.614ns (4.272ns logic, 2.342ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.611ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob3/en_out (FF)
  Destination:          PCI_AD<3> (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      6.010ns (Levels of Logic = 1)
  Clock Path Delay:     4.354ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob3/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y5.CLK       net (fanout=368)      1.767   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.354ns (1.496ns logic, 2.858ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob3/en_out to PCI_AD<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y5.BQ        Tcko                  0.430   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob3/en_out
    W1.T                 net (fanout=1)        1.738   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe<3>
    W1.PAD               Tiotp                 3.842   PCI_AD<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_3_IOBUF/OBUFT
                                                       PCI_AD<3>
    -------------------------------------------------  ---------------------------
    Total                                      6.010ns (4.272ns logic, 1.738ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "PCI_AD_GRP" OFFSET = OUT 11 ns AFTER COMP "PCLK";
--------------------------------------------------------------------------------

Paths for end point PCI_AD<24> (V2.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.176ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob24/dat_out (FF)
  Destination:          PCI_AD<24> (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.558ns (Levels of Logic = 1)
  Clock Path Delay:     1.643ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob24/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y37.CLK      net (fanout=368)      0.694   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.643ns (0.592ns logic, 1.051ns route)
                                                       (36.0% logic, 64.0% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob24/dat_out to PCI_AD<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y37.AQ       Tcko                  0.198   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o<24>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob24/dat_out
    V2.O                 net (fanout=2)        0.909   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o<24>
    V2.PAD               Tioop                 2.451   PCI_AD<24>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_24_IOBUF/OBUFT
                                                       PCI_AD<24>
    -------------------------------------------------  ---------------------------
    Total                                      3.558ns (2.649ns logic, 0.909ns route)
                                                       (74.5% logic, 25.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.033ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob24/en_out (FF)
  Destination:          PCI_AD<24> (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.415ns (Levels of Logic = 1)
  Clock Path Delay:     1.643ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob24/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y37.CLK      net (fanout=368)      0.694   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.643ns (0.592ns logic, 1.051ns route)
                                                       (36.0% logic, 64.0% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob24/en_out to PCI_AD<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y37.BQ       Tcko                  0.200   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe<25>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob24/en_out
    V2.T                 net (fanout=1)        0.764   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe<24>
    V2.PAD               Tiotp                 2.451   PCI_AD<24>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_24_IOBUF/OBUFT
                                                       PCI_AD<24>
    -------------------------------------------------  ---------------------------
    Total                                      3.415ns (2.651ns logic, 0.764ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------

Paths for end point PCI_AD<22> (M5.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.181ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob22/dat_out (FF)
  Destination:          PCI_AD<22> (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     1.646ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob22/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y36.CLK      net (fanout=368)      0.697   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.646ns (0.592ns logic, 1.054ns route)
                                                       (36.0% logic, 64.0% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob22/dat_out to PCI_AD<22>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y36.AQ       Tcko                  0.200   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe<22>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob22/dat_out
    M5.O                 net (fanout=2)        0.909   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o<22>
    M5.PAD               Tioop                 2.451   PCI_AD<22>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_22_IOBUF/OBUFT
                                                       PCI_AD<22>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (2.651ns logic, 0.909ns route)
                                                       (74.5% logic, 25.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.036ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob22/en_out (FF)
  Destination:          PCI_AD<22> (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.415ns (Levels of Logic = 1)
  Clock Path Delay:     1.646ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob22/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y36.CLK      net (fanout=368)      0.697   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.646ns (0.592ns logic, 1.054ns route)
                                                       (36.0% logic, 64.0% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob22/en_out to PCI_AD<22>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y36.DQ       Tcko                  0.200   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe<22>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob22/en_out
    M5.T                 net (fanout=1)        0.764   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe<22>
    M5.PAD               Tiotp                 2.451   PCI_AD<22>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_22_IOBUF/OBUFT
                                                       PCI_AD<22>
    -------------------------------------------------  ---------------------------
    Total                                      3.415ns (2.651ns logic, 0.764ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------

Paths for end point PCI_AD<29> (T1.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.275ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob29/dat_out (FF)
  Destination:          PCI_AD<29> (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.658ns (Levels of Logic = 1)
  Clock Path Delay:     1.642ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob29/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y42.CLK      net (fanout=368)      0.693   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.642ns (0.592ns logic, 1.050ns route)
                                                       (36.1% logic, 63.9% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob29/dat_out to PCI_AD<29>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y42.CQ       Tcko                  0.200   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o<29>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob29/dat_out
    T1.O                 net (fanout=2)        1.007   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_o<29>
    T1.PAD               Tioop                 2.451   PCI_AD<29>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_29_IOBUF/OBUFT
                                                       PCI_AD<29>
    -------------------------------------------------  ---------------------------
    Total                                      3.658ns (2.651ns logic, 1.007ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.036ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob29/en_out (FF)
  Destination:          PCI_AD<29> (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.415ns (Levels of Logic = 1)
  Clock Path Delay:     1.646ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob29/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y43.CLK      net (fanout=368)      0.697   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.646ns (0.592ns logic, 1.054ns route)
                                                       (36.0% logic, 64.0% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob29/en_out to PCI_AD<29>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y43.DQ       Tcko                  0.200   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe<29>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/ad_iob29/en_out
    T1.T                 net (fanout=1)        0.764   u_DMA_INTERFACE/u_PCI_GUEST/pci_ad_oe<29>
    T1.PAD               Tiotp                 2.451   PCI_AD<29>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_AD_29_IOBUF/OBUFT
                                                       PCI_AD<29>
    -------------------------------------------------  ---------------------------
    Total                                      3.415ns (2.651ns logic, 0.764ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "PCI_CBE_GRP" OFFSET = IN 7 ns BEFORE COMP "PCLK";

 16 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   3.954ns.
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pciw_fifo_control_out_1 (SLICE_X0Y64.A5), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.046ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_CBE<0> (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pciw_fifo_control_out_1 (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      7.606ns (Levels of Logic = 4)
  Clock Path Delay:     3.677ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_CBE<0> to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pciw_fifo_control_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D2.I                 Tiopi                 1.287   PCI_CBE<0>
                                                       PCI_CBE<0>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_0_IOBUF/IBUF
                                                       ProtoComp549.IMUX.86
    SLICE_X1Y86.B1       net (fanout=1)        2.913   u_DMA_INTERFACE/u_PCI_GUEST/N35
    SLICE_X1Y86.BMUX     Tilo                  0.337   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_cbe11
    SLICE_X0Y64.B1       net (fanout=3)        2.289   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_cbe<0>
    SLICE_X0Y64.B        Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pcit_if_pciw_fifo_control_out<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/rdy_in_bckp_trdy_in_AND_339_o_SW0
    SLICE_X0Y64.A5       net (fanout=1)        0.196   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/N2
    SLICE_X0Y64.CLK      Tas                   0.349   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pcit_if_pciw_fifo_control_out<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/rdy_in_bckp_trdy_in_AND_339_o
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pciw_fifo_control_out_1
    -------------------------------------------------  ---------------------------
    Total                                      7.606ns (2.208ns logic, 5.398ns route)
                                                       (29.0% logic, 71.0% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pciw_fifo_control_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y64.CLK      net (fanout=368)      1.425   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.677ns (1.312ns logic, 2.365ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.258ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_CBE<1> (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pciw_fifo_control_out_1 (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      7.394ns (Levels of Logic = 4)
  Clock Path Delay:     3.677ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_CBE<1> to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pciw_fifo_control_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D1.I                 Tiopi                 1.287   PCI_CBE<1>
                                                       PCI_CBE<1>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_1_IOBUF/IBUF
                                                       ProtoComp549.IMUX.87
    SLICE_X1Y86.B5       net (fanout=1)        2.432   u_DMA_INTERFACE/u_PCI_GUEST/N34
    SLICE_X1Y86.B        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_cbe21
    SLICE_X0Y64.B2       net (fanout=2)        2.636   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_cbe<1>
    SLICE_X0Y64.B        Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pcit_if_pciw_fifo_control_out<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/rdy_in_bckp_trdy_in_AND_339_o_SW0
    SLICE_X0Y64.A5       net (fanout=1)        0.196   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/N2
    SLICE_X0Y64.CLK      Tas                   0.349   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pcit_if_pciw_fifo_control_out<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/rdy_in_bckp_trdy_in_AND_339_o
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pciw_fifo_control_out_1
    -------------------------------------------------  ---------------------------
    Total                                      7.394ns (2.130ns logic, 5.264ns route)
                                                       (28.8% logic, 71.2% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pciw_fifo_control_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y64.CLK      net (fanout=368)      1.425   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.677ns (1.312ns logic, 2.365ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.923ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_CBE<2> (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pciw_fifo_control_out_1 (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      6.729ns (Levels of Logic = 4)
  Clock Path Delay:     3.677ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_CBE<2> to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pciw_fifo_control_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C3.I                 Tiopi                 1.287   PCI_CBE<2>
                                                       PCI_CBE<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_2_IOBUF/IBUF
                                                       ProtoComp549.IMUX.88
    SLICE_X1Y86.D4       net (fanout=1)        2.660   u_DMA_INTERFACE/u_PCI_GUEST/N33
    SLICE_X1Y86.DMUX     Tilo                  0.337   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_cbe31
    SLICE_X0Y64.B5       net (fanout=3)        1.665   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_cbe<2>
    SLICE_X0Y64.B        Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pcit_if_pciw_fifo_control_out<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/rdy_in_bckp_trdy_in_AND_339_o_SW0
    SLICE_X0Y64.A5       net (fanout=1)        0.196   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/N2
    SLICE_X0Y64.CLK      Tas                   0.349   u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pcit_if_pciw_fifo_control_out<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/rdy_in_bckp_trdy_in_AND_339_o
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pciw_fifo_control_out_1
    -------------------------------------------------  ---------------------------
    Total                                      6.729ns (2.208ns logic, 4.521ns route)
                                                       (32.8% logic, 67.2% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_target_unit/pci_target_if/pciw_fifo_control_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y64.CLK      net (fanout=368)      1.425   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.677ns (1.312ns logic, 2.365ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out (SLICE_X0Y101.DX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.206ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_CBE<0> (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      7.398ns (Levels of Logic = 4)
  Clock Path Delay:     3.629ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_CBE<0> to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D2.I                 Tiopi                 1.287   PCI_CBE<0>
                                                       PCI_CBE<0>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_0_IOBUF/IBUF
                                                       ProtoComp549.IMUX.86
    SLICE_X1Y86.B1       net (fanout=1)        2.913   u_DMA_INTERFACE/u_PCI_GUEST/N35
    SLICE_X1Y86.BMUX     Tilo                  0.337   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_cbe11
    SLICE_X1Y86.A3       net (fanout=3)        0.381   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_cbe<0>
    SLICE_X1Y86.A        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/par_gen/Mmux_par_out1_SW0
    SLICE_X0Y93.D6       net (fanout=1)        0.775   u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/par_gen/N01
    SLICE_X0Y93.D        Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_par_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/par_gen/Mmux_par_out1
    SLICE_X0Y101.DX      net (fanout=2)        1.097   u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_par_out
    SLICE_X0Y101.CLK     Tdick                 0.114   u_DMA_INTERFACE/u_PCI_GUEST/pci_par_o
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out
    -------------------------------------------------  ---------------------------
    Total                                      7.398ns (2.232ns logic, 5.166ns route)
                                                       (30.2% logic, 69.8% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y101.CLK     net (fanout=368)      1.377   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.629ns (1.312ns logic, 2.317ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.621ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_CBE<2> (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      6.983ns (Levels of Logic = 3)
  Clock Path Delay:     3.629ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_CBE<2> to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C3.I                 Tiopi                 1.287   PCI_CBE<2>
                                                       PCI_CBE<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_2_IOBUF/IBUF
                                                       ProtoComp549.IMUX.88
    SLICE_X1Y86.D4       net (fanout=1)        2.660   u_DMA_INTERFACE/u_PCI_GUEST/N33
    SLICE_X1Y86.DMUX     Tilo                  0.337   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_cbe31
    SLICE_X0Y93.D3       net (fanout=3)        1.253   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_cbe<2>
    SLICE_X0Y93.D        Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_par_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/par_gen/Mmux_par_out1
    SLICE_X0Y101.DX      net (fanout=2)        1.097   u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_par_out
    SLICE_X0Y101.CLK     Tdick                 0.114   u_DMA_INTERFACE/u_PCI_GUEST/pci_par_o
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out
    -------------------------------------------------  ---------------------------
    Total                                      6.983ns (1.973ns logic, 5.010ns route)
                                                       (28.3% logic, 71.7% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y101.CLK     net (fanout=368)      1.377   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.629ns (1.312ns logic, 2.317ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.774ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_CBE<3> (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      6.830ns (Levels of Logic = 3)
  Clock Path Delay:     3.629ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_CBE<3> to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C1.I                 Tiopi                 1.287   PCI_CBE<3>
                                                       PCI_CBE<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_3_IOBUF/IBUF
                                                       ProtoComp549.IMUX.89
    SLICE_X1Y86.D1       net (fanout=1)        2.947   u_DMA_INTERFACE/u_PCI_GUEST/N32
    SLICE_X1Y86.D        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_cbe41
    SLICE_X0Y93.D5       net (fanout=2)        0.891   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_cbe<3>
    SLICE_X0Y93.D        Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_par_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/par_gen/Mmux_par_out1
    SLICE_X0Y101.DX      net (fanout=2)        1.097   u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_par_out
    SLICE_X0Y101.CLK     Tdick                 0.114   u_DMA_INTERFACE/u_PCI_GUEST/pci_par_o
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out
    -------------------------------------------------  ---------------------------
    Total                                      6.830ns (1.895ns logic, 4.935ns route)
                                                       (27.7% logic, 72.3% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/par_iob/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y101.CLK     net (fanout=368)      1.377   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.629ns (1.312ns logic, 2.317ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/par_out (SLICE_X0Y100.CX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.392ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_CBE<0> (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/par_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      7.215ns (Levels of Logic = 4)
  Clock Path Delay:     3.632ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_CBE<0> to u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/par_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D2.I                 Tiopi                 1.287   PCI_CBE<0>
                                                       PCI_CBE<0>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_0_IOBUF/IBUF
                                                       ProtoComp549.IMUX.86
    SLICE_X1Y86.B1       net (fanout=1)        2.913   u_DMA_INTERFACE/u_PCI_GUEST/N35
    SLICE_X1Y86.BMUX     Tilo                  0.337   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_cbe11
    SLICE_X1Y86.A3       net (fanout=3)        0.381   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_cbe<0>
    SLICE_X1Y86.A        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/par_gen/Mmux_par_out1_SW0
    SLICE_X0Y93.D6       net (fanout=1)        0.775   u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/par_gen/N01
    SLICE_X0Y93.D        Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_par_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/par_gen/Mmux_par_out1
    SLICE_X0Y100.CX      net (fanout=2)        0.914   u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_par_out
    SLICE_X0Y100.CLK     Tdick                 0.114   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/par_out
    -------------------------------------------------  ---------------------------
    Total                                      7.215ns (2.232ns logic, 4.983ns route)
                                                       (30.9% logic, 69.1% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/par_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y100.CLK     net (fanout=368)      1.380   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.632ns (1.312ns logic, 2.320ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.807ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_CBE<2> (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/par_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      6.800ns (Levels of Logic = 3)
  Clock Path Delay:     3.632ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_CBE<2> to u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/par_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C3.I                 Tiopi                 1.287   PCI_CBE<2>
                                                       PCI_CBE<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_2_IOBUF/IBUF
                                                       ProtoComp549.IMUX.88
    SLICE_X1Y86.D4       net (fanout=1)        2.660   u_DMA_INTERFACE/u_PCI_GUEST/N33
    SLICE_X1Y86.DMUX     Tilo                  0.337   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_cbe31
    SLICE_X0Y93.D3       net (fanout=3)        1.253   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_cbe<2>
    SLICE_X0Y93.D        Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_par_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/par_gen/Mmux_par_out1
    SLICE_X0Y100.CX      net (fanout=2)        0.914   u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_par_out
    SLICE_X0Y100.CLK     Tdick                 0.114   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/par_out
    -------------------------------------------------  ---------------------------
    Total                                      6.800ns (1.973ns logic, 4.827ns route)
                                                       (29.0% logic, 71.0% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/par_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y100.CLK     net (fanout=368)      1.380   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.632ns (1.312ns logic, 2.320ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.960ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               PCI_CBE<3> (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/par_out (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      6.647ns (Levels of Logic = 3)
  Clock Path Delay:     3.632ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PCI_CBE<3> to u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/par_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C1.I                 Tiopi                 1.287   PCI_CBE<3>
                                                       PCI_CBE<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_3_IOBUF/IBUF
                                                       ProtoComp549.IMUX.89
    SLICE_X1Y86.D1       net (fanout=1)        2.947   u_DMA_INTERFACE/u_PCI_GUEST/N32
    SLICE_X1Y86.D        Tilo                  0.259   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_cbe41
    SLICE_X0Y93.D5       net (fanout=2)        0.891   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_cbe<3>
    SLICE_X0Y93.D        Tilo                  0.235   u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_par_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/parity_checker/par_gen/Mmux_par_out1
    SLICE_X0Y100.CX      net (fanout=2)        0.914   u_DMA_INTERFACE/u_PCI_GUEST/bridge/parchk_pci_par_out
    SLICE_X0Y100.CLK     Tdick                 0.114   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/par_out
    -------------------------------------------------  ---------------------------
    Total                                      6.647ns (1.895ns logic, 4.752ns route)
                                                       (28.5% logic, 71.5% route)

  Minimum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/output_backup/par_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.115   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.940   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.197   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y100.CLK     net (fanout=368)      1.380   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      3.632ns (1.312ns logic, 2.320ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "PCI_CBE_GRP" OFFSET = IN 7 ns BEFORE COMP "PCLK";
--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_1 (SLICE_X1Y86.B5), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.590ns (data path - clock path + uncertainty)
  Source:               PCI_CBE<1> (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_1 (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Data Path Delay:      3.706ns (Levels of Logic = 2)
  Clock Path Delay:     4.321ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: PCI_CBE<1> to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    D1.I                 Tiopi                 1.115   PCI_CBE<1>
                                                       PCI_CBE<1>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_1_IOBUF/IBUF
                                                       ProtoComp549.IMUX.87
    SLICE_X1Y86.B5       net (fanout=1)        2.301   u_DMA_INTERFACE/u_PCI_GUEST/N34
    SLICE_X1Y86.CLK      Tah         (-Th)    -0.290   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_cbe21
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_1
    -------------------------------------------------  ---------------------------
    Total                                      3.706ns (1.405ns logic, 2.301ns route)
                                                       (37.9% logic, 62.1% route)

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y86.CLK      net (fanout=368)      1.734   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.321ns (1.496ns logic, 2.825ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_3 (SLICE_X1Y86.D1), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -0.106ns (data path - clock path + uncertainty)
  Source:               PCI_CBE<3> (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_3 (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Data Path Delay:      4.190ns (Levels of Logic = 2)
  Clock Path Delay:     4.321ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: PCI_CBE<3> to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C1.I                 Tiopi                 1.115   PCI_CBE<3>
                                                       PCI_CBE<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_3_IOBUF/IBUF
                                                       ProtoComp549.IMUX.89
    SLICE_X1Y86.D1       net (fanout=1)        2.785   u_DMA_INTERFACE/u_PCI_GUEST/N32
    SLICE_X1Y86.CLK      Tah         (-Th)    -0.290   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_cbe41
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_3
    -------------------------------------------------  ---------------------------
    Total                                      4.190ns (1.405ns logic, 2.785ns route)
                                                       (33.5% logic, 66.5% route)

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y86.CLK      net (fanout=368)      1.734   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.321ns (1.496ns logic, 2.825ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_2 (SLICE_X1Y86.CX), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    0.165ns (data path - clock path + uncertainty)
  Source:               PCI_CBE<2> (PAD)
  Destination:          u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_2 (FF)
  Destination Clock:    PCI_CLK rising at 0.000ns
  Data Path Delay:      4.461ns (Levels of Logic = 2)
  Clock Path Delay:     4.321ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: PCI_CBE<2> to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C3.I                 Tiopi                 1.115   PCI_CBE<2>
                                                       PCI_CBE<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_2_IOBUF/IBUF
                                                       ProtoComp549.IMUX.88
    SLICE_X1Y86.D4       net (fanout=1)        2.513   u_DMA_INTERFACE/u_PCI_GUEST/N33
    SLICE_X1Y86.DMUX     Tilo                  0.317   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/Mmux_int_pci_cbe31
    SLICE_X1Y86.CX       net (fanout=3)        0.470   u_DMA_INTERFACE/u_PCI_GUEST/bridge/int_pci_cbe<2>
    SLICE_X1Y86.CLK      Tckdi       (-Th)    -0.046   u_DMA_INTERFACE/u_PCI_GUEST/bridge/in_reg_cbe_out<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_2
    -------------------------------------------------  ---------------------------
    Total                                      4.461ns (1.478ns logic, 2.983ns route)
                                                       (33.1% logic, 66.9% route)

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/input_register/pci_cbe_reg_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y86.CLK      net (fanout=368)      1.734   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.321ns (1.496ns logic, 2.825ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "PCI_CBE_GRP" OFFSET = OUT 11 ns AFTER COMP "PCLK";

 8 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.908ns.
--------------------------------------------------------------------------------

Paths for end point PCI_CBE<1> (D1.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.092ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out (FF)
  Destination:          PCI_CBE<1> (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      6.565ns (Levels of Logic = 1)
  Clock Path Delay:     4.318ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y87.CLK      net (fanout=368)      1.731   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.318ns (1.496ns logic, 2.822ns route)
                                                       (34.6% logic, 65.4% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out to PCI_CBE<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y87.CQ       Tcko                  0.430   u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_o
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out
    D1.O                 net (fanout=2)        2.293   u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_o<1>
    D1.PAD               Tioop                 3.842   PCI_CBE<1>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_1_IOBUF/OBUFT
                                                       PCI_CBE<1>
    -------------------------------------------------  ---------------------------
    Total                                      6.565ns (4.272ns logic, 2.293ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.647ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/en_out (FF)
  Destination:          PCI_CBE<1> (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      6.010ns (Levels of Logic = 1)
  Clock Path Delay:     4.318ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y88.CLK      net (fanout=368)      1.731   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.318ns (1.496ns logic, 2.822ns route)
                                                       (34.6% logic, 65.4% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/en_out to PCI_CBE<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y88.BQ       Tcko                  0.430   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_en_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/en_out
    D1.T                 net (fanout=1)        1.738   u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe<1>
    D1.PAD               Tiotp                 3.842   PCI_CBE<1>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_1_IOBUF/OBUFT
                                                       PCI_CBE<1>
    -------------------------------------------------  ---------------------------
    Total                                      6.010ns (4.272ns logic, 1.738ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------

Paths for end point PCI_CBE<2> (C3.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.098ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/dat_out (FF)
  Destination:          PCI_CBE<2> (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      6.553ns (Levels of Logic = 1)
  Clock Path Delay:     4.324ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y90.CLK      net (fanout=368)      1.737   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.324ns (1.496ns logic, 2.828ns route)
                                                       (34.6% logic, 65.4% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/dat_out to PCI_CBE<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y90.CQ       Tcko                  0.430   u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_o<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/dat_out
    C3.O                 net (fanout=2)        2.281   u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_o<2>
    C3.PAD               Tioop                 3.842   PCI_CBE<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_2_IOBUF/OBUFT
                                                       PCI_CBE<2>
    -------------------------------------------------  ---------------------------
    Total                                      6.553ns (4.272ns logic, 2.281ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.595ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/en_out (FF)
  Destination:          PCI_CBE<2> (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      6.056ns (Levels of Logic = 1)
  Clock Path Delay:     4.324ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y90.CLK      net (fanout=368)      1.737   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.324ns (1.496ns logic, 2.828ns route)
                                                       (34.6% logic, 65.4% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/en_out to PCI_CBE<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.DQ       Tcko                  0.476   u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/en_out
    C3.T                 net (fanout=1)        1.738   u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe<2>
    C3.PAD               Tiotp                 3.842   PCI_CBE<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_2_IOBUF/OBUFT
                                                       PCI_CBE<2>
    -------------------------------------------------  ---------------------------
    Total                                      6.056ns (4.318ns logic, 1.738ns route)
                                                       (71.3% logic, 28.7% route)

--------------------------------------------------------------------------------

Paths for end point PCI_CBE<3> (C1.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.257ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out (FF)
  Destination:          PCI_CBE<3> (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      6.394ns (Levels of Logic = 1)
  Clock Path Delay:     4.324ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y90.CLK      net (fanout=368)      1.737   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.324ns (1.496ns logic, 2.828ns route)
                                                       (34.6% logic, 65.4% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out to PCI_CBE<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.AQ       Tcko                  0.476   u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/dat_out
    C1.O                 net (fanout=2)        2.076   u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_o<3>
    C1.PAD               Tioop                 3.842   PCI_CBE<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_3_IOBUF/OBUFT
                                                       PCI_CBE<3>
    -------------------------------------------------  ---------------------------
    Total                                      6.394ns (4.318ns logic, 2.076ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  0.407ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/en_out (FF)
  Destination:          PCI_CBE<3> (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      6.247ns (Levels of Logic = 1)
  Clock Path Delay:     4.321ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 1.287   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        1.091   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y89.CLK      net (fanout=368)      1.734   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      4.321ns (1.496ns logic, 2.825ns route)
                                                       (34.6% logic, 65.4% route)

  Maximum Data Path at Slow Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/en_out to PCI_CBE<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y89.CQ       Tcko                  0.430   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_cbe_en_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob3/en_out
    C1.T                 net (fanout=1)        1.975   u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe<3>
    C1.PAD               Tiotp                 3.842   PCI_CBE<3>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_3_IOBUF/OBUFT
                                                       PCI_CBE<3>
    -------------------------------------------------  ---------------------------
    Total                                      6.247ns (4.272ns logic, 1.975ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "PCI_CBE_GRP" OFFSET = OUT 11 ns AFTER COMP "PCLK";
--------------------------------------------------------------------------------

Paths for end point PCI_CBE<1> (D1.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.300ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out (FF)
  Destination:          PCI_CBE<1> (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.689ns (Levels of Logic = 1)
  Clock Path Delay:     1.636ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y87.CLK      net (fanout=368)      0.687   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.636ns (0.592ns logic, 1.044ns route)
                                                       (36.2% logic, 63.8% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out to PCI_CBE<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y87.CQ       Tcko                  0.198   u_DMA_INTERFACE/u_PCI_GUEST/pci_stop_o
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/dat_out
    D1.O                 net (fanout=2)        1.040   u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_o<1>
    D1.PAD               Tioop                 2.451   PCI_CBE<1>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_1_IOBUF/OBUFT
                                                       PCI_CBE<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.689ns (2.649ns logic, 1.040ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.024ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/en_out (FF)
  Destination:          PCI_CBE<1> (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.413ns (Levels of Logic = 1)
  Clock Path Delay:     1.636ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y88.CLK      net (fanout=368)      0.687   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.636ns (0.592ns logic, 1.044ns route)
                                                       (36.2% logic, 63.8% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/en_out to PCI_CBE<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y88.BQ       Tcko                  0.198   u_DMA_INTERFACE/u_PCI_GUEST/bridge/out_bckp_par_en_out
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob1/en_out
    D1.T                 net (fanout=1)        0.764   u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe<1>
    D1.PAD               Tiotp                 2.451   PCI_CBE<1>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_1_IOBUF/OBUFT
                                                       PCI_CBE<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.413ns (2.649ns logic, 0.764ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------

Paths for end point PCI_CBE<2> (C3.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.304ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/dat_out (FF)
  Destination:          PCI_CBE<2> (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.687ns (Levels of Logic = 1)
  Clock Path Delay:     1.642ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X1Y90.CLK      net (fanout=368)      0.693   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.642ns (0.592ns logic, 1.050ns route)
                                                       (36.1% logic, 63.9% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/dat_out to PCI_CBE<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y90.CQ       Tcko                  0.198   u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_o<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/dat_out
    C3.O                 net (fanout=2)        1.038   u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_o<2>
    C3.PAD               Tioop                 2.451   PCI_CBE<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_2_IOBUF/OBUFT
                                                       PCI_CBE<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.687ns (2.649ns logic, 1.038ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.032ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/en_out (FF)
  Destination:          PCI_CBE<2> (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.415ns (Levels of Logic = 1)
  Clock Path Delay:     1.642ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y90.CLK      net (fanout=368)      0.693   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.642ns (0.592ns logic, 1.050ns route)
                                                       (36.1% logic, 63.9% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/en_out to PCI_CBE<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y90.DQ       Tcko                  0.200   u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob2/en_out
    C3.T                 net (fanout=1)        0.764   u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe<2>
    C3.PAD               Tiotp                 2.451   PCI_CBE<2>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_2_IOBUF/OBUFT
                                                       PCI_CBE<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.415ns (2.651ns logic, 0.764ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------

Paths for end point PCI_CBE<0> (D2.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.171ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out (FF)
  Destination:          PCI_CBE<0> (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     1.636ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y88.CLK      net (fanout=368)      0.687   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.636ns (0.592ns logic, 1.044ns route)
                                                       (36.2% logic, 63.8% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out to PCI_CBE<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y88.AQ       Tcko                  0.200   u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe<0>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/dat_out
    D2.O                 net (fanout=2)        0.909   u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_o<0>
    D2.PAD               Tioop                 2.451   PCI_CBE<0>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_0_IOBUF/OBUFT
                                                       PCI_CBE<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (2.651ns logic, 0.909ns route)
                                                       (74.5% logic, 25.5% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.060ns (clock arrival + clock path + data path - uncertainty)
  Source:               u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/en_out (FF)
  Destination:          PCI_CBE<0> (PAD)
  Source Clock:         PCI_CLK rising at 0.000ns
  Data Path Delay:      3.449ns (Levels of Logic = 1)
  Clock Path Delay:     1.636ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: PCLK to u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/en_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.I                 Tiopi                 0.533   PCLK
                                                       PCLK
                                                       u_clk_gen_top/u_clk_gen/clkin1_buf
                                                       ProtoComp551.IMUX.4
    BUFGMUX_X2Y9.I0      net (fanout=2)        0.357   u_clk_gen_top/u_clk_gen/clkin1
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   u_clk_gen_top/u_clk_gen/clkin1_BUFG
                                                       u_clk_gen_top/u_clk_gen/clkin1_BUFG
    SLICE_X0Y88.CLK      net (fanout=368)      0.687   PCI_CLK
    -------------------------------------------------  ---------------------------
    Total                                      1.636ns (0.592ns logic, 1.044ns route)
                                                       (36.2% logic, 63.8% route)

  Minimum Data Path at Fast Process Corner: u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/en_out to PCI_CBE<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y88.DQ       Tcko                  0.200   u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe<0>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/bridge/pci_io_mux/cbe_iob0/en_out
    D2.T                 net (fanout=1)        0.798   u_DMA_INTERFACE/u_PCI_GUEST/pci_cbe_oe<0>
    D2.PAD               Tiotp                 2.451   PCI_CBE<0>
                                                       u_DMA_INTERFACE/u_PCI_GUEST/PCI_CBE_0_IOBUF/OBUFT
                                                       PCI_CBE<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.449ns (2.651ns logic, 0.798ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_J_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_J_CLK                       |     30.000ns|     12.931ns|      5.268ns|            0|            0|        16413|           72|
| TS_TO_u_DMA_INTERFACEu_debugu_|     30.000ns|      5.268ns|          N/A|            0|            0|           12|            0|
| ila_wb_engineU0I_NO_DU_ILAU_ST|             |             |             |             |             |             |             |
| ATU_DIRTY_LDC                 |             |             |             |             |             |             |             |
| TS_TO_u_DMA_INTERFACEu_debugu_|     30.000ns|      4.354ns|          N/A|            0|            0|           12|            0|
| ila_wb_slaveU0I_NO_DU_ILAU_STA|             |             |             |             |             |             |             |
| TU_DIRTY_LDC                  |             |             |             |             |             |             |             |
| TS_TO_u_slave_debug_Bu_DMA_FPG|     30.000ns|      4.393ns|          N/A|            0|            0|           12|            0|
| A_ila_busU0I_NO_DU_ILAU_STATU_|             |             |             |             |             |             |             |
| DIRTY_LDC                     |             |             |             |             |             |             |             |
| TS_TO_u_slave_debug_Au_DMA_FPG|     30.000ns|      5.048ns|          N/A|            0|            0|           12|            0|
| A_ila_busU0I_NO_DU_ILAU_STATU_|             |             |             |             |             |             |             |
| DIRTY_LDC                     |             |             |             |             |             |             |             |
| TS_TO_down_fifo_bus_A_debugu_f|     30.000ns|      5.202ns|          N/A|            0|            0|           12|            0|
| ifo_busU0I_NO_DU_ILAU_STATU_DI|             |             |             |             |             |             |             |
| RTY_LDC                       |             |             |             |             |             |             |             |
| TS_TO_down_fifo_dma_A_debugu_f|     30.000ns|      4.521ns|          N/A|            0|            0|           12|            0|
| ifo_busU0I_NO_DU_ILAU_STATU_DI|             |             |             |             |             |             |             |
| RTY_LDC                       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCLK                        |     30.000ns|     16.982ns|     24.306ns|            0|            0|        72471|       444784|
| TS_u_clk_gen_top_u_clk_gen_clk|     15.000ns|     12.153ns|          N/A|            0|            0|        14587|            0|
| 2x                            |             |             |             |             |             |             |             |
| TS_u_clk_gen_top_u_clk_gen_clk|     30.000ns|     21.929ns|          N/A|            0|            0|       430197|            0|
| 0                             |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

8 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PCLK
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
BUS_AD_PAD_A<0> |    1.640(R)|      SLOW  |   -0.268(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<1> |    1.570(R)|      SLOW  |   -0.239(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<2> |    1.701(R)|      SLOW  |   -0.329(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<3> |    1.631(R)|      SLOW  |   -0.300(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<4> |    1.641(R)|      SLOW  |   -0.269(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<5> |    1.571(R)|      SLOW  |   -0.240(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<6> |    1.701(R)|      SLOW  |   -0.329(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<7> |    1.631(R)|      SLOW  |   -0.300(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<8> |    1.641(R)|      SLOW  |   -0.269(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<9> |    1.571(R)|      SLOW  |   -0.240(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<10>|    1.701(R)|      SLOW  |   -0.329(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<11>|    1.631(R)|      SLOW  |   -0.300(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<12>|    1.641(R)|      SLOW  |   -0.269(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<13>|    1.571(R)|      SLOW  |   -0.240(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<14>|    1.701(R)|      SLOW  |   -0.329(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<15>|    1.631(R)|      SLOW  |   -0.300(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<16>|    1.641(R)|      SLOW  |   -0.269(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<17>|    1.571(R)|      SLOW  |   -0.240(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<18>|    1.701(R)|      SLOW  |   -0.329(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<19>|    1.631(R)|      SLOW  |   -0.300(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<20>|    1.641(R)|      SLOW  |   -0.269(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<21>|    1.571(R)|      SLOW  |   -0.240(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<22>|    1.701(R)|      SLOW  |   -0.329(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<23>|    1.631(R)|      SLOW  |   -0.300(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<24>|    1.641(R)|      SLOW  |   -0.269(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<25>|    1.571(R)|      SLOW  |   -0.240(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<26>|    1.700(R)|      SLOW  |   -0.328(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<27>|    1.630(R)|      SLOW  |   -0.299(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<28>|    1.640(R)|      SLOW  |   -0.268(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<29>|    1.570(R)|      SLOW  |   -0.239(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<30>|    1.701(R)|      SLOW  |   -0.329(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<31>|    1.631(R)|      SLOW  |   -0.300(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<0> |    1.776(R)|      SLOW  |   -0.304(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<1> |    1.606(R)|      SLOW  |   -0.275(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<2> |    1.778(R)|      SLOW  |   -0.306(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<3> |    1.608(R)|      SLOW  |   -0.277(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<4> |    1.783(R)|      SLOW  |   -0.311(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<5> |    1.613(R)|      SLOW  |   -0.282(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<6> |    1.801(R)|      SLOW  |   -0.329(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<7> |    1.631(R)|      SLOW  |   -0.300(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<8> |    1.793(R)|      SLOW  |   -0.321(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<9> |    1.623(R)|      SLOW  |   -0.292(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<10>|    1.788(R)|      SLOW  |   -0.316(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<11>|    1.618(R)|      SLOW  |   -0.287(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<12>|    1.790(R)|      SLOW  |   -0.318(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<13>|    1.620(R)|      SLOW  |   -0.289(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<14>|    1.793(R)|      SLOW  |   -0.321(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<15>|    1.623(R)|      SLOW  |   -0.292(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<16>|    1.798(R)|      SLOW  |   -0.326(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<17>|    1.628(R)|      SLOW  |   -0.297(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<18>|    1.803(R)|      SLOW  |   -0.331(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<19>|    1.633(R)|      SLOW  |   -0.302(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<20>|    1.803(R)|      SLOW  |   -0.331(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<21>|    1.633(R)|      SLOW  |   -0.302(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<22>|    1.801(R)|      SLOW  |   -0.329(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<23>|    1.631(R)|      SLOW  |   -0.300(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<24>|    1.798(R)|      SLOW  |   -0.326(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<25>|    1.628(R)|      SLOW  |   -0.297(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<26>|    1.796(R)|      SLOW  |   -0.324(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<27>|    1.626(R)|      SLOW  |   -0.295(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<28>|    1.777(R)|      SLOW  |   -0.305(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<29>|    1.607(R)|      SLOW  |   -0.276(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<30>|    1.775(R)|      SLOW  |   -0.303(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<31>|    1.605(R)|      SLOW  |   -0.274(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_M_RDY_PAD_A |    1.569(R)|      SLOW  |   -0.238(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_M_RDY_PAD_B |    1.770(R)|      SLOW  |   -0.298(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_STB_PAD_A   |    1.570(R)|      SLOW  |   -0.239(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_STB_PAD_B   |    1.597(R)|      SLOW  |   -0.266(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_WE_PAD_A    |    1.640(R)|      SLOW  |   -0.268(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_WE_PAD_B    |    1.767(R)|      SLOW  |   -0.295(R)|      FAST  |WB_CLK_2x         |   0.000|
PCI_AD<0>       |    1.333(R)|      SLOW  |   -0.167(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<1>       |    1.083(R)|      SLOW  |    0.071(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<2>       |    1.214(R)|      SLOW  |   -0.053(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<3>       |    0.919(R)|      SLOW  |    0.226(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<4>       |    0.917(R)|      SLOW  |    0.226(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<5>       |    0.931(R)|      SLOW  |    0.211(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<6>       |    1.028(R)|      SLOW  |    0.122(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<7>       |    0.919(R)|      SLOW  |    0.225(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<8>       |    1.054(R)|      SLOW  |    0.237(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<9>       |    0.911(R)|      SLOW  |    0.372(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<10>      |    0.809(R)|      SLOW  |    0.468(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<11>      |    0.617(R)|      SLOW  |    0.651(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<12>      |    1.090(R)|      SLOW  |    0.064(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<13>      |    0.905(R)|      SLOW  |    0.239(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<14>      |    0.346(R)|      SLOW  |    0.766(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<15>      |    0.114(R)|      FAST  |    1.078(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<16>      |    0.187(R)|      SLOW  |    0.917(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<17>      |    0.189(R)|      FAST  |    0.935(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<18>      |    0.342(R)|      SLOW  |    0.771(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<19>      |    0.189(R)|      FAST  |    0.936(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<20>      |    0.375(R)|      SLOW  |    0.748(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<21>      |    0.282(R)|      FAST  |    0.847(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<22>      |    0.433(R)|      SLOW  |    0.693(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<23>      |    0.243(R)|      FAST  |    0.884(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<24>      |    0.385(R)|      SLOW  |    0.729(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<25>      |    0.368(R)|      SLOW  |    0.746(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<26>      |    0.391(R)|      SLOW  |    0.722(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<27>      |    0.238(R)|      FAST  |    0.887(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<28>      |    0.191(R)|      SLOW  |    0.913(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<29>      |    0.193(R)|      FAST  |    0.931(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<30>      |    0.565(R)|      SLOW  |    0.559(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_AD<31>      |    0.210(R)|      FAST  |    0.903(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_CBE<0>      |    3.954(R)|      SLOW  |   -0.542(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_CBE<1>      |    3.742(R)|      SLOW  |    0.640(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_CBE<2>      |    3.379(R)|      SLOW  |   -0.115(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_CBE<3>      |    3.226(R)|      SLOW  |    0.156(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_DEVSEL      |    4.803(R)|      SLOW  |   -1.633(R)|      FAST  |PCI_CLK           |   0.000|
PCI_FRAME       |    6.859(R)|      SLOW  |    0.015(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_GNT         |    9.330(R)|      SLOW  |   -1.108(R)|      FAST  |PCI_CLK           |   0.000|
PCI_IDSEL       |    1.348(R)|      SLOW  |   -0.040(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_IRDY        |    7.301(R)|      SLOW  |   -0.209(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_PAR         |    3.170(R)|      SLOW  |    0.087(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_PERR        |    1.014(R)|      SLOW  |    0.273(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_STOP        |    6.723(R)|      SLOW  |   -0.385(R)|      SLOW  |PCI_CLK           |   0.000|
PCI_TRDY        |    6.704(R)|      SLOW  |   -0.893(R)|      SLOW  |PCI_CLK           |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock PCLK to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
BUS_ABORT_PAD_A  |         5.709(R)|      SLOW  |         2.557(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_ABORT_PAD_B  |         5.546(R)|      SLOW  |         2.394(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_ACK_PAD_A    |         5.659(R)|      SLOW  |         2.507(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_ACK_PAD_B    |         5.546(R)|      SLOW  |         2.394(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<0>  |         5.709(R)|      SLOW  |         2.449(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<1>  |         5.709(R)|      SLOW  |         2.449(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<2>  |         5.658(R)|      SLOW  |         2.398(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<3>  |         5.658(R)|      SLOW  |         2.398(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<4>  |         5.708(R)|      SLOW  |         2.448(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<5>  |         5.708(R)|      SLOW  |         2.448(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<6>  |         5.658(R)|      SLOW  |         2.398(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<7>  |         5.658(R)|      SLOW  |         2.398(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<8>  |         5.708(R)|      SLOW  |         2.448(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<9>  |         5.708(R)|      SLOW  |         2.448(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<10> |         5.657(R)|      SLOW  |         2.397(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<11> |         5.657(R)|      SLOW  |         2.397(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<12> |         5.708(R)|      SLOW  |         2.448(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<13> |         5.708(R)|      SLOW  |         2.448(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<14> |         5.657(R)|      SLOW  |         2.397(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<15> |         5.657(R)|      SLOW  |         2.397(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<16> |         5.707(R)|      SLOW  |         2.447(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<17> |         5.707(R)|      SLOW  |         2.447(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<18> |         5.657(R)|      SLOW  |         2.397(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<19> |         5.657(R)|      SLOW  |         2.397(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<20> |         5.708(R)|      SLOW  |         2.448(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<21> |         5.708(R)|      SLOW  |         2.448(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<22> |         5.657(R)|      SLOW  |         2.397(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<23> |         5.657(R)|      SLOW  |         2.397(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<24> |         5.708(R)|      SLOW  |         2.448(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<25> |         5.708(R)|      SLOW  |         2.448(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<26> |         5.659(R)|      SLOW  |         2.399(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<27> |         5.659(R)|      SLOW  |         2.399(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<28> |         5.709(R)|      SLOW  |         2.449(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<29> |         5.709(R)|      SLOW  |         2.449(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<30> |         5.658(R)|      SLOW  |         2.398(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_A<31> |         5.658(R)|      SLOW  |         2.398(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<0>  |         5.542(R)|      SLOW  |         2.282(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<1>  |         5.542(R)|      SLOW  |         2.282(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<2>  |         5.541(R)|      SLOW  |         2.281(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<3>  |         5.541(R)|      SLOW  |         2.281(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<4>  |         5.536(R)|      SLOW  |         2.276(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<5>  |         5.536(R)|      SLOW  |         2.276(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<6>  |         5.518(R)|      SLOW  |         2.258(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<7>  |         5.518(R)|      SLOW  |         2.258(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<8>  |         5.525(R)|      SLOW  |         2.265(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<9>  |         5.525(R)|      SLOW  |         2.265(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<10> |         5.530(R)|      SLOW  |         2.270(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<11> |         5.530(R)|      SLOW  |         2.270(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<12> |         5.529(R)|      SLOW  |         2.269(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<13> |         5.529(R)|      SLOW  |         2.269(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<14> |         5.525(R)|      SLOW  |         2.265(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<15> |         5.525(R)|      SLOW  |         2.265(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<16> |         5.520(R)|      SLOW  |         2.260(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<17> |         5.520(R)|      SLOW  |         2.260(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<18> |         5.515(R)|      SLOW  |         2.255(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<19> |         5.515(R)|      SLOW  |         2.255(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<20> |         5.515(R)|      SLOW  |         2.255(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<21> |         5.515(R)|      SLOW  |         2.255(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<22> |         5.518(R)|      SLOW  |         2.258(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<23> |         5.518(R)|      SLOW  |         2.258(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<24> |         5.520(R)|      SLOW  |         2.260(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<25> |         5.520(R)|      SLOW  |         2.260(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<26> |         5.523(R)|      SLOW  |         2.263(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<27> |         5.523(R)|      SLOW  |         2.263(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<28> |         5.541(R)|      SLOW  |         2.281(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<29> |         5.541(R)|      SLOW  |         2.281(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<30> |         5.544(R)|      SLOW  |         2.284(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_AD_PAD_B<31> |         5.544(R)|      SLOW  |         2.284(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_REQ_R_1_PAD_A|         5.636(R)|      SLOW  |         2.484(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_REQ_R_1_PAD_B|         5.526(R)|      SLOW  |         2.374(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_REQ_R_2_PAD_A|         5.636(R)|      SLOW  |         2.484(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_REQ_R_2_PAD_B|         5.526(R)|      SLOW  |         2.374(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_REQ_W_1_PAD_A|         5.686(R)|      SLOW  |         2.534(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_REQ_W_1_PAD_B|         5.528(R)|      SLOW  |         2.376(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_REQ_W_2_PAD_A|         5.686(R)|      SLOW  |         2.534(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_REQ_W_2_PAD_B|         5.528(R)|      SLOW  |         2.376(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_S_RDY_PAD_A  |         5.634(R)|      SLOW  |         2.482(R)|      FAST  |WB_CLK_2x         |   0.000|
BUS_S_RDY_PAD_B  |         5.528(R)|      SLOW  |         2.376(R)|      FAST  |WB_CLK_2x         |   0.000|
CLOCK_PAD_A      |         5.715(R)|      SLOW  |         2.568(R)|      FAST  |WB_CLK_2x         |   0.000|
                 |         5.654(F)|      SLOW  |         2.503(F)|      FAST  |WB_CLK_2x         |   7.500|
CLOCK_PAD_B      |         5.629(R)|      SLOW  |         2.482(R)|      FAST  |WB_CLK_2x         |   0.000|
                 |         5.567(F)|      SLOW  |         2.416(F)|      FAST  |WB_CLK_2x         |   7.500|
PCI_AD<0>        |        10.732(R)|      SLOW  |         5.163(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<1>        |        10.762(R)|      SLOW  |         5.231(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<2>        |        10.983(R)|      SLOW  |         5.062(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<3>        |        10.993(R)|      SLOW  |         5.060(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<4>        |        10.756(R)|      SLOW  |         5.189(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<5>        |        10.779(R)|      SLOW  |         5.057(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<6>        |        10.991(R)|      SLOW  |         5.060(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<7>        |        10.985(R)|      SLOW  |         5.089(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<8>        |        11.033(R)|      SLOW  |         5.063(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<9>        |        10.730(R)|      SLOW  |         5.100(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<10>       |        10.966(R)|      SLOW  |         5.069(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<11>       |        10.736(R)|      SLOW  |         5.096(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<12>       |        10.754(R)|      SLOW  |         5.043(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<13>       |        10.786(R)|      SLOW  |         5.139(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<14>       |        10.753(R)|      SLOW  |         5.042(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<15>       |        10.935(R)|      SLOW  |         5.070(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<16>       |        10.753(R)|      SLOW  |         5.042(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<17>       |        10.939(R)|      SLOW  |         5.084(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<18>       |        10.750(R)|      SLOW  |         5.040(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<19>       |        10.781(R)|      SLOW  |         5.073(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<20>       |        10.884(R)|      SLOW  |         5.065(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<21>       |        10.935(R)|      SLOW  |         5.194(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<22>       |        10.747(R)|      SLOW  |         5.036(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<23>       |        10.933(R)|      SLOW  |         5.060(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<24>       |        10.698(R)|      SLOW  |         5.033(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<25>       |        10.931(R)|      SLOW  |         5.131(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<26>       |        10.740(R)|      SLOW  |         5.061(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<27>       |        10.991(R)|      SLOW  |         5.056(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<28>       |        10.747(R)|      SLOW  |         5.078(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<29>       |        10.927(R)|      SLOW  |         5.036(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<30>       |        10.752(R)|      SLOW  |         5.041(R)|      FAST  |PCI_CLK           |   0.000|
PCI_AD<31>       |        10.994(R)|      SLOW  |         5.065(R)|      FAST  |PCI_CLK           |   0.000|
PCI_CBE<0>       |        10.737(R)|      SLOW  |         5.060(R)|      FAST  |PCI_CLK           |   0.000|
PCI_CBE<1>       |        10.908(R)|      SLOW  |         5.024(R)|      FAST  |PCI_CLK           |   0.000|
PCI_CBE<2>       |        10.902(R)|      SLOW  |         5.032(R)|      FAST  |PCI_CLK           |   0.000|
PCI_CBE<3>       |        10.743(R)|      SLOW  |         5.177(R)|      FAST  |PCI_CLK           |   0.000|
PCI_DEVSEL       |        10.740(R)|      SLOW  |         5.036(R)|      FAST  |PCI_CLK           |   0.000|
PCI_FRAME        |        10.701(R)|      SLOW  |         5.061(R)|      FAST  |PCI_CLK           |   0.000|
PCI_INTA         |        10.430(R)|      SLOW  |         5.052(R)|      FAST  |PCI_CLK           |   0.000|
PCI_IRDY         |        10.730(R)|      SLOW  |         5.094(R)|      FAST  |PCI_CLK           |   0.000|
PCI_PAR          |        10.723(R)|      SLOW  |         5.051(R)|      FAST  |PCI_CLK           |   0.000|
PCI_PERR         |        10.726(R)|      SLOW  |         5.020(R)|      FAST  |PCI_CLK           |   0.000|
PCI_REQ          |        11.091(R)|      SLOW  |         5.196(R)|      FAST  |PCI_CLK           |   0.000|
PCI_SERR         |        11.192(R)|      SLOW  |         5.417(R)|      FAST  |PCI_CLK           |   0.000|
PCI_STOP         |        10.748(R)|      SLOW  |         5.026(R)|      FAST  |PCI_CLK           |   0.000|
PCI_TRDY         |        10.733(R)|      SLOW  |         5.029(R)|      FAST  |PCI_CLK           |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock PCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PCLK           |   21.929|         |         |         |
---------------+---------+---------+---------+---------+

COMP "PCI_INTA" OFFSET = OUT 11 ns AFTER COMP "PCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
PCI_INTA                                       |       10.430|      SLOW  |        5.052|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "PCI_REQ" OFFSET = OUT 12 ns AFTER COMP "PCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
PCI_REQ                                        |       11.091|      SLOW  |        5.196|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "PCI_SERR" OFFSET = OUT 12 ns AFTER COMP "PCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
PCI_SERR                                       |       11.192|      SLOW  |        5.417|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "PCI_DEVSEL" OFFSET = OUT 11 ns AFTER COMP "PCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
PCI_DEVSEL                                     |       10.740|      SLOW  |        5.036|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "PCI_FRAME" OFFSET = OUT 11 ns AFTER COMP "PCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
PCI_FRAME                                      |       10.701|      SLOW  |        5.061|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "PCI_IRDY" OFFSET = OUT 11 ns AFTER COMP "PCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
PCI_IRDY                                       |       10.730|      SLOW  |        5.094|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "PCI_PAR" OFFSET = OUT 11 ns AFTER COMP "PCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
PCI_PAR                                        |       10.723|      SLOW  |        5.051|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "PCI_PERR" OFFSET = OUT 11 ns AFTER COMP "PCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
PCI_PERR                                       |       10.726|      SLOW  |        5.020|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "PCI_STOP" OFFSET = OUT 11 ns AFTER COMP "PCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
PCI_STOP                                       |       10.748|      SLOW  |        5.026|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "PCI_TRDY" OFFSET = OUT 11 ns AFTER COMP "PCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
PCI_TRDY                                       |       10.733|      SLOW  |        5.029|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "PCI_AD_GRP" OFFSET = OUT 11 ns AFTER COMP "PCLK";
Bus Skew: 0.335 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
PCI_AD<0>                                      |       10.732|      SLOW  |        5.163|      FAST  |         0.034|
PCI_AD<1>                                      |       10.762|      SLOW  |        5.231|      FAST  |         0.064|
PCI_AD<2>                                      |       10.983|      SLOW  |        5.062|      FAST  |         0.285|
PCI_AD<3>                                      |       10.993|      SLOW  |        5.060|      FAST  |         0.295|
PCI_AD<4>                                      |       10.756|      SLOW  |        5.189|      FAST  |         0.058|
PCI_AD<5>                                      |       10.779|      SLOW  |        5.057|      FAST  |         0.081|
PCI_AD<6>                                      |       10.991|      SLOW  |        5.060|      FAST  |         0.293|
PCI_AD<7>                                      |       10.985|      SLOW  |        5.089|      FAST  |         0.287|
PCI_AD<8>                                      |       11.033|      SLOW  |        5.063|      FAST  |         0.335|
PCI_AD<9>                                      |       10.730|      SLOW  |        5.100|      FAST  |         0.032|
PCI_AD<10>                                     |       10.966|      SLOW  |        5.069|      FAST  |         0.268|
PCI_AD<11>                                     |       10.736|      SLOW  |        5.096|      FAST  |         0.038|
PCI_AD<12>                                     |       10.754|      SLOW  |        5.043|      FAST  |         0.056|
PCI_AD<13>                                     |       10.786|      SLOW  |        5.139|      FAST  |         0.088|
PCI_AD<14>                                     |       10.753|      SLOW  |        5.042|      FAST  |         0.055|
PCI_AD<15>                                     |       10.935|      SLOW  |        5.070|      FAST  |         0.237|
PCI_AD<16>                                     |       10.753|      SLOW  |        5.042|      FAST  |         0.055|
PCI_AD<17>                                     |       10.939|      SLOW  |        5.084|      FAST  |         0.241|
PCI_AD<18>                                     |       10.750|      SLOW  |        5.040|      FAST  |         0.052|
PCI_AD<19>                                     |       10.781|      SLOW  |        5.073|      FAST  |         0.083|
PCI_AD<20>                                     |       10.884|      SLOW  |        5.065|      FAST  |         0.186|
PCI_AD<21>                                     |       10.935|      SLOW  |        5.194|      FAST  |         0.237|
PCI_AD<22>                                     |       10.747|      SLOW  |        5.036|      FAST  |         0.049|
PCI_AD<23>                                     |       10.933|      SLOW  |        5.060|      FAST  |         0.235|
PCI_AD<24>                                     |       10.698|      SLOW  |        5.033|      FAST  |         0.000|
PCI_AD<25>                                     |       10.931|      SLOW  |        5.131|      FAST  |         0.233|
PCI_AD<26>                                     |       10.740|      SLOW  |        5.061|      FAST  |         0.042|
PCI_AD<27>                                     |       10.991|      SLOW  |        5.056|      FAST  |         0.293|
PCI_AD<28>                                     |       10.747|      SLOW  |        5.078|      FAST  |         0.049|
PCI_AD<29>                                     |       10.927|      SLOW  |        5.036|      FAST  |         0.229|
PCI_AD<30>                                     |       10.752|      SLOW  |        5.041|      FAST  |         0.054|
PCI_AD<31>                                     |       10.994|      SLOW  |        5.065|      FAST  |         0.296|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "PCI_CBE_GRP" OFFSET = OUT 11 ns AFTER COMP "PCLK";
Bus Skew: 0.171 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
PCI_CBE<0>                                     |       10.737|      SLOW  |        5.060|      FAST  |         0.000|
PCI_CBE<1>                                     |       10.908|      SLOW  |        5.024|      FAST  |         0.171|
PCI_CBE<2>                                     |       10.902|      SLOW  |        5.032|      FAST  |         0.165|
PCI_CBE<3>                                     |       10.743|      SLOW  |        5.177|      FAST  |         0.006|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 157  Score: 71542  (Setup/Max: 71542, Hold: 0)

Constraints cover 552251 paths, 0 nets, and 38534 connections

Design statistics:
   Minimum period:  21.929ns{1}   (Maximum frequency:  45.602MHz)
   Maximum path delay from/to any node:   5.268ns
   Minimum input required time before clock:   9.330ns
   Minimum output required time after clock:  11.192ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 09 09:52:22 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 288 MB



