#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Jul 10 01:04:02 2023
# Process ID: 23480
# Current directory: C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17712 C:\Users\Jihoon Lee\Desktop\commento\commento_fpga_material\Reference\Week3\week3\week3.xpr
# Log file: C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/vivado.log
# Journal file: C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.xpr}
update_compile_order -fileset sources_1
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0 -dir {c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.srcs/sources_1/ip}
set_property -dict [list CONFIG.Fifo_Implementation {Common_Clock_Builtin_FIFO} CONFIG.Input_Data_Width {8} CONFIG.Output_Data_Width {8} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Use_Dout_Reset {false}] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files {{c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci}}]
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_8b -dir {c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {fifo_8b} CONFIG.Input_Data_Width {8} CONFIG.Output_Data_Width {8} CONFIG.Output_Depth {1024} CONFIG.Use_Extra_Logic {false} CONFIG.Write_Data_Count_Width {10} CONFIG.Read_Data_Count_Width {10} CONFIG.Full_Threshold_Assert_Value {1022} CONFIG.Full_Threshold_Negate_Value {1021}] [get_ips fifo_8b]
generate_target {instantiation_template} [get_files {{c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.srcs/sources_1/ip/fifo_8b/fifo_8b.xci}}]
generate_target all [get_files  {{c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.srcs/sources_1/ip/fifo_8b/fifo_8b.xci}}]
catch { config_ip_cache -export [get_ips -all fifo_8b] }
export_ip_user_files -of_objects [get_files {{c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.srcs/sources_1/ip/fifo_8b/fifo_8b.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.srcs/sources_1/ip/fifo_8b/fifo_8b.xci}}]
launch_runs fifo_8b_synth_1 -jobs 4
wait_on_run fifo_8b_synth_1
export_simulation -of_objects [get_files {{c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.srcs/sources_1/ip/fifo_8b/fifo_8b.xci}}] -directory {C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.ip_user_files} -ipstatic_source_dir {C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.cache/compile_simlib/modelsim} {questa=C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.cache/compile_simlib/questa} {riviera=C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.cache/compile_simlib/riviera} {activehdl=C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci}}] -no_script -reset -force -quiet
remove_files  {{c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci}}
file delete -force {c:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week3/week3/week3.srcs/sources_1/ip/fifo_generator_0}
