
---------- Begin Simulation Statistics ----------
simSeconds                                   0.068147                       # Number of seconds simulated (Second)
simTicks                                  68147045000                       # Number of ticks simulated (Tick)
finalTick                                 68147045000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    315.62                       # Real time elapsed on the host (Second)
hostTickRate                                215916778                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8539552                       # Number of bytes of host memory used (Byte)
simInsts                                     50000000                       # Number of instructions simulated (Count)
simOps                                       65070784                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   158420                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     206170                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         68147078                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        84740266                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1203                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       75210311                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   9819                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             19670582                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          45627625                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 873                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            68111823                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.104218                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.276300                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  29707163     43.62%     43.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  17228842     25.29%     68.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  10691494     15.70%     84.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   6791866      9.97%     94.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2553145      3.75%     98.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    868383      1.27%     99.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    231798      0.34%     99.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     35456      0.05%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      3676      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              68111823                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  215032     13.70%     13.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     13.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     13.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                 88634      5.65%     19.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     19.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     19.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     19.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     19.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     19.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     19.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     19.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     19.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     19.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                   3631      0.23%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      2      0.00%     19.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                   7907      0.50%     20.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                   403      0.03%     20.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     20.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     20.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   34      0.00%     20.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     20.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     20.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     20.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd               377      0.02%     20.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     20.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     20.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt              1067      0.07%     20.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                10      0.00%     20.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     20.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult               29      0.00%     20.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     20.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     20.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     20.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     20.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     20.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     20.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     20.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     20.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     20.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     20.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     20.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     20.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     20.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     20.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     20.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     20.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1055472     67.27%     87.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 28595      1.82%     89.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            167674     10.69%     99.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              150      0.01%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        20402      0.03%      0.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      42220858     56.14%     56.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        70957      0.09%     56.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        642205      0.85%     57.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      1419707      1.89%     59.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     59.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     59.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     59.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     59.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     59.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     59.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     59.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          508      0.00%     59.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     59.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        95386      0.13%     59.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          222      0.00%     59.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        98963      0.13%     59.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       216489      0.29%     59.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     59.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     59.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          186      0.00%     59.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     59.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     59.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     59.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       187404      0.25%     59.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       303858      0.40%     60.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv        37447      0.05%     60.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult        38594      0.05%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     60.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     25068197     33.33%     93.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3780558      5.03%     98.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       808750      1.08%     99.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       199620      0.27%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       75210311                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.103647                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1569017                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.020862                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                212775308                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                99284159                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        71031157                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   7335968                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  5135055                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          3503893                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    72956027                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      3802899                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          74648647                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      25483617                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    561659                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           29400924                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3072131                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3917307                       # Number of stores executed (Count)
system.cpu.numRate                           1.095405                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             788                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           35255                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      65070784                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.362942                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.362942                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.733707                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.733707                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   96017554                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  62941300                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                     2677893                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    3072140                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    20152563                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   28112057                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  36071086                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads       28476513                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       4795398                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      9629890                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1980288                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 4158988                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           3827790                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            189478                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              3116720                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 3110595                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998035                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  108363                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 10                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           20482                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              19403                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1079                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          254                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        19670352                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             330                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            187627                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     65531545                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.992969                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.122154                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        46323041     70.69%     70.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         7423633     11.33%     82.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2756671      4.21%     86.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         2600027      3.97%     90.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          610648      0.93%     91.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          608937      0.93%     92.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          938448      1.43%     93.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          945357      1.44%     94.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3324783      5.07%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     65531545                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000000                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               65070784                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    25501597                       # Number of memory references committed (Count)
system.cpu.commit.loads                      21862330                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         220                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    2860071                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                    3002095                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    62936733                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 82469                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        16302      0.03%      0.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     36916456     56.73%     56.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        70750      0.11%     56.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       629696      0.97%     57.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      1010332      1.55%     59.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     59.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     59.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     59.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     59.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     59.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     59.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          450      0.00%     59.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        88594      0.14%     59.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp          204      0.00%     59.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        91788      0.14%     59.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       206377      0.32%     59.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     59.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          110      0.00%     59.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     59.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     59.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       185070      0.28%     60.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       283363      0.44%     60.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv        32916      0.05%     60.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult        36779      0.06%     60.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     60.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     60.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     21103147     32.43%     93.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      3445331      5.29%     98.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       759183      1.17%     99.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       193936      0.30%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     65070784                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3324783                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       24147009                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          24147009                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      24147284                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         24147284                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        49038                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           49038                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        51685                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          51685                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    959391993                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    959391993                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    959391993                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    959391993                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     24196047                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      24196047                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     24198969                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     24198969                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.002027                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.002027                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.002136                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.002136                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 19564.256148                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 19564.256148                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 18562.290665                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 18562.290665                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         6116                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           51                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          438                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      13.963470                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           51                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        48085                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             48085                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        13681                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         13681                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        13681                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        13681                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        35357                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        35357                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        38004                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher        12382                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        50386                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    678077994                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    678077994                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    737669994                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher    203166778                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    940836772                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.001461                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.001461                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.001570                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002082                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 19178.040954                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 19178.040954                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 19410.325071                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 16408.235988                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 18672.583098                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  49361                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher        12382                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total        12382                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher    203166778                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total    203166778                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 16408.235988                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 16408.235988                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data          110                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total          110                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data          110                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total          110                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       660000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       660000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data          110                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total          110                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data          110                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total          110                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     20536149                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        20536149                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        20679                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         20679                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    399256000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    399256000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     20556828                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     20556828                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.001006                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.001006                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 19307.316601                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 19307.316601                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        13573                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        13573                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         7106                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         7106                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    150147000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    150147000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000346                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000346                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 21129.608781                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 21129.608781                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data          275                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total           275                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data         2647                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total         2647                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data         2922                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total         2922                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.905886                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.905886                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data         2647                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total         2647                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data     59592000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total     59592000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.905886                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.905886                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 22513.033623                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 22513.033623                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      3610860                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3610860                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        28359                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        28359                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    560135993                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    560135993                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3639219                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3639219                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.007793                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.007793                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 19751.612998                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 19751.612998                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          108                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          108                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        28251                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        28251                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    527930994                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    527930994                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.007763                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.007763                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 18687.161304                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 18687.161304                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  68147045000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses        35357                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued           14161                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused             300                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful           11534                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.814491                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.245975                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache         1725                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR           54                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate              1779                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified        31264                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit        12707                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand          537                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage          5016                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  68147045000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1017.323020                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             24197890                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              50385                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             480.259800                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              231000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   821.272519                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   196.050501                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.802024                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.191456                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.993480                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022          196                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          828                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::1            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::3          188                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           57                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          751                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.191406                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.808594                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           96847141                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          96847141                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68147045000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  3321538                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              53445797                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   4048095                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               7101871                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 194522                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2850760                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1916                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               86287426                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  7259                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            6644662                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       70608896                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     4158988                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            3238361                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      61270303                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  392824                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   58                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           388                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                   6475276                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 31564                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           68111823                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.368161                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.711067                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 51203807     75.18%     75.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1463079      2.15%     77.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1954934      2.87%     80.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1736997      2.55%     82.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1009875      1.48%     84.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1287681      1.89%     86.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1229119      1.80%     87.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1059285      1.56%     89.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  7167046     10.52%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             68111823                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.061030                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.036125                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        6473044                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           6473044                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       6473044                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          6473044                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2232                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2232                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2232                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2232                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    165939000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    165939000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    165939000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    165939000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      6475276                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       6475276                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      6475276                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      6475276                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000345                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000345                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000345                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000345                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 74345.430108                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 74345.430108                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 74345.430108                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 74345.430108                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          172                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      34.400000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          591                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           591                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          591                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          591                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1641                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1641                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1641                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1641                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    131122000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    131122000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    131122000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    131122000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000253                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000253                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000253                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000253                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 79903.717246                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 79903.717246                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 79903.717246                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 79903.717246                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    644                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      6473044                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         6473044                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2232                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2232                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    165939000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    165939000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      6475276                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      6475276                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000345                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000345                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 74345.430108                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 74345.430108                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          591                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          591                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1641                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1641                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    131122000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    131122000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000253                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000253                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 79903.717246                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 79903.717246                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  68147045000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.prefetcher.demandMshrMisses         1641                       # demands not covered by prefetchs (Count)
system.cpu.icache.prefetcher.pfIssued               0                       # number of hwpf issued (Count)
system.cpu.icache.prefetcher.pfUseful               0                       # number of useful prefetch (Count)
system.cpu.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.icache.prefetcher.accuracy             nan                       # accuracy of the prefetcher (Count)
system.cpu.icache.prefetcher.coverage               0                       # coverage brought by this prefetcher (Count)
system.cpu.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.icache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.icache.prefetcher.pfLate                 0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page (Count)
system.cpu.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  68147045000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           993.386716                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              6474685                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1641                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            3945.572821                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               88000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   993.386716                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.970104                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.970104                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          996                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          996                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.972656                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           25902745                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          25902745                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68147045000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    194522                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   13077988                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  2395876                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               84741469                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  583                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 28476513                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 4795398                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   403                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                   1167245                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      923                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           7232                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         108857                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        83195                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               192052                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 74591452                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                74535050                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  64038260                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  89029527                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.093738                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.719292                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     5071359                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 6614144                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 2777                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                7232                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1156127                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1310                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    383                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           21859382                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.033459                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             1.279894                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               21841051     99.92%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                11643      0.05%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 3111      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  279      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  426      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  406      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  564      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  558      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  415      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  418      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                278      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 58      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 30      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 23      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 20      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               32      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                5                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              349                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             21859382                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                25632859                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 3917397                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       300                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       530                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  68147045000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 6475347                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       173                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  68147045000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  68147045000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 194522                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  5460097                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                31600814                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            356                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   7950255                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              22905779                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               85300045                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               3840744                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               17558769                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                  78293                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           163131977                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   306342375                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                113738877                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   3285176                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             125256716                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 37875016                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      18                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  16                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  44530563                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        146946793                       # The number of ROB reads (Count)
system.cpu.rob.writes                       172063623                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   65070784                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    34                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                23774                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          48150                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               3184                       # Transaction distribution (Count)
system.l2bus.transDist::HardPFReq                 880                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                  1                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                 1                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq               28252                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp              28252                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq           23774                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         3925                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       150133                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   154058                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       104960                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      6302080                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   6407040                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                              2210                       # Total snoops (Count)
system.l2bus.snoopTraffic                        4224                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               54236                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.015211                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.122394                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     53411     98.48%     98.48% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       825      1.52%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 54236                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  68147045000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            204521243                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             4927995                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           151156000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          102032                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        50005                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests           19                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               806                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          806                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                63                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data             35225                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.dcache.prefetcher        11865                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                47153                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst               63                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data            35225                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.dcache.prefetcher        11865                       # number of overall hits (Count)
system.l2cache.overallHits::total               47153                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            1577                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            2778                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.dcache.prefetcher          517                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               4872                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           1577                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           2778                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.dcache.prefetcher          517                       # number of overall misses (Count)
system.l2cache.overallMisses::total              4872                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    125479000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data    225050000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.dcache.prefetcher     41602608                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     392131608                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    125479000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data    225050000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.dcache.prefetcher     41602608                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    392131608                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1640                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         38003                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.dcache.prefetcher        12382                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            52025                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1640                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        38003                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.dcache.prefetcher        12382                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           52025                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.961585                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.073099                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.dcache.prefetcher     0.041754                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.093647                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.961585                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.073099                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.dcache.prefetcher     0.041754                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.093647                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 79568.167406                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 81011.519078                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.dcache.prefetcher 80469.261122                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 80486.783251                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 79568.167406                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 81011.519078                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.dcache.prefetcher 80469.261122                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 80486.783251                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks              65                       # number of writebacks (Count)
system.l2cache.writebacks::total                   65                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.data             3                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.dcache.prefetcher            8                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total               11                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data            3                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.dcache.prefetcher            8                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total              11                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst         1577                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         2775                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.dcache.prefetcher          509                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           4861                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         1577                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         2775                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.dcache.prefetcher          509                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::l2cache.prefetcher          519                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          5380                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst    109709000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data    196988000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.dcache.prefetcher     36206616                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    342903616                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst    109709000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data    196988000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.dcache.prefetcher     36206616                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::l2cache.prefetcher     32190576                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    375094192                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.961585                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.073021                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.dcache.prefetcher     0.041108                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.093436                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.961585                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.073021                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.dcache.prefetcher     0.041108                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.103412                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 69568.167406                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 70986.666667                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.dcache.prefetcher 71132.840864                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 70541.784818                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 69568.167406                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 70986.666667                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 71132.840864                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 62024.231214                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 69720.110037                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                      1329                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks           62                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total           62                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.HardPFReq.mshrMisses::l2cache.prefetcher          519                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMisses::total          519                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher     32190576                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissLatency::total     32190576                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissRate::l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 62024.231214                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.HardPFReq.avgMshrMissLatency::total 62024.231214                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data         26438                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total            26438                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         1814                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           1814                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    146659000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    146659000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data        28252                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total        28252                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.064208                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.064208                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 80848.401323                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 80848.401323                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         1814                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         1814                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data    128519000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    128519000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.064208                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.064208                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 70848.401323                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 70848.401323                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst           63                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data         8787                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.dcache.prefetcher        11865                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        20715                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         1577                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data          964                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.dcache.prefetcher          517                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         3058                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst    125479000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data     78391000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.dcache.prefetcher     41602608                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    245472608                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         1640                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data         9751                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.dcache.prefetcher        12382                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total        23773                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.961585                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.098862                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.041754                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.128633                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 79568.167406                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 81318.464730                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 80469.261122                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 80272.272073                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.data            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu.dcache.prefetcher            8                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total           11                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1577                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data          961                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher          509                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         3047                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst    109709000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     68469000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher     36206616                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    214384616                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.961585                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.098554                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.041108                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.128171                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 69568.167406                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 71247.658689                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 71132.840864                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 70359.243846                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data            1                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total               1                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu.data            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks        48085                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        48085                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        48085                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        48085                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  68147045000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.demandMshrMisses         4861                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.pfIssued                614                       # number of hwpf issued (Count)
system.l2cache.prefetcher.pfUseful                508                       # number of useful prefetch (Count)
system.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.accuracy           0.827362                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.coverage           0.094617                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.pfHitInCache             69                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.pfHitInMSHR              26                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.pfLate                   95                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.pfIdentified            614                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.pfSpanPage               98                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  68147045000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             3989.406310                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                  102460                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  5415                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                 18.921514                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks    29.486987                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   612.801441                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  2430.848525                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.dcache.prefetcher   448.401482                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::l2cache.prefetcher   467.867875                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.007199                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.149610                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.593469                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.dcache.prefetcher     0.109473                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::l2cache.prefetcher     0.114226                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.973976                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1022         1014                       # Occupied blocks per task id (Count)
system.l2cache.tags.occupanciesTaskId::1024         3072                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1022::3              11                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::4            1003                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3              51                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4            3021                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1022     0.247559                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.ratioOccsTaskId::1024     0.750000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                821527                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               821527                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68147045000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples        65.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1577.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      2771.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.dcache.prefetcher::samples       509.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache.prefetcher::samples       519.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.119023238500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             3                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             3                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                28237                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                  47                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         5380                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                          65                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       5380                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                        65                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       4                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.28                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   5380                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                    65                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     3746                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     1034                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      301                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      144                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                      116                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                       20                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                       10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     1784.666667                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     475.297395                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    2820.633321                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255              2     66.67%     66.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4864-5119            1     33.33%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total              3                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.666667                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.640671                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.154701                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 2     66.67%     66.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 1     33.33%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total              3                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   344320                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                  4160                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               5052603.52815005                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               61044.46641817                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    66135574000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                    12146110.93                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       100928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       177344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.dcache.prefetcher        32576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache.prefetcher        33216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks         3200                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1481032.669868517434                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 2602372.560688434634                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.dcache.prefetcher 478025.129336128943                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache.prefetcher 487416.585708155064                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 46957.281860130541                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1577                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         2775                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.dcache.prefetcher          509                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache.prefetcher          519                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks           65                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     44528245                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     82257734                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.dcache.prefetcher     14432284                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher     16042239                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 1033441599000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     28236.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     29642.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.dcache.prefetcher     28354.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     30909.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 15899101523.08                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       100928                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       177600                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.dcache.prefetcher        32576                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache.prefetcher        33216                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          344320                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       100928                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       100928                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks         4160                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total         4160                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1577                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          2775                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.dcache.prefetcher          509                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache.prefetcher          519                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             5380                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks           65                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total              65                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         1481033                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data         2606129                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.dcache.prefetcher       478025                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache.prefetcher       487417                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total            5052604                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      1481033                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        1481033                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks        61044                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total             61044                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks        61044                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        1481033                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data        2606129                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.dcache.prefetcher       478025                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache.prefetcher       487417                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total           5113648                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  5376                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                   50                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           228                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           234                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           323                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           197                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           376                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           304                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           227                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           286                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           472                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           410                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          458                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          496                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          332                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          312                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          337                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            10                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            17                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            11                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            11                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 56460502                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               26880000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           157260502                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10502.33                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29252.33                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 3957                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                  42                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             73.60                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            84.00                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         1427                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   243.352488                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   156.131189                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   274.591516                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          496     34.76%     34.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          528     37.00%     71.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          132      9.25%     81.01% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           80      5.61%     86.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           36      2.52%     89.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           23      1.61%     90.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            8      0.56%     91.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           13      0.91%     92.22% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          111      7.78%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         1427                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 344064                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten                3200                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                 5.048847                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 0.046957                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.04                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.04                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                73.70                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  68147045000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          5147940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          2736195                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        15529500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy         198360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5379329280.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   1686349560                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  24748381440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    31837672275                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    467.190797                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  64324719499                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2275520000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   1546805501                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          5040840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          2679270                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        22855140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy          62640                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5379329280.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   1653194940                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  24776301120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    31839463230                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    467.217078                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  64396801998                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2275520000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   1474723002                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  68147045000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                3566                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            65                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               521                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1814                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1814                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           3566                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port        11346                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total        11346                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   11346                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port       348480                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total       348480                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   348480                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               5380                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     5380    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 5380                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  68147045000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             6253336                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           28365013                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           5966                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          587                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
