<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Contiki 3.x: cpu/avr/radio/rf230bb/atmega256rfr2_registermap.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Contiki 3.x
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a01405_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">atmega256rfr2_registermap.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="a01405.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * @file</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * @brief This file contains RF230-formatted register definitions for the atmega128rfa1</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">/*   Copyright (c) 2008, Swedish Institute of Computer Science</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">   All rights reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">   Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">   modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">   * Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">     notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">   * Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">     notice, this list of conditions and the following disclaimer in</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">     the documentation and/or other materials provided with the</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">     distribution.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">   * Neither the name of the copyright holders nor the names of</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">     contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">     from this software without specific prior written permission.</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">  ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">  POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#ifndef PHY256RFR2_REGISTERMAP_EXTERNAL_H</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define PHY256RFR2_REGISTERMAP_EXTERNAL_H</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* RF230 register access is through SPI which transfers 8 bits address/8 bits data.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * ATmega128rfa1 registers are defined in I/O space, e.g. in gcc /include/avr/iom128rfa1.h</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * A typical definition is #define TRX_STATUS _SFR_MEM8(0x141)</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * Registers can be read with a macro, but the args for subregisters don&#39;t expand properly so the actual address</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * is used with explicit _SFR_MEM8 in the subregister read/write routines.</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Symbol Counter */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define RG_SCCNTHH  (0xE4)   </span><span class="comment">/* SCCNTHH7-0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define RG_SCCNTHL  (0xE3)   </span><span class="comment">/* SCCNTHL7-0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define RG_SCCNTLH  (0xE2)   </span><span class="comment">/* SCCNTLH7-0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define RG_SCCNTLL  (0xE1)   </span><span class="comment">/* SCCNTLL7-0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/* Counter control register 0 */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define RG_SCCR0   (0xdc)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define SR_SCCR0            0xdc,  0xff, 0</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define SR_SCCR0_SCRES      0xdc,  0x80, 7 </span><span class="comment">/*  Counter Sync. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define SR_SCCR0_SCMBTS     0xdc,  0x40, 6 </span><span class="comment">/*  Manual Beacon timestamp */</span><span class="preprocessor"></span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define SR_SCCR0_SCEN       0xdc,  0x20, 5 </span><span class="comment">/*  Counter enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define SR_SCCR0_SCCKSEL    0xdc,  0x10, 4 </span><span class="comment">/*  Counter clock source */</span><span class="preprocessor"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define SR_SCCR0_SCTSE      0xdc,  0x08, 3 </span><span class="comment">/*  Auto timstamp Beacon, SFD */</span><span class="preprocessor"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define SR_SCCR0_SCMP3      0xdc,  0x04, 2 </span><span class="comment">/*  Compare 3 counter mode sel. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define SR_SCCR0_SCMP2      0xdc,  0x02, 1 </span><span class="comment">/*  Compare 2 counter mode sel. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define SR_SCCR0_SCMP1      0xdc,  0x01, 0 </span><span class="comment">/*  Compare 1 counter mode sel. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/* Counter control register 1 */</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define RG_SCCR1   (0xdd)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define SR_SCCR1            0xdd,  0xff, 0</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define SR_SCCR1_SCBTSM     0xdd,  0x20, 5 </span><span class="comment">/*  Disable beacon timestamp */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define SR_SCCR1_CLKDIV     0xdd,  0x1c, 2 </span><span class="comment">/*  CLKDIV */</span><span class="preprocessor"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define SR_SCCR1_CLK0       0xdd,  0x10, 4 </span><span class="comment">/*  CLK0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define SR_SCCR1_CLK1       0xdd,  0x08, 3 </span><span class="comment">/*  CLK1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define SR_SCCR1_CLK2       0xdd,  0x04, 2 </span><span class="comment">/*  CLK2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define SR_SCCR1_EECLK      0xdd,  0x02, 1 </span><span class="comment">/*  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define SR_SCCR1_SCENBO     0xdd,  0x01, 0 </span><span class="comment">/*  Backoff Slot Counter Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* Prescaler for symbol counter */</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define SCCKDIV_62_5k 0</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define SCCKDIV_125k  1</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define SCCKDIV_250k  2</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define SCCKDIV_500k  3</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define SCCKDIV_1M    4</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define SCCKDIV_2M    5</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define SCCKDIV_4M    6</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/* Counter status register 1 */</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define RG_SCSR      (0xde)</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define SR_SCSR             0xde,  0xff, 0</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define SR_SCBSY            0xde,  0x01, 0 </span><span class="comment">/*  Symbol counter busy */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/* Counter ISR  */</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define RG_SCIRQS   (0xe0)</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define SR_SCIRQS            0xe0,  0xff, 0</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define SR_SCIRQS_IRQSB0     0xe0,  0x10, 4 </span><span class="comment">/*  Backoff */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define SR_SCIRQS_IRQSOF     0xe0,  0x08, 3 </span><span class="comment">/*  Counter overflow */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define SR_SCIRQS_IRQSCP3    0xe0,  0x04, 2 </span><span class="comment">/*  Compare 3 counter */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define SR_SCIRQS_IRQSCP2    0xe0,  0x02, 1 </span><span class="comment">/*  Compare 2 counter */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define SR_SCIRQS_IRQSCP1    0xe0,  0x01, 0 </span><span class="comment">/*  Compare 1 counter */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/* Counter IRQ mask  */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define RG_SCIRQM   (0xdf)</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define SR_SCIRQM            0xdf,  0xff, 0</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define SR_SCIRQM_IRQMB0     0xdf,  0x10, 4 </span><span class="comment">/*  Backoff mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define SR_SCIRQM_IRQMOF     0xdf,  0x08, 3 </span><span class="comment">/*  Counter overflow mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define SR_SCIRQM_IRQMCP3    0xdf,  0x04, 2 </span><span class="comment">/*  Compare 3 counter mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define SR_SCIRQM_IRQMCP2    0xdf,  0x02, 1 </span><span class="comment">/*  Compare 2 counter mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define SR_SCIRQM_IRQMCP1    0xdf,  0x01, 0 </span><span class="comment">/*  Compare 1 counter mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/* Timestamp SFD */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define RG_SCTSRHH  0xFC   </span><span class="comment">/* SCTSRHH7-0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define RG_SCTSRHL  0xFB   </span><span class="comment">/* SCTSRHL7-0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define RG_SCTSRLH  0xFA   </span><span class="comment">/* SCTSRLH7-0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define RG_SCTSRLL  0xF9   </span><span class="comment">/* SCTSRLL7-0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/* Beacon Timestamp */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define RG_SCBTSRHH (0xE8)  </span><span class="comment">/* SCBTSRHH7-0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define RG_SCBTSRHL (0xE7)  </span><span class="comment">/* SCBTSRHL7-0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define RG_SCBTSRLH (0xE6)  </span><span class="comment">/* SCBTSRLH7-0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define RG_SCBTSRLL (0xE5)  </span><span class="comment">/* SCBTSRLL7-0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/* Output Compare 1 */</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define RG_SCOCR1HH (0xF8)  </span><span class="comment">/* SCOCR1HH7-0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define RG_SCOCR1HL (0xF7)  </span><span class="comment">/* SCOCR1HL7-0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define RG_SCOCR1LH (0xF6)  </span><span class="comment">/* SCOCR1LH7-0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define RG_SCOCR1LL (0xF5)  </span><span class="comment">/* SCOCR1LL7-0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/* Output Compare 2 */</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define RG_SCOCR2HH (0xF4)  </span><span class="comment">/* SCOCR2HH7-0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define RG_SCOCR2HL (0xF3)  </span><span class="comment">/* SCOCR2HL7-0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define RG_SCOCR2LH (0xF2)  </span><span class="comment">/* SCOCR2LH7-0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define RG_SCOCR2LL (0xF1)  </span><span class="comment">/* SCOCR2LL7-0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/* Output Compare 3 */</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define RG_SCOCR3HH (0xF0)  </span><span class="comment">/* SCOCR3HH7-0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define RG_SCOCR3HL (0xEF)  </span><span class="comment">/* SCOCR3HL7-0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define RG_SCOCR3LH (0xEE)  </span><span class="comment">/* SCOCR3LH7-0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define RG_SCOCR3LL (0xED)  </span><span class="comment">/* SCOCR3LL7-0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/* Transmit Frame Timestamp */</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define RG_SCTSTRHH (0xFC)  </span><span class="comment">/* SCTSTRHH7-0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define RG_SCTSTRHL (0xFB)  </span><span class="comment">/* SCTSTRHL7-0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define RG_SCTSTRLH (0xFA)  </span><span class="comment">/* SCTSTRLH7-0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define RG_SCTSTRLL (0xF9)  </span><span class="comment">/* SCTSTRLL7-0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/* </span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">Interrupt Status</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">#define RG_SCIRQS (0xE0)  Res2 Res1 Res0 IRQSBO IRQSOF IRQSCP3 IRQSCP2 IRQSCP1 page 173</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">Interrupt Mask</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">#define RG_SCIRQM (0xDF)  Res2 Res1 Res0 IRQMBO IRQMOF IRQMCP3 IRQMCP2 IRQMCP1 page 174</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">Counter status</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">#define RG_SCSR   (0xDE)  Res6 Res5 Res4 Res3 Res2 Res1 Res0 SCBSY page 173</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">Counter Control 1</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">#define RG_SCCR1  (0xDD)  Res6 Res5 SCBTSM SCCKDIV2 SCCKDIV1 SCCKDIV0 SCEECLK SCENBO page 172</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">Counter Control 0</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">#define RG_SCCR0  (0xDC)  SCRES SCMBTS SCEN SCCKSEL SCTSE SCCMP3 SCCMP2 SCCMP1 page 171</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">Counter Compare Source</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">#define RG_SCCSR  (0xDB)  Res1 Res0 SCCS31 SCCS30 SCCS21 SCCS20 SCCS11 SCCS10 page 161</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define RG_TRX_STATUS         TRX_STATUS</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define SR_TRX_STATUS         0x141, 0x1f, 0</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define SR_TRX_CMD            0x142, 0x1f, 0</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define STATE_TRANSITION      (31)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define SR_TX_PWR             0x145, 0x0f, 0</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define RG_VERSION_NUM        VERSION_NUM</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define RG_MAN_ID_0           MAN_ID_0</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define RG_IRQ_MASK           (0x14e)</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">/** Access parameters for sub-register IRQ_MASK in register @ref RG_IRQ_MASK */</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="a01405.html#a480aa0e845fd502901a0108a4f378200">  167</a></span>&#160;<span class="preprocessor">#define SR_IRQ_MASK                  0x14e, 0xff, 0</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">/** Offset for register IRQ_STATUS */</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="a01405.html#a7dec4b1e3d3bfd3e9f6c243abc4f008e">  169</a></span>&#160;<span class="preprocessor">#define RG_IRQ_STATUS              (0x14f)</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define SR_IRQ_STATUS               0x14f, 0xff, 0</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/** Awake Interrupt Status */</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="a01405.html#a1d7beebad85650f2a2b5371c36d380ae">  172</a></span>&#160;<span class="preprocessor">#define SR_IRQ_AWAKE                0x14f, 0x80, 7</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">/** TX_END Interrupt Status */</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="a01405.html#a0660518e8257c09afd163029498a57ec">  174</a></span>&#160;<span class="preprocessor">#define SR_IRQ_TX_END               0x14f, 0x40, 6</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">/** Address Match */</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="a01405.html#a44d9aeec256b5bdfe583091b2354df9d">  176</a></span>&#160;<span class="preprocessor">#define SR_IRQ_AMI                  0x14f, 0x20, 5</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">/** End of ED Measurement Interrupt Status */</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="a01405.html#a12e89f50131915e60e2bd7cbdd7203f5">  178</a></span>&#160;<span class="preprocessor">#define SR_CCA_ED_DONE              0x14f, 0x10, 4</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/** Access parameters for sub-register IRQ_3_TRX_END in register @ref RG_IRQ_STATUS */</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="a01405.html#a6021946abb69a091ba5057a9d6698a2a">  180</a></span>&#160;<span class="preprocessor">#define SR_IRQ_3_TRX_END             0x14f, 0x08, 3</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/** Access parameters for sub-register IRQ_2_RX_START in register @ref RG_IRQ_STATUS */</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="a01405.html#a46f82e2b9ccfbef2c593ae4df2f1234b">  182</a></span>&#160;<span class="preprocessor">#define SR_IRQ_2_RX_START            0x14f, 0x04, 2</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/** Access parameters for sub-register IRQ_1_PLL_UNLOCK in register @ref RG_IRQ_STATUS */</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="a01405.html#a9a2818dcaf395af7975e876073197ed3">  184</a></span>&#160;<span class="preprocessor">#define SR_IRQ_1_PLL_UNLOCK          0x14f, 0x02, 1</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">/** Access parameters for sub-register IRQ_0_PLL_LOCK in register @ref RG_IRQ_STATUS */</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="a01405.html#ae9477feb3c263ec41f78b52c22ea863d">  186</a></span>&#160;<span class="preprocessor">#define RG_XAH_CTRL_1         (0x157)</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define SR_AACK_PROM_MODE     0x157, 0x02, 1</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define SR_IRQ_0_PLL_LOCK            0x14f, 0x01, 0</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define SR_MAX_FRAME_RETRIES  0x16C, 0xf0, 4</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define SR_TX_AUTO_CRC_ON     0x144, 0x20, 5</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define SR_PLL_FLT            0x144, 0x10, 4</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define SR_TRAC_STATUS        0x142, 0xe0, 5</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define SR_CHANNEL            0x148, 0x1f, 0</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define SR_CCA_MODE           0x148, 0x60, 5</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define SR_CCA_REQUEST        0x148, 0x80, 7</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define RG_PAN_ID_0           PAN_ID_0</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define RG_PAN_ID_1           PAN_ID_1</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define RG_SHORT_ADDR_0       SHORT_ADDR_0</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define RG_SHORT_ADDR_1       SHORT_ADDR_1</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define RG_IEEE_ADDR_0        IEEE_ADDR_0</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define RG_IEEE_ADDR_1        IEEE_ADDR_1</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define RG_IEEE_ADDR_2        IEEE_ADDR_2</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define RG_IEEE_ADDR_3        IEEE_ADDR_3</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define RG_IEEE_ADDR_4        IEEE_ADDR_4</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define RG_IEEE_ADDR_5        IEEE_ADDR_5</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define RG_IEEE_ADDR_6        IEEE_ADDR_6</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define RG_IEEE_ADDR_7        IEEE_ADDR_7</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">/* #define SR_ED_LEVEL           0x147, 0xff, 0 */</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define RG_PHY_ED_LEVEL       PHY_ED_LEVEL</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define RG_RX_SYN             RX_SYN</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define SR_RSSI               0x146, 0x1f, 0</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define SR_RX_CRC_VALID       0x146, 0x80, 7</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define SR_RX_SYN             0x155, 0xff, 0</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define SR_TRX_RPC            0x156, 0xff, 0</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define SR_XAH_CTRL_1         0x157, 0xf5, 2</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define SR_PLL_CF_START       0x15a, 0x80, 7</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define SR_PLL_DCU_START      0x15b, 0x80, 7</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define SR_MAX_CSMA_RETRIES   0x16c, 0x0e, 1</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define RG_CSMA_BE            CSMA_BE</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define RG_CSMA_SEED_0        CSMA_SEED_0</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define RG_PHY_RSSI           PHY_RSSI</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define SR_CCA_CS_THRES       0x149, 0xf0, 4</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define SR_CCA_ED_THRES        0x149, 0x0f, 0</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define SR_CCA_DONE            0x141, 0x80, 7</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define SR_CCA_STATUS          0x141, 0x40, 6</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define SR_AACK_SET_PD         0x16e, 0x20, 5</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define SR_CSMA_SEED_1         0x16e, 0x03, 0</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define SR_AACK_DIS_ACK        0x16e, 0x10, 4</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define RG_AES_KEY             (0x13F)</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define SR_AES_KEY             0x13F, 0xff, 0</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define RG_AES_STATE           (0x13E)</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define SR_AES_STATE           0x13E, 0xff, 0</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define RG_AES_STATUS          (0x13D)</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define SR_AES_STATUS          0x13D, 0xff, 0</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define SR_AES_STATUS_DONE     0x13D, 0x01, 0</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define SR_AES_STATUS_ERR      0x13D, 0x80, 7</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define RG_AES_CNTRL           (0x13C)</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define SR_AES_CNTRL           0x13C, 0xff, 0</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define SR_AES_CNTRL_IM        0x13C, 0x04, 2</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define SR_AES_CNTRL_DIR       0x13C, 0x08, 3</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define SR_AES_CNTRL_MODE      0x13C, 0x20, 5</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define SR_AES_CNTRL_REQUEST   0x13C, 0x80, 7</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">/* RF230 register assignments, for reference */</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#if 1</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">//#define HAVE_REGISTER_MAP (1)</span><span class="comment"></span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">/** Offset for register TRX_STATUS */</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">//#define RG_TRX_STATUS                    (0x01)</span><span class="comment"></span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">/** Access parameters for sub-register CCA_DONE in register @ref RG_TRX_STATUS */</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">//#define SR_CCA_DONE                  0x01, 0x80, 7</span><span class="comment"></span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">/** Access parameters for sub-register CCA_STATUS in register @ref RG_TRX_STATUS */</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">//#define SR_CCA_STATUS                0x01, 0x40, 6</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">//#define SR_reserved_01_3             0x01, 0x20, 5</span><span class="comment"></span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">/** Access parameters for sub-register TRX_STATUS in register @ref RG_TRX_STATUS */</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">//#define SR_TRX_STATUS                0x01, 0x1f, 0</span><span class="comment"></span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">/** Constant P_ON for sub-register @ref SR_TRX_STATUS */</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">//#define P_ON                     (0)</span><span class="comment"></span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">/** Constant BUSY_RX for sub-register @ref SR_TRX_STATUS */</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="a01405.html#a9486d08d26658473840dd55ef9d59783">  262</a></span>&#160;<span class="preprocessor">#define BUSY_RX                  (1)</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">/** Constant BUSY_TX for sub-register @ref SR_TRX_STATUS */</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="a01405.html#a9cbdb413702bfd45c35773bee53c4cd3">  264</a></span>&#160;<span class="preprocessor">#define BUSY_TX                  (2)</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/** Constant RX_ON for sub-register @ref SR_TRX_STATUS */</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="a01405.html#a359db88bcffa6b39bdb64ec00ec3a1ae">  266</a></span>&#160;<span class="preprocessor">#define RX_ON                    (6)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">/** Constant TRX_OFF for sub-register @ref SR_TRX_STATUS */</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="a01405.html#ad9aff3d987888b9d1bcb9fc12d2c996e">  268</a></span>&#160;<span class="preprocessor">#define TRX_OFF                  (8)</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">/** Constant PLL_ON for sub-register @ref SR_TRX_STATUS */</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="a01405.html#a77a32ac338596fe95ea09d7603d7c295">  270</a></span>&#160;<span class="preprocessor">#define PLL_ON                   (9)</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/** Constant SLEEP for sub-register @ref SR_TRX_STATUS */</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">//#define SLEEP                    (15)</span><span class="comment"></span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">/** Constant BUSY_RX_AACK for sub-register @ref SR_TRX_STATUS */</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="a01405.html#ab128af01291fb016509cce7df4de6233">  274</a></span>&#160;<span class="preprocessor">#define BUSY_RX_AACK             (17)</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">/** Constant BUSY_TX_ARET for sub-register @ref SR_TRX_STATUS */</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="a01405.html#a4480cfa57a0f162471e351fce3ce72da">  276</a></span>&#160;<span class="preprocessor">#define BUSY_TX_ARET             (18)</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">/** Constant RX_AACK_ON for sub-register @ref SR_TRX_STATUS */</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="a01405.html#afddeaef97c7252f303f60355d79bf04c">  278</a></span>&#160;<span class="preprocessor">#define RX_AACK_ON               (22)</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">/** Constant TX_ARET_ON for sub-register @ref SR_TRX_STATUS */</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="a01405.html#a0d659f730692556a1b5e68f54c8ae015">  280</a></span>&#160;<span class="preprocessor">#define TX_ARET_ON               (25)</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">/** Constant RX_ON_NOCLK for sub-register @ref SR_TRX_STATUS */</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">//#define RX_ON_NOCLK              (28)</span><span class="comment"></span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">/** Constant RX_AACK_ON_NOCLK for sub-register @ref SR_TRX_STATUS */</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">//#define RX_AACK_ON_NOCLK         (29)</span><span class="comment"></span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">/** Constant BUSY_RX_AACK_NOCLK for sub-register @ref SR_TRX_STATUS */</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">//#define BUSY_RX_AACK_NOCLK       (30)</span><span class="comment"></span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">/** Constant STATE_TRANSITION for sub-register @ref SR_TRX_STATUS */</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">//#define STATE_TRANSITION         (31)</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">/** Offset for register TRX_STATE */</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">//#define RG_TRX_STATE                     (0x02)</span><span class="comment"></span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/** Access parameters for sub-register TRAC_STATUS in register @ref RG_TRX_STATE */</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">//#define SR_TRAC_STATUS               0x02, 0xe0, 5</span><span class="comment"></span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">/** Access parameters for sub-register TRX_CMD in register @ref RG_TRX_STATE */</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">//#define SR_TRX_CMD                   0x02, 0x1f, 0</span><span class="comment"></span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">/** Constant CMD_NOP for sub-register @ref SR_TRX_CMD */</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">//#define CMD_NOP                  (0)</span><span class="comment"></span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/** Constant CMD_TX_START for sub-register @ref SR_TRX_CMD */</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">//#define CMD_TX_START             (2)</span><span class="comment"></span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">/** Constant CMD_FORCE_TRX_OFF for sub-register @ref SR_TRX_CMD */</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="a01405.html#a8ecc63755abb125691b00426cba7fe41">  301</a></span>&#160;<span class="preprocessor">#define CMD_FORCE_TRX_OFF        (3)</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">///** Constant CMD_RX_ON for sub-register @ref SR_TRX_CMD */</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"></span><span class="comment">//#define CMD_RX_ON                (6)</span><span class="comment"></span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">///** Constant CMD_TRX_OFF for sub-register @ref SR_TRX_CMD */</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"></span><span class="comment">//#define CMD_TRX_OFF              (8)</span><span class="comment"></span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">///** Constant CMD_PLL_ON for sub-register @ref SR_TRX_CMD */</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment"></span><span class="comment">//#define CMD_PLL_ON               (9)</span><span class="comment"></span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">///** Constant CMD_RX_AACK_ON for sub-register @ref SR_TRX_CMD */</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"></span><span class="comment">//#define CMD_RX_AACK_ON           (22)</span><span class="comment"></span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">///** Constant CMD_TX_ARET_ON for sub-register @ref SR_TRX_CMD */</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment"></span><span class="comment">//#define CMD_TX_ARET_ON           (25)</span><span class="comment"></span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">///** Offset for register TRX_CTRL_0 */</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"></span><span class="comment">//#define RG_TRX_CTRL_0                    (0x03)</span><span class="comment"></span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">///** Offset for register TRX_CTRL_1 */</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"></span><span class="comment">//#define RG_TRX_CTRL_1                    (0x04)</span><span class="comment"></span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">///** Access parameters for sub-register PAD_IO in register @ref RG_TRX_CTRL_0 */</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment"></span><span class="comment">//#define SR_PAD_IO                    0x03, 0xc0, 6</span><span class="comment"></span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">///** Access parameters for sub-register PAD_IO_CLKM in register @ref RG_TRX_CTRL_0 */</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"></span><span class="comment">//#define SR_PAD_IO_CLKM               0x03, 0x30, 4</span><span class="comment"></span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">///** Constant CLKM_2mA for sub-register @ref SR_PAD_IO_CLKM */</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment"></span><span class="comment">//#define CLKM_2mA                 (0)</span><span class="comment"></span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">///** Constant CLKM_4mA for sub-register @ref SR_PAD_IO_CLKM */</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"></span><span class="comment">//#define CLKM_4mA                 (1)</span><span class="comment"></span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">///** Constant CLKM_6mA for sub-register @ref SR_PAD_IO_CLKM */</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"></span><span class="comment">//#define CLKM_6mA                 (2)</span><span class="comment"></span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">///** Constant CLKM_8mA for sub-register @ref SR_PAD_IO_CLKM */</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"></span><span class="comment">//#define CLKM_8mA                 (3)</span><span class="comment"></span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">///** Access parameters for sub-register CLKM_SHA_SEL in register @ref RG_TRX_CTRL_0 */</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"></span><span class="comment">//#define SR_CLKM_SHA_SEL              0x03, 0x08, 3</span><span class="comment"></span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">///** Access parameters for sub-register CLKM_CTRL in register @ref RG_TRX_CTRL_0 */</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment"></span><span class="comment">//#define SR_CLKM_CTRL                 0x03, 0x07, 0</span><span class="comment"></span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">///** Constant CLKM_no_clock for sub-register @ref SR_CLKM_CTRL */</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"></span><span class="comment">//#define CLKM_no_clock            (0)</span><span class="comment"></span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">///** Constant CLKM_1MHz for sub-register @ref SR_CLKM_CTRL */</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment"></span><span class="comment">//#define CLKM_1MHz                (1)</span><span class="comment"></span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">///** Constant CLKM_2MHz for sub-register @ref SR_CLKM_CTRL */</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment"></span><span class="comment">//#define CLKM_2MHz                (2)</span><span class="comment"></span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">///** Constant CLKM_4MHz for sub-register @ref SR_CLKM_CTRL */</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"></span><span class="comment">//#define CLKM_4MHz                (3)</span><span class="comment"></span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">///** Constant CLKM_8MHz for sub-register @ref SR_CLKM_CTRL */</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment"></span><span class="comment">//#define CLKM_8MHz                (4)</span><span class="comment"></span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">///** Constant CLKM_16MHz for sub-register @ref SR_CLKM_CTRL */</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"></span><span class="comment">//#define CLKM_16MHz               (5)</span><span class="comment"></span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">///** Offset for register PHY_TX_PWR */</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"></span><span class="comment">//#define RG_PHY_TX_PWR                    (0x05)</span><span class="comment"></span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">///** Access parameters for sub-register TX_AUTO_CRC_ON in register @ref RG_PHY_TX_PWR */</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"></span><span class="comment">//#define SR_TX_AUTO_CRC_ON            0x05, 0x80, 7</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">//#define SR_reserved_05_2             0x05, 0x70, 4</span><span class="comment"></span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">///** Access parameters for sub-register TX_PWR in register @ref RG_PHY_TX_PWR */</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment"></span><span class="comment">//#define SR_TX_PWR                    0x05, 0x0f, 0</span><span class="comment"></span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">///** Offset for register PHY_RSSI */</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment"></span><span class="comment">//#define RG_PHY_RSSI                      (0x06)</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">//#define SR_reserved_06_1             0x06, 0xe0, 5</span><span class="comment"></span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">///** Access parameters for sub-register RSSI in register @ref RG_PHY_RSSI */</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment"></span><span class="comment">//#define SR_RSSI                      0x06, 0x1f, 0</span><span class="comment"></span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">///** Offset for register PHY_ED_LEVEL */</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment"></span><span class="comment">//#define RG_PHY_ED_LEVEL                  (0x07)</span><span class="comment"></span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">///** Access parameters for sub-register ED_LEVEL in register @ref RG_PHY_ED_LEVEL */</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"></span><span class="comment">//#define SR_ED_LEVEL                  0x07, 0xff, 0</span><span class="comment"></span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">///** Offset for register PHY_CC_CCA */</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"></span><span class="comment">//#define RG_PHY_CC_CCA                    (0x08)</span><span class="comment"></span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">///** Access parameters for sub-register CCA_REQUEST in register @ref RG_PHY_CC_CCA */</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment"></span><span class="comment">//#define SR_CCA_REQUEST               0x08, 0x80, 7</span><span class="comment"></span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">///** Access parameters for sub-register CCA_MODE in register @ref RG_PHY_CC_CCA */</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment"></span><span class="comment">//#define SR_CCA_MODE                  0x08, 0x60, 5</span><span class="comment"></span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">///** Access parameters for sub-register CHANNEL in register @ref RG_PHY_CC_CCA */</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment"></span><span class="comment">//#define SR_CHANNEL                   0x08, 0x1f, 0</span><span class="comment"></span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">///** Offset for register CCA_THRES */</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"></span><span class="comment">//#define RG_CCA_THRES                     (0x09)</span><span class="comment"></span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">///** Access parameters for sub-register CCA_CS_THRES in register @ref RG_CCA_THRES */</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"></span><span class="comment">//#define SR_CCA_CS_THRES              0x09, 0xf0, 4</span><span class="comment"></span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">///** Access parameters for sub-register CCA_ED_THRES in register @ref RG_CCA_THRES */</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment"></span><span class="comment">//#define SR_CCA_ED_THRES              0x09, 0x0f, 0</span><span class="comment"></span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">///** Offset for register IRQ_MASK */</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">///** Offset for register VREG_CTRL */</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment"></span><span class="comment">//#define RG_VREG_CTRL                     (0x10)</span><span class="comment"></span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">///** Access parameters for sub-register AVREG_EXT in register @ref RG_VREG_CTRL */</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment"></span><span class="comment">//#define SR_AVREG_EXT                 0x10, 0x80, 7</span><span class="comment"></span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">///** Access parameters for sub-register AVDD_OK in register @ref RG_VREG_CTRL */</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment"></span><span class="comment">//#define SR_AVDD_OK                   0x10, 0x40, 6</span><span class="comment"></span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">///** Access parameters for sub-register AVREG_TRIM in register @ref RG_VREG_CTRL */</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment"></span><span class="comment">//#define SR_AVREG_TRIM                0x10, 0x30, 4</span><span class="comment"></span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">///** Constant AVREG_1_80V for sub-register @ref SR_AVREG_TRIM */</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment"></span><span class="comment">//#define AVREG_1_80V              (0)</span><span class="comment"></span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">///** Constant AVREG_1_75V for sub-register @ref SR_AVREG_TRIM */</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment"></span><span class="comment">//#define AVREG_1_75V              (1)</span><span class="comment"></span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">///** Constant AVREG_1_84V for sub-register @ref SR_AVREG_TRIM */</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment"></span><span class="comment">//#define AVREG_1_84V              (2)</span><span class="comment"></span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">///** Constant AVREG_1_88V for sub-register @ref SR_AVREG_TRIM */</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment"></span><span class="comment">//#define AVREG_1_88V              (3)</span><span class="comment"></span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">///** Access parameters for sub-register DVREG_EXT in register @ref RG_VREG_CTRL */</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment"></span><span class="comment">//#define SR_DVREG_EXT                 0x10, 0x08, 3</span><span class="comment"></span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">///** Access parameters for sub-register DVDD_OK in register @ref RG_VREG_CTRL */</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment"></span><span class="comment">//#define SR_DVDD_OK                   0x10, 0x04, 2</span><span class="comment"></span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">///** Access parameters for sub-register DVREG_TRIM in register @ref RG_VREG_CTRL */</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment"></span><span class="comment">//#define SR_DVREG_TRIM                0x10, 0x03, 0</span><span class="comment"></span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">///** Constant DVREG_1_80V for sub-register @ref SR_DVREG_TRIM */</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment"></span><span class="comment">//#define DVREG_1_80V              (0)</span><span class="comment"></span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">///** Constant DVREG_1_75V for sub-register @ref SR_DVREG_TRIM */</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment"></span><span class="comment">//#define DVREG_1_75V              (1)</span><span class="comment"></span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">///** Constant DVREG_1_84V for sub-register @ref SR_DVREG_TRIM */</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment"></span><span class="comment">//#define DVREG_1_84V              (2)</span><span class="comment"></span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">///** Constant DVREG_1_88V for sub-register @ref SR_DVREG_TRIM */</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment"></span><span class="comment">//#define DVREG_1_88V              (3)</span><span class="comment"></span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">///** Offset for register BATMON */</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment"></span><span class="comment">//#define RG_BATMON                        (0x11)</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">//#define SR_reserved_11_1             0x11, 0xc0, 6</span><span class="comment"></span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">///** Access parameters for sub-register BATMON_OK in register @ref RG_BATMON */</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment"></span><span class="comment">//#define SR_BATMON_OK                 0x11, 0x20, 5</span><span class="comment"></span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">///** Access parameters for sub-register BATMON_HR in register @ref RG_BATMON */</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment"></span><span class="comment">//#define SR_BATMON_HR                 0x11, 0x10, 4</span><span class="comment"></span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">///** Access parameters for sub-register BATMON_VTH in register @ref RG_BATMON */</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment"></span><span class="comment">//#define SR_BATMON_VTH                0x11, 0x0f, 0</span><span class="comment"></span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">///** Offset for register XOSC_CTRL */</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment"></span><span class="comment">//#define RG_XOSC_CTRL                     (0x12)</span><span class="comment"></span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">///** Offset for register RX_SYN */</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment"></span><span class="comment">//#define RG_RX_SYN                        0x15</span><span class="comment"></span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">///** Offset for register XAH_CTRL_1 */</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment"></span><span class="comment">//#define RG_XAH_CTRL_1                      0x17</span><span class="comment"></span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">///** Access parameters for sub-register XTAL_MODE in register @ref RG_XOSC_CTRL */</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment"></span><span class="comment">//#define SR_XTAL_MODE                 0x12, 0xf0, 4</span><span class="comment"></span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">///** Access parameters for sub-register XTAL_TRIM in register @ref RG_XOSC_CTRL */</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment"></span><span class="comment">//#define SR_XTAL_TRIM                 0x12, 0x0f, 0</span><span class="comment"></span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">///** Offset for register FTN_CTRL */</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment"></span><span class="comment">//#define RG_FTN_CTRL                      (0x18)</span><span class="comment"></span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">///** Access parameters for sub-register FTN_START in register @ref RG_FTN_CTRL */</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment"></span><span class="comment">//#define SR_FTN_START                 0x18, 0x80, 7</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">//#define SR_reserved_18_2             0x18, 0x40, 6</span><span class="comment"></span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">///** Access parameters for sub-register FTNV in register @ref RG_FTN_CTRL */</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment"></span><span class="comment">//#define SR_FTNV                      0x18, 0x3f, 0</span><span class="comment"></span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">///** Offset for register PLL_CF */</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment"></span><span class="comment">//#define RG_PLL_CF                        (0x1a)</span><span class="comment"></span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">///** Access parameters for sub-register PLL_CF_START in register @ref RG_PLL_CF */</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment"></span><span class="comment">//#define SR_PLL_CF_START              0x1a, 0x80, 7</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">//#define SR_reserved_1a_2             0x1a, 0x70, 4</span><span class="comment"></span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">///** Access parameters for sub-register PLL_CF in register @ref RG_PLL_CF */</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment"></span><span class="comment">//#define SR_PLL_CF                    0x1a, 0x0f, 0</span><span class="comment"></span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">///** Offset for register PLL_DCU */</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"></span><span class="comment">//#define RG_PLL_DCU                       (0x1b)</span><span class="comment"></span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">///** Access parameters for sub-register PLL_DCU_START in register @ref RG_PLL_DCU */</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"></span><span class="comment">//#define SR_PLL_DCU_START             0x1b, 0x80, 7</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">//#define SR_reserved_1b_2             0x1b, 0x40, 6</span><span class="comment"></span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">///** Access parameters for sub-register PLL_DCUW in register @ref RG_PLL_DCU */</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment"></span><span class="comment">//#define SR_PLL_DCUW                  0x1b, 0x3f, 0</span><span class="comment"></span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">///** Offset for register PART_NUM */</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment"></span><span class="comment">//#define RG_PART_NUM                      (0x1c)</span><span class="comment"></span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">///** Access parameters for sub-register PART_NUM in register @ref RG_PART_NUM */</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment"></span><span class="comment">//#define SR_PART_NUM                  0x1c, 0xff, 0</span><span class="comment"></span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">///** Constant RF230 for sub-register @ref SR_PART_NUM */</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment"></span><span class="comment">//#define RF230                    (2)</span><span class="comment"></span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">///** Offset for register VERSION_NUM */</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment"></span><span class="comment">//#define RG_VERSION_NUM                   (0x1d)</span><span class="comment"></span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">///** Access parameters for sub-register VERSION_NUM in register @ref RG_VERSION_NUM */</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment"></span><span class="comment">//#define SR_VERSION_NUM               0x1d, 0xff, 0</span><span class="comment"></span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">///** Offset for register MAN_ID_0 */</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment"></span><span class="comment">//#define RG_MAN_ID_0                      (0x1e)</span><span class="comment"></span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">///** Access parameters for sub-register MAN_ID_0 in register @ref RG_MAN_ID_0 */</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment"></span><span class="comment">//#define SR_MAN_ID_0                  0x1e, 0xff, 0</span><span class="comment"></span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">///** Offset for register MAN_ID_1 */</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment"></span><span class="comment">//#define RG_MAN_ID_1                      (0x1f)</span><span class="comment"></span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">///** Access parameters for sub-register MAN_ID_1 in register @ref RG_MAN_ID_1 */</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment"></span><span class="comment">//#define SR_MAN_ID_1                  0x1f, 0xff, 0</span><span class="comment"></span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">///** Offset for register SHORT_ADDR_0 */</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment"></span><span class="comment">//#define RG_SHORT_ADDR_0                  (0x20)</span><span class="comment"></span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">///** Access parameters for sub-register SHORT_ADDR_0 in register @ref RG_SHORT_ADDR_0 */</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment"></span><span class="comment">//#define SR_SHORT_ADDR_0              0x20, 0xff, 0</span><span class="comment"></span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">///** Offset for register SHORT_ADDR_1 */</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment"></span><span class="comment">//#define RG_SHORT_ADDR_1                  (0x21)</span><span class="comment"></span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">///** Access parameters for sub-register SHORT_ADDR_1 in register @ref RG_SHORT_ADDR_1 */</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"></span><span class="comment">//#define SR_SHORT_ADDR_1              0x21, 0xff, 0</span><span class="comment"></span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">///** Offset for register PAN_ID_0 */</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment"></span><span class="comment">//#define RG_PAN_ID_0                      (0x22)</span><span class="comment"></span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">///** Access parameters for sub-register PAN_ID_0 in register @ref RG_PAN_ID_0 */</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment"></span><span class="comment">//#define SR_PAN_ID_0                  0x22, 0xff, 0</span><span class="comment"></span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">///** Offset for register PAN_ID_1 */</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment"></span><span class="comment">//#define RG_PAN_ID_1                      (0x23)</span><span class="comment"></span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">///** Access parameters for sub-register PAN_ID_1 in register @ref RG_PAN_ID_1 */</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment"></span><span class="comment">//#define SR_PAN_ID_1                  0x23, 0xff, 0</span><span class="comment"></span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">///** Offset for register IEEE_ADDR_0 */</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"></span><span class="comment">//#define RG_IEEE_ADDR_0                   (0x24)</span><span class="comment"></span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">///** Access parameters for sub-register IEEE_ADDR_0 in register @ref RG_IEEE_ADDR_0 */</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment"></span><span class="comment">//#define SR_IEEE_ADDR_0               0x24, 0xff, 0</span><span class="comment"></span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">///** Offset for register IEEE_ADDR_1 */</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment"></span><span class="comment">//#define RG_IEEE_ADDR_1                   (0x25)</span><span class="comment"></span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">///** Access parameters for sub-register IEEE_ADDR_1 in register @ref RG_IEEE_ADDR_1 */</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment"></span><span class="comment">//#define SR_IEEE_ADDR_1               0x25, 0xff, 0</span><span class="comment"></span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">///** Offset for register IEEE_ADDR_2 */</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment"></span><span class="comment">//#define RG_IEEE_ADDR_2                   (0x26)</span><span class="comment"></span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">///** Access parameters for sub-register IEEE_ADDR_2 in register @ref RG_IEEE_ADDR_2 */</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment"></span><span class="comment">//#define SR_IEEE_ADDR_2               0x26, 0xff, 0</span><span class="comment"></span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">///** Offset for register IEEE_ADDR_3 */</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment"></span><span class="comment">//#define RG_IEEE_ADDR_3                   (0x27)</span><span class="comment"></span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">///** Access parameters for sub-register IEEE_ADDR_3 in register @ref RG_IEEE_ADDR_3 */</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment"></span><span class="comment">//#define SR_IEEE_ADDR_3               0x27, 0xff, 0</span><span class="comment"></span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">///** Offset for register IEEE_ADDR_4 */</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment"></span><span class="comment">//#define RG_IEEE_ADDR_4                   (0x28)</span><span class="comment"></span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">///** Access parameters for sub-register IEEE_ADDR_4 in register @ref RG_IEEE_ADDR_4 */</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment"></span><span class="comment">//#define SR_IEEE_ADDR_4               0x28, 0xff, 0</span><span class="comment"></span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">///** Offset for register IEEE_ADDR_5 */</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment"></span><span class="comment">//#define RG_IEEE_ADDR_5                   (0x29)</span><span class="comment"></span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">///** Access parameters for sub-register IEEE_ADDR_5 in register @ref RG_IEEE_ADDR_5 */</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment"></span><span class="comment">//#define SR_IEEE_ADDR_5               0x29, 0xff, 0</span><span class="comment"></span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">///** Offset for register IEEE_ADDR_6 */</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment"></span><span class="comment">//#define RG_IEEE_ADDR_6                   (0x2a)</span><span class="comment"></span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">///** Access parameters for sub-register IEEE_ADDR_6 in register @ref RG_IEEE_ADDR_6 */</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment"></span><span class="comment">//#define SR_IEEE_ADDR_6               0x2a, 0xff, 0</span><span class="comment"></span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">///** Offset for register IEEE_ADDR_7 */</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment"></span><span class="comment">//#define RG_IEEE_ADDR_7                   (0x2b)</span><span class="comment"></span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">///** Access parameters for sub-register IEEE_ADDR_7 in register @ref RG_IEEE_ADDR_7 */</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment"></span><span class="comment">//#define SR_IEEE_ADDR_7               0x2b, 0xff, 0</span><span class="comment"></span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">///** Offset for register XAH_CTRL */</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment"></span><span class="comment">//#define RG_XAH_CTRL_0                     (0x2c)</span><span class="comment"></span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">///** Access parameters for sub-register MAX_FRAME_RETRIES in register @ref RG_XAH_CTRL_0 */</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment"></span><span class="comment">//#define SR_MAX_FRAME_RETRIES         0x2c, 0xf0, 4</span><span class="comment"></span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">///** Access parameters for sub-register MAX_CSMA_RETRIES in register @ref RG_XAH_CTRL_0 */</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment"></span><span class="comment">//#define SR_MAX_CSMA_RETRIES          0x2c, 0x0e, 1</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">//#define SR_reserved_2c_3             0x2c, 0x01, 0</span><span class="comment"></span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">///** Offset for register CSMA_SEED_0 */</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"></span><span class="comment">//#define RG_CSMA_SEED_0                   (0x2d)</span><span class="comment"></span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">///** Access parameters for sub-register CSMA_SEED_0 in register @ref RG_CSMA_SEED_0 */</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment"></span><span class="comment">//#define SR_CSMA_SEED_0               0x2d, 0xff, 0</span><span class="comment"></span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">///** Offset for register CSMA_SEED_1 */</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment"></span><span class="comment">//#define RG_CSMA_SEED_1                   (0x2e)</span><span class="comment"></span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">///** Offset for register CSMA_BE */</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment"></span><span class="comment">//#define RG_CSMA_BE                      0x2f</span><span class="comment"></span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">///** Access parameters for sub-register MIN_BE in register @ref RG_CSMA_SEED_1 */</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment"></span><span class="comment">//#define SR_MIN_BE                    0x2e, 0xc0, 6</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">//#define SR_reserved_2e_2             0x2e, 0x30, 4</span><span class="comment"></span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">///** Access parameters for sub-register I_AM_COORD in register @ref RG_CSMA_SEED_1 */</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment"></span><span class="comment">//#define SR_I_AM_COORD                0x2e, 0x08, 3</span><span class="comment"></span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">///** Access parameters for sub-register CSMA_SEED_1 in register @ref RG_CSMA_SEED_1 */</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment"></span><span class="comment">//#define SR_CSMA_SEED_1               0x2e, 0x07, 0</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* PHY256RFR2y_REGISTERMAP_EXTERNAL_H */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_bcc0b3bc564a71f69a504b5999905a60.html">avr</a></li><li class="navelem"><a class="el" href="dir_6dbece4d6b8367f1720dbc6b0fdf37ed.html">radio</a></li><li class="navelem"><a class="el" href="dir_beef3c065b8e8a961f748ba6355bf20d.html">rf230bb</a></li><li class="navelem"><a class="el" href="a01405.html">atmega256rfr2_registermap.h</a></li>
    <li class="footer">Generated on Fri Mar 11 2022 12:05:45 for Contiki 3.x by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
