{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1610243687321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610243687322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 10 09:54:47 2021 " "Processing started: Sun Jan 10 09:54:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610243687322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1610243687322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1610243687322 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1610243687578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lai246_290.v 1 1 " "Found 1 design units, including 1 entities, in source file lai246_290.v" { { "Info" "ISGN_ENTITY_NAME" "1 lai246_290 " "Found entity 1: lai246_290" {  } { { "LAI246_290.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/LAI246_290.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610243687617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610243687617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_deboncer.v 1 1 " "Found 1 design units, including 1 entities, in source file button_deboncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "button_deboncer.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/button_deboncer.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610243687619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610243687619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "render.v 1 1 " "Found 1 design units, including 1 entities, in source file render.v" { { "Info" "ISGN_ENTITY_NAME" "1 render " "Found entity 1: render" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610243687623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610243687623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610243687625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610243687625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixelclkpll.v 1 1 " "Found 1 design units, including 1 entities, in source file pixelclkpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixelClkPLL " "Found entity 1: pixelClkPLL" {  } { { "pixelClkPLL.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/pixelClkPLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610243687627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610243687627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgahandler.v 1 1 " "Found 1 design units, including 1 entities, in source file vgahandler.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAHandler " "Found entity 1: VGAHandler" {  } { { "VGAHandler.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/VGAHandler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610243687629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610243687629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7decode.v 2 2 " "Found 2 design units, including 2 entities, in source file seg7decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 intTo4SEG " "Found entity 1: intTo4SEG" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610243687632 ""} { "Info" "ISGN_ENTITY_NAME" "2 byte2Seg7 " "Found entity 2: byte2Seg7" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610243687632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610243687632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text12_24.v 1 1 " "Found 1 design units, including 1 entities, in source file text12_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 text12_24 " "Found entity 1: text12_24" {  } { { "text12_24.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/text12_24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610243687637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610243687637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disk200_20.v 1 1 " "Found 1 design units, including 1 entities, in source file disk200_20.v" { { "Info" "ISGN_ENTITY_NAME" "1 disk200_20 " "Found entity 1: disk200_20" {  } { { "disk200_20.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/disk200_20.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610243687639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610243687639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timepll.v 1 1 " "Found 1 design units, including 1 entities, in source file timepll.v" { { "Info" "ISGN_ENTITY_NAME" "1 timePLL " "Found entity 1: timePLL" {  } { { "timePLL.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/timePLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610243687642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610243687642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter1.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_counter1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Found entity 1: lpm_counter1" {  } { { "lpm_counter1.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/lpm_counter1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610243687644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610243687644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainlogic.v 1 1 " "Found 1 design units, including 1 entities, in source file mainlogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainLogic " "Found entity 1: mainLogic" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610243687647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610243687647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "break_record_move264_24.v 1 1 " "Found 1 design units, including 1 entities, in source file break_record_move264_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 break_record_move264_24 " "Found entity 1: break_record_move264_24" {  } { { "break_record_move264_24.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/break_record_move264_24.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610243687649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610243687649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "break_record_time264_24.v 1 1 " "Found 1 design units, including 1 entities, in source file break_record_time264_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 break_record_time264_24 " "Found entity 1: break_record_time264_24" {  } { { "break_record_time264_24.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/break_record_time264_24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610243687652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610243687652 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1610243687742 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED9 " "Pin \"LED9\" is missing source" {  } { { "main.bdf" "" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 872 544 720 888 "LED9" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1610243687753 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED8 " "Pin \"LED8\" is missing source" {  } { { "main.bdf" "" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 840 544 720 856 "LED8" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1610243687753 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED7 " "Pin \"LED7\" is missing source" {  } { { "main.bdf" "" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 808 544 720 824 "LED7" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1610243687753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAHandler VGAHandler:inst2 " "Elaborating entity \"VGAHandler\" for hierarchy \"VGAHandler:inst2\"" {  } { { "main.bdf" "inst2" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 256 504 736 432 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687754 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGAHandler.v(73) " "Verilog HDL assignment warning at VGAHandler.v(73): truncated value with size 32 to match size of target (16)" {  } { { "VGAHandler.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/VGAHandler.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243687765 "|main|VGAHandler:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGAHandler.v(80) " "Verilog HDL assignment warning at VGAHandler.v(80): truncated value with size 32 to match size of target (16)" {  } { { "VGAHandler.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/VGAHandler.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243687765 "|main|VGAHandler:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGAHandler.v(88) " "Verilog HDL assignment warning at VGAHandler.v(88): truncated value with size 32 to match size of target (16)" {  } { { "VGAHandler.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/VGAHandler.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243687765 "|main|VGAHandler:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGAHandler.v(98) " "Verilog HDL assignment warning at VGAHandler.v(98): truncated value with size 32 to match size of target (16)" {  } { { "VGAHandler.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/VGAHandler.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243687765 "|main|VGAHandler:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGAHandler.v(110) " "Verilog HDL assignment warning at VGAHandler.v(110): truncated value with size 32 to match size of target (16)" {  } { { "VGAHandler.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/VGAHandler.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243687765 "|main|VGAHandler:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGAHandler.v(116) " "Verilog HDL assignment warning at VGAHandler.v(116): truncated value with size 32 to match size of target (16)" {  } { { "VGAHandler.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/VGAHandler.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243687766 "|main|VGAHandler:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGAHandler.v(117) " "Verilog HDL assignment warning at VGAHandler.v(117): truncated value with size 32 to match size of target (16)" {  } { { "VGAHandler.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/VGAHandler.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243687766 "|main|VGAHandler:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelClkPLL pixelClkPLL:inst47 " "Elaborating entity \"pixelClkPLL\" for hierarchy \"pixelClkPLL:inst47\"" {  } { { "main.bdf" "inst47" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 224 -112 144 376 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pixelClkPLL:inst47\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pixelClkPLL:inst47\|altpll:altpll_component\"" {  } { { "pixelClkPLL.v" "altpll_component" { Text "E:/Documents/1091DigitalLogic/FinalProject/pixelClkPLL.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687794 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pixelClkPLL:inst47\|altpll:altpll_component " "Elaborated megafunction instantiation \"pixelClkPLL:inst47\|altpll:altpll_component\"" {  } { { "pixelClkPLL.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/pixelClkPLL.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610243687798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pixelClkPLL:inst47\|altpll:altpll_component " "Instantiated megafunction \"pixelClkPLL:inst47\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2000 " "Parameter \"clk0_divide_by\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pixelClkPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pixelClkPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687799 ""}  } { { "pixelClkPLL.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/pixelClkPLL.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610243687799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pixelclkpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pixelclkpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixelClkPLL_altpll " "Found entity 1: pixelClkPLL_altpll" {  } { { "db/pixelclkpll_altpll.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/pixelclkpll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610243687854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610243687854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelClkPLL_altpll pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated " "Elaborating entity \"pixelClkPLL_altpll\" for hierarchy \"pixelClkPLL:inst47\|altpll:altpll_component\|pixelClkPLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "render render:inst60 " "Elaborating entity \"render\" for hierarchy \"render:inst60\"" {  } { { "main.bdf" "inst60" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 256 1680 1952 1168 "inst60" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243687858 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 render.v(309) " "Verilog HDL Declaration warning at render.v(309): vector has more than 2**16 bits" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 309 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Quartus II" 0 -1 1610243688347 "|main|render:inst60"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 render.v(639) " "Verilog HDL Declaration warning at render.v(639): vector has more than 2**16 bits" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 639 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Quartus II" 0 -1 1610243688347 "|main|render:inst60"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "render.v(607) " "Verilog HDL Case Statement warning at render.v(607): incomplete case statement has no default case item" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 607 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1610243688347 "|main|render:inst60"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "TARGET render_NUM render.v(603) " "Verilog HDL warning at render.v(603): variable TARGET in static task or function render_NUM may have unintended latch behavior" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 603 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1610243688347 "|main|render:inst60"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "render.v(576) " "Verilog HDL Case Statement warning at render.v(576): incomplete case statement has no default case item" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 576 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1610243688347 "|main|render:inst60"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "TARGET render_DISK render.v(572) " "Verilog HDL warning at render.v(572): variable TARGET in static task or function render_DISK may have unintended latch behavior" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 572 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1610243688348 "|main|render:inst60"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "render.v(642) " "Verilog HDL Case Statement warning at render.v(642): incomplete case statement has no default case item" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 642 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1610243688348 "|main|render:inst60"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "TARGET render_LAI render.v(638) " "Verilog HDL warning at render.v(638): variable TARGET in static task or function render_LAI may have unintended latch behavior" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 638 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1610243688348 "|main|render:inst60"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "render.v(943) " "Verilog HDL Case Statement warning at render.v(943): incomplete case statement has no default case item" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 943 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1610243688348 "|main|render:inst60"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "TARGET render_BREAK_RECORD render.v(939) " "Verilog HDL warning at render.v(939): variable TARGET in static task or function render_BREAK_RECORD may have unintended latch behavior" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 939 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1610243688348 "|main|render:inst60"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "render_DISK.TARGET 0 render.v(572) " "Net \"render_DISK.TARGET\" at render.v(572) has no driver or initial value, using a default initial value '0'" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 572 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1610243688348 "|main|render:inst60"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "render_NUM.TARGET 0 render.v(603) " "Net \"render_NUM.TARGET\" at render.v(603) has no driver or initial value, using a default initial value '0'" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 603 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1610243688348 "|main|render:inst60"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "render_LAI.TARGET 0 render.v(638) " "Net \"render_LAI.TARGET\" at render.v(638) has no driver or initial value, using a default initial value '0'" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 638 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1610243688348 "|main|render:inst60"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "render_BREAK_RECORD.TARGET 0 render.v(939) " "Net \"render_BREAK_RECORD.TARGET\" at render.v(939) has no driver or initial value, using a default initial value '0'" {  } { { "render.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 939 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1610243688348 "|main|render:inst60"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text12_24 render:inst60\|text12_24:BEST_B_ins " "Elaborating entity \"text12_24\" for hierarchy \"render:inst60\|text12_24:BEST_B_ins\"" {  } { { "render.v" "BEST_B_ins" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disk200_20 render:inst60\|disk200_20:diska_0_ins " "Elaborating entity \"disk200_20\" for hierarchy \"render:inst60\|disk200_20:diska_0_ins\"" {  } { { "render.v" "diska_0_ins" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lai246_290 render:inst60\|lai246_290:lai_ins " "Elaborating entity \"lai246_290\" for hierarchy \"render:inst60\|lai246_290:lai_ins\"" {  } { { "render.v" "lai_ins" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688409 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 LAI246_290.v(3) " "Verilog HDL Declaration warning at LAI246_290.v(3): vector has more than 2**16 bits" {  } { { "LAI246_290.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/LAI246_290.v" 3 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Quartus II" 0 -1 1610243688512 "|main|render:inst60|lai246_290:lai_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "break_record_time264_24 render:inst60\|break_record_time264_24:b_rec_t_ins " "Elaborating entity \"break_record_time264_24\" for hierarchy \"render:inst60\|break_record_time264_24:b_rec_t_ins\"" {  } { { "render.v" "b_rec_t_ins" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688518 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 break_record_time264_24.v(4) " "Verilog HDL Declaration warning at break_record_time264_24.v(4): vector has more than 2**16 bits" {  } { { "break_record_time264_24.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/break_record_time264_24.v" 4 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Quartus II" 0 -1 1610243688610 "|main|render:inst60|break_record_time264_24:b_rec_t_ins"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pixels\[71339..6336\] break_record_time264_24.v(4) " "Output port \"pixels\[71339..6336\]\" at break_record_time264_24.v(4) has no driver" {  } { { "break_record_time264_24.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/break_record_time264_24.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1610243688610 "|main|render:inst60|break_record_time264_24:b_rec_t_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "break_record_move264_24 render:inst60\|break_record_move264_24:b_rec_m_ins " "Elaborating entity \"break_record_move264_24\" for hierarchy \"render:inst60\|break_record_move264_24:b_rec_m_ins\"" {  } { { "render.v" "b_rec_m_ins" { Text "E:/Documents/1091DigitalLogic/FinalProject/render.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688615 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 break_record_move264_24.v(5) " "Verilog HDL Declaration warning at break_record_move264_24.v(5): vector has more than 2**16 bits" {  } { { "break_record_move264_24.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/break_record_move264_24.v" 5 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Quartus II" 0 -1 1610243688707 "|main|render:inst60|break_record_move264_24:b_rec_m_ins"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pixels\[71339..6336\] break_record_move264_24.v(5) " "Output port \"pixels\[71339..6336\]\" at break_record_move264_24.v(5) has no driver" {  } { { "break_record_move264_24.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/break_record_move264_24.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1610243688707 "|main|render:inst60|break_record_move264_24:b_rec_m_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainLogic mainLogic:inst57 " "Elaborating entity \"mainLogic\" for hierarchy \"mainLogic:inst57\"" {  } { { "main.bdf" "inst57" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 256 1168 1440 1168 "inst57" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688715 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(87) " "Verilog HDL assignment warning at mainLogic.v(87): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688736 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(88) " "Verilog HDL assignment warning at mainLogic.v(88): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688736 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(89) " "Verilog HDL assignment warning at mainLogic.v(89): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688736 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(90) " "Verilog HDL assignment warning at mainLogic.v(90): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688736 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(92) " "Verilog HDL assignment warning at mainLogic.v(92): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688736 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(93) " "Verilog HDL assignment warning at mainLogic.v(93): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688736 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(94) " "Verilog HDL assignment warning at mainLogic.v(94): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688736 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(95) " "Verilog HDL assignment warning at mainLogic.v(95): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688736 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "mainLogic.v(97) " "Verilog HDL or VHDL warning at the mainLogic.v(97): index expression is not wide enough to address all of the elements in the array" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 97 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(97) " "Verilog HDL assignment warning at mainLogic.v(97): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "mainLogic.v(98) " "Verilog HDL or VHDL warning at the mainLogic.v(98): index expression is not wide enough to address all of the elements in the array" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 98 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(98) " "Verilog HDL assignment warning at mainLogic.v(98): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "mainLogic.v(99) " "Verilog HDL or VHDL warning at the mainLogic.v(99): index expression is not wide enough to address all of the elements in the array" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 99 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(99) " "Verilog HDL assignment warning at mainLogic.v(99): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "mainLogic.v(100) " "Verilog HDL or VHDL warning at the mainLogic.v(100): index expression is not wide enough to address all of the elements in the array" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 100 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(100) " "Verilog HDL assignment warning at mainLogic.v(100): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "mainLogic.v(102) " "Verilog HDL or VHDL warning at the mainLogic.v(102): index expression is not wide enough to address all of the elements in the array" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 102 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(102) " "Verilog HDL assignment warning at mainLogic.v(102): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "mainLogic.v(103) " "Verilog HDL or VHDL warning at the mainLogic.v(103): index expression is not wide enough to address all of the elements in the array" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 103 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(103) " "Verilog HDL assignment warning at mainLogic.v(103): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "mainLogic.v(104) " "Verilog HDL or VHDL warning at the mainLogic.v(104): index expression is not wide enough to address all of the elements in the array" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 104 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(104) " "Verilog HDL assignment warning at mainLogic.v(104): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "mainLogic.v(105) " "Verilog HDL or VHDL warning at the mainLogic.v(105): index expression is not wide enough to address all of the elements in the array" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 105 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(105) " "Verilog HDL assignment warning at mainLogic.v(105): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(140) " "Verilog HDL assignment warning at mainLogic.v(140): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(141) " "Verilog HDL assignment warning at mainLogic.v(141): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mainLogic.v(142) " "Verilog HDL assignment warning at mainLogic.v(142): truncated value with size 32 to match size of target (8)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainLogic.v(144) " "Verilog HDL assignment warning at mainLogic.v(144): truncated value with size 32 to match size of target (1)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(176) " "Verilog HDL assignment warning at mainLogic.v(176): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(177) " "Verilog HDL assignment warning at mainLogic.v(177): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(178) " "Verilog HDL assignment warning at mainLogic.v(178): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(179) " "Verilog HDL assignment warning at mainLogic.v(179): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(180) " "Verilog HDL assignment warning at mainLogic.v(180): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(181) " "Verilog HDL assignment warning at mainLogic.v(181): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(182) " "Verilog HDL assignment warning at mainLogic.v(182): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(183) " "Verilog HDL assignment warning at mainLogic.v(183): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(184) " "Verilog HDL assignment warning at mainLogic.v(184): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(185) " "Verilog HDL assignment warning at mainLogic.v(185): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688737 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(245) " "Verilog HDL assignment warning at mainLogic.v(245): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688738 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(248) " "Verilog HDL assignment warning at mainLogic.v(248): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688738 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainLogic.v(251) " "Verilog HDL assignment warning at mainLogic.v(251): truncated value with size 32 to match size of target (16)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688738 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(258) " "Verilog HDL assignment warning at mainLogic.v(258): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688738 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(261) " "Verilog HDL assignment warning at mainLogic.v(261): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688738 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainLogic.v(264) " "Verilog HDL assignment warning at mainLogic.v(264): truncated value with size 32 to match size of target (16)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688738 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "mainLogic.v(236) " "Verilog HDL Case Statement warning at mainLogic.v(236): can't check case statement for completeness because the case expression has too many possible states" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 236 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1610243688738 "|main|mainLogic:inst57"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mainLogic.v(226) " "Verilog HDL Case Statement information at mainLogic.v(226): all case item expressions in this case statement are onehot" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 226 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1610243688738 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(295) " "Verilog HDL assignment warning at mainLogic.v(295): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688738 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(298) " "Verilog HDL assignment warning at mainLogic.v(298): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688738 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainLogic.v(301) " "Verilog HDL assignment warning at mainLogic.v(301): truncated value with size 32 to match size of target (16)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688738 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(312) " "Verilog HDL assignment warning at mainLogic.v(312): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688738 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(315) " "Verilog HDL assignment warning at mainLogic.v(315): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688738 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainLogic.v(318) " "Verilog HDL assignment warning at mainLogic.v(318): truncated value with size 32 to match size of target (16)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688738 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "mainLogic.v(290) " "Verilog HDL Case Statement warning at mainLogic.v(290): can't check case statement for completeness because the case expression has too many possible states" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 290 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1610243688738 "|main|mainLogic:inst57"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mainLogic.v(280) " "Verilog HDL Case Statement information at mainLogic.v(280): all case item expressions in this case statement are onehot" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 280 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1610243688738 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(349) " "Verilog HDL assignment warning at mainLogic.v(349): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688738 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(352) " "Verilog HDL assignment warning at mainLogic.v(352): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688738 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainLogic.v(355) " "Verilog HDL assignment warning at mainLogic.v(355): truncated value with size 32 to match size of target (16)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688738 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(362) " "Verilog HDL assignment warning at mainLogic.v(362): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688738 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainLogic.v(365) " "Verilog HDL assignment warning at mainLogic.v(365): truncated value with size 32 to match size of target (4)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688738 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainLogic.v(368) " "Verilog HDL assignment warning at mainLogic.v(368): truncated value with size 32 to match size of target (16)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688738 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "mainLogic.v(344) " "Verilog HDL Case Statement warning at mainLogic.v(344): can't check case statement for completeness because the case expression has too many possible states" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 344 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1610243688738 "|main|mainLogic:inst57"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mainLogic.v(334) " "Verilog HDL Case Statement information at mainLogic.v(334): all case item expressions in this case statement are onehot" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 334 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1610243688738 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "mainLogic.v(383) " "Verilog HDL or VHDL warning at the mainLogic.v(383): index expression is not wide enough to address all of the elements in the array" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 383 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1610243688738 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "mainLogic.v(389) " "Verilog HDL or VHDL warning at the mainLogic.v(389): index expression is not wide enough to address all of the elements in the array" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 389 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1610243688738 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainLogic.v(403) " "Verilog HDL assignment warning at mainLogic.v(403): truncated value with size 32 to match size of target (16)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688738 "|main|mainLogic:inst57"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mainLogic.v(407) " "Verilog HDL assignment warning at mainLogic.v(407): truncated value with size 32 to match size of target (16)" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688738 "|main|mainLogic:inst57"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter1 lpm_counter1:inst54 " "Elaborating entity \"lpm_counter1\" for hierarchy \"lpm_counter1:inst54\"" {  } { { "main.bdf" "inst54" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 424 144 288 504 "inst54" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.v" "LPM_COUNTER_component" { Text "E:/Documents/1091DigitalLogic/FinalProject/lpm_counter1.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter1.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/lpm_counter1.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610243688757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 2500 " "Parameter \"lpm_modulus\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688757 ""}  } { { "lpm_counter1.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/lpm_counter1.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610243688757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vmj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vmj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vmj " "Found entity 1: cntr_vmj" {  } { { "db/cntr_vmj.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/cntr_vmj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610243688809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610243688809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vmj lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated " "Elaborating entity \"cntr_vmj\" for hierarchy \"lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgc " "Found entity 1: cmpr_vgc" {  } { { "db/cmpr_vgc.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/cmpr_vgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610243688858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610243688858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vgc lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated\|cmpr_vgc:cmpr1 " "Elaborating entity \"cmpr_vgc\" for hierarchy \"lpm_counter1:inst54\|lpm_counter:LPM_COUNTER_component\|cntr_vmj:auto_generated\|cmpr_vgc:cmpr1\"" {  } { { "db/cntr_vmj.tdf" "cmpr1" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/cntr_vmj.tdf" 135 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timePLL timePLL:inst53 " "Elaborating entity \"timePLL\" for hierarchy \"timePLL:inst53\"" {  } { { "main.bdf" "inst53" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 392 -112 128 544 "inst53" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll timePLL:inst53\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"timePLL:inst53\|altpll:altpll_component\"" {  } { { "timePLL.v" "altpll_component" { Text "E:/Documents/1091DigitalLogic/FinalProject/timePLL.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "timePLL:inst53\|altpll:altpll_component " "Elaborated megafunction instantiation \"timePLL:inst53\|altpll:altpll_component\"" {  } { { "timePLL.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/timePLL.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timePLL:inst53\|altpll:altpll_component " "Instantiated megafunction \"timePLL:inst53\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10000 " "Parameter \"clk0_divide_by\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=timePLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=timePLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688872 ""}  } { { "timePLL.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/timePLL.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610243688872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/timepll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/timepll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 timePLL_altpll " "Found entity 1: timePLL_altpll" {  } { { "db/timepll_altpll.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/timepll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610243688928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610243688928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timePLL_altpll timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated " "Elaborating entity \"timePLL_altpll\" for hierarchy \"timePLL:inst53\|altpll:altpll_component\|timePLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:inst49 " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:inst49\"" {  } { { "main.bdf" "inst49" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 1024 232 400 1136 "inst49" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688930 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 button_deboncer.v(78) " "Verilog HDL assignment warning at button_deboncer.v(78): truncated value with size 32 to match size of target (1)" {  } { { "button_deboncer.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/button_deboncer.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688931 "|main|button_debouncer:inst49"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_deboncer.v(79) " "Verilog HDL assignment warning at button_deboncer.v(79): truncated value with size 32 to match size of target (21)" {  } { { "button_deboncer.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/button_deboncer.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688931 "|main|button_debouncer:inst49"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_deboncer.v(88) " "Verilog HDL assignment warning at button_deboncer.v(88): truncated value with size 32 to match size of target (21)" {  } { { "button_deboncer.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/button_deboncer.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688931 "|main|button_debouncer:inst49"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_deboncer.v(90) " "Verilog HDL assignment warning at button_deboncer.v(90): truncated value with size 32 to match size of target (21)" {  } { { "button_deboncer.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/button_deboncer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610243688931 "|main|button_debouncer:inst49"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intTo4SEG intTo4SEG:inst99 " "Elaborating entity \"intTo4SEG\" for hierarchy \"intTo4SEG:inst99\"" {  } { { "main.bdf" "inst99" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 120 1592 1784 200 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte2Seg7 intTo4SEG:inst99\|byte2Seg7:m0 " "Elaborating entity \"byte2Seg7\" for hierarchy \"intTo4SEG:inst99\|byte2Seg7:m0\"" {  } { { "SEG7Decode.v" "m0" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610243688934 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SEG7Decode.v(16) " "Verilog HDL Case Statement warning at SEG7Decode.v(16): incomplete case statement has no default case item" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1610243688935 "|main|intTo4SEG:inst99|byte2Seg7:m0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg SEG7Decode.v(16) " "Verilog HDL Always Construct warning at SEG7Decode.v(16): inferring latch(es) for variable \"seg\", which holds its previous value in one or more paths through the always construct" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1610243688935 "|main|intTo4SEG:inst99|byte2Seg7:m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[0\] SEG7Decode.v(16) " "Inferred latch for \"seg\[0\]\" at SEG7Decode.v(16)" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610243688935 "|main|intTo4SEG:inst99|byte2Seg7:m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] SEG7Decode.v(16) " "Inferred latch for \"seg\[1\]\" at SEG7Decode.v(16)" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610243688935 "|main|intTo4SEG:inst99|byte2Seg7:m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] SEG7Decode.v(16) " "Inferred latch for \"seg\[2\]\" at SEG7Decode.v(16)" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610243688935 "|main|intTo4SEG:inst99|byte2Seg7:m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[3\] SEG7Decode.v(16) " "Inferred latch for \"seg\[3\]\" at SEG7Decode.v(16)" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610243688935 "|main|intTo4SEG:inst99|byte2Seg7:m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[4\] SEG7Decode.v(16) " "Inferred latch for \"seg\[4\]\" at SEG7Decode.v(16)" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610243688935 "|main|intTo4SEG:inst99|byte2Seg7:m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[5\] SEG7Decode.v(16) " "Inferred latch for \"seg\[5\]\" at SEG7Decode.v(16)" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610243688935 "|main|intTo4SEG:inst99|byte2Seg7:m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[6\] SEG7Decode.v(16) " "Inferred latch for \"seg\[6\]\" at SEG7Decode.v(16)" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610243688935 "|main|intTo4SEG:inst99|byte2Seg7:m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[7\] SEG7Decode.v(16) " "Inferred latch for \"seg\[7\]\" at SEG7Decode.v(16)" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1610243688935 "|main|intTo4SEG:inst99|byte2Seg7:m0"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "21 " "Inferred 21 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "intTo4SEG:inst99\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"intTo4SEG:inst99\|Div0\"" {  } { { "SEG7Decode.v" "Div0" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 4 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244016575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "intTo4SEG:inst99\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"intTo4SEG:inst99\|Mod0\"" {  } { { "SEG7Decode.v" "Mod0" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 5 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244016575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "intTo4SEG:inst99\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"intTo4SEG:inst99\|Div1\"" {  } { { "SEG7Decode.v" "Div1" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 5 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244016575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "intTo4SEG:inst99\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"intTo4SEG:inst99\|Mod1\"" {  } { { "SEG7Decode.v" "Mod1" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244016575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "intTo4SEG:inst99\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"intTo4SEG:inst99\|Div2\"" {  } { { "SEG7Decode.v" "Div2" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244016575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "intTo4SEG:inst99\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"intTo4SEG:inst99\|Mod2\"" {  } { { "SEG7Decode.v" "Mod2" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244016575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Mod1\"" {  } { { "mainLogic.v" "Mod1" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 89 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244016575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Mod2\"" {  } { { "mainLogic.v" "Mod2" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244016575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Mod7\"" {  } { { "mainLogic.v" "Mod7" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 99 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244016575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Mod8\"" {  } { { "mainLogic.v" "Mod8" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 100 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244016575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Div6\"" {  } { { "mainLogic.v" "Div6" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244016575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Div7\"" {  } { { "mainLogic.v" "Div7" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244016575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Div0\"" {  } { { "mainLogic.v" "Div0" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244016575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Div1\"" {  } { { "mainLogic.v" "Div1" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 87 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244016575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Mod0\"" {  } { { "mainLogic.v" "Mod0" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 88 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244016575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Mod6\"" {  } { { "mainLogic.v" "Mod6" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 98 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244016575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Mod9\"" {  } { { "mainLogic.v" "Mod9" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244016575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Div10\"" {  } { { "mainLogic.v" "Div10" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244016575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Mod10\"" {  } { { "mainLogic.v" "Mod10" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 104 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244016575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Div9\"" {  } { { "mainLogic.v" "Div9" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244016575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mainLogic:inst57\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mainLogic:inst57\|Mod11\"" {  } { { "mainLogic.v" "Mod11" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 105 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244016575 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1610244016575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "intTo4SEG:inst99\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"intTo4SEG:inst99\|lpm_divide:Div0\"" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 4 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244016603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "intTo4SEG:inst99\|lpm_divide:Div0 " "Instantiated megafunction \"intTo4SEG:inst99\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244016603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244016603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244016603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244016603 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 4 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610244016603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6jm " "Found entity 1: lpm_divide_6jm" {  } { { "db/lpm_divide_6jm.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_6jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610244016653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610244016653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610244016660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610244016660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p8f " "Found entity 1: alt_u_div_p8f" {  } { { "db/alt_u_div_p8f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610244016678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610244016678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610244016734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610244016734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610244016787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610244016787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "intTo4SEG:inst99\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"intTo4SEG:inst99\|lpm_divide:Mod0\"" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 5 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244016793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "intTo4SEG:inst99\|lpm_divide:Mod0 " "Instantiated megafunction \"intTo4SEG:inst99\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244016793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244016793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244016793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244016793 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 5 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610244016793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9bm " "Found entity 1: lpm_divide_9bm" {  } { { "db/lpm_divide_9bm.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_9bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610244016843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610244016843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "intTo4SEG:inst99\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"intTo4SEG:inst99\|lpm_divide:Div1\"" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 5 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244016851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "intTo4SEG:inst99\|lpm_divide:Div1 " "Instantiated megafunction \"intTo4SEG:inst99\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244016851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244016851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244016851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244016851 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 5 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610244016851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610244016902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610244016902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610244016910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610244016910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p5f " "Found entity 1: alt_u_div_p5f" {  } { { "db/alt_u_div_p5f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610244016923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610244016923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "intTo4SEG:inst99\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"intTo4SEG:inst99\|lpm_divide:Mod1\"" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244016932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "intTo4SEG:inst99\|lpm_divide:Mod1 " "Instantiated megafunction \"intTo4SEG:inst99\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244016932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244016932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244016932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244016932 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610244016932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_v9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_v9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_v9m " "Found entity 1: lpm_divide_v9m" {  } { { "db/lpm_divide_v9m.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_v9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610244016986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610244016986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610244016993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610244016993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_56f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_56f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_56f " "Found entity 1: alt_u_div_56f" {  } { { "db/alt_u_div_56f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_56f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610244017010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610244017010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "intTo4SEG:inst99\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"intTo4SEG:inst99\|lpm_divide:Div2\"" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244017021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "intTo4SEG:inst99\|lpm_divide:Div2 " "Instantiated megafunction \"intTo4SEG:inst99\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244017021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244017021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244017021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244017021 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610244017021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9gm " "Found entity 1: lpm_divide_9gm" {  } { { "db/lpm_divide_9gm.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_9gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610244017068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610244017068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610244017076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610244017076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v2f " "Found entity 1: alt_u_div_v2f" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610244017085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610244017085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "intTo4SEG:inst99\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"intTo4SEG:inst99\|lpm_divide:Mod2\"" {  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244017093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "intTo4SEG:inst99\|lpm_divide:Mod2 " "Instantiated megafunction \"intTo4SEG:inst99\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244017093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244017093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244017093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244017093 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610244017093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_s9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_s9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_s9m " "Found entity 1: lpm_divide_s9m" {  } { { "db/lpm_divide_s9m.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_s9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610244017145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610244017145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610244017155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610244017155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v5f " "Found entity 1: alt_u_div_v5f" {  } { { "db/alt_u_div_v5f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610244017173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610244017173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainLogic:inst57\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"mainLogic:inst57\|lpm_divide:Mod1\"" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 89 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244017183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainLogic:inst57\|lpm_divide:Mod1 " "Instantiated megafunction \"mainLogic:inst57\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244017183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244017183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244017183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244017183 ""}  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 89 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610244017183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_u9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_u9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_u9m " "Found entity 1: lpm_divide_u9m" {  } { { "db/lpm_divide_u9m.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_u9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610244017230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610244017230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610244017237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610244017237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_36f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_36f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_36f " "Found entity 1: alt_u_div_36f" {  } { { "db/alt_u_div_36f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_36f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610244017252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610244017252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainLogic:inst57\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"mainLogic:inst57\|lpm_divide:Mod2\"" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244017263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainLogic:inst57\|lpm_divide:Mod2 " "Instantiated megafunction \"mainLogic:inst57\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244017263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244017263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244017263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244017263 ""}  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610244017263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_b8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_b8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_b8m " "Found entity 1: lpm_divide_b8m" {  } { { "db/lpm_divide_b8m.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_b8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610244017310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610244017310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610244017318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610244017318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t2f " "Found entity 1: alt_u_div_t2f" {  } { { "db/alt_u_div_t2f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_t2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610244017327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610244017327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainLogic:inst57\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"mainLogic:inst57\|lpm_divide:Div6\"" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244017350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainLogic:inst57\|lpm_divide:Div6 " "Instantiated megafunction \"mainLogic:inst57\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244017350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244017350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244017350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244017350 ""}  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610244017350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rhm " "Found entity 1: lpm_divide_rhm" {  } { { "db/lpm_divide_rhm.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_rhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610244017401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610244017401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainLogic:inst57\|lpm_divide:Div7 " "Elaborated megafunction instantiation \"mainLogic:inst57\|lpm_divide:Div7\"" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244017410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainLogic:inst57\|lpm_divide:Div7 " "Instantiated megafunction \"mainLogic:inst57\|lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244017410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244017410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244017410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610244017410 ""}  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610244017410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_phm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_phm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_phm " "Found entity 1: lpm_divide_phm" {  } { { "db/lpm_divide_phm.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/lpm_divide_phm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610244017459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610244017459 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "52 " "52 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1610244022380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m0\|seg\[6\] " "Latch intTo4SEG:inst99\|byte2Seg7:m0\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div0\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_14_result_int\[11\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div0\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_14_result_int\[11\]~synth" {  } { { "db/alt_u_div_p8f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p8f.tdf" 56 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610244022484 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610244022484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m0\|seg\[5\] " "Latch intTo4SEG:inst99\|byte2Seg7:m0\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div0\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_14_result_int\[11\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div0\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_14_result_int\[11\]~synth" {  } { { "db/alt_u_div_p8f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p8f.tdf" 56 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610244022484 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610244022484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m0\|seg\[4\] " "Latch intTo4SEG:inst99\|byte2Seg7:m0\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div0\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_14_result_int\[11\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div0\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_14_result_int\[11\]~synth" {  } { { "db/alt_u_div_p8f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p8f.tdf" 56 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610244022484 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610244022484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m0\|seg\[3\] " "Latch intTo4SEG:inst99\|byte2Seg7:m0\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div0\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_14_result_int\[11\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div0\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_14_result_int\[11\]~synth" {  } { { "db/alt_u_div_p8f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p8f.tdf" 56 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610244022484 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610244022484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m0\|seg\[2\] " "Latch intTo4SEG:inst99\|byte2Seg7:m0\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div0\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_14_result_int\[11\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div0\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_14_result_int\[11\]~synth" {  } { { "db/alt_u_div_p8f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p8f.tdf" 56 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610244022484 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610244022484 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m0\|seg\[1\] " "Latch intTo4SEG:inst99\|byte2Seg7:m0\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div0\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_13_result_int\[11\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div0\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_13_result_int\[11\]~synth" {  } { { "db/alt_u_div_p8f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p8f.tdf" 51 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610244022485 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610244022485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m0\|seg\[0\] " "Latch intTo4SEG:inst99\|byte2Seg7:m0\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div0\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_14_result_int\[11\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div0\|lpm_divide_6jm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_p8f:divider\|add_sub_14_result_int\[11\]~synth" {  } { { "db/alt_u_div_p8f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p8f.tdf" 56 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610244022485 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610244022485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m1\|seg\[6\] " "Latch intTo4SEG:inst99\|byte2Seg7:m1\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_8_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_p5f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p5f.tdf" 66 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610244022485 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610244022485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m1\|seg\[5\] " "Latch intTo4SEG:inst99\|byte2Seg7:m1\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_8_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_p5f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p5f.tdf" 66 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610244022485 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610244022485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m1\|seg\[4\] " "Latch intTo4SEG:inst99\|byte2Seg7:m1\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_8_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_p5f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p5f.tdf" 66 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610244022485 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610244022485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m1\|seg\[3\] " "Latch intTo4SEG:inst99\|byte2Seg7:m1\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_8_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_p5f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p5f.tdf" 66 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610244022485 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610244022485 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m1\|seg\[2\] " "Latch intTo4SEG:inst99\|byte2Seg7:m1\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_8_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_p5f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p5f.tdf" 66 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610244022486 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610244022486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m1\|seg\[1\] " "Latch intTo4SEG:inst99\|byte2Seg7:m1\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_7_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_7_result_int\[8\]~synth" {  } { { "db/alt_u_div_p5f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p5f.tdf" 61 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610244022486 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610244022486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m1\|seg\[0\] " "Latch intTo4SEG:inst99\|byte2Seg7:m1\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_8_result_int\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div1\|lpm_divide_mhm:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_p5f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_p5f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_p5f.tdf" 66 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610244022486 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610244022486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m2\|seg\[6\] " "Latch intTo4SEG:inst99\|byte2Seg7:m2\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div2\|lpm_divide_9gm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_v2f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div2\|lpm_divide_9gm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_v2f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v2f.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610244022486 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610244022486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m2\|seg\[5\] " "Latch intTo4SEG:inst99\|byte2Seg7:m2\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div2\|lpm_divide_9gm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_v2f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div2\|lpm_divide_9gm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_v2f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v2f.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610244022486 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610244022486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m2\|seg\[4\] " "Latch intTo4SEG:inst99\|byte2Seg7:m2\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div2\|lpm_divide_9gm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_v2f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div2\|lpm_divide_9gm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_v2f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v2f.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610244022486 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610244022486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m2\|seg\[3\] " "Latch intTo4SEG:inst99\|byte2Seg7:m2\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div2\|lpm_divide_9gm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_v2f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div2\|lpm_divide_9gm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_v2f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v2f.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610244022486 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610244022486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m2\|seg\[2\] " "Latch intTo4SEG:inst99\|byte2Seg7:m2\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div2\|lpm_divide_9gm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_v2f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div2\|lpm_divide_9gm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_v2f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v2f.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610244022486 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610244022486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m2\|seg\[1\] " "Latch intTo4SEG:inst99\|byte2Seg7:m2\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div2\|lpm_divide_9gm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_v2f:divider\|add_sub_4_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div2\|lpm_divide_9gm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_v2f:divider\|add_sub_4_result_int\[5\]~synth" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v2f.tdf" 46 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610244022486 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610244022486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m2\|seg\[0\] " "Latch intTo4SEG:inst99\|byte2Seg7:m2\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA intTo4SEG:inst99\|lpm_divide:Div2\|lpm_divide_9gm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_v2f:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal intTo4SEG:inst99\|lpm_divide:Div2\|lpm_divide_9gm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_v2f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_v2f.tdf" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v2f.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610244022486 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610244022486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m3\|seg\[6\] " "Latch intTo4SEG:inst99\|byte2Seg7:m3\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mainLogic:inst57\|MOVES_COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal mainLogic:inst57\|MOVES_COUNT\[1\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610244022486 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610244022486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m3\|seg\[5\] " "Latch intTo4SEG:inst99\|byte2Seg7:m3\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mainLogic:inst57\|MOVES_COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal mainLogic:inst57\|MOVES_COUNT\[1\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610244022486 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610244022486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m3\|seg\[4\] " "Latch intTo4SEG:inst99\|byte2Seg7:m3\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mainLogic:inst57\|MOVES_COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal mainLogic:inst57\|MOVES_COUNT\[1\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610244022487 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610244022487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m3\|seg\[3\] " "Latch intTo4SEG:inst99\|byte2Seg7:m3\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mainLogic:inst57\|MOVES_COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal mainLogic:inst57\|MOVES_COUNT\[1\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610244022487 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610244022487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m3\|seg\[2\] " "Latch intTo4SEG:inst99\|byte2Seg7:m3\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mainLogic:inst57\|MOVES_COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal mainLogic:inst57\|MOVES_COUNT\[1\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610244022487 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610244022487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m3\|seg\[1\] " "Latch intTo4SEG:inst99\|byte2Seg7:m3\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mainLogic:inst57\|MOVES_COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal mainLogic:inst57\|MOVES_COUNT\[1\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610244022487 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610244022487 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "intTo4SEG:inst99\|byte2Seg7:m3\|seg\[0\] " "Latch intTo4SEG:inst99\|byte2Seg7:m3\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mainLogic:inst57\|MOVES_COUNT\[1\] " "Ports D and ENA on the latch are fed by the same signal mainLogic:inst57\|MOVES_COUNT\[1\]" {  } { { "mainLogic.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/mainLogic.v" 150 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1610244022487 ""}  } { { "SEG7Decode.v" "" { Text "E:/Documents/1091DigitalLogic/FinalProject/SEG7Decode.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1610244022487 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED9 GND " "Pin \"LED9\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 872 544 720 888 "LED9" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610244072928 "|main|LED9"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED8 GND " "Pin \"LED8\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 840 544 720 856 "LED8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610244072928 "|main|LED8"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED7 GND " "Pin \"LED7\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 808 544 720 824 "LED7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610244072928 "|main|LED7"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG7\[31\] VCC " "Pin \"SEG7\[31\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 144 1808 1984 160 "SEG7\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610244072928 "|main|SEG7[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG7\[23\] VCC " "Pin \"SEG7\[23\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 144 1808 1984 160 "SEG7\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610244072928 "|main|SEG7[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG7\[15\] VCC " "Pin \"SEG7\[15\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 144 1808 1984 160 "SEG7\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610244072928 "|main|SEG7[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG7\[7\] VCC " "Pin \"SEG7\[7\]\" is stuck at VCC" {  } { { "main.bdf" "" { Schematic "E:/Documents/1091DigitalLogic/FinalProject/main.bdf" { { 144 1808 1984 160 "SEG7\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610244072928 "|main|SEG7[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1610244072928 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1610244074258 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1610244096221 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Div1\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Div1\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_8_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Div1\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Div1\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_9_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Div1\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Div1\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_10_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Div1\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Div1\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Div1\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Div1\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Div1\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Div1\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Div1\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Div1\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Div7\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Div7\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_8_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Div7\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Div7\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_9_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Div7\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Div7\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_10_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Div7\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Div7\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Div7\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Div7\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Div7\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Div7\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Div7\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Div7\|lpm_divide_phm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~0" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_8_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_9_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_10_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod0\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_8_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_9_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_10_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_11_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_12_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_13_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_14_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""} { "Info" "ISCL_SCL_CELL_NAME" "mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"mainLogic:inst57\|lpm_divide:Mod6\|lpm_divide_s9m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_v5f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_v5f.tdf" "add_sub_15_result_int\[0\]~10" { Text "E:/Documents/1091DigitalLogic/FinalProject/db/alt_u_div_v5f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244096303 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1610244096303 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1610244097231 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610244097231 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15490 " "Implemented 15490 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1610244098522 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1610244098522 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15431 " "Implemented 15431 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1610244098522 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1610244098522 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1610244098522 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 164 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 164 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5069 " "Peak virtual memory: 5069 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610244098598 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 10 10:01:38 2021 " "Processing ended: Sun Jan 10 10:01:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610244098598 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:51 " "Elapsed time: 00:06:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610244098598 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:50 " "Total CPU time (on all processors): 00:06:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610244098598 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1610244098598 ""}
