(window.webpackJsonp=window.webpackJsonp||[]).push([[152],{780:function(n,i){n.exports="\x3c!--\ntitle: 01-Verilog入门\nsort:\n--\x3e\n\n## HelloWorld\n\n```verilog\nmodule top_module( input in, output out );\n\t// 将in分配给out\n\tassign out = in;\nendmodule\n```\n\n### 逻辑门\n\n```verilog\n// 非门\nassign out = !in;\n// 与门\nassign out = a & b;\n// 或非门\nassign out = !a & !b;\n// 同或门\nassign out = ~a ^ b;\nassign out = !((a | b) & !(a & b));\n```\n\n### 语法\n\n```verilog\n// 变量\nwire and1,or1;\n// 向量\nwire [2:0] vec;\n// 赋值\nassign and1 = vec[2] & vec[1];\nassign or1 = and1 | vec[0];\n// 分割\ninput wire [15:0] in,\nassign out_hi = in[15:8];\nassign out_lo = in[7:0];\n\n```\n"}}]);