
---------- Begin Simulation Statistics ----------
simSeconds                                   0.060235                       # Number of seconds simulated (Second)
simTicks                                  60234640220                       # Number of ticks simulated (Tick)
finalTick                                 60234640220                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     64.47                       # Real time elapsed on the host (Second)
hostTickRate                                934305618                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     855692                       # Number of bytes of host memory used (Byte)
simInsts                                     85549978                       # Number of instructions simulated (Count)
simOps                                      168640872                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1326971                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2615799                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          2500                       # Clock period in ticks (Tick)
system.cpu.numCycles                        192443299                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.249473                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.444549                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts             85550385                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              168641337                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.249473                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.444549                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts              59881                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         168599921                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         26159377                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        14258662                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         2397      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    128179168     76.01%     76.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult         2467      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         3543      0.00%     76.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        14029      0.01%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          384      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           20      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu         5644      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          298      0.00%     76.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         4566      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           30      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd         2304      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt         5760      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv         1152      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult         1536      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     76.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     26142944     15.50%     91.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     14250976      8.45%     99.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        16433      0.01%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         7686      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    168641337                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     19015185                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     14279061                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      4736124                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     10718187                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      8296998                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      3554017                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      3554013                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       40095631                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          40095631                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      40095631                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         40095631                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        20873                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           20873                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        20873                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          20873                       # number of overall misses (Count)
system.cpu.dcache.demandAccesses::cpu.data     40116504                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      40116504                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     40116504                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     40116504                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.000520                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.000520                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.000520                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.000520                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        15979                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             15979                       # number of writebacks (Count)
system.cpu.dcache.replacements                  20363                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data          151                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total          151                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data          153                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total          153                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.013072                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.013072                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data          153                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total          153                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data          153                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total          153                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     26150783                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        26150783                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         5481                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          5481                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.accesses::cpu.data     26156264                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     26156264                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000210                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000210                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.WriteReq.hits::cpu.data     13944848                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       13944848                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        15392                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        15392                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data     13960240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     13960240                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.001103                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.001103                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  60234640220                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.871694                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             40116810                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              20875                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs            1921.763353                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                 939                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.871694                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999749                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999749                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           97                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          116                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          123                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          176                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           80254495                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          80254495                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60234640220                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  60234640220                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60234640220                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns      7108030                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.003195                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 192443298.996805                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       40418039                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses        59881                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads          51584                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites         46923                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses    168599921                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads     199335541                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    124652045                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          40418039                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     80794986                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          216                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts              85550385                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps               168641337                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.444549                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           19015185                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.098809                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst      109350255                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         109350255                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     109350255                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        109350255                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2080                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2080                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2080                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2080                       # number of overall misses (Count)
system.cpu.icache.demandAccesses::cpu.inst    109352335                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     109352335                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    109352335                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    109352335                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000019                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000019                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000019                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000019                       # miss rate for overall accesses (Ratio)
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1571                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1571                       # number of writebacks (Count)
system.cpu.icache.replacements                   1571                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    109350255                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       109350255                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2080                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2080                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.accesses::cpu.inst    109352335                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    109352335                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000019                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000019                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  60234640220                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           508.695444                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            109352335                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2080                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           52573.237981                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   508.695444                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.993546                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.993546                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          509                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          121                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           74                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           54                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          260                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.994141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          218706750                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         218706750                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60234640220                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           5008                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  60234640220                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60234640220                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                26159388                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                14258673                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       399                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       644                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  60234640220                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               109352405                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       348                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  60234640220                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  60234640220                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    81                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       313                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    316                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   2253                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      2569                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   316                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  2253                       # number of overall hits (Count)
system.l2.overallHits::total                     2569                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1764                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                18622                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   20386                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1764                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               18622                       # number of overall misses (Count)
system.l2.overallMisses::total                  20386                       # number of overall misses (Count)
system.l2.demandAccesses::cpu.inst               2080                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              20875                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 22955                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2080                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             20875                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                22955                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.848077                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.892072                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.888085                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.848077                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.892072                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.888085                       # miss rate for overall accesses (Ratio)
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                    1                       # number of writebacks (Count)
system.l2.writebacks::total                         1                       # number of writebacks (Count)
system.l2.replacements                              2                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst             316                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                316                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1764                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1764                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.accesses::cpu.inst         2080                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2080                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.848077                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.848077                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadExReq.hits::cpu.data                166                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   166                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            15228                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               15228                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.accesses::cpu.data          15394                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             15394                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.989217                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.989217                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadSharedReq.hits::cpu.data           2087                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              2087                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         3394                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            3394                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.accesses::cpu.data         5481                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          5481                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.619230                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.619230                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.WritebackClean.hits::writebacks         1571                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1571                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1571                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1571                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        15979                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            15979                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        15979                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        15979                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  60234640220                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 14809.450002                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        44889                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      20386                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.201952                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst      1527.815938                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     13281.634064                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu.inst             0.046625                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.405323                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.451949                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          20383                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   85                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  179                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                   91                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                20028                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.622040                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     379498                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    379498                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  60234640220                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           112896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data          1214958                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total             1327854                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       112896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          112896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks           64                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::cpu.data        308482                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total           308546                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              1764                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data             21521                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                23285                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks              1                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::cpu.data           297968                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total              297969                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst             1874270                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data            20170420                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total               22044690                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst         1874270                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total            1874270                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks             1063                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::cpu.data            5121339                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total               5122401                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks             1063                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst            1874270                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data           25291759                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total              27167092                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  60234640220                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                 2899                       # Transaction distribution (Count)
system.membus.transDist::ReadResp                8057                       # Transaction distribution (Count)
system.membus.transDist::WriteReq              297968                       # Transaction distribution (Count)
system.membus.transDist::WriteResp             297968                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty             1                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                 2                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              15228                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             15228                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           5158                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       642509                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       642509                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  642509                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      1636400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      1636400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1636400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             321253                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   321253    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               321253                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  60234640220                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests          20389                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            3                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadReq                2899                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp              10460                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq             297968                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp            297968                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        15979                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1571                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             4384                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             15394                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            15394                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2080                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          5481                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5731                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       663847                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 669578                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       233664                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2690288                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 2923952                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                               3                       # Total snoops (Count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            323825                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  323825    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              323825                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  60234640220                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.snoop_filter.totRequests         44889                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        21934                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
