
blackout.elf:     file format elf32-pic30

Disassembly of section .aivt._AltADC1Interrupt:

0000012e <.aivt._AltADC1Interrupt>:
 12e:	a6 3a 00    	nop       
Disassembly of section .aivt._AltAddressError:

00000108 <.aivt._AltAddressError>:
 108:	a6 3a 00    	nop       
Disassembly of section .aivt._AltCNInterrupt:

0000013a <.aivt._AltCNInterrupt>:
 13a:	a6 3a 00    	nop       
Disassembly of section .aivt._AltCRCInterrupt:

0000019a <.aivt._AltCRCInterrupt>:
 19a:	a6 3a 00    	nop       
Disassembly of section .aivt._AltCTMUInterrupt:

000001ae <.aivt._AltCTMUInterrupt>:
 1ae:	a6 3a 00    	nop       
Disassembly of section .aivt._AltCompInterrupt:

00000138 <.aivt._AltCompInterrupt>:
 138:	a6 3a 00    	nop       
Disassembly of section .aivt._AltIC1Interrupt:

00000116 <.aivt._AltIC1Interrupt>:
 116:	a6 3a 00    	nop       
Disassembly of section .aivt._AltIC2Interrupt:

0000011e <__CONFIG1-0x156e0>:
 11e:	a6 3a 00    	nop       
Disassembly of section .aivt._AltIC3Interrupt:

0000015e <__CONFIG2-0x1569e>:
 15e:	a6 3a 00    	nop       
Disassembly of section .aivt._AltIC4Interrupt:

00000160 <__CONFIG3-0x1569a>:
 160:	a6 3a 00    	nop       
Disassembly of section .aivt._AltIC5Interrupt:

00000162 <.aivt._AltIC5Interrupt>:
 162:	a6 3a 00    	nop       
Disassembly of section .aivt._AltIC6Interrupt:

00000164 <.aivt._AltIC6Interrupt>:
 164:	a6 3a 00    	nop       
Disassembly of section .aivt._AltIC7Interrupt:

00000140 <.aivt._AltIC7Interrupt>:
 140:	a6 3a 00    	nop       
Disassembly of section .aivt._AltIC8Interrupt:

00000142 <.aivt._AltIC8Interrupt>:
 142:	a6 3a 00    	nop       
Disassembly of section .aivt._AltIC9Interrupt:

000001ce <.aivt._AltIC9Interrupt>:
 1ce:	a6 3a 00    	nop       
Disassembly of section .aivt._AltINT0Interrupt:

00000114 <.aivt._AltINT0Interrupt>:
 114:	a6 3a 00    	nop       
Disassembly of section .aivt._AltINT1Interrupt:

0000013c <.aivt._AltINT1Interrupt>:
 13c:	a6 3a 00    	nop       
Disassembly of section .aivt._AltINT2Interrupt:

0000014e <.aivt._AltINT2Interrupt>:
 14e:	a6 3a 00    	nop       
Disassembly of section .aivt._AltINT3Interrupt:

0000017e <.aivt._AltINT3Interrupt>:
 17e:	a6 3a 00    	nop       
Disassembly of section .aivt._AltINT4Interrupt:

00000180 <.aivt._AltINT4Interrupt>:
 180:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt14:

00000130 <.aivt._AltInterrupt14>:
 130:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt15:

00000132 <.aivt._AltInterrupt15>:
 132:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt21:

0000013e <.aivt._AltInterrupt21>:
 13e:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt24:

00000144 <.aivt._AltInterrupt24>:
 144:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt34:

00000158 <.aivt._AltInterrupt34>:
 158:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt35:

0000015a <.aivt._AltInterrupt35>:
 15a:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt36:

0000015c <.aivt._AltInterrupt36>:
 15c:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt4:

0000011c <.aivt._AltInterrupt4>:
 11c:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt46:

00000170 <.aivt._AltInterrupt46>:
 170:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt47:

00000172 <.aivt._AltInterrupt47>:
 172:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt48:

00000174 <.aivt._AltInterrupt48>:
 174:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt51:

0000017a <.aivt._AltInterrupt51>:
 17a:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt52:

0000017c <.aivt._AltInterrupt52>:
 17c:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt55:

00000182 <.aivt._AltInterrupt55>:
 182:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt56:

00000184 <.aivt._AltInterrupt56>:
 184:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt57:

00000186 <.aivt._AltInterrupt57>:
 186:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt58:

00000188 <.aivt._AltInterrupt58>:
 188:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt59:

0000018a <.aivt._AltInterrupt59>:
 18a:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt60:

0000018c <.aivt._AltInterrupt60>:
 18c:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt61:

0000018e <.aivt._AltInterrupt61>:
 18e:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt63:

00000192 <.aivt._AltInterrupt63>:
 192:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt64:

00000194 <.aivt._AltInterrupt64>:
 194:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt68:

0000019c <.aivt._AltInterrupt68>:
 19c:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt69:

0000019e <.aivt._AltInterrupt69>:
 19e:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt70:

000001a0 <.aivt._AltInterrupt70>:
 1a0:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt71:

000001a2 <.aivt._AltInterrupt71>:
 1a2:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt73:

000001a6 <.aivt._AltInterrupt73>:
 1a6:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt74:

000001a8 <.aivt._AltInterrupt74>:
 1a8:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt75:

000001aa <.aivt._AltInterrupt75>:
 1aa:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt76:

000001ac <.aivt._AltInterrupt76>:
 1ac:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt78:

000001b0 <.aivt._AltInterrupt78>:
 1b0:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt79:

000001b2 <.aivt._AltInterrupt79>:
 1b2:	a6 3a 00    	nop       
Disassembly of section .aivt._AltInterrupt80:

000001b4 <.aivt._AltInterrupt80>:
 1b4:	a6 3a 00    	nop       
Disassembly of section .aivt._AltLVDInterrupt:

000001a4 <.aivt._AltLVDInterrupt>:
 1a4:	a6 3a 00    	nop       
Disassembly of section .aivt._AltMI2C1Interrupt:

00000136 <.aivt._AltMI2C1Interrupt>:
 136:	a6 3a 00    	nop       
Disassembly of section .aivt._AltMI2C2Interrupt:

00000178 <.aivt._AltMI2C2Interrupt>:
 178:	a6 3a 00    	nop       
Disassembly of section .aivt._AltMI2C3Interrupt:

000001be <.aivt._AltMI2C3Interrupt>:
 1be:	a6 3a 00    	nop       
Disassembly of section .aivt._AltMathError:

0000010c <.aivt._AltMathError>:
 10c:	a6 3a 00    	nop       
Disassembly of section .aivt._AltOC1Interrupt:

00000118 <.aivt._AltOC1Interrupt>:
 118:	a6 3a 00    	nop       
Disassembly of section .aivt._AltOC2Interrupt:

00000120 <.aivt._AltOC2Interrupt>:
 120:	a6 3a 00    	nop       
Disassembly of section .aivt._AltOC3Interrupt:

00000146 <.aivt._AltOC3Interrupt>:
 146:	a6 3a 00    	nop       
Disassembly of section .aivt._AltOC4Interrupt:

00000148 <.aivt._AltOC4Interrupt>:
 148:	a6 3a 00    	nop       
Disassembly of section .aivt._AltOC5Interrupt:

00000166 <.aivt._AltOC5Interrupt>:
 166:	a6 3a 00    	nop       
Disassembly of section .aivt._AltOC6Interrupt:

00000168 <.aivt._AltOC6Interrupt>:
 168:	a6 3a 00    	nop       
Disassembly of section .aivt._AltOC7Interrupt:

0000016a <.aivt._AltOC7Interrupt>:
 16a:	a6 3a 00    	nop       
Disassembly of section .aivt._AltOC8Interrupt:

0000016c <.aivt._AltOC8Interrupt>:
 16c:	a6 3a 00    	nop       
Disassembly of section .aivt._AltOC9Interrupt:

000001cc <.aivt._AltOC9Interrupt>:
 1cc:	a6 3a 00    	nop       
Disassembly of section .aivt._AltOscillatorFail:

00000106 <.aivt._AltOscillatorFail>:
 106:	a6 3a 00    	nop       
Disassembly of section .aivt._AltPMPInterrupt:

0000016e <.aivt._AltPMPInterrupt>:
 16e:	a6 3a 00    	nop       
Disassembly of section .aivt._AltRTCCInterrupt:

00000190 <.aivt._AltRTCCInterrupt>:
 190:	a6 3a 00    	nop       
Disassembly of section .aivt._AltReservedTrap0:

00000104 <.aivt._AltReservedTrap0>:
 104:	a6 3a 00    	nop       
Disassembly of section .aivt._AltReservedTrap5:

0000010e <.aivt._AltReservedTrap5>:
 10e:	a6 3a 00    	nop       
Disassembly of section .aivt._AltReservedTrap6:

00000110 <.aivt._AltReservedTrap6>:
 110:	a6 3a 00    	nop       
Disassembly of section .aivt._AltReservedTrap7:

00000112 <.aivt._AltReservedTrap7>:
 112:	a6 3a 00    	nop       
Disassembly of section .aivt._AltSI2C1Interrupt:

00000134 <.aivt._AltSI2C1Interrupt>:
 134:	a6 3a 00    	nop       
Disassembly of section .aivt._AltSI2C2Interrupt:

00000176 <.aivt._AltSI2C2Interrupt>:
 176:	a6 3a 00    	nop       
Disassembly of section .aivt._AltSI2C3Interrupt:

000001bc <.aivt._AltSI2C3Interrupt>:
 1bc:	a6 3a 00    	nop       
Disassembly of section .aivt._AltSPI1ErrInterrupt:

00000126 <.aivt._AltSPI1ErrInterrupt>:
 126:	a6 3a 00    	nop       
Disassembly of section .aivt._AltSPI1Interrupt:

00000128 <.aivt._AltSPI1Interrupt>:
 128:	a6 3a 00    	nop       
Disassembly of section .aivt._AltSPI2ErrInterrupt:

00000154 <.aivt._AltSPI2ErrInterrupt>:
 154:	a6 3a 00    	nop       
Disassembly of section .aivt._AltSPI2Interrupt:

00000156 <.aivt._AltSPI2Interrupt>:
 156:	a6 3a 00    	nop       
Disassembly of section .aivt._AltSPI3ErrInterrupt:

000001c8 <.aivt._AltSPI3ErrInterrupt>:
 1c8:	a6 3a 00    	nop       
Disassembly of section .aivt._AltSPI3Interrupt:

000001ca <.aivt._AltSPI3Interrupt>:
 1ca:	a6 3a 00    	nop       
Disassembly of section .aivt._AltStackError:

0000010a <.aivt._AltStackError>:
 10a:	a6 3a 00    	nop       
Disassembly of section .aivt._AltT1Interrupt:

0000011a <.aivt._AltT1Interrupt>:
 11a:	a6 3a 00    	nop       
Disassembly of section .aivt._AltT2Interrupt:

00000122 <.aivt._AltT2Interrupt>:
 122:	a6 3a 00    	nop       
Disassembly of section .aivt._AltT3Interrupt:

00000124 <.aivt._AltT3Interrupt>:
 124:	a6 3a 00    	nop       
Disassembly of section .aivt._AltT4Interrupt:

0000014a <.aivt._AltT4Interrupt>:
 14a:	a6 3a 00    	nop       
Disassembly of section .aivt._AltT5Interrupt:

0000014c <.aivt._AltT5Interrupt>:
 14c:	a6 3a 00    	nop       
Disassembly of section .aivt._AltU1ErrInterrupt:

00000196 <.aivt._AltU1ErrInterrupt>:
 196:	a6 3a 00    	nop       
Disassembly of section .aivt._AltU1RXInterrupt:

0000012a <.aivt._AltU1RXInterrupt>:
 12a:	a6 3a 00    	nop       
Disassembly of section .aivt._AltU1TXInterrupt:

0000012c <.aivt._AltU1TXInterrupt>:
 12c:	a6 3a 00    	nop       
Disassembly of section .aivt._AltU2ErrInterrupt:

00000198 <.aivt._AltU2ErrInterrupt>:
 198:	a6 3a 00    	nop       
Disassembly of section .aivt._AltU2RXInterrupt:

00000150 <.aivt._AltU2RXInterrupt>:
 150:	a6 3a 00    	nop       
Disassembly of section .aivt._AltU2TXInterrupt:

00000152 <.aivt._AltU2TXInterrupt>:
 152:	a6 3a 00    	nop       
Disassembly of section .aivt._AltU3ErrInterrupt:

000001b6 <.aivt._AltU3ErrInterrupt>:
 1b6:	a6 3a 00    	nop       
Disassembly of section .aivt._AltU3RXInterrupt:

000001b8 <.aivt._AltU3RXInterrupt>:
 1b8:	a6 3a 00    	nop       
Disassembly of section .aivt._AltU3TXInterrupt:

000001ba <.aivt._AltU3TXInterrupt>:
 1ba:	a6 3a 00    	nop       
Disassembly of section .aivt._AltU4ErrInterrupt:

000001c2 <.aivt._AltU4ErrInterrupt>:
 1c2:	a6 3a 00    	nop       
Disassembly of section .aivt._AltU4RXInterrupt:

000001c4 <.aivt._AltU4RXInterrupt>:
 1c4:	a6 3a 00    	nop       
Disassembly of section .aivt._AltU4TXInterrupt:

000001c6 <.aivt._AltU4TXInterrupt>:
 1c6:	a6 3a 00    	nop       
Disassembly of section .aivt._AltUSB1Interrupt:

000001c0 <.aivt._AltUSB1Interrupt>:
 1c0:	a6 3a 00    	nop       
Disassembly of section .reset:

00000000 <.reset>:
   0:	10 11 04    	goto      0x1110 <__reset>
   2:	00 00 00 
Disassembly of section .text:

00001110 <__reset>:
    1110:	cf c8 20    	mov.w     #0xc8c, w15
    1112:	0e ff 27    	mov.w     #0x7ff0, w14
    1114:	0e 01 88    	mov.w     w14, 0x20
    1116:	00 00 00    	nop       
    1118:	00 00 20    	mov.w     #0x0, w0
    111a:	00 00 e0    	cp0.w     w0
    111c:	02 00 32    	bra       Z, 0x1122 <CORCON_RESET>
    111e:	00 01 20    	mov.w     #0x10, w0
    1120:	20 02 88    	mov.w     w0, 0x44

00001122 <CORCON_RESET>:
    1122:	14 00 07    	rcall     0x114c <__psv_init>
    1124:	8d 00 07    	rcall     0x1240 <__crt_start_mode> <__crt_start_mode_normal>
    1126:	00 00 e0    	cp0.w     w0
    1128:	03 00 3a    	bra       NZ, 0x1130 <L11>
    112a:	20 a6 23    	mov.w     #0x3a62, w0
    112c:	01 00 20    	mov.w     #0x0, w1
    112e:	02 00 37    	bra       0x1134 <L21>

00001130 <L11>:
    1130:	00 00 20    	mov.w     #0x0, w0
    1132:	01 00 20    	mov.w     #0x0, w1

00001134 <L21>:
    1134:	81 0f 70    	ior.w     w0, w1, [w15]
    1136:	01 00 32    	bra       Z, 0x113a <L12>
    1138:	14 00 07    	rcall     0x1162 <__data_init> <__data_init_da>

0000113a <L12>:
    113a:	00 00 20    	mov.w     #0x0, w0
    113c:	00 00 e0    	cp0.w     w0
    113e:	02 00 32    	bra       Z, 0x1144 <L13>
    1140:	00 00 02    	call      0x0 <__DEFAULT_VECTOR-0x110c>
    1142:	00 00 00 

00001144 <L13>:
    1144:	72 39 02    	call      0x3972 <_main>
    1146:	00 00 00 
    1148:	00 40 da    	break     
    114a:	00 00 fe    	reset     

0000114c <__psv_init>:
    114c:	44 40 a9    	bclr.b    0x44, #0x2
    114e:	60 08 20    	mov.w     #0x86, w0
    1150:	00 00 e0    	cp0.w     w0
    1152:	03 00 32    	bra       Z, 0x115a <L14>
    1154:	00 20 20    	mov.w     #0x200, w0
    1156:	90 01 88    	mov.w     w0, 0x32
    1158:	44 40 a8    	bset.b    0x44, #0x2

0000115a <L14>:
    115a:	00 00 06    	return    

0000115c <__long_indirect_call>:
    115c:	8a 1f 78    	mov.w     w10, [w15++]
    115e:	8b 1f 78    	mov.w     w11, [w15++]
    1160:	00 00 06    	return    

00001162 <__data_init>:
    1162:	a1 02 88    	mov.w     w1, 0x54
    1164:	80 04 78    	mov.w     w0, w9
    1166:	00 00 eb    	clr.w     w0
    1168:	1f 00 37    	bra       0x11a8 <L41>

0000116a <L11>:
    116a:	e2 84 44    	add.w     w9, #0x2, w9
    116c:	54 a0 b4    	addc.w    0x54
    116e:	99 05 ba    	tblrdl.w  [w9], w11
    1170:	e2 84 44    	add.w     w9, #0x2, w9
    1172:	54 a0 b4    	addc.w    0x54
    1174:	99 06 ba    	tblrdl.w  [w9], w13
    1176:	e2 84 44    	add.w     w9, #0x2, w9
    1178:	54 a0 b4    	addc.w    0x54
    117a:	00 06 eb    	clr.w     w12
    117c:	47 6f de    	lsr.w     w13, #0x7, w14
    117e:	fd 07 b2    	and.w     #0x7f, w13
    1180:	ae 01 88    	mov.w     w14, 0x34
    1182:	63 6c e1    	cp.b      w13, #0x3
    1184:	03 00 3a    	bra       NZ, 0x118c <L21>
    1186:	ea ff 07    	rcall     0x115c <__long_indirect_call>
    1188:	00 00 eb    	clr.w     w0
    118a:	0e 00 37    	bra       0x11a8 <L41>

0000118c <L21>:
    118c:	60 6c e1    	cp.b      w13, #0x0
    118e:	08 00 3a    	bra       NZ, 0x11a0 <L22>

00001190 <L91>:
    1190:	00 4d eb    	clr.b     [w10]
    1192:	0a 05 e8    	inc.w     w10, w10
    1194:	02 00 39    	bra       NC, 0x119a <L81>
    1196:	34 20 ec    	inc.w     0x34
    1198:	0a f0 a0    	bset.w    w10, #0xf

0000119a <L81>:
    119a:	8b 05 e9    	dec.w     w11, w11
    119c:	f9 ff 3e    	bra       GTU, 0x1190 <L91>
    119e:	04 00 37    	bra       0x11a8 <L41>

000011a0 <L22>:
    11a0:	61 68 e1    	cp.w      w13, #0x1
    11a2:	01 00 32    	bra       Z, 0x11a6 <L31>
    11a4:	00 86 eb    	setm.w    w12

000011a6 <L31>:
    11a6:	0b 00 07    	rcall     0x11be <L13> <__memcpyd3extended>

000011a8 <L41>:
    11a8:	19 c7 ba    	tblrdh.b  [w9], w14
    11aa:	19 05 ba    	tblrdl.w  [w9], w10
    11ac:	0e 04 e0    	cp0.b     w14
    11ae:	03 00 3a    	bra       NZ, 0x11b6 <L12>
    11b0:	0a 00 e0    	cp0.w     w10
    11b2:	db ff 3a    	bra       NZ, 0x116a <L11>
    11b4:	00 00 06    	return    

000011b6 <L12>:
    11b6:	fe 07 b2    	and.w     #0x7f, w14
    11b8:	ae 02 88    	mov.w     w14, 0x54
    11ba:	8a 04 78    	mov.w     w10, w9
    11bc:	f5 ff 37    	bra       0x11a8 <L41>

000011be <L13>:
    11be:	0c d0 a3    	btst.c    w12, #0xd
    11c0:	e2 0f 4d    	addc.w    w10, #0x2, [w15]
    11c2:	1c 00 39    	bra       NC, 0x11fc <L23>
    11c4:	89 02 78    	mov.w     w9, w5
    11c6:	35 4d ba    	tblrdl.b  [w5++], [w10]
    11c8:	0a 05 e8    	inc.w     w10, w10
    11ca:	02 00 39    	bra       NC, 0x11d0 <L32>
    11cc:	34 20 ec    	inc.w     0x34
    11ce:	0a f0 a0    	bset.w    w10, #0xf

000011d0 <L32>:
    11d0:	8b 05 e9    	dec.w     w11, w11
    11d2:	0f 00 32    	bra       Z, 0x11f2 <L42>
    11d4:	25 4d ba    	tblrdl.b  [w5--], [w10]
    11d6:	0a 05 e8    	inc.w     w10, w10
    11d8:	02 00 39    	bra       NC, 0x11de <L33>
    11da:	34 20 ec    	inc.w     0x34
    11dc:	0a f0 a0    	bset.w    w10, #0xf

000011de <L33>:
    11de:	8b 05 e9    	dec.w     w11, w11
    11e0:	08 00 32    	bra       Z, 0x11f2 <L42>
    11e2:	0c 00 e0    	cp0.w     w12
    11e4:	06 00 32    	bra       Z, 0x11f2 <L42>
    11e6:	15 cd ba    	tblrdh.b  [w5], [w10]
    11e8:	0a 05 e8    	inc.w     w10, w10
    11ea:	02 00 39    	bra       NC, 0x11f0 <L34>
    11ec:	34 20 ec    	inc.w     0x34
    11ee:	0a f0 a0    	bset.w    w10, #0xf

000011f0 <L34>:
    11f0:	8b 05 e9    	dec.w     w11, w11

000011f2 <L42>:
    11f2:	89 84 e8    	inc2.w    w9, w9
    11f4:	54 a0 b4    	addc.w    0x54
    11f6:	0b 00 e0    	cp0.w     w11
    11f8:	e2 ff 3a    	bra       NZ, 0x11be <L13> <__memcpyd3extended>
    11fa:	00 00 06    	return    

000011fc <L23>:
    11fc:	99 02 ba    	tblrdl.w  [w9], w5
    11fe:	05 5d 78    	mov.b     w5, [w10++]
    1200:	8b 05 e9    	dec.w     w11, w11
    1202:	f7 ff 32    	bra       Z, 0x11f2 <L42>
    1204:	c8 2a de    	lsr.w     w5, #0x8, w5
    1206:	05 5d 78    	mov.b     w5, [w10++]
    1208:	8b 05 e9    	dec.w     w11, w11
    120a:	f3 ff 32    	bra       Z, 0x11f2 <L42>
    120c:	0c 00 e0    	cp0.w     w12
    120e:	f1 ff 32    	bra       Z, 0x11f2 <L42>
    1210:	19 dd ba    	tblrdh.b  [w9], [w10++]
    1212:	ee ff 37    	bra       0x11f0 <L34>

00001214 <.handle>:
    1214:	e8 2d 04    	goto      0x2de8 <___digitalRead>
    1216:	00 00 00 
    1218:	a4 2d 04    	goto      0x2da4 <___digitalWrite>
    121a:	00 00 00 
    121c:	0a 2e 04    	goto      0x2e0a <___analogRead>
    121e:	00 00 00 
    1220:	0c 16 04    	goto      0x160c <___putc_nobuffer>
    1222:	00 00 00 
    1224:	4e 16 04    	goto      0x164e <___putc_buffer>
    1226:	00 00 00 
    1228:	30 16 04    	goto      0x1630 <___getc_nobuffer>
    122a:	00 00 00 
    122c:	42 17 04    	goto      0x1742 <___getc_buffer>
    122e:	00 00 00 
    1230:	94 32 04    	goto      0x3294 <___pwmWrite>
    1232:	00 00 00 
    1234:	66 32 04    	goto      0x3266 <___pwmRead>
    1236:	00 00 00 
    1238:	fe 32 04    	goto      0x32fe <___servoWrite>
    123a:	00 00 00 
    123c:	cc 32 04    	goto      0x32cc <___servoRead>
    123e:	00 00 00 

00001240 <__crt_start_mode>:
    1240:	00 00 05    	retlw.w   #0x0, w0

00001242 <___subsf3>:
    1242:	03 f0 a2    	btg.w     w3, #0xf

00001244 <___addsf3>:
    1244:	88 9f be    	mov.d     w8, [w15++]
    1246:	8a 9f be    	mov.d     w10, [w15++]
    1248:	8c 1f 78    	mov.w     w12, [w15++]
    124a:	f7 00 07    	rcall     0x143a <__funpack2>
    124c:	fe 00 33    	bra       N, 0x144a <__fPropagateNaN>
    124e:	64 50 e1    	cp.w      w10, #0x4
    1250:	4f 00 32    	bra       Z, 0x12f0 <aisinfinite>

00001252 <checkspecialb>:
    1252:	64 20 e1    	cp.w      w4, #0x4
    1254:	52 00 32    	bra       Z, 0x12fa <return2>
    1256:	03 82 6c    	xor.w     w9, w3, w4
    1258:	07 00 3b    	bra       NN, 0x1268 <getsign>
    125a:	09 05 d0    	sl.w      w9, w10
    125c:	03 06 d0    	sl.w      w3, w12
    125e:	82 0f 54    	sub.w     w8, w2, [w15]
    1260:	0c 06 5d    	subb.w    w10, w12, w12
    1262:	02 00 39    	bra       NC, 0x1268 <getsign>
    1264:	02 00 32    	bra       Z, 0x126a <gotsign>
    1266:	89 01 78    	mov.w     w9, w3

00001268 <getsign>:
    1268:	03 06 78    	mov.w     w3, w12

0000126a <gotsign>:
    126a:	85 82 55    	sub.w     w11, w5, w5
    126c:	04 00 3d    	bra       GE, 0x1276 <expcanonical>
    126e:	00 03 fd    	exch      w0, w6
    1270:	81 03 fd    	exch      w1, w7
    1272:	85 02 ea    	neg.w     w5, w5
    1274:	8b 85 42    	add.w     w5, w11, w11

00001276 <expcanonical>:
    1276:	84 0f 72    	ior.w     w4, w4, [w15]
    1278:	02 00 3b    	bra       NN, 0x127e <nonegate>
    127a:	60 00 10    	subr.w    w0, #0x0, w0
    127c:	e0 80 18    	subbr.w   w1, #0x0, w1

0000127e <nonegate>:
    127e:	60 11 b8    	mul.uu    w2, #0x0, w2
    1280:	00 05 eb    	clr.w     w10
    1282:	7a 28 e1    	cp.w      w5, #0x1a
    1284:	0a 00 39    	bra       NC, 0x129a <aligniter>
    1286:	06 00 78    	mov.w     w6, w0
    1288:	c7 5d dd    	sl.w      w11, #0x7, w11
    128a:	f7 07 b2    	and.w     #0x7f, w7
    128c:	87 80 75    	ior.w     w11, w7, w1
    128e:	2d 00 37    	bra       0x12ea <signoff>

00001290 <align>:
    1290:	82 81 71    	ior.w     w3, w2, w3
    1292:	0a 01 78    	mov.w     w10, w2
    1294:	61 05 60    	and.w     w0, #0x1, w10
    1296:	81 80 d1    	asr.w     w1, w1
    1298:	00 80 d3    	rrc.w     w0, w0

0000129a <aligniter>:
    129a:	85 02 e9    	dec.w     w5, w5
    129c:	f9 ff 3b    	bra       NN, 0x1290 <align>

0000129e <aligned>:
    129e:	06 04 40    	add.w     w0, w6, w8
    12a0:	87 84 48    	addc.w    w1, w7, w9
    12a2:	02 00 3b    	bra       NN, 0x12a8 <normalizesum>
    12a4:	60 04 14    	subr.w    w8, #0x0, w8
    12a6:	e0 84 1c    	subbr.w   w9, #0x0, w9

000012a8 <normalizesum>:
    12a8:	09 88 a3    	btst.z    w9, #0x8
    12aa:	07 00 32    	bra       Z, 0x12ba <checknormal>
    12ac:	8a 81 71    	ior.w     w3, w10, w3
    12ae:	82 81 71    	ior.w     w3, w2, w3
    12b0:	61 01 64    	and.w     w8, #0x1, w2
    12b2:	89 04 d1    	lsr.w     w9, w9
    12b4:	08 84 d3    	rrc.w     w8, w8
    12b6:	8b 05 e8    	inc.w     w11, w11
    12b8:	17 00 37    	bra       0x12e8 <round>

000012ba <checknormal>:
    12ba:	09 78 a3    	btst.z    w9, #0x7
    12bc:	13 00 3a    	bra       NZ, 0x12e4 <discardguard>

000012be <underflow>:
    12be:	0b 00 e0    	cp0.w     w11
    12c0:	13 00 34    	bra       LE, 0x12e8 <round>
    12c2:	8b 05 e9    	dec.w     w11, w11
    12c4:	08 04 44    	add.w     w8, w8, w8
    12c6:	89 84 4c    	addc.w    w9, w9, w9
    12c8:	0a 44 74    	ior.b     w8, w10, w8
    12ca:	09 78 a3    	btst.z    w9, #0x7
    12cc:	0d 00 3a    	bra       NZ, 0x12e8 <round>

000012ce <normalizeloop>:
    12ce:	0b 00 e0    	cp0.w     w11
    12d0:	07 00 34    	bra       LE, 0x12e0 <normalizeexit>
    12d2:	8b 05 e9    	dec.w     w11, w11
    12d4:	08 04 44    	add.w     w8, w8, w8
    12d6:	89 84 4c    	addc.w    w9, w9, w9
    12d8:	01 00 3a    	bra       NZ, 0x12dc <normalizetest>
    12da:	0b 00 20    	mov.w     #0x0, w11

000012dc <normalizetest>:
    12dc:	09 78 a3    	btst.z    w9, #0x7
    12de:	f7 ff 32    	bra       Z, 0x12ce <normalizeloop>

000012e0 <normalizeexit>:
    12e0:	00 01 eb    	clr.w     w2
    12e2:	02 00 37    	bra       0x12e8 <round>

000012e4 <discardguard>:
    12e4:	82 81 71    	ior.w     w3, w2, w3
    12e6:	0a 01 78    	mov.w     w10, w2

000012e8 <round>:
    12e8:	6d 00 07    	rcall     0x13c4 <__fpack>

000012ea <signoff>:
    12ea:	0c f0 a7    	btsc.w    w12, #0xf
    12ec:	01 f0 a0    	bset.w    w1, #0xf
    12ee:	b6 00 37    	bra       0x145c <__fbopExit>

000012f0 <aisinfinite>:
    12f0:	64 20 e1    	cp.w      w4, #0x4
    12f2:	02 00 3a    	bra       NZ, 0x12f8 <return8>
    12f4:	83 8f 6c    	xor.w     w9, w3, [w15]
    12f6:	b6 00 33    	bra       N, 0x1464 <__fbopReturnNaN>

000012f8 <return8>:
    12f8:	08 01 be    	mov.d     w8, w2

000012fa <return2>:
    12fa:	02 00 be    	mov.d     w2, w0
    12fc:	af 00 37    	bra       0x145c <__fbopExit>

000012fe <___divsf3>:
    12fe:	88 9f be    	mov.d     w8, [w15++]
    1300:	8a 9f be    	mov.d     w10, [w15++]
    1302:	8c 1f 78    	mov.w     w12, [w15++]
    1304:	9a 00 07    	rcall     0x143a <__funpack2>
    1306:	a1 00 33    	bra       N, 0x144a <__fPropagateNaN>
    1308:	03 86 6c    	xor.w     w9, w3, w12
    130a:	64 50 e1    	cp.w      w10, #0x4
    130c:	2e 00 32    	bra       Z, 0x136a <aisinfinite>
    130e:	64 20 e1    	cp.w      w4, #0x4
    1310:	33 00 32    	bra       Z, 0x1378 <returnZero>
    1312:	61 50 e1    	cp.w      w10, #0x1
    1314:	2f 00 32    	bra       Z, 0x1374 <aiszero>
    1316:	61 20 e1    	cp.w      w4, #0x1
    1318:	31 00 32    	bra       Z, 0x137c <returnInf>

0000131a <finitenonzero>:
    131a:	85 85 55    	sub.w     w11, w5, w11
    131c:	eb 07 b0    	add.w     #0x7e, w11
    131e:	09 00 20    	mov.w     #0x0, w9
    1320:	08 04 20    	mov.w     #0x40, w8
    1322:	05 00 37    	bra       0x132e <diventry>

00001324 <divnext>:
    1324:	08 04 44    	add.w     w8, w8, w8
    1326:	89 84 4c    	addc.w    w9, w9, w9
    1328:	0a 00 31    	bra       C, 0x133e <divdone> <formsticky>

0000132a <divloop>:
    132a:	06 03 43    	add.w     w6, w6, w6
    132c:	87 83 4b    	addc.w    w7, w7, w7

0000132e <diventry>:
    132e:	00 01 53    	sub.w     w6, w0, w2
    1330:	81 81 5b    	subb.w    w7, w1, w3
    1332:	f8 ff 33    	bra       N, 0x1324 <divnext>
    1334:	02 03 be    	mov.d     w2, w6
    1336:	08 00 a0    	bset.w    w8, #0x0
    1338:	08 04 44    	add.w     w8, w8, w8
    133a:	89 84 4c    	addc.w    w9, w9, w9
    133c:	f6 ff 39    	bra       NC, 0x132a <divloop>

0000133e <divdone>:
    133e:	c6 39 dd    	sl.w      w7, #0x6, w3
    1340:	83 01 73    	ior.w     w6, w3, w3
    1342:	01 00 32    	bra       Z, 0x1346 <stickyok>
    1344:	13 00 20    	mov.w     #0x1, w3

00001346 <stickyok>:
    1346:	89 04 d1    	lsr.w     w9, w9
    1348:	08 84 d3    	rrc.w     w8, w8
    134a:	09 98 a3    	btst.z    w9, #0x9
    134c:	05 00 32    	bra       Z, 0x1358 <guardused>
    134e:	08 00 a7    	btsc.w    w8, #0x0
    1350:	03 00 a0    	bset.w    w3, #0x0
    1352:	89 04 d1    	lsr.w     w9, w9
    1354:	08 84 d3    	rrc.w     w8, w8
    1356:	8b 05 e8    	inc.w     w11, w11

00001358 <guardused>:
    1358:	89 04 d1    	lsr.w     w9, w9
    135a:	08 84 d3    	rrc.w     w8, w8
    135c:	00 01 eb    	clr.w     w2
    135e:	02 81 d2    	rlc.w     w2, w2
    1360:	31 00 07    	rcall     0x13c4 <__fpack>

00001362 <return0>:
    1362:	01 f0 a1    	bclr.w    w1, #0xf
    1364:	0c f0 a7    	btsc.w    w12, #0xf
    1366:	01 f0 a0    	bset.w    w1, #0xf
    1368:	79 00 37    	bra       0x145c <__fbopExit>

0000136a <aisinfinite>:
    136a:	64 20 e1    	cp.w      w4, #0x4
    136c:	7b 00 32    	bra       Z, 0x1464 <__fbopReturnNaN>

0000136e <return8>:
    136e:	08 01 be    	mov.d     w8, w2

00001370 <return2>:
    1370:	02 00 be    	mov.d     w2, w0
    1372:	f7 ff 37    	bra       0x1362 <return0>

00001374 <aiszero>:
    1374:	61 20 e1    	cp.w      w4, #0x1
    1376:	76 00 32    	bra       Z, 0x1464 <__fbopReturnNaN>

00001378 <returnZero>:
    1378:	60 00 b8    	mul.uu    w0, #0x0, w0
    137a:	f3 ff 37    	bra       0x1362 <return0>

0000137c <returnInf>:
    137c:	00 00 20    	mov.w     #0x0, w0
    137e:	01 f8 27    	mov.w     #0x7f80, w1
    1380:	f0 ff 37    	bra       0x1362 <return0>

00001382 <___eqsf2>:
    1382:	14 00 20    	mov.w     #0x1, w4
    1384:	b6 00 37    	bra       0x14f2 <__fcompare>

00001386 <___gesf2>:
    1386:	f4 ff 2f    	mov.w     #0xffff, w4
    1388:	b4 00 37    	bra       0x14f2 <__fcompare>

0000138a <___fixunssfsi>:
    138a:	00 01 be    	mov.d     w0, w2
    138c:	41 00 07    	rcall     0x1410 <__funpack>
    138e:	04 70 a7    	btsc.w    w4, #0x7
    1390:	03 f0 a1    	bclr.w    w3, #0xf
    1392:	03 f8 a3    	btst.z    w3, #0xf
    1394:	13 00 3a    	bra       NZ, 0x13bc <returnzero>
    1396:	65 09 b1    	sub.w     #0x96, w5
    1398:	10 00 32    	bra       Z, 0x13ba <exit>
    139a:	09 00 35    	bra       LT, 0x13ae <shiftright>
    139c:	69 28 e1    	cp.w      w5, #0x9
    139e:	02 00 35    	bra       LT, 0x13a4 <shiftleft>
    13a0:	01 00 28    	mov.w     #0x8000, w1
    13a2:	00 00 05    	retlw.w   #0x0, w0

000013a4 <shiftleft>:
    13a4:	00 00 40    	add.w     w0, w0, w0
    13a6:	81 80 48    	addc.w    w1, w1, w1
    13a8:	85 02 e9    	dec.w     w5, w5
    13aa:	fc ff 3a    	bra       NZ, 0x13a4 <shiftleft>
    13ac:	00 00 06    	return    

000013ae <shiftright>:
    13ae:	f8 8f 42    	add.w     w5, #0x18, [w15]
    13b0:	05 00 35    	bra       LT, 0x13bc <returnzero>

000013b2 <shiftrightloop>:
    13b2:	81 00 d1    	lsr.w     w1, w1
    13b4:	00 80 d3    	rrc.w     w0, w0
    13b6:	85 02 e8    	inc.w     w5, w5
    13b8:	fc ff 3a    	bra       NZ, 0x13b2 <shiftrightloop>

000013ba <exit>:
    13ba:	00 00 06    	return    

000013bc <returnzero>:
    13bc:	80 00 eb    	clr.w     w1
    13be:	00 00 05    	retlw.w   #0x0, w0

000013c0 <___floatunsisf>:
    13c0:	60 11 b8    	mul.uu    w2, #0x0, w2
    13c2:	b2 00 37    	bra       0x1528 <___floatundisf>

000013c4 <__fpack>:
    13c4:	81 00 20    	mov.w     #0x8, w1
    13c6:	61 80 55    	sub.w     w11, #0x1, w0
    13c8:	0b 00 3d    	bra       GE, 0x13e0 <notsubnormal>
    13ca:	0b 00 20    	mov.w     #0x0, w11
    13cc:	61 fe 2f    	mov.w     #0xffe6, w1
    13ce:	01 00 e1    	cp.w      w0, w1
    13d0:	1d 00 34    	bra       LE, 0x140c <zerosig>

000013d2 <subnormal>:
    13d2:	82 81 71    	ior.w     w3, w2, w3
    13d4:	61 01 64    	and.w     w8, #0x1, w2
    13d6:	89 04 d1    	lsr.w     w9, w9
    13d8:	08 84 d3    	rrc.w     w8, w8
    13da:	00 00 e8    	inc.w     w0, w0
    13dc:	fa ff 3a    	bra       NZ, 0x13d2 <subnormal>
    13de:	71 00 20    	mov.w     #0x7, w1

000013e0 <notsubnormal>:
    13e0:	61 00 64    	and.w     w8, #0x1, w0
    13e2:	03 00 70    	ior.w     w0, w3, w0
    13e4:	02 00 60    	and.w     w0, w2, w0
    13e6:	09 00 32    	bra       Z, 0x13fa <packupandgo>
    13e8:	61 04 44    	add.w     w8, #0x1, w8
    13ea:	e0 84 4c    	addc.w    w9, #0x0, w9
    13ec:	09 88 a5    	btst.z    w9, w1
    13ee:	05 00 32    	bra       Z, 0x13fa <packupandgo>
    13f0:	8b 05 e8    	inc.w     w11, w11
    13f2:	68 08 e1    	cp.w      w1, #0x8
    13f4:	02 00 3a    	bra       NZ, 0x13fa <packupandgo>
    13f6:	89 04 d1    	lsr.w     w9, w9
    13f8:	08 84 d3    	rrc.w     w8, w8

000013fa <packupandgo>:
    13fa:	f2 0f 20    	mov.w     #0xff, w2
    13fc:	02 58 e1    	cp.w      w11, w2
    13fe:	05 00 3d    	bra       GE, 0x140a <overflow>
    1400:	c7 5d dd    	sl.w      w11, #0x7, w11
    1402:	f9 07 b2    	and.w     #0x7f, w9
    1404:	89 80 75    	ior.w     w11, w9, w1
    1406:	08 00 78    	mov.w     w8, w0
    1408:	00 00 06    	return    

0000140a <overflow>:
    140a:	0b f8 27    	mov.w     #0x7f80, w11

0000140c <zerosig>:
    140c:	8b 00 78    	mov.w     w11, w1
    140e:	00 00 05    	retlw.w   #0x0, w0

00001410 <__funpack>:
    1410:	c7 0a de    	lsr.w     w1, #0x7, w5
    1412:	f1 07 b2    	and.w     #0x7f, w1
    1414:	f5 0f b2    	and.w     #0xff, w5
    1416:	08 00 32    	bra       Z, 0x1428 <zeroorsub>
    1418:	e1 cf 42    	add.b     w5, #0x1, [w15]
    141a:	02 00 32    	bra       Z, 0x1420 <nanorinf>

0000141c <finitereturn>:
    141c:	01 70 a0    	bset.w    w1, #0x7
    141e:	24 00 05    	retlw.w   #0x2, w4

00001420 <nanorinf>:
    1420:	81 0f 70    	ior.w     w0, w1, [w15]
    1422:	01 00 32    	bra       Z, 0x1426 <infinite>
    1424:	04 08 05    	retlw.w   #0x80, w4

00001426 <infinite>:
    1426:	44 00 05    	retlw.w   #0x4, w4

00001428 <zeroorsub>:
    1428:	81 0f 70    	ior.w     w0, w1, [w15]
    142a:	02 00 3a    	bra       NZ, 0x1430 <subnormal>
    142c:	14 00 05    	retlw.w   #0x1, w4

0000142e <normalize>:
    142e:	85 02 e9    	dec.w     w5, w5

00001430 <subnormal>:
    1430:	00 00 40    	add.w     w0, w0, w0
    1432:	81 c0 48    	addc.b    w1, w1, w1
    1434:	fc ff 3b    	bra       NN, 0x142e <normalize>
    1436:	01 70 a0    	bset.w    w1, #0x7
    1438:	24 00 05    	retlw.w   #0x2, w4

0000143a <__funpack2>:
    143a:	00 04 be    	mov.d     w0, w8
    143c:	e9 ff 07    	rcall     0x1410 <__funpack>
    143e:	00 03 be    	mov.d     w0, w6
    1440:	04 05 be    	mov.d     w4, w10
    1442:	02 00 be    	mov.d     w2, w0
    1444:	e5 ff 07    	rcall     0x1410 <__funpack>
    1446:	84 4f 75    	ior.b     w10, w4, [w15]
    1448:	00 00 06    	return    

0000144a <__fPropagateNaN>:
    144a:	02 00 be    	mov.d     w2, w0
    144c:	64 50 e1    	cp.w      w10, #0x4
    144e:	05 00 36    	bra       LEU, 0x145a <return0>
    1450:	64 20 e1    	cp.w      w4, #0x4
    1452:	02 00 36    	bra       LEU, 0x1458 <return8>
    1454:	09 68 a3    	btst.z    w9, #0x6
    1456:	01 00 3a    	bra       NZ, 0x145a <return0>

00001458 <return8>:
    1458:	08 00 be    	mov.d     w8, w0

0000145a <return0>:
    145a:	01 60 a0    	bset.w    w1, #0x6

0000145c <__fbopExit>:
    145c:	4f 06 78    	mov.w     [--w15], w12
    145e:	4f 05 be    	mov.d     [--w15], w10
    1460:	4f 04 be    	mov.d     [--w15], w8
    1462:	00 00 06    	return    

00001464 <__fbopReturnNaN>:
    1464:	f0 ff 2f    	mov.w     #0xffff, w0
    1466:	f1 ff 27    	mov.w     #0x7fff, w1
    1468:	f9 ff 37    	bra       0x145c <__fbopExit>

0000146a <___mulsf3>:
    146a:	88 9f be    	mov.d     w8, [w15++]
    146c:	8a 9f be    	mov.d     w10, [w15++]
    146e:	8c 1f 78    	mov.w     w12, [w15++]
    1470:	e4 ff 07    	rcall     0x143a <__funpack2>
    1472:	eb ff 33    	bra       N, 0x144a <__fPropagateNaN>
    1474:	03 86 6c    	xor.w     w9, w3, w12
    1476:	64 50 e1    	cp.w      w10, #0x4
    1478:	24 00 32    	bra       Z, 0x14c2 <aisinfinite>
    147a:	64 20 e1    	cp.w      w4, #0x4
    147c:	27 00 32    	bra       Z, 0x14cc <bisinfinite>
    147e:	61 50 e1    	cp.w      w10, #0x1
    1480:	22 00 32    	bra       Z, 0x14c6 <return8>
    1482:	61 20 e1    	cp.w      w4, #0x1
    1484:	21 00 32    	bra       Z, 0x14c8 <return2>
    1486:	8b 85 42    	add.w     w5, w11, w11
    1488:	eb 07 b1    	sub.w     #0x7e, w11
    148a:	01 34 b8    	mul.uu    w6, w1, w8
    148c:	00 3a b8    	mul.uu    w7, w0, w4
    148e:	08 04 42    	add.w     w4, w8, w8
    1490:	89 84 4a    	addc.w    w5, w9, w9
    1492:	01 3a b8    	mul.uu    w7, w1, w4
    1494:	00 30 b8    	mul.uu    w6, w0, w0
    1496:	88 80 40    	add.w     w1, w8, w1
    1498:	09 01 4a    	addc.w    w4, w9, w2
    149a:	04 00 33    	bra       N, 0x14a4 <formsticky>
    149c:	00 00 40    	add.w     w0, w0, w0
    149e:	81 80 48    	addc.w    w1, w1, w1
    14a0:	02 01 49    	addc.w    w2, w2, w2
    14a2:	8b 05 e9    	dec.w     w11, w11

000014a4 <formsticky>:
    14a4:	c9 09 dd    	sl.w      w1, #0x9, w3
    14a6:	83 01 70    	ior.w     w0, w3, w3
    14a8:	01 00 32    	bra       Z, 0x14ac <formRandSig>
    14aa:	13 00 20    	mov.w     #0x1, w3

000014ac <formRandSig>:
    14ac:	c8 14 de    	lsr.w     w2, #0x8, w9
    14ae:	48 14 dd    	sl.w      w2, #0x8, w8
    14b0:	47 09 de    	lsr.w     w1, #0x7, w2
    14b2:	12 00 b2    	and.w     #0x1, w2
    14b4:	c8 08 de    	lsr.w     w1, #0x8, w1
    14b6:	08 84 70    	ior.w     w1, w8, w8
    14b8:	85 ff 07    	rcall     0x13c4 <__fpack>

000014ba <return0>:
    14ba:	01 f0 a1    	bclr.w    w1, #0xf
    14bc:	0c f0 a7    	btsc.w    w12, #0xf
    14be:	01 f0 a0    	bset.w    w1, #0xf
    14c0:	cd ff 37    	bra       0x145c <__fbopExit>

000014c2 <aisinfinite>:
    14c2:	61 20 e1    	cp.w      w4, #0x1
    14c4:	cf ff 32    	bra       Z, 0x1464 <__fbopReturnNaN>

000014c6 <return8>:
    14c6:	08 01 be    	mov.d     w8, w2

000014c8 <return2>:
    14c8:	02 00 be    	mov.d     w2, w0
    14ca:	f7 ff 37    	bra       0x14ba <return0>

000014cc <bisinfinite>:
    14cc:	61 50 e1    	cp.w      w10, #0x1
    14ce:	fc ff 3a    	bra       NZ, 0x14c8 <return2>
    14d0:	c9 ff 37    	bra       0x1464 <__fbopReturnNaN>

000014d2 <___udivsi3>:
    14d2:	60 22 b8    	mul.uu    w4, #0x0, w4
    14d4:	06 02 20    	mov.w     #0x20, w6

000014d6 <nextbit>:
    14d6:	00 00 d0    	sl.w      w0, w0
    14d8:	81 80 d2    	rlc.w     w1, w1
    14da:	04 82 d2    	rlc.w     w4, w4
    14dc:	85 82 d2    	rlc.w     w5, w5
    14de:	00 00 a0    	bset.w    w0, #0x0
    14e0:	02 02 52    	sub.w     w4, w2, w4
    14e2:	83 82 5a    	subb.w    w5, w3, w5
    14e4:	03 00 31    	bra       C, 0x14ec <iterate>
    14e6:	02 02 42    	add.w     w4, w2, w4
    14e8:	83 82 4a    	addc.w    w5, w3, w5
    14ea:	00 00 a1    	bclr.w    w0, #0x0

000014ec <iterate>:
    14ec:	06 03 e9    	dec.w     w6, w6
    14ee:	f3 ff 3a    	bra       NZ, 0x14d6 <nextbit>
    14f0:	00 00 06    	return    

000014f2 <__fcompare>:
    14f2:	88 9f be    	mov.d     w8, [w15++]
    14f4:	8a 9f be    	mov.d     w10, [w15++]
    14f6:	84 1f 78    	mov.w     w4, [w15++]
    14f8:	a0 ff 07    	rcall     0x143a <__funpack2>
    14fa:	4f 00 78    	mov.w     [--w15], w0
    14fc:	11 00 33    	bra       N, 0x1520 <exit>
    14fe:	f0 ff 2f    	mov.w     #0xffff, w0
    1500:	83 8f 6c    	xor.w     w9, w3, [w15]
    1502:	06 00 3b    	bra       NN, 0x1510 <comparemag>
    1504:	04 05 65    	and.w     w10, w4, w10
    1506:	0a 00 a7    	btsc.w    w10, #0x0
    1508:	08 00 37    	bra       0x151a <returnEqual>
    150a:	09 f0 a6    	btss.w    w9, #0xf
    150c:	10 00 20    	mov.w     #0x1, w0
    150e:	08 00 37    	bra       0x1520 <exit>

00001510 <comparemag>:
    1510:	82 0f 54    	sub.w     w8, w2, [w15]
    1512:	83 8f 5c    	subb.w    w9, w3, [w15]
    1514:	03 00 39    	bra       NC, 0x151c <adjust>
    1516:	10 00 20    	mov.w     #0x1, w0
    1518:	01 00 3e    	bra       GTU, 0x151c <adjust>

0000151a <returnEqual>:
    151a:	00 00 20    	mov.w     #0x0, w0

0000151c <adjust>:
    151c:	09 f0 a7    	btsc.w    w9, #0xf
    151e:	00 00 ea    	neg.w     w0, w0

00001520 <exit>:
    1520:	4f 05 be    	mov.d     [--w15], w10
    1522:	4f 04 be    	mov.d     [--w15], w8
    1524:	00 00 e0    	cp0.w     w0
    1526:	00 00 06    	return    

00001528 <___floatundisf>:
    1528:	88 9f be    	mov.d     w8, [w15++]
    152a:	8a 9f be    	mov.d     w10, [w15++]
    152c:	00 82 70    	ior.w     w1, w0, w4
    152e:	04 02 71    	ior.w     w2, w4, w4
    1530:	04 82 71    	ior.w     w3, w4, w4
    1532:	26 00 32    	bra       Z, 0x1580 <return0>
    1534:	00 04 be    	mov.d     w0, w8
    1536:	02 00 be    	mov.d     w2, w0
    1538:	60 11 b8    	mul.uu    w2, #0x0, w2
    153a:	6b 09 20    	mov.w     #0x96, w11
    153c:	95 02 20    	mov.w     #0x29, w5
    153e:	01 82 cf    	ff1l      w1, w4
    1540:	0a 00 39    	bra       NC, 0x1556 <fixshift>
    1542:	05 41 b1    	sub.b     #0x10, w5
    1544:	00 82 cf    	ff1l      w0, w4
    1546:	07 00 39    	bra       NC, 0x1556 <fixshift>
    1548:	05 41 b1    	sub.b     #0x10, w5
    154a:	09 82 cf    	ff1l      w9, w4
    154c:	04 00 39    	bra       NC, 0x1556 <fixshift>
    154e:	05 41 b1    	sub.b     #0x10, w5
    1550:	08 82 cf    	ff1l      w8, w4
    1552:	01 00 39    	bra       NC, 0x1556 <fixshift>
    1554:	05 41 b1    	sub.b     #0x10, w5

00001556 <fixshift>:
    1556:	05 42 52    	sub.b     w4, w5, w4
    1558:	12 00 32    	bra       Z, 0x157e <round>
    155a:	0a 00 3b    	bra       NN, 0x1570 <shiftleft>

0000155c <shiftright>:
    155c:	82 81 71    	ior.w     w3, w2, w3
    155e:	61 01 64    	and.w     w8, #0x1, w2
    1560:	81 00 d1    	lsr.w     w1, w1
    1562:	00 80 d3    	rrc.w     w0, w0
    1564:	89 84 d3    	rrc.w     w9, w9
    1566:	08 84 d3    	rrc.w     w8, w8
    1568:	8b 05 e8    	inc.w     w11, w11
    156a:	04 42 e8    	inc.b     w4, w4
    156c:	f7 ff 3a    	bra       NZ, 0x155c <shiftright>
    156e:	07 00 37    	bra       0x157e <round>

00001570 <shiftleft>:
    1570:	08 04 44    	add.w     w8, w8, w8
    1572:	89 84 4c    	addc.w    w9, w9, w9
    1574:	00 00 48    	addc.w    w0, w0, w0
    1576:	81 80 48    	addc.w    w1, w1, w1
    1578:	8b 05 e9    	dec.w     w11, w11
    157a:	04 42 e9    	dec.b     w4, w4
    157c:	f9 ff 3a    	bra       NZ, 0x1570 <shiftleft>

0000157e <round>:
    157e:	22 ff 07    	rcall     0x13c4 <__fpack>

00001580 <return0>:
    1580:	4f 05 be    	mov.d     [--w15], w10
    1582:	4f 04 be    	mov.d     [--w15], w8
    1584:	00 00 06    	return    
Disassembly of section __CONFIG3:

000157fa <__CONFIG3>:
   157fa:	03 1c 00    	nop       
Disassembly of section __CONFIG2:

000157fc <__CONFIG2>:
   157fc:	0f 89 00    	nop       
Disassembly of section __CONFIG1:

000157fe <__CONFIG1>:
   157fe:	7f 3e 00    	nop       
Disassembly of section .application_ivt:

00001000 <__DEFAULT_VECTOR-0x10c>:
    1000:	10 11 04    	goto      0x1110 <__reset>
    1002:	00 00 00 
    1004:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    1006:	00 00 00 
    1008:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    100a:	00 00 00 
    100c:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    100e:	00 00 00 
    1010:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    1012:	00 00 00 
    1014:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    1016:	00 00 00 
    1018:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    101a:	00 00 00 
    101c:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    101e:	00 00 00 
    1020:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    1022:	00 00 00 
    1024:	24 24 04    	goto      0x2424 <__T1Interrupt>
    1026:	00 00 00 
    1028:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    102a:	00 00 00 
    102c:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    102e:	00 00 00 
    1030:	52 24 04    	goto      0x2452 <__T2Interrupt>
    1032:	00 00 00 
    1034:	80 24 04    	goto      0x2480 <__T3Interrupt>
    1036:	00 00 00 
    1038:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    103a:	00 00 00 
    103c:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    103e:	00 00 00 
    1040:	2e 18 04    	goto      0x182e <__U1RXInterrupt>
    1042:	00 00 00 
    1044:	00 18 04    	goto      0x1800 <__U1TXInterrupt>
    1046:	00 00 00 
    1048:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    104a:	00 00 00 
    104c:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    104e:	00 00 00 
    1050:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    1052:	00 00 00 
    1054:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    1056:	00 00 00 
    1058:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    105a:	00 00 00 
    105c:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    105e:	00 00 00 
    1060:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    1062:	00 00 00 
    1064:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    1066:	00 00 00 
    1068:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    106a:	00 00 00 
    106c:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    106e:	00 00 00 
    1070:	ae 24 04    	goto      0x24ae <__T4Interrupt>
    1072:	00 00 00 
    1074:	dc 24 04    	goto      0x24dc <__T5Interrupt>
    1076:	00 00 00 
    1078:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    107a:	00 00 00 
    107c:	8a 18 04    	goto      0x188a <__U2RXInterrupt>
    107e:	00 00 00 
    1080:	5c 18 04    	goto      0x185c <__U2TXInterrupt>
    1082:	00 00 00 
    1084:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    1086:	00 00 00 
    1088:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    108a:	00 00 00 
    108c:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    108e:	00 00 00 
    1090:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    1092:	00 00 00 
    1094:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    1096:	00 00 00 
    1098:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    109a:	00 00 00 
    109c:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    109e:	00 00 00 
    10a0:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    10a2:	00 00 00 
    10a4:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    10a6:	00 00 00 
    10a8:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    10aa:	00 00 00 
    10ac:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    10ae:	00 00 00 
    10b0:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    10b2:	00 00 00 
    10b4:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    10b6:	00 00 00 
    10b8:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    10ba:	00 00 00 
    10bc:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    10be:	00 00 00 
    10c0:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    10c2:	00 00 00 
    10c4:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    10c6:	00 00 00 
    10c8:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    10ca:	00 00 00 
    10cc:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    10ce:	00 00 00 
    10d0:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    10d2:	00 00 00 
    10d4:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    10d6:	00 00 00 
    10d8:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    10da:	00 00 00 
    10dc:	e6 18 04    	goto      0x18e6 <__U3RXInterrupt>
    10de:	00 00 00 
    10e0:	b8 18 04    	goto      0x18b8 <__U3TXInterrupt>
    10e2:	00 00 00 
    10e4:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    10e6:	00 00 00 
    10e8:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    10ea:	00 00 00 
    10ec:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    10ee:	00 00 00 
    10f0:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    10f2:	00 00 00 
    10f4:	42 19 04    	goto      0x1942 <__U4RXInterrupt>
    10f6:	00 00 00 
    10f8:	14 19 04    	goto      0x1914 <__U4TXInterrupt>
    10fa:	00 00 00 
    10fc:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    10fe:	00 00 00 
    1100:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    1102:	00 00 00 
    1104:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    1106:	00 00 00 
    1108:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    110a:	00 00 00 

0000110c <__DEFAULT_VECTOR>:
    110c:	a6 3a 04    	goto      0x3aa6 <__DefaultInterrupt>
    110e:	00 00 00 
Disassembly of section .ivt:

00000004 <.ivt>:
   4:	04 10 00    	nop       
   6:	08 10 00    	nop       
   8:	0c 10 00    	nop       
   a:	10 10 00    	nop       
   c:	14 10 00    	nop       
   e:	0c 11 00    	nop       
  10:	0c 11 00    	nop       
  12:	0c 11 00    	nop       
  14:	18 10 00    	nop       
  16:	1c 10 00    	nop       
  18:	20 10 00    	nop       
  1a:	24 10 00    	nop       
  1c:	0c 11 00    	nop       
  1e:	28 10 00    	nop       
  20:	2c 10 00    	nop       
  22:	30 10 00    	nop       
  24:	34 10 00    	nop       
  26:	38 10 00    	nop       
  28:	3c 10 00    	nop       
  2a:	40 10 00    	nop       
  2c:	44 10 00    	nop       
  2e:	48 10 00    	nop       
  30:	0c 11 00    	nop       
  32:	0c 11 00    	nop       
  34:	4c 10 00    	nop       
  36:	50 10 00    	nop       
  38:	54 10 00    	nop       
  3a:	58 10 00    	nop       
  3c:	5c 10 00    	nop       
  3e:	0c 11 00    	nop       
  40:	60 10 00    	nop       
  42:	64 10 00    	nop       
  44:	0c 11 00    	nop       
  46:	68 10 00    	nop       
  48:	6c 10 00    	nop       
  4a:	70 10 00    	nop       
  4c:	74 10 00    	nop       
  4e:	78 10 00    	nop       
  50:	7c 10 00    	nop       
  52:	80 10 00    	nop       
  54:	84 10 00    	nop       
  56:	88 10 00    	nop       
  58:	0c 11 00    	nop       
  5a:	0c 11 00    	nop       
  5c:	0c 11 00    	nop       
  5e:	8c 10 00    	nop       
  60:	90 10 00    	nop       
  62:	94 10 00    	nop       
  64:	98 10 00    	nop       
  66:	9c 10 00    	nop       
  68:	a0 10 00    	nop       
  6a:	a4 10 00    	nop       
  6c:	a8 10 00    	nop       
  6e:	ac 10 00    	nop       
  70:	0c 11 00    	nop       
  72:	0c 11 00    	nop       
  74:	0c 11 00    	nop       
  76:	b0 10 00    	nop       
  78:	b4 10 00    	nop       
  7a:	0c 11 00    	nop       
  7c:	0c 11 00    	nop       
  7e:	b8 10 00    	nop       
  80:	bc 10 00    	nop       
  82:	0c 11 00    	nop       
  84:	0c 11 00    	nop       
  86:	0c 11 00    	nop       
  88:	0c 11 00    	nop       
  8a:	0c 11 00    	nop       
  8c:	0c 11 00    	nop       
  8e:	0c 11 00    	nop       
  90:	c0 10 00    	nop       
  92:	0c 11 00    	nop       
  94:	0c 11 00    	nop       
  96:	c4 10 00    	nop       
  98:	c8 10 00    	nop       
  9a:	cc 10 00    	nop       
  9c:	0c 11 00    	nop       
  9e:	0c 11 00    	nop       
  a0:	0c 11 00    	nop       
  a2:	0c 11 00    	nop       
  a4:	d0 10 00    	nop       
  a6:	0c 11 00    	nop       
  a8:	0c 11 00    	nop       
  aa:	0c 11 00    	nop       
  ac:	0c 11 00    	nop       
  ae:	d4 10 00    	nop       
  b0:	0c 11 00    	nop       
  b2:	0c 11 00    	nop       
  b4:	0c 11 00    	nop       
  b6:	d8 10 00    	nop       
  b8:	dc 10 00    	nop       
  ba:	e0 10 00    	nop       
  bc:	e4 10 00    	nop       
  be:	e8 10 00    	nop       
  c0:	ec 10 00    	nop       
  c2:	f0 10 00    	nop       
  c4:	f4 10 00    	nop       
  c6:	f8 10 00    	nop       
  c8:	fc 10 00    	nop       
  ca:	00 11 00    	nop       
  cc:	04 11 00    	nop       
  ce:	08 11 00    	nop       
  d0:	0c 11 00    	nop       
  d2:	0c 11 00    	nop       
  d4:	0c 11 00    	nop       
  d6:	0c 11 00    	nop       
  d8:	0c 11 00    	nop       
  da:	0c 11 00    	nop       
  dc:	0c 11 00    	nop       
  de:	0c 11 00    	nop       
  e0:	0c 11 00    	nop       
  e2:	0c 11 00    	nop       
  e4:	0c 11 00    	nop       
  e6:	0c 11 00    	nop       
  e8:	0c 11 00    	nop       
  ea:	0c 11 00    	nop       
  ec:	0c 11 00    	nop       
  ee:	0c 11 00    	nop       
  f0:	0c 11 00    	nop       
  f2:	0c 11 00    	nop       
  f4:	0c 11 00    	nop       
  f6:	0c 11 00    	nop       
  f8:	0c 11 00    	nop       
  fa:	0c 11 00    	nop       
  fc:	0c 11 00    	nop       
  fe:	0c 11 00    	nop       
Disassembly of section .const:

00009586 <_Device>:
    9586:	12 01       	.word 0x112
    9588:	00 02       	.word 0x200
    958a:	00 00       	.word 0
    958c:	00 40       	.word 0x4000
    958e:	66 66       	.word 0x6666
    9590:	03 00       	.word 0x3
    9592:	00 00       	.word 0
    9594:	01 02       	.word 0x201
    9596:	00 01       	.word 0x100

00009598 <_Configuration1>:
    9598:	09 02       	.word 0x209
    959a:	12 00       	.word 0x12
    959c:	01 01       	.word 0x101
    959e:	00 a0       	.word 0xa000
    95a0:	32 09       	.word 0x932
    95a2:	04 00       	.word 0x4
    95a4:	00 00       	.word 0
    95a6:	ff 00       	.word 0xff
    95a8:	ff 00       	.word 0xff

000095aa <_String0>:
    95aa:	04 03       	.word 0x304
    95ac:	09 04       	.word 0x409

000095ae <_String1>:
    95ae:	1a 03       	.word 0x31a
    95b0:	4f 00       	.word 0x4f
    95b2:	6c 00       	.word 0x6c
    95b4:	69 00       	.word 0x69
    95b6:	6e 00       	.word 0x6e
    95b8:	20 00       	.word 0x20
    95ba:	43 00       	.word 0x43
    95bc:	6f 00       	.word 0x6f
    95be:	6c 00       	.word 0x6c
    95c0:	6c 00       	.word 0x6c
    95c2:	65 00       	.word 0x65
    95c4:	67 00       	.word 0x67
    95c6:	65 00       	.word 0x65

000095c8 <_String2>:
    95c8:	44 03       	.word 0x344
    95ca:	45 00       	.word 0x45
    95cc:	6c 00       	.word 0x6c
    95ce:	65 00       	.word 0x65
    95d0:	63 00       	.word 0x63
    95d2:	61 00       	.word 0x61
    95d4:	6e 00       	.word 0x6e
    95d6:	69 00       	.word 0x69
    95d8:	73 00       	.word 0x73
    95da:	6d 00       	.word 0x6d
    95dc:	73 00       	.word 0x73
    95de:	20 00       	.word 0x20
    95e0:	4d 00       	.word 0x4d
    95e2:	69 00       	.word 0x69
    95e4:	6e 00       	.word 0x6e
    95e6:	69 00       	.word 0x69
    95e8:	70 00       	.word 0x70
    95ea:	72 00       	.word 0x72
    95ec:	6f 00       	.word 0x6f
    95ee:	6a 00       	.word 0x6a
    95f0:	65 00       	.word 0x65
    95f2:	63 00       	.word 0x63
    95f4:	74 00       	.word 0x74
    95f6:	20 00       	.word 0x20
    95f8:	32 00       	.word 0x32
    95fa:	20 00       	.word 0x20
    95fc:	46 00       	.word 0x46
    95fe:	69 00       	.word 0x69
    9600:	72 00       	.word 0x72
    9602:	6d 00       	.word 0x6d
    9604:	77 00       	.word 0x77
    9606:	61 00       	.word 0x61
    9608:	72 00       	.word 0x72
    960a:	65 00       	.word 0x65
Disassembly of section .text:

0000160c <___putc_nobuffer>:
_UART uart1, uart2, uart3, uart4;
_UART *_stdout, *_stderr;
_PIN AJTX, AJRX;

void __putc_nobuffer(_UART *self, uint8_t ch) {
    160c:	04 00 fa    	lnk       #0x4
    160e:	00 0f 78    	mov.w     w0, [w14]
    1610:	21 47 98    	mov.b     w1, [w14+2]
    while (bitread(self->UxSTA, 9)==1) {}   // Wait until TX buffer is not full
    1612:	00 00 00    	nop       

00001614 <.L2>:
    1614:	1e 00 78    	mov.w     [w14], w0
    1616:	10 00 90    	mov.w     [w0+2], w0
    1618:	90 00 78    	mov.w     [w0], w1
    161a:	00 20 20    	mov.w     #0x200, w0
    161c:	00 80 60    	and.w     w1, w0, w0
    161e:	00 00 e0    	cp0.w     w0
    1620:	f9 ff 3a    	bra       NZ, 0x1614 <.L2>
    *(self->UxTXREG) = (uint16_t)ch;
    1622:	1e 00 78    	mov.w     [w14], w0
    1624:	20 00 90    	mov.w     [w0+4], w0
    1626:	ae 40 90    	mov.b     [w14+2], w1
    1628:	81 80 fb    	ze        w1, w1
    162a:	01 08 78    	mov.w     w1, [w0]
}
    162c:	00 80 fa    	ulnk      
    162e:	00 00 06    	return    

00001630 <___getc_nobuffer>:

uint8_t __getc_nobuffer(_UART *self) {
    1630:	02 00 fa    	lnk       #0x2
    1632:	00 0f 78    	mov.w     w0, [w14]
    while (bitread(self->UxSTA, 0)==0) {} // Wait until RX buffer is not empty
    1634:	00 00 00    	nop       

00001636 <.L4>:
    1636:	1e 00 78    	mov.w     [w14], w0
    1638:	10 00 90    	mov.w     [w0+2], w0
    163a:	10 00 78    	mov.w     [w0], w0
    163c:	61 00 60    	and.w     w0, #0x1, w0
    163e:	00 00 e0    	cp0.w     w0
    1640:	fa ff 32    	bra       Z, 0x1636 <.L4>
    return (uint8_t)(*(self->UxRXREG));
    1642:	1e 00 78    	mov.w     [w14], w0
    1644:	30 00 90    	mov.w     [w0+6], w0
    1646:	10 00 78    	mov.w     [w0], w0
    1648:	00 40 78    	mov.b     w0, w0
}
    164a:	00 80 fa    	ulnk      
    164c:	00 00 06    	return    

0000164e <___putc_buffer>:

void __putc_buffer(_UART *self, uint8_t ch) {
    164e:	04 00 fa    	lnk       #0x4
    1650:	00 0f 78    	mov.w     w0, [w14]
    1652:	21 47 98    	mov.b     w1, [w14+2]
    while (self->TXbuffer.count==self->TXbuffer.length) {}  // Wait until TX 
    1654:	00 00 00    	nop       

00001656 <.L6>:
    1656:	1e 00 78    	mov.w     [w14], w0
    1658:	d0 10 90    	mov.w     [w0+42], w1
    165a:	1e 00 78    	mov.w     [w14], w0
    165c:	20 10 90    	mov.w     [w0+36], w0
    165e:	80 8f 50    	sub.w     w1, w0, [w15]
    1660:	fa ff 32    	bra       Z, 0x1656 <.L6>
                                                            // buffer is not 
                                                            // full
    disable_interrupts();
    1662:	ff 3f fc    	disi      #0x3fff
    self->TXbuffer.data[self->TXbuffer.tail] = ch;
    1664:	1e 00 78    	mov.w     [w14], w0
    1666:	90 10 90    	mov.w     [w0+34], w1
    1668:	1e 00 78    	mov.w     [w14], w0
    166a:	40 10 90    	mov.w     [w0+40], w0
    166c:	00 80 40    	add.w     w1, w0, w0
    166e:	ae 40 90    	mov.b     [w14+2], w1
    1670:	01 48 78    	mov.b     w1, [w0]
    self->TXbuffer.tail = (self->TXbuffer.tail+1)%(self->TXbuffer.length);
    1672:	1e 00 78    	mov.w     [w14], w0
    1674:	40 10 90    	mov.w     [w0+40], w0
    1676:	80 00 e8    	inc.w     w0, w1
    1678:	1e 00 78    	mov.w     [w14], w0
    167a:	20 10 90    	mov.w     [w0+36], w0
    167c:	00 01 78    	mov.w     w0, w2
    167e:	11 00 09    	repeat    #0x11
    1680:	82 80 d8    	div.uw    w1, w2
    1682:	80 00 fd    	exch      w0, w1
    1684:	80 00 78    	mov.w     w0, w1
    1686:	1e 00 78    	mov.w     [w14], w0
    1688:	41 10 98    	mov.w     w1, [w0+40]
    self->TXbuffer.count++;
    168a:	1e 00 78    	mov.w     [w14], w0
    168c:	50 10 90    	mov.w     [w0+42], w0
    168e:	80 00 e8    	inc.w     w0, w1
    1690:	1e 00 78    	mov.w     [w14], w0
    1692:	51 10 98    	mov.w     w1, [w0+42]
    enable_interrupts();
    1694:	52 20 ef    	clr.w     0x52
    if (self->TXbuffer.count>=self->TXthreshold)    // If TX buffer is full 
    1696:	1e 00 78    	mov.w     [w14], w0
    1698:	d0 10 90    	mov.w     [w0+42], w1
    169a:	1e 00 78    	mov.w     [w14], w0
    169c:	30 18 90    	mov.w     [w0+54], w0
    169e:	80 8f 50    	sub.w     w1, w0, [w15]
    16a0:	07 00 39    	bra       NC, 0x16b0 <.L5>
        bitset(self->UxSTA, 10);                    // enough, enable data
    16a2:	1e 00 78    	mov.w     [w14], w0
    16a4:	10 00 90    	mov.w     [w0+2], w0
    16a6:	9e 00 78    	mov.w     [w14], w1
    16a8:	91 00 90    	mov.w     [w1+2], w1
    16aa:	91 00 78    	mov.w     [w1], w1
    16ac:	01 a0 a0    	bset.w    w1, #0xa
    16ae:	01 08 78    	mov.w     w1, [w0]

000016b0 <.L5>:
                                                    // transmission
}
    16b0:	00 80 fa    	ulnk      
    16b2:	00 00 06    	return    

000016b4 <___serviceTxInterrupt>:

void __serviceTxInterrupt(_UART *self) {
    16b4:	04 00 fa    	lnk       #0x4
    16b6:	10 07 98    	mov.w     w0, [w14+2]
    uint8_t ch;

    bitclear(self->IFSy, self->UxTXIF); // Lower TX interrupt flag
    16b8:	1e 00 90    	mov.w     [w14+2], w0
    16ba:	50 00 90    	mov.w     [w0+10], w0
    16bc:	9e 00 90    	mov.w     [w14+2], w1
    16be:	d1 00 90    	mov.w     [w1+10], w1
    16c0:	11 01 78    	mov.w     [w1], w2
    16c2:	9e 00 90    	mov.w     [w14+2], w1
    16c4:	e1 48 90    	mov.b     [w1+14], w1
    16c6:	81 80 fb    	ze        w1, w1
    16c8:	13 00 20    	mov.w     #0x1, w3
    16ca:	81 18 dd    	sl.w      w3, w1, w1
    16cc:	81 80 ea    	com.w     w1, w1
    16ce:	81 00 61    	and.w     w2, w1, w1
    16d0:	01 08 78    	mov.w     w1, [w0]
    if (self->TXbuffer.count==0)        // If nothing left in TX buffer, 
    16d2:	1e 00 90    	mov.w     [w14+2], w0
    16d4:	50 10 90    	mov.w     [w0+42], w0
    16d6:	00 00 e0    	cp0.w     w0
    16d8:	26 00 3a    	bra       NZ, 0x1726 <.L13>
        bitclear(self->UxSTA, 10);      // disable data transmission
    16da:	1e 00 90    	mov.w     [w14+2], w0
    16dc:	10 00 90    	mov.w     [w0+2], w0
    16de:	9e 00 90    	mov.w     [w14+2], w1
    16e0:	91 00 90    	mov.w     [w1+2], w1
    16e2:	91 00 78    	mov.w     [w1], w1
    16e4:	01 a0 a1    	bclr.w    w1, #0xa
    16e6:	01 08 78    	mov.w     w1, [w0]
    while ((bitread(self->UxSTA, 9)==0) && (self->TXbuffer.count!=0)) {
    16e8:	1f 00 37    	bra       0x1728 <.L10>

000016ea <.L12>:
        disable_interrupts();
    16ea:	ff 3f fc    	disi      #0x3fff
        ch = self->TXbuffer.data[self->TXbuffer.head];
    16ec:	1e 00 90    	mov.w     [w14+2], w0
    16ee:	90 10 90    	mov.w     [w0+34], w1
    16f0:	1e 00 90    	mov.w     [w14+2], w0
    16f2:	30 10 90    	mov.w     [w0+38], w0
    16f4:	00 80 40    	add.w     w1, w0, w0
    16f6:	10 4f 78    	mov.b     [w0], [w14]
        self->TXbuffer.head = (self->TXbuffer.head+1)%(self->TXbuffer.length);
    16f8:	1e 00 90    	mov.w     [w14+2], w0
    16fa:	30 10 90    	mov.w     [w0+38], w0
    16fc:	80 00 e8    	inc.w     w0, w1
    16fe:	1e 00 90    	mov.w     [w14+2], w0
    1700:	20 10 90    	mov.w     [w0+36], w0
    1702:	00 01 78    	mov.w     w0, w2
    1704:	11 00 09    	repeat    #0x11
    1706:	82 80 d8    	div.uw    w1, w2
    1708:	80 00 fd    	exch      w0, w1
    170a:	80 00 78    	mov.w     w0, w1
    170c:	1e 00 90    	mov.w     [w14+2], w0
    170e:	31 10 98    	mov.w     w1, [w0+38]
        self->TXbuffer.count--;
    1710:	1e 00 90    	mov.w     [w14+2], w0
    1712:	50 10 90    	mov.w     [w0+42], w0
    1714:	80 00 e9    	dec.w     w0, w1
    1716:	1e 00 90    	mov.w     [w14+2], w0
    1718:	51 10 98    	mov.w     w1, [w0+42]
        enable_interrupts();
    171a:	52 20 ef    	clr.w     0x52
        *(self->UxTXREG) = (uint16_t)ch;
    171c:	1e 00 90    	mov.w     [w14+2], w0
    171e:	20 00 90    	mov.w     [w0+4], w0
    1720:	9e 80 fb    	ze        [w14], w1
    1722:	01 08 78    	mov.w     w1, [w0]
    1724:	01 00 37    	bra       0x1728 <.L10>

00001726 <.L13>:
    1726:	00 00 00    	nop       

00001728 <.L10>:
    1728:	1e 00 90    	mov.w     [w14+2], w0
    172a:	10 00 90    	mov.w     [w0+2], w0
    172c:	90 00 78    	mov.w     [w0], w1
    172e:	00 20 20    	mov.w     #0x200, w0
    1730:	00 80 60    	and.w     w1, w0, w0
    1732:	00 00 e0    	cp0.w     w0
    1734:	04 00 3a    	bra       NZ, 0x173e <.L8>
    1736:	1e 00 90    	mov.w     [w14+2], w0
    1738:	50 10 90    	mov.w     [w0+42], w0
    173a:	00 00 e0    	cp0.w     w0
    173c:	d6 ff 3a    	bra       NZ, 0x16ea <.L12>

0000173e <.L8>:
    }
}
    173e:	00 80 fa    	ulnk      
    1740:	00 00 06    	return    

00001742 <___getc_buffer>:

uint8_t __getc_buffer(_UART *self) {
    1742:	04 00 fa    	lnk       #0x4
    1744:	10 07 98    	mov.w     w0, [w14+2]
    uint8_t ch;

    while (self->RXbuffer.count==0) {}  // Wait until RX buffer is not empty
    1746:	00 00 00    	nop       

00001748 <.L15>:
    1748:	1e 00 90    	mov.w     [w14+2], w0
    174a:	20 18 90    	mov.w     [w0+52], w0
    174c:	00 00 e0    	cp0.w     w0
    174e:	fc ff 32    	bra       Z, 0x1748 <.L15>
    disable_interrupts();
    1750:	ff 3f fc    	disi      #0x3fff
    ch = self->RXbuffer.data[self->RXbuffer.head];
    1752:	1e 00 90    	mov.w     [w14+2], w0
    1754:	e0 10 90    	mov.w     [w0+44], w1
    1756:	1e 00 90    	mov.w     [w14+2], w0
    1758:	00 18 90    	mov.w     [w0+48], w0
    175a:	00 80 40    	add.w     w1, w0, w0
    175c:	10 4f 78    	mov.b     [w0], [w14]
    self->RXbuffer.head = (self->RXbuffer.head+1)%(self->RXbuffer.length);
    175e:	1e 00 90    	mov.w     [w14+2], w0
    1760:	00 18 90    	mov.w     [w0+48], w0
    1762:	80 00 e8    	inc.w     w0, w1
    1764:	1e 00 90    	mov.w     [w14+2], w0
    1766:	70 10 90    	mov.w     [w0+46], w0
    1768:	00 01 78    	mov.w     w0, w2
    176a:	11 00 09    	repeat    #0x11
    176c:	82 80 d8    	div.uw    w1, w2
    176e:	80 00 fd    	exch      w0, w1
    1770:	80 00 78    	mov.w     w0, w1
    1772:	1e 00 90    	mov.w     [w14+2], w0
    1774:	01 18 98    	mov.w     w1, [w0+48]
    self->RXbuffer.count--;
    1776:	1e 00 90    	mov.w     [w14+2], w0
    1778:	20 18 90    	mov.w     [w0+52], w0
    177a:	80 00 e9    	dec.w     w0, w1
    177c:	1e 00 90    	mov.w     [w14+2], w0
    177e:	21 18 98    	mov.w     w1, [w0+52]
    enable_interrupts();
    1780:	52 20 ef    	clr.w     0x52
    return ch;
    1782:	1e 40 78    	mov.b     [w14], w0
}
    1784:	00 80 fa    	ulnk      
    1786:	00 00 06    	return    

00001788 <___serviceRxInterrupt>:

void __serviceRxInterrupt(_UART *self) {
    1788:	02 00 fa    	lnk       #0x2
    178a:	00 0f 78    	mov.w     w0, [w14]
    bitclear(self->IFSy, self->UxRXIF); // Lower RX interrupt flag
    178c:	1e 00 78    	mov.w     [w14], w0
    178e:	50 00 90    	mov.w     [w0+10], w0
    1790:	9e 00 78    	mov.w     [w14], w1
    1792:	d1 00 90    	mov.w     [w1+10], w1
    1794:	11 01 78    	mov.w     [w1], w2
    1796:	9e 00 78    	mov.w     [w14], w1
    1798:	f1 48 90    	mov.b     [w1+15], w1
    179a:	81 80 fb    	ze        w1, w1
    179c:	13 00 20    	mov.w     #0x1, w3
    179e:	81 18 dd    	sl.w      w3, w1, w1
    17a0:	81 80 ea    	com.w     w1, w1
    17a2:	81 00 61    	and.w     w2, w1, w1
    17a4:	01 08 78    	mov.w     w1, [w0]
    while ((bitread(self->UxSTA, 0)==1) && 
    17a6:	1d 00 37    	bra       0x17e2 <.L17>

000017a8 <.L19>:
           (self->RXbuffer.count!=self->RXbuffer.length)) {
        disable_interrupts();
    17a8:	ff 3f fc    	disi      #0x3fff
        self->RXbuffer.data[self->RXbuffer.tail] = (uint8_t)(*(self->UxRXREG));
    17aa:	1e 00 78    	mov.w     [w14], w0
    17ac:	e0 10 90    	mov.w     [w0+44], w1
    17ae:	1e 00 78    	mov.w     [w14], w0
    17b0:	10 18 90    	mov.w     [w0+50], w0
    17b2:	00 80 40    	add.w     w1, w0, w0
    17b4:	9e 00 78    	mov.w     [w14], w1
    17b6:	b1 00 90    	mov.w     [w1+6], w1
    17b8:	91 00 78    	mov.w     [w1], w1
    17ba:	81 40 78    	mov.b     w1, w1
    17bc:	01 48 78    	mov.b     w1, [w0]
        self->RXbuffer.tail = (self->RXbuffer.tail+1)%(self->RXbuffer.length);
    17be:	1e 00 78    	mov.w     [w14], w0
    17c0:	10 18 90    	mov.w     [w0+50], w0
    17c2:	80 00 e8    	inc.w     w0, w1
    17c4:	1e 00 78    	mov.w     [w14], w0
    17c6:	70 10 90    	mov.w     [w0+46], w0
    17c8:	00 01 78    	mov.w     w0, w2
    17ca:	11 00 09    	repeat    #0x11
    17cc:	82 80 d8    	div.uw    w1, w2
    17ce:	80 00 fd    	exch      w0, w1
    17d0:	80 00 78    	mov.w     w0, w1
    17d2:	1e 00 78    	mov.w     [w14], w0
    17d4:	11 18 98    	mov.w     w1, [w0+50]
        self->RXbuffer.count++;
    17d6:	1e 00 78    	mov.w     [w14], w0
    17d8:	20 18 90    	mov.w     [w0+52], w0
    17da:	80 00 e8    	inc.w     w0, w1
    17dc:	1e 00 78    	mov.w     [w14], w0
    17de:	21 18 98    	mov.w     w1, [w0+52]
        enable_interrupts();
    17e0:	52 20 ef    	clr.w     0x52

000017e2 <.L17>:
    17e2:	1e 00 78    	mov.w     [w14], w0
    17e4:	10 00 90    	mov.w     [w0+2], w0
    17e6:	10 00 78    	mov.w     [w0], w0
    17e8:	61 00 60    	and.w     w0, #0x1, w0
    17ea:	00 40 78    	mov.b     w0, w0
    17ec:	00 04 e0    	cp0.b     w0
    17ee:	06 00 32    	bra       Z, 0x17fc <.L16>
    17f0:	1e 00 78    	mov.w     [w14], w0
    17f2:	a0 18 90    	mov.w     [w0+52], w1
    17f4:	1e 00 78    	mov.w     [w14], w0
    17f6:	70 10 90    	mov.w     [w0+46], w0
    17f8:	80 8f 50    	sub.w     w1, w0, [w15]
    17fa:	d6 ff 3a    	bra       NZ, 0x17a8 <.L19>

000017fc <.L16>:
    }
}
    17fc:	00 80 fa    	ulnk      
    17fe:	00 00 06    	return    

00001800 <__U1TXInterrupt>:

void __attribute__((interrupt, auto_psv)) _U1TXInterrupt(void) {
    1800:	36 00 f8    	push      0x36
    1802:	80 9f be    	mov.d     w0, [w15++]
    1804:	82 9f be    	mov.d     w2, [w15++]
    1806:	84 9f be    	mov.d     w4, [w15++]
    1808:	86 9f be    	mov.d     w6, [w15++]
    180a:	32 00 f8    	push      0x32
    180c:	34 00 f8    	push      0x34
    180e:	10 00 20    	mov.w     #0x1, w0
    1810:	a0 01 88    	mov.w     w0, 0x34
    1812:	00 20 20    	mov.w     #0x200, w0
    1814:	90 01 88    	mov.w     w0, 0x32
    1816:	00 00 fa    	lnk       #0x0
    __serviceTxInterrupt(&uart1);
    1818:	e0 a0 20    	mov.w     #0xa0e, w0
    181a:	4c ff 07    	rcall     0x16b4 <___serviceTxInterrupt> <L0> <.LFB3> <.LFE2>
}
    181c:	00 80 fa    	ulnk      
    181e:	34 00 f9    	pop       0x34
    1820:	32 00 f9    	pop       0x32
    1822:	4f 03 be    	mov.d     [--w15], w6
    1824:	4f 02 be    	mov.d     [--w15], w4
    1826:	4f 01 be    	mov.d     [--w15], w2
    1828:	4f 00 be    	mov.d     [--w15], w0
    182a:	36 00 f9    	pop       0x36
    182c:	00 40 06    	retfie    

0000182e <__U1RXInterrupt>:

void __attribute__((interrupt, auto_psv)) _U1RXInterrupt(void) {
    182e:	36 00 f8    	push      0x36
    1830:	80 9f be    	mov.d     w0, [w15++]
    1832:	82 9f be    	mov.d     w2, [w15++]
    1834:	84 9f be    	mov.d     w4, [w15++]
    1836:	86 9f be    	mov.d     w6, [w15++]
    1838:	32 00 f8    	push      0x32
    183a:	34 00 f8    	push      0x34
    183c:	10 00 20    	mov.w     #0x1, w0
    183e:	a0 01 88    	mov.w     w0, 0x34
    1840:	00 20 20    	mov.w     #0x200, w0
    1842:	90 01 88    	mov.w     w0, 0x32
    1844:	00 00 fa    	lnk       #0x0
    __serviceRxInterrupt(&uart1);
    1846:	e0 a0 20    	mov.w     #0xa0e, w0
    1848:	9f ff 07    	rcall     0x1788 <___serviceRxInterrupt> <L0> <.LFB5> <.LFE4>
}
    184a:	00 80 fa    	ulnk      
    184c:	34 00 f9    	pop       0x34
    184e:	32 00 f9    	pop       0x32
    1850:	4f 03 be    	mov.d     [--w15], w6
    1852:	4f 02 be    	mov.d     [--w15], w4
    1854:	4f 01 be    	mov.d     [--w15], w2
    1856:	4f 00 be    	mov.d     [--w15], w0
    1858:	36 00 f9    	pop       0x36
    185a:	00 40 06    	retfie    

0000185c <__U2TXInterrupt>:

void __attribute__((interrupt, auto_psv)) _U2TXInterrupt(void) {
    185c:	36 00 f8    	push      0x36
    185e:	80 9f be    	mov.d     w0, [w15++]
    1860:	82 9f be    	mov.d     w2, [w15++]
    1862:	84 9f be    	mov.d     w4, [w15++]
    1864:	86 9f be    	mov.d     w6, [w15++]
    1866:	32 00 f8    	push      0x32
    1868:	34 00 f8    	push      0x34
    186a:	10 00 20    	mov.w     #0x1, w0
    186c:	a0 01 88    	mov.w     w0, 0x34
    186e:	00 20 20    	mov.w     #0x200, w0
    1870:	90 01 88    	mov.w     w0, 0x32
    1872:	00 00 fa    	lnk       #0x0
    __serviceTxInterrupt(&uart2);
    1874:	a0 a4 20    	mov.w     #0xa4a, w0
    1876:	1e ff 07    	rcall     0x16b4 <___serviceTxInterrupt> <L0> <.LFB3> <.LFE2>
}
    1878:	00 80 fa    	ulnk      
    187a:	34 00 f9    	pop       0x34
    187c:	32 00 f9    	pop       0x32
    187e:	4f 03 be    	mov.d     [--w15], w6
    1880:	4f 02 be    	mov.d     [--w15], w4
    1882:	4f 01 be    	mov.d     [--w15], w2
    1884:	4f 00 be    	mov.d     [--w15], w0
    1886:	36 00 f9    	pop       0x36
    1888:	00 40 06    	retfie    

0000188a <__U2RXInterrupt>:

void __attribute__((interrupt, auto_psv)) _U2RXInterrupt(void) {
    188a:	36 00 f8    	push      0x36
    188c:	80 9f be    	mov.d     w0, [w15++]
    188e:	82 9f be    	mov.d     w2, [w15++]
    1890:	84 9f be    	mov.d     w4, [w15++]
    1892:	86 9f be    	mov.d     w6, [w15++]
    1894:	32 00 f8    	push      0x32
    1896:	34 00 f8    	push      0x34
    1898:	10 00 20    	mov.w     #0x1, w0
    189a:	a0 01 88    	mov.w     w0, 0x34
    189c:	00 20 20    	mov.w     #0x200, w0
    189e:	90 01 88    	mov.w     w0, 0x32
    18a0:	00 00 fa    	lnk       #0x0
    __serviceRxInterrupt(&uart2);
    18a2:	a0 a4 20    	mov.w     #0xa4a, w0
    18a4:	71 ff 07    	rcall     0x1788 <___serviceRxInterrupt> <L0> <.LFB5> <.LFE4>
}
    18a6:	00 80 fa    	ulnk      
    18a8:	34 00 f9    	pop       0x34
    18aa:	32 00 f9    	pop       0x32
    18ac:	4f 03 be    	mov.d     [--w15], w6
    18ae:	4f 02 be    	mov.d     [--w15], w4
    18b0:	4f 01 be    	mov.d     [--w15], w2
    18b2:	4f 00 be    	mov.d     [--w15], w0
    18b4:	36 00 f9    	pop       0x36
    18b6:	00 40 06    	retfie    

000018b8 <__U3TXInterrupt>:

void __attribute__((interrupt, auto_psv)) _U3TXInterrupt(void) {
    18b8:	36 00 f8    	push      0x36
    18ba:	80 9f be    	mov.d     w0, [w15++]
    18bc:	82 9f be    	mov.d     w2, [w15++]
    18be:	84 9f be    	mov.d     w4, [w15++]
    18c0:	86 9f be    	mov.d     w6, [w15++]
    18c2:	32 00 f8    	push      0x32
    18c4:	34 00 f8    	push      0x34
    18c6:	10 00 20    	mov.w     #0x1, w0
    18c8:	a0 01 88    	mov.w     w0, 0x34
    18ca:	00 20 20    	mov.w     #0x200, w0
    18cc:	90 01 88    	mov.w     w0, 0x32
    18ce:	00 00 fa    	lnk       #0x0
    __serviceTxInterrupt(&uart3);
    18d0:	60 a8 20    	mov.w     #0xa86, w0
    18d2:	f0 fe 07    	rcall     0x16b4 <___serviceTxInterrupt> <L0> <.LFB3> <.LFE2>
}
    18d4:	00 80 fa    	ulnk      
    18d6:	34 00 f9    	pop       0x34
    18d8:	32 00 f9    	pop       0x32
    18da:	4f 03 be    	mov.d     [--w15], w6
    18dc:	4f 02 be    	mov.d     [--w15], w4
    18de:	4f 01 be    	mov.d     [--w15], w2
    18e0:	4f 00 be    	mov.d     [--w15], w0
    18e2:	36 00 f9    	pop       0x36
    18e4:	00 40 06    	retfie    

000018e6 <__U3RXInterrupt>:

void __attribute__((interrupt, auto_psv)) _U3RXInterrupt(void) {
    18e6:	36 00 f8    	push      0x36
    18e8:	80 9f be    	mov.d     w0, [w15++]
    18ea:	82 9f be    	mov.d     w2, [w15++]
    18ec:	84 9f be    	mov.d     w4, [w15++]
    18ee:	86 9f be    	mov.d     w6, [w15++]
    18f0:	32 00 f8    	push      0x32
    18f2:	34 00 f8    	push      0x34
    18f4:	10 00 20    	mov.w     #0x1, w0
    18f6:	a0 01 88    	mov.w     w0, 0x34
    18f8:	00 20 20    	mov.w     #0x200, w0
    18fa:	90 01 88    	mov.w     w0, 0x32
    18fc:	00 00 fa    	lnk       #0x0
    __serviceRxInterrupt(&uart3);
    18fe:	60 a8 20    	mov.w     #0xa86, w0
    1900:	43 ff 07    	rcall     0x1788 <___serviceRxInterrupt> <L0> <.LFB5> <.LFE4>
}
    1902:	00 80 fa    	ulnk      
    1904:	34 00 f9    	pop       0x34
    1906:	32 00 f9    	pop       0x32
    1908:	4f 03 be    	mov.d     [--w15], w6
    190a:	4f 02 be    	mov.d     [--w15], w4
    190c:	4f 01 be    	mov.d     [--w15], w2
    190e:	4f 00 be    	mov.d     [--w15], w0
    1910:	36 00 f9    	pop       0x36
    1912:	00 40 06    	retfie    

00001914 <__U4TXInterrupt>:

void __attribute__((interrupt, auto_psv)) _U4TXInterrupt(void) {
    1914:	36 00 f8    	push      0x36
    1916:	80 9f be    	mov.d     w0, [w15++]
    1918:	82 9f be    	mov.d     w2, [w15++]
    191a:	84 9f be    	mov.d     w4, [w15++]
    191c:	86 9f be    	mov.d     w6, [w15++]
    191e:	32 00 f8    	push      0x32
    1920:	34 00 f8    	push      0x34
    1922:	10 00 20    	mov.w     #0x1, w0
    1924:	a0 01 88    	mov.w     w0, 0x34
    1926:	00 20 20    	mov.w     #0x200, w0
    1928:	90 01 88    	mov.w     w0, 0x32
    192a:	00 00 fa    	lnk       #0x0
    __serviceTxInterrupt(&uart4);
    192c:	20 ac 20    	mov.w     #0xac2, w0
    192e:	c2 fe 07    	rcall     0x16b4 <___serviceTxInterrupt> <L0> <.LFB3> <.LFE2>
}
    1930:	00 80 fa    	ulnk      
    1932:	34 00 f9    	pop       0x34
    1934:	32 00 f9    	pop       0x32
    1936:	4f 03 be    	mov.d     [--w15], w6
    1938:	4f 02 be    	mov.d     [--w15], w4
    193a:	4f 01 be    	mov.d     [--w15], w2
    193c:	4f 00 be    	mov.d     [--w15], w0
    193e:	36 00 f9    	pop       0x36
    1940:	00 40 06    	retfie    

00001942 <__U4RXInterrupt>:

void __attribute__((interrupt, auto_psv)) _U4RXInterrupt(void) {
    1942:	36 00 f8    	push      0x36
    1944:	80 9f be    	mov.d     w0, [w15++]
    1946:	82 9f be    	mov.d     w2, [w15++]
    1948:	84 9f be    	mov.d     w4, [w15++]
    194a:	86 9f be    	mov.d     w6, [w15++]
    194c:	32 00 f8    	push      0x32
    194e:	34 00 f8    	push      0x34
    1950:	10 00 20    	mov.w     #0x1, w0
    1952:	a0 01 88    	mov.w     w0, 0x34
    1954:	00 20 20    	mov.w     #0x200, w0
    1956:	90 01 88    	mov.w     w0, 0x32
    1958:	00 00 fa    	lnk       #0x0
    __serviceRxInterrupt(&uart4);
    195a:	20 ac 20    	mov.w     #0xac2, w0
    195c:	15 ff 07    	rcall     0x1788 <___serviceRxInterrupt> <L0> <.LFB5> <.LFE4>
}
    195e:	00 80 fa    	ulnk      
    1960:	34 00 f9    	pop       0x34
    1962:	32 00 f9    	pop       0x32
    1964:	4f 03 be    	mov.d     [--w15], w6
    1966:	4f 02 be    	mov.d     [--w15], w4
    1968:	4f 01 be    	mov.d     [--w15], w2
    196a:	4f 00 be    	mov.d     [--w15], w0
    196c:	36 00 f9    	pop       0x36
    196e:	00 40 06    	retfie    

00001970 <_write>:

int16_t write(int16_t handle, void *buffer, uint16_t len) {
    1970:	08 00 fa    	lnk       #0x8
    1972:	10 07 98    	mov.w     w0, [w14+2]
    1974:	21 07 98    	mov.w     w1, [w14+4]
    1976:	32 07 98    	mov.w     w2, [w14+6]
    int16_t i;

    switch (handle) {
    1978:	1e 00 90    	mov.w     [w14+2], w0
    197a:	00 00 e0    	cp0.w     w0
    197c:	25 00 35    	bra       LT, 0x19c8 <.L37>
    197e:	e1 0f 50    	sub.w     w0, #0x1, [w15]
    1980:	03 00 34    	bra       LE, 0x1988 <.L30>
    1982:	e2 0f 50    	sub.w     w0, #0x2, [w15]
    1984:	11 00 32    	bra       Z, 0x19a8 <.L31>
        case 0:
        case 1:
            for (i = 0; i<len; i++)
                uart_putc(_stdout, *(uint8_t *)buffer++);
            break;
        case 2:
            for (i = 0; i<len; i++)
                uart_putc(_stderr, *(uint8_t *)buffer++);
            break;
        default:
            break;
    1986:	21 00 37    	bra       0x19ca <.L34>

00001988 <.L30>:
    1988:	00 00 eb    	clr.w     w0
    198a:	00 0f 78    	mov.w     w0, [w14]
    198c:	08 00 37    	bra       0x199e <.L32>

0000198e <.L33>:
    198e:	2e 00 90    	mov.w     [w14+4], w0
    1990:	90 40 78    	mov.b     [w0], w1
    1992:	2e 00 90    	mov.w     [w14+4], w0
    1994:	00 00 e8    	inc.w     w0, w0
    1996:	20 07 98    	mov.w     w0, [w14+4]
    1998:	90 42 80    	mov.w     0x852, w0
    199a:	48 04 07    	rcall     0x222c <_uart_putc> <L0> <.LFB19> <.LFE18>
    199c:	1e 0f e8    	inc.w     [w14], [w14]

0000199e <.L32>:
    199e:	9e 00 78    	mov.w     [w14], w1
    19a0:	3e 00 90    	mov.w     [w14+6], w0
    19a2:	80 8f 50    	sub.w     w1, w0, [w15]
    19a4:	f4 ff 39    	bra       NC, 0x198e <.L33>
    19a6:	11 00 37    	bra       0x19ca <.L34>

000019a8 <.L31>:
    19a8:	00 00 eb    	clr.w     w0
    19aa:	00 0f 78    	mov.w     w0, [w14]
    19ac:	08 00 37    	bra       0x19be <.L35>

000019ae <.L36>:
    19ae:	2e 00 90    	mov.w     [w14+4], w0
    19b0:	90 40 78    	mov.b     [w0], w1
    19b2:	2e 00 90    	mov.w     [w14+4], w0
    19b4:	00 00 e8    	inc.w     w0, w0
    19b6:	20 07 98    	mov.w     w0, [w14+4]
    19b8:	a0 42 80    	mov.w     0x854, w0
    19ba:	38 04 07    	rcall     0x222c <_uart_putc> <L0> <.LFB19> <.LFE18>
    19bc:	1e 0f e8    	inc.w     [w14], [w14]

000019be <.L35>:
    19be:	9e 00 78    	mov.w     [w14], w1
    19c0:	3e 00 90    	mov.w     [w14+6], w0
    19c2:	80 8f 50    	sub.w     w1, w0, [w15]
    19c4:	f4 ff 39    	bra       NC, 0x19ae <.L36>
    19c6:	01 00 37    	bra       0x19ca <.L34>

000019c8 <.L37>:
    19c8:	00 00 00    	nop       

000019ca <.L34>:
    }
    return len;
    19ca:	3e 00 90    	mov.w     [w14+6], w0
}
    19cc:	00 80 fa    	ulnk      
    19ce:	00 00 06    	return    

000019d0 <_init_uart>:

void init_uart(void) {
    19d0:	00 00 fa    	lnk       #0x0
    init_pin();
    19d2:	29 0a 07    	rcall     0x2e26 <_init_pin> <L0> <.LFB3> <.LFE2>

    pin_init(&AJTX, (uint16_t *)&PORTG, (uint16_t *)&TRISG, 
    19d4:	40 6d 20    	mov.w     #0x6d4, w0
    19d6:	80 1f 78    	mov.w     w0, [w15++]
    19d8:	57 01 20    	mov.w     #0x15, w7
    19da:	86 c0 b3    	mov.b     #0x8, w6
    19dc:	80 82 eb    	setm.w    w5
    19de:	64 c0 b3    	mov.b     #0x6, w4
    19e0:	80 01 eb    	clr.w     w3
    19e2:	02 2f 20    	mov.w     #0x2f0, w2
    19e4:	21 2f 20    	mov.w     #0x2f2, w1
    19e6:	e0 af 20    	mov.w     #0xafe, w0
    19e8:	32 0b 07    	rcall     0x304e <_pin_init> <L0> <.LFB4> <.LFE3>
    19ea:	8f 87 e9    	dec2.w    w15, w15
             (uint16_t *)NULL, 6, -1, 8, 21, (uint16_t *)&RPOR10);
    pin_init(&AJRX, (uint16_t *)&PORTG, (uint16_t *)&TRISG, 
    19ec:	a0 6d 20    	mov.w     #0x6da, w0
    19ee:	80 1f 78    	mov.w     w0, [w15++]
    19f0:	a7 01 20    	mov.w     #0x1a, w7
    19f2:	00 43 eb    	clr.b     w6
    19f4:	80 82 eb    	setm.w    w5
    19f6:	74 c0 b3    	mov.b     #0x7, w4
    19f8:	80 01 eb    	clr.w     w3
    19fa:	02 2f 20    	mov.w     #0x2f0, w2
    19fc:	21 2f 20    	mov.w     #0x2f2, w1
    19fe:	40 b1 20    	mov.w     #0xb14, w0
    1a00:	26 0b 07    	rcall     0x304e <_pin_init> <L0> <.LFB4> <.LFE3>
    1a02:	8f 87 e9    	dec2.w    w15, w15
             (uint16_t *)NULL, 7, -1, 0, 26, (uint16_t *)&RPOR13);

    uart_init(&uart1, (uint16_t *)&U1MODE, (uint16_t *)&U1STA, 
    1a04:	40 00 20    	mov.w     #0x4, w0
    1a06:	80 1f 78    	mov.w     w0, [w15++]
    1a08:	30 00 20    	mov.w     #0x3, w0
    1a0a:	80 1f 78    	mov.w     w0, [w15++]
    1a0c:	80 c0 b3    	mov.b     #0x8, w0
    1a0e:	80 1f 78    	mov.w     w0, [w15++]
    1a10:	00 40 eb    	clr.b     w0
    1a12:	80 1f 78    	mov.w     w0, [w15++]
    1a14:	40 6a 20    	mov.w     #0x6a4, w0
    1a16:	80 1f 78    	mov.w     w0, [w15++]
    1a18:	40 6a 20    	mov.w     #0x6a4, w0
    1a1a:	80 1f 78    	mov.w     w0, [w15++]
    1a1c:	b0 c0 b3    	mov.b     #0xb, w0
    1a1e:	80 1f 78    	mov.w     w0, [w15++]
    1a20:	c0 c0 b3    	mov.b     #0xc, w0
    1a22:	80 1f 78    	mov.w     w0, [w15++]
    1a24:	47 09 20    	mov.w     #0x94, w7
    1a26:	46 08 20    	mov.w     #0x84, w6
    1a28:	85 22 20    	mov.w     #0x228, w5
    1a2a:	64 22 20    	mov.w     #0x226, w4
    1a2c:	43 22 20    	mov.w     #0x224, w3
    1a2e:	22 22 20    	mov.w     #0x222, w2
    1a30:	01 22 20    	mov.w     #0x220, w1
    1a32:	e0 a0 20    	mov.w     #0xa0e, w0
    1a34:	6b 00 07    	rcall     0x1b0c <_uart_init> <L0> <.LFB16> <.LFE15>
    1a36:	f0 87 57    	sub.w     w15, #0x10, w15
              (uint16_t *)&U1TXREG, (uint16_t *)&U1RXREG, 
              (uint16_t *)&U1BRG, (uint16_t *)&IFS0, 
              (uint16_t *)&IEC0, 12, 11, (uint16_t *)&RPINR18, 
              (uint16_t *)&RPINR18, 0, 8, 3, 4);
    uart_init(&uart2, (uint16_t *)&U2MODE, (uint16_t *)&U2STA, 
    1a38:	60 00 20    	mov.w     #0x6, w0
    1a3a:	80 1f 78    	mov.w     w0, [w15++]
    1a3c:	50 00 20    	mov.w     #0x5, w0
    1a3e:	80 1f 78    	mov.w     w0, [w15++]
    1a40:	80 c0 b3    	mov.b     #0x8, w0
    1a42:	80 1f 78    	mov.w     w0, [w15++]
    1a44:	00 40 eb    	clr.b     w0
    1a46:	80 1f 78    	mov.w     w0, [w15++]
    1a48:	60 6a 20    	mov.w     #0x6a6, w0
    1a4a:	80 1f 78    	mov.w     w0, [w15++]
    1a4c:	60 6a 20    	mov.w     #0x6a6, w0
    1a4e:	80 1f 78    	mov.w     w0, [w15++]
    1a50:	e0 c0 b3    	mov.b     #0xe, w0
    1a52:	80 1f 78    	mov.w     w0, [w15++]
    1a54:	f0 c0 b3    	mov.b     #0xf, w0
    1a56:	80 1f 78    	mov.w     w0, [w15++]
    1a58:	67 09 20    	mov.w     #0x96, w7
    1a5a:	66 08 20    	mov.w     #0x86, w6
    1a5c:	85 23 20    	mov.w     #0x238, w5
    1a5e:	64 23 20    	mov.w     #0x236, w4
    1a60:	43 23 20    	mov.w     #0x234, w3
    1a62:	22 23 20    	mov.w     #0x232, w2
    1a64:	01 23 20    	mov.w     #0x230, w1
    1a66:	a0 a4 20    	mov.w     #0xa4a, w0
    1a68:	51 00 07    	rcall     0x1b0c <_uart_init> <L0> <.LFB16> <.LFE15>
    1a6a:	f0 87 57    	sub.w     w15, #0x10, w15
              (uint16_t *)&U2TXREG, (uint16_t *)&U2RXREG, 
              (uint16_t *)&U2BRG, (uint16_t *)&IFS1, 
              (uint16_t *)&IEC1, 15, 14, (uint16_t *)&RPINR19, 
              (uint16_t *)&RPINR19, 0, 8, 5, 6);
    uart_init(&uart3, (uint16_t *)&U3MODE, (uint16_t *)&U3STA, 
    1a6c:	d0 01 20    	mov.w     #0x1d, w0
    1a6e:	80 1f 78    	mov.w     w0, [w15++]
    1a70:	c0 01 20    	mov.w     #0x1c, w0
    1a72:	80 1f 78    	mov.w     w0, [w15++]
    1a74:	80 c0 b3    	mov.b     #0x8, w0
    1a76:	80 1f 78    	mov.w     w0, [w15++]
    1a78:	80 c0 b3    	mov.b     #0x8, w0
    1a7a:	80 1f 78    	mov.w     w0, [w15++]
    1a7c:	a0 6a 20    	mov.w     #0x6aa, w0
    1a7e:	80 1f 78    	mov.w     w0, [w15++]
    1a80:	20 6a 20    	mov.w     #0x6a2, w0
    1a82:	80 1f 78    	mov.w     w0, [w15++]
    1a84:	20 c0 b3    	mov.b     #0x2, w0
    1a86:	80 1f 78    	mov.w     w0, [w15++]
    1a88:	30 c0 b3    	mov.b     #0x3, w0
    1a8a:	80 1f 78    	mov.w     w0, [w15++]
    1a8c:	e7 09 20    	mov.w     #0x9e, w7
    1a8e:	e6 08 20    	mov.w     #0x8e, w6
    1a90:	85 25 20    	mov.w     #0x258, w5
    1a92:	64 25 20    	mov.w     #0x256, w4
    1a94:	43 25 20    	mov.w     #0x254, w3
    1a96:	22 25 20    	mov.w     #0x252, w2
    1a98:	01 25 20    	mov.w     #0x250, w1
    1a9a:	60 a8 20    	mov.w     #0xa86, w0
    1a9c:	37 00 07    	rcall     0x1b0c <_uart_init> <L0> <.LFB16> <.LFE15>
    1a9e:	f0 87 57    	sub.w     w15, #0x10, w15
              (uint16_t *)&U3TXREG, (uint16_t *)&U3RXREG, 
              (uint16_t *)&U3BRG, (uint16_t *)&IFS5, 
              (uint16_t *)&IEC5, 3, 2, (uint16_t *)&RPINR17, 
              (uint16_t *)&RPINR21, 8, 8, 28, 29);
    uart_init(&uart4, (uint16_t *)&U4MODE, (uint16_t *)&U4STA, 
    1aa0:	f0 01 20    	mov.w     #0x1f, w0
    1aa2:	80 1f 78    	mov.w     w0, [w15++]
    1aa4:	e0 01 20    	mov.w     #0x1e, w0
    1aa6:	80 1f 78    	mov.w     w0, [w15++]
    1aa8:	80 c0 b3    	mov.b     #0x8, w0
    1aaa:	80 1f 78    	mov.w     w0, [w15++]
    1aac:	00 40 eb    	clr.b     w0
    1aae:	80 1f 78    	mov.w     w0, [w15++]
    1ab0:	60 6b 20    	mov.w     #0x6b6, w0
    1ab2:	80 1f 78    	mov.w     w0, [w15++]
    1ab4:	60 6b 20    	mov.w     #0x6b6, w0
    1ab6:	80 1f 78    	mov.w     w0, [w15++]
    1ab8:	80 c0 b3    	mov.b     #0x8, w0
    1aba:	80 1f 78    	mov.w     w0, [w15++]
    1abc:	90 c0 b3    	mov.b     #0x9, w0
    1abe:	80 1f 78    	mov.w     w0, [w15++]
    1ac0:	e7 09 20    	mov.w     #0x9e, w7
    1ac2:	e6 08 20    	mov.w     #0x8e, w6
    1ac4:	85 2b 20    	mov.w     #0x2b8, w5
    1ac6:	64 2b 20    	mov.w     #0x2b6, w4
    1ac8:	43 2b 20    	mov.w     #0x2b4, w3
    1aca:	22 2b 20    	mov.w     #0x2b2, w2
    1acc:	01 2b 20    	mov.w     #0x2b0, w1
    1ace:	20 ac 20    	mov.w     #0xac2, w0
    1ad0:	1d 00 07    	rcall     0x1b0c <_uart_init> <L0> <.LFB16> <.LFE15>
    1ad2:	f0 87 57    	sub.w     w15, #0x10, w15
              (uint16_t *)&U4TXREG, (uint16_t *)&U4RXREG, 
              (uint16_t *)&U4BRG, (uint16_t *)&IFS5, 
              (uint16_t *)&IEC5, 9, 8, (uint16_t *)&RPINR27, 
              (uint16_t *)&RPINR27, 0, 8, 30, 31);

    uart_open(&uart1, &AJTX, &AJRX, NULL, NULL, 19200., 'N', 1, 
    1ad4:	00 00 eb    	clr.w     w0
    1ad6:	80 1f 78    	mov.w     w0, [w15++]
    1ad8:	00 00 eb    	clr.w     w0
    1ada:	80 1f 78    	mov.w     w0, [w15++]
    1adc:	00 00 eb    	clr.w     w0
    1ade:	80 1f 78    	mov.w     w0, [w15++]
    1ae0:	00 00 eb    	clr.w     w0
    1ae2:	80 1f 78    	mov.w     w0, [w15++]
    1ae4:	00 00 eb    	clr.w     w0
    1ae6:	80 1f 78    	mov.w     w0, [w15++]
    1ae8:	10 00 20    	mov.w     #0x1, w0
    1aea:	80 1f 78    	mov.w     w0, [w15++]
    1aec:	e5 c4 b3    	mov.b     #0x4e, w5
    1aee:	06 00 20    	mov.w     #0x0, w6
    1af0:	67 69 24    	mov.w     #0x4696, w7
    1af2:	00 02 eb    	clr.w     w4
    1af4:	80 01 eb    	clr.w     w3
    1af6:	42 b1 20    	mov.w     #0xb14, w2
    1af8:	e1 af 20    	mov.w     #0xafe, w1
    1afa:	e0 a0 20    	mov.w     #0xa0e, w0
    1afc:	72 00 07    	rcall     0x1be2 <_uart_open> <L0> <.LFB17> <.LFE16>
    1afe:	ec 87 57    	sub.w     w15, #0xc, w15
              0, NULL, 0, NULL, 0);

    _stdout = &uart1;
    1b00:	e0 a0 20    	mov.w     #0xa0e, w0
    1b02:	90 42 88    	mov.w     w0, 0x852
    _stderr = &uart1;
    1b04:	e0 a0 20    	mov.w     #0xa0e, w0
    1b06:	a0 42 88    	mov.w     w0, 0x854
}
    1b08:	00 80 fa    	ulnk      
    1b0a:	00 00 06    	return    

00001b0c <_uart_init>:

void uart_init(_UART *self, uint16_t *UxMODE, uint16_t *UxSTA, 
               uint16_t *UxTXREG, uint16_t *UxRXREG, 
               uint16_t *UxBRG, uint16_t *IFSy, uint16_t *IECy, 
               uint8_t UxTXIF, uint8_t UxRXIF, 
               uint16_t *RXrpinr, uint16_t *CTSrpinr, 
               uint8_t RXrpshift, uint8_t CTSrpshift, 
               int16_t TXrpnum, int16_t RTSrpnum) {
    1b0c:	10 00 fa    	lnk       #0x10
    1b0e:	00 0f 78    	mov.w     w0, [w14]
    1b10:	11 07 98    	mov.w     w1, [w14+2]
    1b12:	22 07 98    	mov.w     w2, [w14+4]
    1b14:	33 07 98    	mov.w     w3, [w14+6]
    1b16:	44 07 98    	mov.w     w4, [w14+8]
    1b18:	55 07 98    	mov.w     w5, [w14+10]
    1b1a:	66 07 98    	mov.w     w6, [w14+12]
    1b1c:	77 07 98    	mov.w     w7, [w14+14]
    self->UxMODE = UxMODE;
    1b1e:	1e 00 78    	mov.w     [w14], w0
    1b20:	9e 00 90    	mov.w     [w14+2], w1
    1b22:	01 08 78    	mov.w     w1, [w0]
    self->UxSTA = UxSTA;
    1b24:	1e 00 78    	mov.w     [w14], w0
    1b26:	ae 00 90    	mov.w     [w14+4], w1
    1b28:	11 00 98    	mov.w     w1, [w0+2]
    self->UxTXREG = UxTXREG;
    1b2a:	1e 00 78    	mov.w     [w14], w0
    1b2c:	be 00 90    	mov.w     [w14+6], w1
    1b2e:	21 00 98    	mov.w     w1, [w0+4]
    self->UxRXREG = UxRXREG;
    1b30:	1e 00 78    	mov.w     [w14], w0
    1b32:	ce 00 90    	mov.w     [w14+8], w1
    1b34:	31 00 98    	mov.w     w1, [w0+6]
    self->UxBRG = UxBRG;
    1b36:	1e 00 78    	mov.w     [w14], w0
    1b38:	de 00 90    	mov.w     [w14+10], w1
    1b3a:	41 00 98    	mov.w     w1, [w0+8]
    self->IFSy = IFSy;
    1b3c:	1e 00 78    	mov.w     [w14], w0
    1b3e:	ee 00 90    	mov.w     [w14+12], w1
    1b40:	51 00 98    	mov.w     w1, [w0+10]
    self->IECy = IECy;
    1b42:	1e 00 78    	mov.w     [w14], w0
    1b44:	fe 00 90    	mov.w     [w14+14], w1
    1b46:	61 00 98    	mov.w     w1, [w0+12]
    self->UxTXIF = UxTXIF;
    1b48:	1e 00 78    	mov.w     [w14], w0
    1b4a:	8e f8 97    	mov.b     [w14-8], w1
    1b4c:	61 48 98    	mov.b     w1, [w0+14]
    self->UxRXIF = UxRXIF;
    1b4e:	1e 00 78    	mov.w     [w14], w0
    1b50:	ee f0 97    	mov.b     [w14-10], w1
    1b52:	71 48 98    	mov.b     w1, [w0+15]
    self->RXrpinr = RXrpinr;
    1b54:	1e 00 78    	mov.w     [w14], w0
    1b56:	ae b8 97    	mov.w     [w14-12], w1
    1b58:	01 08 98    	mov.w     w1, [w0+16]
    self->CTSrpinr = CTSrpinr;
    1b5a:	1e 00 78    	mov.w     [w14], w0
    1b5c:	9e b8 97    	mov.w     [w14-14], w1
    1b5e:	11 08 98    	mov.w     w1, [w0+18]
    self->RXrpshift = RXrpshift;
    1b60:	1e 00 78    	mov.w     [w14], w0
    1b62:	8e f0 97    	mov.b     [w14-16], w1
    1b64:	41 50 98    	mov.b     w1, [w0+20]
    self->CTSrpshift = CTSrpshift;
    1b66:	1e 00 78    	mov.w     [w14], w0
    1b68:	ee e8 97    	mov.b     [w14-18], w1
    1b6a:	51 50 98    	mov.b     w1, [w0+21]
    self->TXrpnum = TXrpnum;
    1b6c:	1e 00 78    	mov.w     [w14], w0
    1b6e:	ee b0 97    	mov.w     [w14-20], w1
    1b70:	31 08 98    	mov.w     w1, [w0+22]
    self->RTSrpnum = RTSrpnum;
    1b72:	1e 00 78    	mov.w     [w14], w0
    1b74:	de b0 97    	mov.w     [w14-22], w1
    1b76:	41 08 98    	mov.w     w1, [w0+24]
    self->TX = NULL;
    1b78:	1e 00 78    	mov.w     [w14], w0
    1b7a:	80 00 eb    	clr.w     w1
    1b7c:	51 08 98    	mov.w     w1, [w0+26]
    self->RX = NULL;
    1b7e:	1e 00 78    	mov.w     [w14], w0
    1b80:	80 00 eb    	clr.w     w1
    1b82:	61 08 98    	mov.w     w1, [w0+28]
    self->RTS = NULL;
    1b84:	1e 00 78    	mov.w     [w14], w0
    1b86:	80 00 eb    	clr.w     w1
    1b88:	71 08 98    	mov.w     w1, [w0+30]
    self->CTS = NULL;
    1b8a:	1e 00 78    	mov.w     [w14], w0
    1b8c:	80 00 eb    	clr.w     w1
    1b8e:	01 10 98    	mov.w     w1, [w0+32]
    self->TXbuffer.data = NULL;
    1b90:	1e 00 78    	mov.w     [w14], w0
    1b92:	80 00 eb    	clr.w     w1
    1b94:	11 10 98    	mov.w     w1, [w0+34]
    self->TXbuffer.length = 0;
    1b96:	1e 00 78    	mov.w     [w14], w0
    1b98:	80 00 eb    	clr.w     w1
    1b9a:	21 10 98    	mov.w     w1, [w0+36]
    self->TXbuffer.head = 0;
    1b9c:	1e 00 78    	mov.w     [w14], w0
    1b9e:	80 00 eb    	clr.w     w1
    1ba0:	31 10 98    	mov.w     w1, [w0+38]
    self->TXbuffer.tail = 0;
    1ba2:	1e 00 78    	mov.w     [w14], w0
    1ba4:	80 00 eb    	clr.w     w1
    1ba6:	41 10 98    	mov.w     w1, [w0+40]
    self->TXbuffer.count = 0;
    1ba8:	1e 00 78    	mov.w     [w14], w0
    1baa:	80 00 eb    	clr.w     w1
    1bac:	51 10 98    	mov.w     w1, [w0+42]
    self->RXbuffer.data = NULL;
    1bae:	1e 00 78    	mov.w     [w14], w0
    1bb0:	80 00 eb    	clr.w     w1
    1bb2:	61 10 98    	mov.w     w1, [w0+44]
    self->RXbuffer.length = 0;
    1bb4:	1e 00 78    	mov.w     [w14], w0
    1bb6:	80 00 eb    	clr.w     w1
    1bb8:	71 10 98    	mov.w     w1, [w0+46]
    self->RXbuffer.head = 0;
    1bba:	1e 00 78    	mov.w     [w14], w0
    1bbc:	80 00 eb    	clr.w     w1
    1bbe:	01 18 98    	mov.w     w1, [w0+48]
    self->RXbuffer.tail = 0;
    1bc0:	1e 00 78    	mov.w     [w14], w0
    1bc2:	80 00 eb    	clr.w     w1
    1bc4:	11 18 98    	mov.w     w1, [w0+50]
    self->RXbuffer.count = 0;
    1bc6:	1e 00 78    	mov.w     [w14], w0
    1bc8:	80 00 eb    	clr.w     w1
    1bca:	21 18 98    	mov.w     w1, [w0+52]
    self->TXthreshold = 1;
    1bcc:	1e 00 78    	mov.w     [w14], w0
    1bce:	11 00 20    	mov.w     #0x1, w1
    1bd0:	31 18 98    	mov.w     w1, [w0+54]
    self->putc = NULL;
    1bd2:	1e 00 78    	mov.w     [w14], w0
    1bd4:	80 00 eb    	clr.w     w1
    1bd6:	41 18 98    	mov.w     w1, [w0+56]
    self->getc = NULL;
    1bd8:	1e 00 78    	mov.w     [w14], w0
    1bda:	80 00 eb    	clr.w     w1
    1bdc:	51 18 98    	mov.w     w1, [w0+58]
}
    1bde:	00 80 fa    	ulnk      
    1be0:	00 00 06    	return    

00001be2 <_uart_open>:

void uart_open(_UART *self, _PIN *TX, _PIN *RX, _PIN *RTS, _PIN *CTS, 
               float baudrate, int8_t parity, int16_t stopbits, 
               uint16_t TXthreshold, uint8_t *TXbuffer, uint16_t TXbufferlen, 
               uint8_t *RXbuffer, uint16_t RXbufferlen) {
    1be2:	10 00 fa    	lnk       #0x10
    1be4:	88 1f 78    	mov.w     w8, [w15++]
    1be6:	00 0f 78    	mov.w     w0, [w14]
    1be8:	11 07 98    	mov.w     w1, [w14+2]
    1bea:	22 07 98    	mov.w     w2, [w14+4]
    1bec:	33 07 98    	mov.w     w3, [w14+6]
    1bee:	44 07 98    	mov.w     w4, [w14+8]
    1bf0:	56 07 98    	mov.w     w6, [w14+10]
    1bf2:	67 07 98    	mov.w     w7, [w14+12]
    1bf4:	65 4f 98    	mov.b     w5, [w14+14]
    *(self->UxMODE) = 0;    // Disable UART module, set UEN<1:0> = 00 
    1bf6:	1e 00 78    	mov.w     [w14], w0
    1bf8:	10 00 78    	mov.w     [w0], w0
    1bfa:	80 00 eb    	clr.w     w1
    1bfc:	01 08 78    	mov.w     w1, [w0]
                            // (i.e., TX and RX pins are enabled and used),
                            // set BRGH = 0 (i.e., standard speed baud mode for 
                            // rate generator), set PDSEL<1:0> = 00 (i.e.,
                            // 8-bit data and no parity), set STSEL = 0 (i.e.,
                            // one data bit)
    if ((TX->rpnum==-1) || (RX->rpnum==-1))
    1bfe:	1e 00 90    	mov.w     [w14+2], w0
    1c00:	60 00 90    	mov.w     [w0+12], w0
    1c02:	e1 0f 40    	add.w     w0, #0x1, [w15]
    1c04:	0c 02 32    	bra       Z, 0x201e <.L73>
    1c06:	2e 00 90    	mov.w     [w14+4], w0
    1c08:	60 00 90    	mov.w     [w0+12], w0
    1c0a:	e1 0f 40    	add.w     w0, #0x1, [w15]
    1c0c:	0a 02 32    	bra       Z, 0x2022 <.L74>
        return; // At least one of the pins specified for TX and RX is not an 
                // RP pin
    if ((TX->owner==NULL) && (RX->owner==NULL)) {
    1c0e:	1e 00 90    	mov.w     [w14+2], w0
    1c10:	00 08 90    	mov.w     [w0+16], w0
    1c12:	00 00 e0    	cp0.w     w0
    1c14:	69 00 3a    	bra       NZ, 0x1ce8 <.L44>
    1c16:	2e 00 90    	mov.w     [w14+4], w0
    1c18:	00 08 90    	mov.w     [w0+16], w0
    1c1a:	00 00 e0    	cp0.w     w0
    1c1c:	65 00 3a    	bra       NZ, 0x1ce8 <.L44>
        // Both pins specified for TX and RX are available, so configure as 
        // specified
        pin_digitalOut(TX);
    1c1e:	1e 00 90    	mov.w     [w14+2], w0
    1c20:	69 0a 07    	rcall     0x30f4 <_pin_digitalOut> <L0> <.LFB6> <.LFE5>
        pin_set(TX);
    1c22:	1e 00 90    	mov.w     [w14+2], w0
    1c24:	c4 0a 07    	rcall     0x31ae <_pin_set> <L0> <.LFB8> <.LFE7>
        pin_digitalIn(RX);
    1c26:	2e 00 90    	mov.w     [w14+4], w0
    1c28:	3e 0a 07    	rcall     0x30a6 <_pin_digitalIn> <L0> <.LFB5> <.LFE4>
        self->TX = TX;
    1c2a:	1e 00 78    	mov.w     [w14], w0
    1c2c:	9e 00 90    	mov.w     [w14+2], w1
    1c2e:	51 08 98    	mov.w     w1, [w0+26]
        TX->owner = (void *)self;
    1c30:	1e 00 90    	mov.w     [w14+2], w0
    1c32:	9e 00 78    	mov.w     [w14], w1
    1c34:	01 08 98    	mov.w     w1, [w0+16]
        TX->write = NULL;
    1c36:	1e 00 90    	mov.w     [w14+2], w0
    1c38:	80 00 eb    	clr.w     w1
    1c3a:	11 08 98    	mov.w     w1, [w0+18]
        TX->read = NULL;
    1c3c:	1e 00 90    	mov.w     [w14+2], w0
    1c3e:	80 00 eb    	clr.w     w1
    1c40:	21 08 98    	mov.w     w1, [w0+20]
        self->RX = RX;
    1c42:	1e 00 78    	mov.w     [w14], w0
    1c44:	ae 00 90    	mov.w     [w14+4], w1
    1c46:	61 08 98    	mov.w     w1, [w0+28]
        RX->owner = (void *)self;
    1c48:	2e 00 90    	mov.w     [w14+4], w0
    1c4a:	9e 00 78    	mov.w     [w14], w1
    1c4c:	01 08 98    	mov.w     w1, [w0+16]
        RX->write = NULL;
    1c4e:	2e 00 90    	mov.w     [w14+4], w0
    1c50:	80 00 eb    	clr.w     w1
    1c52:	11 08 98    	mov.w     w1, [w0+18]
        RX->read = NULL;
    1c54:	2e 00 90    	mov.w     [w14+4], w0
    1c56:	80 00 eb    	clr.w     w1
    1c58:	21 08 98    	mov.w     w1, [w0+20]
        __builtin_write_OSCCONL(OSCCON&0xBF);
    1c5a:	11 3a 80    	mov.w     0x742, w1
    1c5c:	f0 0b 20    	mov.w     #0xbf, w0
    1c5e:	00 81 60    	and.w     w1, w0, w2
    1c60:	60 04 20    	mov.w     #0x46, w0
    1c62:	71 05 20    	mov.w     #0x57, w1
    1c64:	23 74 20    	mov.w     #0x742, w3
    1c66:	80 49 78    	mov.b     w0, [w3]
    1c68:	81 49 78    	mov.b     w1, [w3]
    1c6a:	82 49 78    	mov.b     w2, [w3]
        *(TX->rpor) &= ~(0x3F<<(TX->rpshift));
    1c6c:	1e 00 90    	mov.w     [w14+2], w0
    1c6e:	70 00 90    	mov.w     [w0+14], w0
    1c70:	9e 00 90    	mov.w     [w14+2], w1
    1c72:	f1 00 90    	mov.w     [w1+14], w1
    1c74:	11 01 78    	mov.w     [w1], w2
    1c76:	9e 00 90    	mov.w     [w14+2], w1
    1c78:	a1 48 90    	mov.b     [w1+10], w1
    1c7a:	81 80 fb    	ze        w1, w1
    1c7c:	f3 03 20    	mov.w     #0x3f, w3
    1c7e:	81 18 dd    	sl.w      w3, w1, w1
    1c80:	81 80 ea    	com.w     w1, w1
    1c82:	81 00 61    	and.w     w2, w1, w1
    1c84:	01 08 78    	mov.w     w1, [w0]
        *(TX->rpor) |= (self->TXrpnum)<<(TX->rpshift);
    1c86:	1e 00 90    	mov.w     [w14+2], w0
    1c88:	70 00 90    	mov.w     [w0+14], w0
    1c8a:	9e 00 90    	mov.w     [w14+2], w1
    1c8c:	f1 00 90    	mov.w     [w1+14], w1
    1c8e:	11 01 78    	mov.w     [w1], w2
    1c90:	9e 00 78    	mov.w     [w14], w1
    1c92:	b1 09 90    	mov.w     [w1+22], w3
    1c94:	9e 00 90    	mov.w     [w14+2], w1
    1c96:	a1 48 90    	mov.b     [w1+10], w1
    1c98:	81 80 fb    	ze        w1, w1
    1c9a:	81 18 dd    	sl.w      w3, w1, w1
    1c9c:	82 80 70    	ior.w     w1, w2, w1
    1c9e:	01 08 78    	mov.w     w1, [w0]
        *(self->RXrpinr) &= ~(0x3F<<(self->RXrpshift));
    1ca0:	1e 00 78    	mov.w     [w14], w0
    1ca2:	00 08 90    	mov.w     [w0+16], w0
    1ca4:	9e 00 78    	mov.w     [w14], w1
    1ca6:	81 08 90    	mov.w     [w1+16], w1
    1ca8:	11 01 78    	mov.w     [w1], w2
    1caa:	9e 00 78    	mov.w     [w14], w1
    1cac:	c1 50 90    	mov.b     [w1+20], w1
    1cae:	81 80 fb    	ze        w1, w1
    1cb0:	f3 03 20    	mov.w     #0x3f, w3
    1cb2:	81 18 dd    	sl.w      w3, w1, w1
    1cb4:	81 80 ea    	com.w     w1, w1
    1cb6:	81 00 61    	and.w     w2, w1, w1
    1cb8:	01 08 78    	mov.w     w1, [w0]
        *(self->RXrpinr) |= (RX->rpnum)<<(self->RXrpshift);
    1cba:	1e 00 78    	mov.w     [w14], w0
    1cbc:	00 08 90    	mov.w     [w0+16], w0
    1cbe:	9e 00 78    	mov.w     [w14], w1
    1cc0:	81 08 90    	mov.w     [w1+16], w1
    1cc2:	11 01 78    	mov.w     [w1], w2
    1cc4:	ae 00 90    	mov.w     [w14+4], w1
    1cc6:	e1 01 90    	mov.w     [w1+12], w3
    1cc8:	9e 00 78    	mov.w     [w14], w1
    1cca:	c1 50 90    	mov.b     [w1+20], w1
    1ccc:	81 80 fb    	ze        w1, w1
    1cce:	81 18 dd    	sl.w      w3, w1, w1
    1cd0:	82 80 70    	ior.w     w1, w2, w1
    1cd2:	01 08 78    	mov.w     w1, [w0]
        __builtin_write_OSCCONL(OSCCON|0x40);
    1cd4:	10 3a 80    	mov.w     0x742, w0
    1cd6:	00 01 78    	mov.w     w0, w2
    1cd8:	02 60 a0    	bset.w    w2, #0x6
    1cda:	60 04 20    	mov.w     #0x46, w0
    1cdc:	71 05 20    	mov.w     #0x57, w1
    1cde:	23 74 20    	mov.w     #0x742, w3
    1ce0:	80 49 78    	mov.b     w0, [w3]
    1ce2:	81 49 78    	mov.b     w1, [w3]
    1ce4:	82 49 78    	mov.b     w2, [w3]
    1ce6:	0a 00 37    	bra       0x1cfc <.L45>

00001ce8 <.L44>:
    } else if ((self->TX!=TX) || (self->RX!=RX)) {
    1ce8:	1e 00 78    	mov.w     [w14], w0
    1cea:	d0 08 90    	mov.w     [w0+26], w1
    1cec:	1e 00 90    	mov.w     [w14+2], w0
    1cee:	80 8f 50    	sub.w     w1, w0, [w15]
    1cf0:	9a 01 3a    	bra       NZ, 0x2026 <.L75>
    1cf2:	1e 00 78    	mov.w     [w14], w0
    1cf4:	e0 08 90    	mov.w     [w0+28], w1
    1cf6:	2e 00 90    	mov.w     [w14+4], w0
    1cf8:	80 8f 50    	sub.w     w1, w0, [w15]
    1cfa:	97 01 3a    	bra       NZ, 0x202a <.L76>

00001cfc <.L45>:
        return; // At least one of the pins specified for TX and RX do not 
                // match the previous assignment
    }
    if ((RTS!=NULL) && (CTS!=NULL)) {
    1cfc:	3e 00 90    	mov.w     [w14+6], w0
    1cfe:	00 00 e0    	cp0.w     w0
    1d00:	87 00 32    	bra       Z, 0x1e10 <.L47>
    1d02:	4e 00 90    	mov.w     [w14+8], w0
    1d04:	00 00 e0    	cp0.w     w0
    1d06:	84 00 32    	bra       Z, 0x1e10 <.L47>
        if ((RTS->rpnum==-1) || (CTS->rpnum==-1))
    1d08:	3e 00 90    	mov.w     [w14+6], w0
    1d0a:	60 00 90    	mov.w     [w0+12], w0
    1d0c:	e1 0f 40    	add.w     w0, #0x1, [w15]
    1d0e:	8f 01 32    	bra       Z, 0x202e <.L77>
    1d10:	4e 00 90    	mov.w     [w14+8], w0
    1d12:	60 00 90    	mov.w     [w0+12], w0
    1d14:	e1 0f 40    	add.w     w0, #0x1, [w15]
    1d16:	8d 01 32    	bra       Z, 0x2032 <.L78>
            return;     // At least one of the pins specified for RTS and CTS 
                        // is not an RP pin
        if ((RTS->owner==NULL) && (CTS->owner==NULL)) {
    1d18:	3e 00 90    	mov.w     [w14+6], w0
    1d1a:	00 08 90    	mov.w     [w0+16], w0
    1d1c:	00 00 e0    	cp0.w     w0
    1d1e:	69 00 3a    	bra       NZ, 0x1df2 <.L50>
    1d20:	4e 00 90    	mov.w     [w14+8], w0
    1d22:	00 08 90    	mov.w     [w0+16], w0
    1d24:	00 00 e0    	cp0.w     w0
    1d26:	65 00 3a    	bra       NZ, 0x1df2 <.L50>
            // Both pins specified for RTS and CTS are available, so configure 
            // as specified
            pin_digitalOut(RTS);
    1d28:	3e 00 90    	mov.w     [w14+6], w0
    1d2a:	e4 09 07    	rcall     0x30f4 <_pin_digitalOut> <L0> <.LFB6> <.LFE5>
            pin_set(RTS);
    1d2c:	3e 00 90    	mov.w     [w14+6], w0
    1d2e:	3f 0a 07    	rcall     0x31ae <_pin_set> <L0> <.LFB8> <.LFE7>
            pin_digitalIn(CTS);
    1d30:	4e 00 90    	mov.w     [w14+8], w0
    1d32:	b9 09 07    	rcall     0x30a6 <_pin_digitalIn> <L0> <.LFB5> <.LFE4>
            self->RTS = RTS;
    1d34:	1e 00 78    	mov.w     [w14], w0
    1d36:	be 00 90    	mov.w     [w14+6], w1
    1d38:	71 08 98    	mov.w     w1, [w0+30]
            RTS->owner = (void *)self;
    1d3a:	3e 00 90    	mov.w     [w14+6], w0
    1d3c:	9e 00 78    	mov.w     [w14], w1
    1d3e:	01 08 98    	mov.w     w1, [w0+16]
            RTS->write = NULL;
    1d40:	3e 00 90    	mov.w     [w14+6], w0
    1d42:	80 00 eb    	clr.w     w1
    1d44:	11 08 98    	mov.w     w1, [w0+18]
            RTS->read = NULL;
    1d46:	3e 00 90    	mov.w     [w14+6], w0
    1d48:	80 00 eb    	clr.w     w1
    1d4a:	21 08 98    	mov.w     w1, [w0+20]
            self->CTS = CTS;
    1d4c:	1e 00 78    	mov.w     [w14], w0
    1d4e:	ce 00 90    	mov.w     [w14+8], w1
    1d50:	01 10 98    	mov.w     w1, [w0+32]
            CTS->owner = (void *)self;
    1d52:	4e 00 90    	mov.w     [w14+8], w0
    1d54:	9e 00 78    	mov.w     [w14], w1
    1d56:	01 08 98    	mov.w     w1, [w0+16]
            CTS->write = NULL;
    1d58:	4e 00 90    	mov.w     [w14+8], w0
    1d5a:	80 00 eb    	clr.w     w1
    1d5c:	11 08 98    	mov.w     w1, [w0+18]
            CTS->read = NULL;
    1d5e:	4e 00 90    	mov.w     [w14+8], w0
    1d60:	80 00 eb    	clr.w     w1
    1d62:	21 08 98    	mov.w     w1, [w0+20]
            __builtin_write_OSCCONL(OSCCON&0xBF);
    1d64:	11 3a 80    	mov.w     0x742, w1
    1d66:	f0 0b 20    	mov.w     #0xbf, w0
    1d68:	00 81 60    	and.w     w1, w0, w2
    1d6a:	60 04 20    	mov.w     #0x46, w0
    1d6c:	71 05 20    	mov.w     #0x57, w1
    1d6e:	23 74 20    	mov.w     #0x742, w3
    1d70:	80 49 78    	mov.b     w0, [w3]
    1d72:	81 49 78    	mov.b     w1, [w3]
    1d74:	82 49 78    	mov.b     w2, [w3]
            *(RTS->rpor) &= ~(0x3F<<(RTS->rpshift));
    1d76:	3e 00 90    	mov.w     [w14+6], w0
    1d78:	70 00 90    	mov.w     [w0+14], w0
    1d7a:	be 00 90    	mov.w     [w14+6], w1
    1d7c:	f1 00 90    	mov.w     [w1+14], w1
    1d7e:	11 01 78    	mov.w     [w1], w2
    1d80:	be 00 90    	mov.w     [w14+6], w1
    1d82:	a1 48 90    	mov.b     [w1+10], w1
    1d84:	81 80 fb    	ze        w1, w1
    1d86:	f3 03 20    	mov.w     #0x3f, w3
    1d88:	81 18 dd    	sl.w      w3, w1, w1
    1d8a:	81 80 ea    	com.w     w1, w1
    1d8c:	81 00 61    	and.w     w2, w1, w1
    1d8e:	01 08 78    	mov.w     w1, [w0]
            *(RTS->rpor) |= (self->RTSrpnum)<<(RTS->rpshift);
    1d90:	3e 00 90    	mov.w     [w14+6], w0
    1d92:	70 00 90    	mov.w     [w0+14], w0
    1d94:	be 00 90    	mov.w     [w14+6], w1
    1d96:	f1 00 90    	mov.w     [w1+14], w1
    1d98:	11 01 78    	mov.w     [w1], w2
    1d9a:	9e 00 78    	mov.w     [w14], w1
    1d9c:	c1 09 90    	mov.w     [w1+24], w3
    1d9e:	be 00 90    	mov.w     [w14+6], w1
    1da0:	a1 48 90    	mov.b     [w1+10], w1
    1da2:	81 80 fb    	ze        w1, w1
    1da4:	81 18 dd    	sl.w      w3, w1, w1
    1da6:	82 80 70    	ior.w     w1, w2, w1
    1da8:	01 08 78    	mov.w     w1, [w0]
            *(self->CTSrpinr) &= ~(0x3F<<(self->CTSrpshift));
    1daa:	1e 00 78    	mov.w     [w14], w0
    1dac:	10 08 90    	mov.w     [w0+18], w0
    1dae:	9e 00 78    	mov.w     [w14], w1
    1db0:	91 08 90    	mov.w     [w1+18], w1
    1db2:	11 01 78    	mov.w     [w1], w2
    1db4:	9e 00 78    	mov.w     [w14], w1
    1db6:	d1 50 90    	mov.b     [w1+21], w1
    1db8:	81 80 fb    	ze        w1, w1
    1dba:	f3 03 20    	mov.w     #0x3f, w3
    1dbc:	81 18 dd    	sl.w      w3, w1, w1
    1dbe:	81 80 ea    	com.w     w1, w1
    1dc0:	81 00 61    	and.w     w2, w1, w1
    1dc2:	01 08 78    	mov.w     w1, [w0]

00001dc4 <.L0>:
            *(self->CTSrpinr) |= (CTS->rpnum)<<(self->CTSrpshift);
    1dc4:	1e 00 78    	mov.w     [w14], w0
    1dc6:	10 08 90    	mov.w     [w0+18], w0
    1dc8:	9e 00 78    	mov.w     [w14], w1
    1dca:	91 08 90    	mov.w     [w1+18], w1
    1dcc:	11 01 78    	mov.w     [w1], w2
    1dce:	ce 00 90    	mov.w     [w14+8], w1
    1dd0:	e1 01 90    	mov.w     [w1+12], w3
    1dd2:	9e 00 78    	mov.w     [w14], w1
    1dd4:	d1 50 90    	mov.b     [w1+21], w1
    1dd6:	81 80 fb    	ze        w1, w1
    1dd8:	81 18 dd    	sl.w      w3, w1, w1
    1dda:	82 80 70    	ior.w     w1, w2, w1
    1ddc:	01 08 78    	mov.w     w1, [w0]

00001dde <.L0>:
            __builtin_write_OSCCONL(OSCCON|0x40);
    1dde:	10 3a 80    	mov.w     0x742, w0
    1de0:	00 01 78    	mov.w     w0, w2
    1de2:	02 60 a0    	bset.w    w2, #0x6
    1de4:	60 04 20    	mov.w     #0x46, w0
    1de6:	71 05 20    	mov.w     #0x57, w1
    1de8:	23 74 20    	mov.w     #0x742, w3
    1dea:	80 49 78    	mov.b     w0, [w3]
    1dec:	81 49 78    	mov.b     w1, [w3]
    1dee:	82 49 78    	mov.b     w2, [w3]
    1df0:	0a 00 37    	bra       0x1e06 <.L51>

00001df2 <.L50>:
        } else if ((self->RTS!=RTS) || (self->CTS!=CTS)) {
    1df2:	1e 00 78    	mov.w     [w14], w0
    1df4:	f0 08 90    	mov.w     [w0+30], w1
    1df6:	3e 00 90    	mov.w     [w14+6], w0
    1df8:	80 8f 50    	sub.w     w1, w0, [w15]
    1dfa:	1d 01 3a    	bra       NZ, 0x2036 <.L79>
    1dfc:	1e 00 78    	mov.w     [w14], w0
    1dfe:	80 10 90    	mov.w     [w0+32], w1
    1e00:	4e 00 90    	mov.w     [w14+8], w0
    1e02:	80 8f 50    	sub.w     w1, w0, [w15]
    1e04:	1a 01 3a    	bra       NZ, 0x203a <.L80>

00001e06 <.L51>:
            return;     // At least one of the pins specified for RTS and CTS 
                        // do not match the previous assignment
        }
        *(self->UxMODE) = 0x0200;   // Set UEN<1:0> = 10, indicating TX, RX,
    1e06:	1e 00 78    	mov.w     [w14], w0
    1e08:	10 00 78    	mov.w     [w0], w0
    1e0a:	01 20 20    	mov.w     #0x200, w1
    1e0c:	01 08 78    	mov.w     w1, [w0]
    1e0e:	06 00 37    	bra       0x1e1c <.L53>

00001e10 <.L47>:
                                    // RTS, and CTS are enabled and used
    } else if ((RTS!=NULL) || (CTS!=NULL)) {
    1e10:	3e 00 90    	mov.w     [w14+6], w0
    1e12:	00 00 e0    	cp0.w     w0
    1e14:	14 01 3a    	bra       NZ, 0x203e <.L81>
    1e16:	4e 00 90    	mov.w     [w14+8], w0
    1e18:	00 00 e0    	cp0.w     w0
    1e1a:	13 01 3a    	bra       NZ, 0x2042 <.L82>

00001e1c <.L53>:
        return; // A pin was specified for RTS or CTS, but not both
    }
    // Clip baudrate to be in allowable range of values
    if (baudrate>(FCY/4.))
    1e1c:	18 c0 b3    	mov.b     #0x1, w8
    1e1e:	02 40 22    	mov.w     #0x2400, w2
    1e20:	43 a7 24    	mov.w     #0x4a74, w3
    1e22:	5e 00 90    	mov.w     [w14+10], w0
    1e24:	ee 00 90    	mov.w     [w14+12], w1
    1e26:	af fa 07    	rcall     0x1386 <___gesf2> <___gtsf2>
    1e28:	00 00 e0    	cp0.w     w0
    1e2a:	01 00 3c    	bra       GT, 0x1e2e <.L55>
    1e2c:	00 44 eb    	clr.b     w8

00001e2e <.L55>:
    1e2e:	08 04 e0    	cp0.b     w8
    1e30:	04 00 32    	bra       Z, 0x1e3a <.L56>
        baudrate = FCY/4.;
    1e32:	00 40 22    	mov.w     #0x2400, w0
    1e34:	41 a7 24    	mov.w     #0x4a74, w1
    1e36:	50 07 98    	mov.w     w0, [w14+10]
    1e38:	61 07 98    	mov.w     w1, [w14+12]

00001e3a <.L56>:
    if (baudrate<(FCY/(16.*65536.)))
    1e3a:	18 c0 b3    	mov.b     #0x1, w8
    1e3c:	02 40 22    	mov.w     #0x2400, w2
    1e3e:	43 17 24    	mov.w     #0x4174, w3
    1e40:	5e 00 90    	mov.w     [w14+10], w0
    1e42:	ee 00 90    	mov.w     [w14+12], w1
    1e44:	9e fa 07    	rcall     0x1382 <___eqsf2> <___lesf2> <___ltsf2>
    1e46:	00 00 e0    	cp0.w     w0
    1e48:	01 00 35    	bra       LT, 0x1e4c <.L57>
    1e4a:	00 44 eb    	clr.b     w8

00001e4c <.L57>:
    1e4c:	08 04 e0    	cp0.b     w8
    1e4e:	04 00 32    	bra       Z, 0x1e58 <.L58>
        baudrate = FCY/(16.*65536.);
    1e50:	00 40 22    	mov.w     #0x2400, w0
    1e52:	41 17 24    	mov.w     #0x4174, w1
    1e54:	50 07 98    	mov.w     w0, [w14+10]
    1e56:	61 07 98    	mov.w     w1, [w14+12]

00001e58 <.L58>:
    // Select BRGH value and compute BRG value
    if (baudrate<=(FCY/(4.*65536.))) {
    1e58:	18 c0 b3    	mov.b     #0x1, w8
    1e5a:	02 40 22    	mov.w     #0x2400, w2
    1e5c:	43 27 24    	mov.w     #0x4274, w3
    1e5e:	5e 00 90    	mov.w     [w14+10], w0
    1e60:	ee 00 90    	mov.w     [w14+12], w1
    1e62:	8f fa 07    	rcall     0x1382 <___eqsf2> <___lesf2> <___ltsf2>
    1e64:	00 00 e0    	cp0.w     w0
    1e66:	01 00 34    	bra       LE, 0x1e6a <.L59>
    1e68:	00 44 eb    	clr.b     w8

00001e6a <.L59>:
    1e6a:	08 04 e0    	cp0.b     w8
    1e6c:	0f 00 32    	bra       Z, 0x1e8c <.L60>
        *(self->UxBRG) = (uint16_t)(0.5+(FCY/16.)/baudrate)-1;
    1e6e:	1e 00 78    	mov.w     [w14], w0
    1e70:	40 04 90    	mov.w     [w0+8], w8
    1e72:	5e 01 90    	mov.w     [w14+10], w2
    1e74:	ee 01 90    	mov.w     [w14+12], w3
    1e76:	00 40 22    	mov.w     #0x2400, w0
    1e78:	41 97 24    	mov.w     #0x4974, w1
    1e7a:	41 fa 07    	rcall     0x12fe <___divsf3>
    1e7c:	02 00 20    	mov.w     #0x0, w2
    1e7e:	03 f0 23    	mov.w     #0x3f00, w3
    1e80:	e1 f9 07    	rcall     0x1244 <___addsf3>
    1e82:	83 fa 07    	rcall     0x138a <___fixunssfsi>
    1e84:	00 00 78    	mov.w     w0, w0
    1e86:	00 00 e9    	dec.w     w0, w0
    1e88:	00 0c 78    	mov.w     w0, [w8]
    1e8a:	15 00 37    	bra       0x1eb6 <.L61>

00001e8c <.L60>:
    } else {
        bitset(self->UxMODE, 3);    // Set BRGH = 1
    1e8c:	1e 00 78    	mov.w     [w14], w0
    1e8e:	10 00 78    	mov.w     [w0], w0
    1e90:	9e 00 78    	mov.w     [w14], w1
    1e92:	91 00 78    	mov.w     [w1], w1
    1e94:	91 00 78    	mov.w     [w1], w1
    1e96:	01 30 a0    	bset.w    w1, #0x3
    1e98:	01 08 78    	mov.w     w1, [w0]
        *(self->UxBRG) = (uint16_t)(0.5+(FCY/4.)/baudrate)-1;
    1e9a:	1e 00 78    	mov.w     [w14], w0
    1e9c:	40 04 90    	mov.w     [w0+8], w8
    1e9e:	5e 01 90    	mov.w     [w14+10], w2
    1ea0:	ee 01 90    	mov.w     [w14+12], w3
    1ea2:	00 40 22    	mov.w     #0x2400, w0
    1ea4:	41 a7 24    	mov.w     #0x4a74, w1
    1ea6:	2b fa 07    	rcall     0x12fe <___divsf3>
    1ea8:	02 00 20    	mov.w     #0x0, w2
    1eaa:	03 f0 23    	mov.w     #0x3f00, w3
    1eac:	cb f9 07    	rcall     0x1244 <___addsf3>
    1eae:	6d fa 07    	rcall     0x138a <___fixunssfsi>
    1eb0:	00 00 78    	mov.w     w0, w0
    1eb2:	00 00 e9    	dec.w     w0, w0
    1eb4:	00 0c 78    	mov.w     w0, [w8]

00001eb6 <.L61>:
    }
    // Set parity as specified
    if ((parity=='E') || (parity=='e')) {
    1eb6:	ee 48 90    	mov.b     [w14+14], w1
    1eb8:	50 c4 b3    	mov.b     #0x45, w0
    1eba:	80 cf 50    	sub.b     w1, w0, [w15]
    1ebc:	04 00 32    	bra       Z, 0x1ec6 <.L62>
    1ebe:	ee 48 90    	mov.b     [w14+14], w1
    1ec0:	50 c6 b3    	mov.b     #0x65, w0
    1ec2:	80 cf 50    	sub.b     w1, w0, [w15]
    1ec4:	08 00 3a    	bra       NZ, 0x1ed6 <.L63>

00001ec6 <.L62>:
        bitset(self->UxMODE, 1);    // Set PDSEL<1:0> = 01, indicating 8-bit
    1ec6:	1e 00 78    	mov.w     [w14], w0
    1ec8:	10 00 78    	mov.w     [w0], w0
    1eca:	9e 00 78    	mov.w     [w14], w1
    1ecc:	91 00 78    	mov.w     [w1], w1
    1ece:	91 00 78    	mov.w     [w1], w1
    1ed0:	01 10 a0    	bset.w    w1, #0x1
    1ed2:	01 08 78    	mov.w     w1, [w0]
    1ed4:	18 00 37    	bra       0x1f06 <.L64>

00001ed6 <.L63>:
                                    // data and even parity
    } else if ((parity=='O') || (parity=='o')) {
    1ed6:	ee 48 90    	mov.b     [w14+14], w1
    1ed8:	f0 c4 b3    	mov.b     #0x4f, w0
    1eda:	80 cf 50    	sub.b     w1, w0, [w15]
    1edc:	04 00 32    	bra       Z, 0x1ee6 <.L65>
    1ede:	ee 48 90    	mov.b     [w14+14], w1
    1ee0:	f0 c6 b3    	mov.b     #0x6f, w0
    1ee2:	80 cf 50    	sub.b     w1, w0, [w15]
    1ee4:	08 00 3a    	bra       NZ, 0x1ef6 <.L66>

00001ee6 <.L65>:
        bitset(self->UxMODE, 2);    // Set PDSEL<1:0> = 10, indicating 8-bit
    1ee6:	1e 00 78    	mov.w     [w14], w0
    1ee8:	10 00 78    	mov.w     [w0], w0
    1eea:	9e 00 78    	mov.w     [w14], w1
    1eec:	91 00 78    	mov.w     [w1], w1
    1eee:	91 00 78    	mov.w     [w1], w1
    1ef0:	01 20 a0    	bset.w    w1, #0x2
    1ef2:	01 08 78    	mov.w     w1, [w0]
    1ef4:	08 00 37    	bra       0x1f06 <.L64>

00001ef6 <.L66>:
                                    // data and odd parity
    } else if ((parity!='N') && (parity!='n')) {
    1ef6:	ee 48 90    	mov.b     [w14+14], w1
    1ef8:	e0 c4 b3    	mov.b     #0x4e, w0
    1efa:	80 cf 50    	sub.b     w1, w0, [w15]
    1efc:	04 00 32    	bra       Z, 0x1f06 <.L64>
    1efe:	ee 48 90    	mov.b     [w14+14], w1
    1f00:	e0 c6 b3    	mov.b     #0x6e, w0
    1f02:	80 cf 50    	sub.b     w1, w0, [w15]
    1f04:	a0 00 3a    	bra       NZ, 0x2046 <.L83>

00001f06 <.L64>:
        return; // Illegitimate parity setting specified
    }
    // Set stopbits as specified
    if (stopbits==2) {
    1f06:	4e b8 97    	mov.w     [w14-8], w0
    1f08:	e2 0f 50    	sub.w     w0, #0x2, [w15]
    1f0a:	08 00 3a    	bra       NZ, 0x1f1c <.L67>
        bitset(self->UxMODE, 0);    // Set STSEL = 1
    1f0c:	1e 00 78    	mov.w     [w14], w0
    1f0e:	10 00 78    	mov.w     [w0], w0
    1f10:	9e 00 78    	mov.w     [w14], w1
    1f12:	91 00 78    	mov.w     [w1], w1
    1f14:	91 00 78    	mov.w     [w1], w1
    1f16:	01 00 a0    	bset.w    w1, #0x0
    1f18:	01 08 78    	mov.w     w1, [w0]
    1f1a:	03 00 37    	bra       0x1f22 <.L68>

00001f1c <.L67>:
    } else if (stopbits!=1) {
    1f1c:	4e b8 97    	mov.w     [w14-8], w0
    1f1e:	e1 0f 50    	sub.w     w0, #0x1, [w15]
    1f20:	94 00 3a    	bra       NZ, 0x204a <.L84>

00001f22 <.L68>:
        return; // Illegitimate stopbit setting specified
    }
    // Set up transmit buffer and interrupt as specified
    if (TXbuffer==NULL) {
    1f22:	2e b8 97    	mov.w     [w14-12], w0
    1f24:	00 00 e0    	cp0.w     w0
    1f26:	04 00 3a    	bra       NZ, 0x1f30 <.L69>
        self->putc = __putc_nobuffer;
    1f28:	1e 00 78    	mov.w     [w14], w0
    1f2a:	c1 60 21    	mov.w     #0x160c, w1
    1f2c:	41 18 98    	mov.w     w1, [w0+56]
    1f2e:	35 00 37    	bra       0x1f9a <.L70>

00001f30 <.L69>:
    } else {
        bitset(self->UxSTA, 13);    // Set UTXISEL<1:0> = 01, TX interrupt when
    1f30:	1e 00 78    	mov.w     [w14], w0
    1f32:	10 00 90    	mov.w     [w0+2], w0
    1f34:	9e 00 78    	mov.w     [w14], w1
    1f36:	91 00 90    	mov.w     [w1+2], w1
    1f38:	91 00 78    	mov.w     [w1], w1
    1f3a:	01 d0 a0    	bset.w    w1, #0xd
    1f3c:	01 08 78    	mov.w     w1, [w0]
                                    // all transmit operations are done
        self->TXbuffer.data = TXbuffer;
    1f3e:	1e 00 78    	mov.w     [w14], w0
    1f40:	ae b8 97    	mov.w     [w14-12], w1
    1f42:	11 10 98    	mov.w     w1, [w0+34]
        self->TXbuffer.length = TXbufferlen;
    1f44:	1e 00 78    	mov.w     [w14], w0
    1f46:	9e b8 97    	mov.w     [w14-14], w1
    1f48:	21 10 98    	mov.w     w1, [w0+36]
        self->TXbuffer.head = 0;
    1f4a:	1e 00 78    	mov.w     [w14], w0
    1f4c:	80 00 eb    	clr.w     w1
    1f4e:	31 10 98    	mov.w     w1, [w0+38]
        self->TXbuffer.tail = 0;
    1f50:	1e 00 78    	mov.w     [w14], w0
    1f52:	80 00 eb    	clr.w     w1
    1f54:	41 10 98    	mov.w     w1, [w0+40]
        self->TXbuffer.count = 0;
    1f56:	1e 00 78    	mov.w     [w14], w0
    1f58:	80 00 eb    	clr.w     w1
    1f5a:	51 10 98    	mov.w     w1, [w0+42]
        self->TXthreshold = TXthreshold;
    1f5c:	1e 00 78    	mov.w     [w14], w0
    1f5e:	be b8 97    	mov.w     [w14-10], w1
    1f60:	31 18 98    	mov.w     w1, [w0+54]
        self->putc = __putc_buffer;
    1f62:	1e 00 78    	mov.w     [w14], w0
    1f64:	e1 64 21    	mov.w     #0x164e, w1
    1f66:	41 18 98    	mov.w     w1, [w0+56]
        bitclear(self->IFSy, self->UxTXIF); // Lower TX interrupt flag
    1f68:	1e 00 78    	mov.w     [w14], w0
    1f6a:	50 00 90    	mov.w     [w0+10], w0
    1f6c:	9e 00 78    	mov.w     [w14], w1
    1f6e:	d1 00 90    	mov.w     [w1+10], w1
    1f70:	11 01 78    	mov.w     [w1], w2
    1f72:	9e 00 78    	mov.w     [w14], w1
    1f74:	e1 48 90    	mov.b     [w1+14], w1
    1f76:	81 80 fb    	ze        w1, w1
    1f78:	13 00 20    	mov.w     #0x1, w3
    1f7a:	81 18 dd    	sl.w      w3, w1, w1
    1f7c:	81 80 ea    	com.w     w1, w1
    1f7e:	81 00 61    	and.w     w2, w1, w1
    1f80:	01 08 78    	mov.w     w1, [w0]
        bitset(self->IECy, self->UxTXIF);   // Enable TX interrupt
    1f82:	1e 00 78    	mov.w     [w14], w0
    1f84:	60 00 90    	mov.w     [w0+12], w0
    1f86:	9e 00 78    	mov.w     [w14], w1
    1f88:	e1 00 90    	mov.w     [w1+12], w1
    1f8a:	11 01 78    	mov.w     [w1], w2
    1f8c:	9e 00 78    	mov.w     [w14], w1
    1f8e:	e1 48 90    	mov.b     [w1+14], w1
    1f90:	81 80 fb    	ze        w1, w1
    1f92:	13 00 20    	mov.w     #0x1, w3
    1f94:	81 18 dd    	sl.w      w3, w1, w1
    1f96:	82 80 70    	ior.w     w1, w2, w1
    1f98:	01 08 78    	mov.w     w1, [w0]

00001f9a <.L70>:
    }
    // Set up receive buffer and interrupt as specified
    if (RXbuffer==NULL) {
    1f9a:	0e b8 97    	mov.w     [w14-16], w0
    1f9c:	00 00 e0    	cp0.w     w0
    1f9e:	04 00 3a    	bra       NZ, 0x1fa8 <.L71>
        self->getc = __getc_nobuffer;
    1fa0:	1e 00 78    	mov.w     [w14], w0
    1fa2:	01 63 21    	mov.w     #0x1630, w1
    1fa4:	51 18 98    	mov.w     w1, [w0+58]
    1fa6:	2b 00 37    	bra       0x1ffe <.L72>

00001fa8 <.L71>:
    } else {
        self->RXbuffer.data = RXbuffer;
    1fa8:	1e 00 78    	mov.w     [w14], w0
    1faa:	8e b8 97    	mov.w     [w14-16], w1
    1fac:	61 10 98    	mov.w     w1, [w0+44]
        self->RXbuffer.length = RXbufferlen;
    1fae:	1e 00 78    	mov.w     [w14], w0
    1fb0:	fe b0 97    	mov.w     [w14-18], w1
    1fb2:	71 10 98    	mov.w     w1, [w0+46]
        self->RXbuffer.head = 0;
    1fb4:	1e 00 78    	mov.w     [w14], w0
    1fb6:	80 00 eb    	clr.w     w1
    1fb8:	01 18 98    	mov.w     w1, [w0+48]
        self->RXbuffer.tail = 0;
    1fba:	1e 00 78    	mov.w     [w14], w0
    1fbc:	80 00 eb    	clr.w     w1
    1fbe:	11 18 98    	mov.w     w1, [w0+50]
        self->RXbuffer.count = 0;
    1fc0:	1e 00 78    	mov.w     [w14], w0
    1fc2:	80 00 eb    	clr.w     w1
    1fc4:	21 18 98    	mov.w     w1, [w0+52]
        self->getc = __getc_buffer;
    1fc6:	1e 00 78    	mov.w     [w14], w0
    1fc8:	21 74 21    	mov.w     #0x1742, w1
    1fca:	51 18 98    	mov.w     w1, [w0+58]
        bitclear(self->IFSy, self->UxRXIF); // Lower RX interrupt flag
    1fcc:	1e 00 78    	mov.w     [w14], w0
    1fce:	50 00 90    	mov.w     [w0+10], w0
    1fd0:	9e 00 78    	mov.w     [w14], w1
    1fd2:	d1 00 90    	mov.w     [w1+10], w1
    1fd4:	11 01 78    	mov.w     [w1], w2
    1fd6:	9e 00 78    	mov.w     [w14], w1
    1fd8:	f1 48 90    	mov.b     [w1+15], w1
    1fda:	81 80 fb    	ze        w1, w1
    1fdc:	13 00 20    	mov.w     #0x1, w3
    1fde:	81 18 dd    	sl.w      w3, w1, w1
    1fe0:	81 80 ea    	com.w     w1, w1
    1fe2:	81 00 61    	and.w     w2, w1, w1
    1fe4:	01 08 78    	mov.w     w1, [w0]
        bitset(self->IECy, self->UxRXIF);   // Enable RX interrupt
    1fe6:	1e 00 78    	mov.w     [w14], w0
    1fe8:	60 00 90    	mov.w     [w0+12], w0
    1fea:	9e 00 78    	mov.w     [w14], w1
    1fec:	e1 00 90    	mov.w     [w1+12], w1
    1fee:	11 01 78    	mov.w     [w1], w2
    1ff0:	9e 00 78    	mov.w     [w14], w1
    1ff2:	f1 48 90    	mov.b     [w1+15], w1
    1ff4:	81 80 fb    	ze        w1, w1
    1ff6:	13 00 20    	mov.w     #0x1, w3
    1ff8:	81 18 dd    	sl.w      w3, w1, w1
    1ffa:	82 80 70    	ior.w     w1, w2, w1
    1ffc:	01 08 78    	mov.w     w1, [w0]

00001ffe <.L72>:
    }
    bitset(self->UxMODE, 15);   // Enable UART module
    1ffe:	1e 00 78    	mov.w     [w14], w0
    2000:	10 00 78    	mov.w     [w0], w0
    2002:	9e 00 78    	mov.w     [w14], w1
    2004:	91 00 78    	mov.w     [w1], w1
    2006:	11 01 78    	mov.w     [w1], w2
    2008:	01 00 28    	mov.w     #0x8000, w1
    200a:	82 80 70    	ior.w     w1, w2, w1
    200c:	01 08 78    	mov.w     w1, [w0]
    bitset(self->UxSTA, 10);    // Enable data transmission
    200e:	1e 00 78    	mov.w     [w14], w0
    2010:	10 00 90    	mov.w     [w0+2], w0
    2012:	9e 00 78    	mov.w     [w14], w1
    2014:	91 00 90    	mov.w     [w1+2], w1
    2016:	91 00 78    	mov.w     [w1], w1
    2018:	01 a0 a0    	bset.w    w1, #0xa
    201a:	01 08 78    	mov.w     w1, [w0]
    201c:	17 00 37    	bra       0x204c <.L40>

0000201e <.L73>:
    201e:	00 00 00    	nop       
    2020:	15 00 37    	bra       0x204c <.L40>

00002022 <.L74>:
    2022:	00 00 00    	nop       
    2024:	13 00 37    	bra       0x204c <.L40>

00002026 <.L75>:
    2026:	00 00 00    	nop       
    2028:	11 00 37    	bra       0x204c <.L40>

0000202a <.L76>:
    202a:	00 00 00    	nop       
    202c:	0f 00 37    	bra       0x204c <.L40>

0000202e <.L77>:
    202e:	00 00 00    	nop       
    2030:	0d 00 37    	bra       0x204c <.L40>

00002032 <.L78>:
    2032:	00 00 00    	nop       
    2034:	0b 00 37    	bra       0x204c <.L40>

00002036 <.L79>:
    2036:	00 00 00    	nop       
    2038:	09 00 37    	bra       0x204c <.L40>

0000203a <.L80>:
    203a:	00 00 00    	nop       
    203c:	07 00 37    	bra       0x204c <.L40>

0000203e <.L81>:
    203e:	00 00 00    	nop       
    2040:	05 00 37    	bra       0x204c <.L40>

00002042 <.L82>:
    2042:	00 00 00    	nop       
    2044:	03 00 37    	bra       0x204c <.L40>

00002046 <.L83>:
    2046:	00 00 00    	nop       
    2048:	01 00 37    	bra       0x204c <.L40>

0000204a <.L84>:
    204a:	00 00 00    	nop       

0000204c <.L40>:
}
    204c:	4f 04 78    	mov.w     [--w15], w8
    204e:	00 80 fa    	ulnk      
    2050:	00 00 06    	return    

00002052 <_uart_close>:

void uart_close(_UART *self) {
    2052:	02 00 fa    	lnk       #0x2
    2054:	00 0f 78    	mov.w     w0, [w14]
    bitclear(self->UxSTA, 10);  // Disable data transmission
    2056:	1e 00 78    	mov.w     [w14], w0
    2058:	10 00 90    	mov.w     [w0+2], w0
    205a:	9e 00 78    	mov.w     [w14], w1
    205c:	91 00 90    	mov.w     [w1+2], w1
    205e:	91 00 78    	mov.w     [w1], w1
    2060:	01 a0 a1    	bclr.w    w1, #0xa
    2062:	01 08 78    	mov.w     w1, [w0]
    *(self->UxMODE) = 0;        // Disable UART module
    2064:	1e 00 78    	mov.w     [w14], w0
    2066:	10 00 78    	mov.w     [w0], w0
    2068:	80 00 eb    	clr.w     w1
    206a:	01 08 78    	mov.w     w1, [w0]
    bitclear(self->IECy, self->UxTXIF); // Disable TX interrupt
    206c:	1e 00 78    	mov.w     [w14], w0
    206e:	60 00 90    	mov.w     [w0+12], w0
    2070:	9e 00 78    	mov.w     [w14], w1
    2072:	e1 00 90    	mov.w     [w1+12], w1
    2074:	11 01 78    	mov.w     [w1], w2
    2076:	9e 00 78    	mov.w     [w14], w1
    2078:	e1 48 90    	mov.b     [w1+14], w1
    207a:	81 80 fb    	ze        w1, w1
    207c:	13 00 20    	mov.w     #0x1, w3
    207e:	81 18 dd    	sl.w      w3, w1, w1
    2080:	81 80 ea    	com.w     w1, w1
    2082:	81 00 61    	and.w     w2, w1, w1
    2084:	01 08 78    	mov.w     w1, [w0]
    bitclear(self->IECy, self->UxRXIF); // Disable RX interrupt
    2086:	1e 00 78    	mov.w     [w14], w0
    2088:	60 00 90    	mov.w     [w0+12], w0
    208a:	9e 00 78    	mov.w     [w14], w1
    208c:	e1 00 90    	mov.w     [w1+12], w1
    208e:	11 01 78    	mov.w     [w1], w2
    2090:	9e 00 78    	mov.w     [w14], w1
    2092:	f1 48 90    	mov.b     [w1+15], w1
    2094:	81 80 fb    	ze        w1, w1
    2096:	13 00 20    	mov.w     #0x1, w3
    2098:	81 18 dd    	sl.w      w3, w1, w1
    209a:	81 80 ea    	com.w     w1, w1
    209c:	81 00 61    	and.w     w2, w1, w1
    209e:	01 08 78    	mov.w     w1, [w0]
    self->putc = NULL;
    20a0:	1e 00 78    	mov.w     [w14], w0
    20a2:	80 00 eb    	clr.w     w1
    20a4:	41 18 98    	mov.w     w1, [w0+56]
    self->getc = NULL;
    20a6:	1e 00 78    	mov.w     [w14], w0
    20a8:	80 00 eb    	clr.w     w1
    20aa:	51 18 98    	mov.w     w1, [w0+58]
    if (self->TX) {
    20ac:	1e 00 78    	mov.w     [w14], w0
    20ae:	50 08 90    	mov.w     [w0+26], w0
    20b0:	00 00 e0    	cp0.w     w0
    20b2:	2f 00 32    	bra       Z, 0x2112 <.L86>
        __builtin_write_OSCCONL(OSCCON&0xBF);
    20b4:	11 3a 80    	mov.w     0x742, w1
    20b6:	f0 0b 20    	mov.w     #0xbf, w0
    20b8:	00 81 60    	and.w     w1, w0, w2
    20ba:	60 04 20    	mov.w     #0x46, w0
    20bc:	71 05 20    	mov.w     #0x57, w1
    20be:	23 74 20    	mov.w     #0x742, w3
    20c0:	80 49 78    	mov.b     w0, [w3]
    20c2:	81 49 78    	mov.b     w1, [w3]
    20c4:	82 49 78    	mov.b     w2, [w3]
        *(self->TX->rpor) &= ~(0x3F<<(self->TX->rpshift));
    20c6:	1e 00 78    	mov.w     [w14], w0
    20c8:	50 08 90    	mov.w     [w0+26], w0
    20ca:	70 00 90    	mov.w     [w0+14], w0
    20cc:	9e 00 78    	mov.w     [w14], w1
    20ce:	d1 08 90    	mov.w     [w1+26], w1
    20d0:	f1 00 90    	mov.w     [w1+14], w1
    20d2:	11 01 78    	mov.w     [w1], w2
    20d4:	9e 00 78    	mov.w     [w14], w1
    20d6:	d1 08 90    	mov.w     [w1+26], w1
    20d8:	a1 48 90    	mov.b     [w1+10], w1
    20da:	81 80 fb    	ze        w1, w1
    20dc:	f3 03 20    	mov.w     #0x3f, w3
    20de:	81 18 dd    	sl.w      w3, w1, w1
    20e0:	81 80 ea    	com.w     w1, w1
    20e2:	81 00 61    	and.w     w2, w1, w1
    20e4:	01 08 78    	mov.w     w1, [w0]
        __builtin_write_OSCCONL(OSCCON|0x40);
    20e6:	10 3a 80    	mov.w     0x742, w0
    20e8:	00 01 78    	mov.w     w0, w2
    20ea:	02 60 a0    	bset.w    w2, #0x6
    20ec:	60 04 20    	mov.w     #0x46, w0
    20ee:	71 05 20    	mov.w     #0x57, w1
    20f0:	23 74 20    	mov.w     #0x742, w3
    20f2:	80 49 78    	mov.b     w0, [w3]
    20f4:	81 49 78    	mov.b     w1, [w3]
    20f6:	82 49 78    	mov.b     w2, [w3]
        self->TX->owner = NULL;
    20f8:	1e 00 78    	mov.w     [w14], w0
    20fa:	50 08 90    	mov.w     [w0+26], w0
    20fc:	80 00 eb    	clr.w     w1
    20fe:	01 08 98    	mov.w     w1, [w0+16]
        pin_digitalOut(self->TX);
    2100:	1e 00 78    	mov.w     [w14], w0
    2102:	50 08 90    	mov.w     [w0+26], w0
    2104:	f7 07 07    	rcall     0x30f4 <_pin_digitalOut> <L0> <.LFB6> <.LFE5>
        pin_set(self->TX);
    2106:	1e 00 78    	mov.w     [w14], w0
    2108:	50 08 90    	mov.w     [w0+26], w0
    210a:	51 08 07    	rcall     0x31ae <_pin_set> <L0> <.LFB8> <.LFE7>
        self->TX = NULL;
    210c:	1e 00 78    	mov.w     [w14], w0
    210e:	80 00 eb    	clr.w     w1
    2110:	51 08 98    	mov.w     w1, [w0+26]

00002112 <.L86>:
    }
    if (self->RX) {
    2112:	1e 00 78    	mov.w     [w14], w0
    2114:	60 08 90    	mov.w     [w0+28], w0
    2116:	00 00 e0    	cp0.w     w0
    2118:	28 00 32    	bra       Z, 0x216a <.L87>
        __builtin_write_OSCCONL(OSCCON&0xBF);
    211a:	11 3a 80    	mov.w     0x742, w1
    211c:	f0 0b 20    	mov.w     #0xbf, w0
    211e:	00 81 60    	and.w     w1, w0, w2
    2120:	60 04 20    	mov.w     #0x46, w0
    2122:	71 05 20    	mov.w     #0x57, w1
    2124:	23 74 20    	mov.w     #0x742, w3
    2126:	80 49 78    	mov.b     w0, [w3]
    2128:	81 49 78    	mov.b     w1, [w3]
    212a:	82 49 78    	mov.b     w2, [w3]
        *(self->RXrpinr) |= 0x3F<<(self->RXrpshift);
    212c:	1e 00 78    	mov.w     [w14], w0
    212e:	00 08 90    	mov.w     [w0+16], w0
    2130:	9e 00 78    	mov.w     [w14], w1
    2132:	81 08 90    	mov.w     [w1+16], w1
    2134:	11 01 78    	mov.w     [w1], w2
    2136:	9e 00 78    	mov.w     [w14], w1
    2138:	c1 50 90    	mov.b     [w1+20], w1
    213a:	81 80 fb    	ze        w1, w1
    213c:	f3 03 20    	mov.w     #0x3f, w3
    213e:	81 18 dd    	sl.w      w3, w1, w1
    2140:	82 80 70    	ior.w     w1, w2, w1
    2142:	01 08 78    	mov.w     w1, [w0]
        __builtin_write_OSCCONL(OSCCON|0x40);
    2144:	10 3a 80    	mov.w     0x742, w0
    2146:	00 01 78    	mov.w     w0, w2
    2148:	02 60 a0    	bset.w    w2, #0x6
    214a:	60 04 20    	mov.w     #0x46, w0
    214c:	71 05 20    	mov.w     #0x57, w1
    214e:	23 74 20    	mov.w     #0x742, w3
    2150:	80 49 78    	mov.b     w0, [w3]
    2152:	81 49 78    	mov.b     w1, [w3]
    2154:	82 49 78    	mov.b     w2, [w3]
        self->RX->owner = NULL;
    2156:	1e 00 78    	mov.w     [w14], w0
    2158:	60 08 90    	mov.w     [w0+28], w0
    215a:	80 00 eb    	clr.w     w1
    215c:	01 08 98    	mov.w     w1, [w0+16]
        pin_digitalIn(self->RX);
    215e:	1e 00 78    	mov.w     [w14], w0
    2160:	60 08 90    	mov.w     [w0+28], w0
    2162:	a1 07 07    	rcall     0x30a6 <_pin_digitalIn> <L0> <.LFB5> <.LFE4>
        self->RX = NULL;
    2164:	1e 00 78    	mov.w     [w14], w0
    2166:	80 00 eb    	clr.w     w1
    2168:	61 08 98    	mov.w     w1, [w0+28]

0000216a <.L87>:
    }
    if (self->RTS) {
    216a:	1e 00 78    	mov.w     [w14], w0
    216c:	70 08 90    	mov.w     [w0+30], w0
    216e:	00 00 e0    	cp0.w     w0
    2170:	2f 00 32    	bra       Z, 0x21d0 <.L88>
        __builtin_write_OSCCONL(OSCCON&0xBF);
    2172:	11 3a 80    	mov.w     0x742, w1
    2174:	f0 0b 20    	mov.w     #0xbf, w0
    2176:	00 81 60    	and.w     w1, w0, w2
    2178:	60 04 20    	mov.w     #0x46, w0
    217a:	71 05 20    	mov.w     #0x57, w1
    217c:	23 74 20    	mov.w     #0x742, w3
    217e:	80 49 78    	mov.b     w0, [w3]
    2180:	81 49 78    	mov.b     w1, [w3]
    2182:	82 49 78    	mov.b     w2, [w3]
        *(self->RTS->rpor) &= ~(0x3F<<(self->RTS->rpshift));
    2184:	1e 00 78    	mov.w     [w14], w0
    2186:	70 08 90    	mov.w     [w0+30], w0
    2188:	70 00 90    	mov.w     [w0+14], w0
    218a:	9e 00 78    	mov.w     [w14], w1
    218c:	f1 08 90    	mov.w     [w1+30], w1
    218e:	f1 00 90    	mov.w     [w1+14], w1
    2190:	11 01 78    	mov.w     [w1], w2
    2192:	9e 00 78    	mov.w     [w14], w1
    2194:	f1 08 90    	mov.w     [w1+30], w1
    2196:	a1 48 90    	mov.b     [w1+10], w1
    2198:	81 80 fb    	ze        w1, w1
    219a:	f3 03 20    	mov.w     #0x3f, w3
    219c:	81 18 dd    	sl.w      w3, w1, w1
    219e:	81 80 ea    	com.w     w1, w1
    21a0:	81 00 61    	and.w     w2, w1, w1
    21a2:	01 08 78    	mov.w     w1, [w0]
        __builtin_write_OSCCONL(OSCCON|0x40);
    21a4:	10 3a 80    	mov.w     0x742, w0
    21a6:	00 01 78    	mov.w     w0, w2
    21a8:	02 60 a0    	bset.w    w2, #0x6
    21aa:	60 04 20    	mov.w     #0x46, w0
    21ac:	71 05 20    	mov.w     #0x57, w1
    21ae:	23 74 20    	mov.w     #0x742, w3
    21b0:	80 49 78    	mov.b     w0, [w3]
    21b2:	81 49 78    	mov.b     w1, [w3]
    21b4:	82 49 78    	mov.b     w2, [w3]
        self->RTS->owner = NULL;
    21b6:	1e 00 78    	mov.w     [w14], w0
    21b8:	70 08 90    	mov.w     [w0+30], w0
    21ba:	80 00 eb    	clr.w     w1
    21bc:	01 08 98    	mov.w     w1, [w0+16]
        pin_digitalOut(self->RTS);
    21be:	1e 00 78    	mov.w     [w14], w0
    21c0:	70 08 90    	mov.w     [w0+30], w0
    21c2:	98 07 07    	rcall     0x30f4 <_pin_digitalOut> <L0> <.LFB6> <.LFE5>
        pin_set(self->RTS);
    21c4:	1e 00 78    	mov.w     [w14], w0
    21c6:	70 08 90    	mov.w     [w0+30], w0
    21c8:	f2 07 07    	rcall     0x31ae <_pin_set> <L0> <.LFB8> <.LFE7>
        self->RTS = NULL;
    21ca:	1e 00 78    	mov.w     [w14], w0
    21cc:	80 00 eb    	clr.w     w1
    21ce:	71 08 98    	mov.w     w1, [w0+30]

000021d0 <.L88>:
    }
    if (self->CTS) {
    21d0:	1e 00 78    	mov.w     [w14], w0
    21d2:	00 10 90    	mov.w     [w0+32], w0
    21d4:	00 00 e0    	cp0.w     w0
    21d6:	28 00 32    	bra       Z, 0x2228 <.L85>
        __builtin_write_OSCCONL(OSCCON&0xBF);
    21d8:	11 3a 80    	mov.w     0x742, w1
    21da:	f0 0b 20    	mov.w     #0xbf, w0
    21dc:	00 81 60    	and.w     w1, w0, w2
    21de:	60 04 20    	mov.w     #0x46, w0
    21e0:	71 05 20    	mov.w     #0x57, w1
    21e2:	23 74 20    	mov.w     #0x742, w3
    21e4:	80 49 78    	mov.b     w0, [w3]
    21e6:	81 49 78    	mov.b     w1, [w3]
    21e8:	82 49 78    	mov.b     w2, [w3]
        *(self->CTSrpinr) |= 0x3F<<(self->CTSrpshift);
    21ea:	1e 00 78    	mov.w     [w14], w0
    21ec:	10 08 90    	mov.w     [w0+18], w0
    21ee:	9e 00 78    	mov.w     [w14], w1
    21f0:	91 08 90    	mov.w     [w1+18], w1
    21f2:	11 01 78    	mov.w     [w1], w2
    21f4:	9e 00 78    	mov.w     [w14], w1
    21f6:	d1 50 90    	mov.b     [w1+21], w1
    21f8:	81 80 fb    	ze        w1, w1
    21fa:	f3 03 20    	mov.w     #0x3f, w3
    21fc:	81 18 dd    	sl.w      w3, w1, w1
    21fe:	82 80 70    	ior.w     w1, w2, w1
    2200:	01 08 78    	mov.w     w1, [w0]
        __builtin_write_OSCCONL(OSCCON|0x40);
    2202:	10 3a 80    	mov.w     0x742, w0
    2204:	00 01 78    	mov.w     w0, w2
    2206:	02 60 a0    	bset.w    w2, #0x6
    2208:	60 04 20    	mov.w     #0x46, w0
    220a:	71 05 20    	mov.w     #0x57, w1
    220c:	23 74 20    	mov.w     #0x742, w3
    220e:	80 49 78    	mov.b     w0, [w3]
    2210:	81 49 78    	mov.b     w1, [w3]
    2212:	82 49 78    	mov.b     w2, [w3]
        self->CTS->owner = NULL;
    2214:	1e 00 78    	mov.w     [w14], w0
    2216:	00 10 90    	mov.w     [w0+32], w0
    2218:	80 00 eb    	clr.w     w1
    221a:	01 08 98    	mov.w     w1, [w0+16]
        pin_digitalIn(self->CTS);
    221c:	1e 00 78    	mov.w     [w14], w0
    221e:	00 10 90    	mov.w     [w0+32], w0
    2220:	42 07 07    	rcall     0x30a6 <_pin_digitalIn> <L0> <.LFB5> <.LFE4>
        self->CTS = NULL;
    2222:	1e 00 78    	mov.w     [w14], w0
    2224:	80 00 eb    	clr.w     w1
    2226:	01 10 98    	mov.w     w1, [w0+32]

00002228 <.L85>:
    }
}
    2228:	00 80 fa    	ulnk      
    222a:	00 00 06    	return    

0000222c <_uart_putc>:

void uart_putc(_UART *self, uint8_t ch) {
    222c:	04 00 fa    	lnk       #0x4
    222e:	00 0f 78    	mov.w     w0, [w14]
    2230:	21 47 98    	mov.b     w1, [w14+2]
    if (self->putc)
    2232:	1e 00 78    	mov.w     [w14], w0
    2234:	40 18 90    	mov.w     [w0+56], w0
    2236:	00 00 e0    	cp0.w     w0
    2238:	05 00 32    	bra       Z, 0x2244 <.L90>
        self->putc(self, ch);
    223a:	1e 00 78    	mov.w     [w14], w0
    223c:	40 19 90    	mov.w     [w0+56], w2
    223e:	ae 40 90    	mov.b     [w14+2], w1
    2240:	1e 00 78    	mov.w     [w14], w0
    2242:	02 00 01    	call      w2

00002244 <.L90>:
}
    2244:	00 80 fa    	ulnk      
    2246:	00 00 06    	return    

00002248 <_uart_getc>:

uint8_t uart_getc(_UART *self) {
    2248:	02 00 fa    	lnk       #0x2
    224a:	00 0f 78    	mov.w     w0, [w14]
    if (self->getc)
    224c:	1e 00 78    	mov.w     [w14], w0
    224e:	50 18 90    	mov.w     [w0+58], w0
    2250:	00 00 e0    	cp0.w     w0
    2252:	05 00 32    	bra       Z, 0x225e <.L93>
        return self->getc(self);
    2254:	1e 00 78    	mov.w     [w14], w0
    2256:	d0 18 90    	mov.w     [w0+58], w1
    2258:	1e 00 78    	mov.w     [w14], w0
    225a:	01 00 01    	call      w1
    225c:	01 00 37    	bra       0x2260 <.L94>

0000225e <.L93>:
    else
        return 0xFF;
    225e:	00 c0 eb    	setm.b    w0

00002260 <.L94>:
}
    2260:	00 80 fa    	ulnk      
    2262:	00 00 06    	return    

00002264 <_uart_flushTxBuffer>:

void uart_flushTxBuffer(_UART *self) {
    2264:	02 00 fa    	lnk       #0x2
    2266:	00 0f 78    	mov.w     w0, [w14]
    if (bitread(self->UxSTA, 10)==0)    // If transmission is disabled,
    2268:	1e 00 78    	mov.w     [w14], w0
    226a:	10 00 90    	mov.w     [w0+2], w0
    226c:	90 00 78    	mov.w     [w0], w1
    226e:	00 40 20    	mov.w     #0x400, w0
    2270:	00 80 60    	and.w     w1, w0, w0
    2272:	00 00 e0    	cp0.w     w0
    2274:	07 00 3a    	bra       NZ, 0x2284 <.L95>
        bitset(self->UxSTA, 10);        //   enable data transmission
    2276:	1e 00 78    	mov.w     [w14], w0
    2278:	10 00 90    	mov.w     [w0+2], w0
    227a:	9e 00 78    	mov.w     [w14], w1
    227c:	91 00 90    	mov.w     [w1+2], w1
    227e:	91 00 78    	mov.w     [w1], w1
    2280:	01 a0 a0    	bset.w    w1, #0xa
    2282:	01 08 78    	mov.w     w1, [w0]

00002284 <.L95>:
}
    2284:	00 80 fa    	ulnk      
    2286:	00 00 06    	return    

00002288 <_uart_puts>:

void uart_puts(_UART *self, uint8_t *str) {
    2288:	04 00 fa    	lnk       #0x4
    228a:	00 0f 78    	mov.w     w0, [w14]
    228c:	11 07 98    	mov.w     w1, [w14+2]
    while (*str)
    228e:	08 00 37    	bra       0x22a0 <.L98>

00002290 <.L99>:
        uart_putc(self, *str++);
    2290:	1e 00 90    	mov.w     [w14+2], w0
    2292:	10 40 78    	mov.b     [w0], w0
    2294:	9e 00 90    	mov.w     [w14+2], w1
    2296:	81 00 e8    	inc.w     w1, w1
    2298:	11 07 98    	mov.w     w1, [w14+2]
    229a:	80 40 78    	mov.b     w0, w1
    229c:	1e 00 78    	mov.w     [w14], w0
    229e:	c6 ff 07    	rcall     0x222c <_uart_putc> <L0> <.LFB19> <.LFE18>

000022a0 <.L98>:
    22a0:	1e 00 90    	mov.w     [w14+2], w0
    22a2:	10 40 78    	mov.b     [w0], w0
    22a4:	00 04 e0    	cp0.b     w0
    22a6:	f4 ff 3a    	bra       NZ, 0x2290 <.L99>
    uart_flushTxBuffer(self);
    22a8:	1e 00 78    	mov.w     [w14], w0
    22aa:	dc ff 07    	rcall     0x2264 <_uart_flushTxBuffer> <L0> <.LFB21> <.LFE20>
}
    22ac:	00 80 fa    	ulnk      
    22ae:	00 00 06    	return    

000022b0 <_uart_gets>:

void uart_gets(_UART *self, uint8_t *str, uint16_t len) {
    22b0:	0a 00 fa    	lnk       #0xa
    22b2:	20 07 98    	mov.w     w0, [w14+4]
    22b4:	31 07 98    	mov.w     w1, [w14+6]
    22b6:	42 07 98    	mov.w     w2, [w14+8]
    uint8_t *start;
    uint16_t left;

    if (len==0)
    22b8:	4e 00 90    	mov.w     [w14+8], w0
    22ba:	00 00 e0    	cp0.w     w0
    22bc:	87 00 32    	bra       Z, 0x23cc <.L113>
        return;

    if (len==1) {
    22be:	4e 00 90    	mov.w     [w14+8], w0
    22c0:	e1 0f 50    	sub.w     w0, #0x1, [w15]
    22c2:	04 00 3a    	bra       NZ, 0x22cc <.L103>
        *str = '\0';
    22c4:	3e 00 90    	mov.w     [w14+6], w0
    22c6:	80 40 eb    	clr.b     w1
    22c8:	01 48 78    	mov.b     w1, [w0]
        return;
    22ca:	81 00 37    	bra       0x23ce <.L100>

000022cc <.L103>:
    }

    uart_putc(self, 0x1B);                  // Save current cursor position
    22cc:	b1 c1 b3    	mov.b     #0x1b, w1
    22ce:	2e 00 90    	mov.w     [w14+4], w0
    22d0:	ad ff 07    	rcall     0x222c <_uart_putc> <L0> <.LFB19> <.LFE18>
    uart_putc(self, '7');
    22d2:	71 c3 b3    	mov.b     #0x37, w1
    22d4:	2e 00 90    	mov.w     [w14+4], w0
    22d6:	aa ff 07    	rcall     0x222c <_uart_putc> <L0> <.LFB19> <.LFE18>
    uart_flushTxBuffer(self);
    22d8:	2e 00 90    	mov.w     [w14+4], w0
    22da:	c4 ff 07    	rcall     0x2264 <_uart_flushTxBuffer> <L0> <.LFB21> <.LFE20>
    start = str;
    22dc:	be 00 90    	mov.w     [w14+6], w1
    22de:	11 07 98    	mov.w     w1, [w14+2]
    left = len;
    22e0:	ce 00 90    	mov.w     [w14+8], w1
    22e2:	01 0f 78    	mov.w     w1, [w14]
    22e4:	03 00 37    	bra       0x22ec <.L112>

000022e6 <.L114>:
    while (1) {
        *str = uart_getc(self);             // Get a character
        if (*str=='\r')                     // If character is return,
            break;                          //   end the loop.
        if (*str==0x1B) {                   // If character is escape,
            uart_putc(self, 0x1B);          //   restore cursor position,
            uart_putc(self, '8');
            uart_putc(self, 0x1B);          //   clear to end of line, and
            uart_putc(self, '[');
            uart_putc(self, 'K');
            uart_flushTxBuffer(self);
            str = start;                    //   start over at the beginning.
            left = len;
            continue;
        }
        if ((*str=='\b') ||                 // If character is backspace
            (*str==0x7F)) {                 //   or delete, 
            if (str>start) {                //   and we are not at the start, 
                uart_putc(self, '\b');      //   erase the last character and
                uart_putc(self, ' ');
                uart_putc(self, '\b');
                uart_flushTxBuffer(self);
                str--;                      //   back up the pointer,
                left++;
            } else {                        //   otherwise
                uart_putc(self, '\a');      //   send alert/bell character.
                uart_flushTxBuffer(self);
            }
            continue;
        }
        if (left==1) {                      // If string buffer is full,
            uart_putc(self, '\a');          //   send alert/bell character
            uart_flushTxBuffer(self);
            continue;
        }
        if ((*str>=32) && (*str<127)) {     // If character is printable,
            uart_putc(self, *str);          //   echo the received character
            uart_flushTxBuffer(self);
            str++;                          //   and advance the pointer.
            left--;
        }
    }
    22e6:	00 00 00    	nop       
    22e8:	01 00 37    	bra       0x22ec <.L112>

000022ea <.L115>:
    22ea:	00 00 00    	nop       

000022ec <.L112>:
    22ec:	2e 00 90    	mov.w     [w14+4], w0
    22ee:	ac ff 07    	rcall     0x2248 <_uart_getc> <L0> <.LFB20> <.LFE19>
    22f0:	be 00 90    	mov.w     [w14+6], w1
    22f2:	80 48 78    	mov.b     w0, [w1]
    22f4:	3e 00 90    	mov.w     [w14+6], w0
    22f6:	10 40 78    	mov.b     [w0], w0
    22f8:	ed 4f 50    	sub.b     w0, #0xd, [w15]
    22fa:	0c 00 3a    	bra       NZ, 0x2314 <.L104>
    *str = '\0';                            // Terminarte the string with null
    22fc:	3e 00 90    	mov.w     [w14+6], w0
    22fe:	80 40 eb    	clr.b     w1
    2300:	01 48 78    	mov.b     w1, [w0]
    uart_putc(self, '\n');                  // Send newline and
    2302:	a1 c0 b3    	mov.b     #0xa, w1
    2304:	2e 00 90    	mov.w     [w14+4], w0
    2306:	92 ff 07    	rcall     0x222c <_uart_putc> <L0> <.LFB19> <.LFE18>
    uart_putc(self, '\r');                  //   carriage return
    2308:	d1 c0 b3    	mov.b     #0xd, w1
    230a:	2e 00 90    	mov.w     [w14+4], w0
    230c:	8f ff 07    	rcall     0x222c <_uart_putc> <L0> <.LFB19> <.LFE18>
    uart_flushTxBuffer(self);
    230e:	2e 00 90    	mov.w     [w14+4], w0
    2310:	a9 ff 07    	rcall     0x2264 <_uart_flushTxBuffer> <L0> <.LFB21> <.LFE20>
    2312:	5d 00 37    	bra       0x23ce <.L100>

00002314 <.L104>:
    2314:	3e 00 90    	mov.w     [w14+6], w0
    2316:	10 40 78    	mov.b     [w0], w0
    2318:	fb 4f 50    	sub.b     w0, #0x1b, [w15]
    231a:	16 00 3a    	bra       NZ, 0x2348 <.L105>
    231c:	b1 c1 b3    	mov.b     #0x1b, w1
    231e:	2e 00 90    	mov.w     [w14+4], w0
    2320:	85 ff 07    	rcall     0x222c <_uart_putc> <L0> <.LFB19> <.LFE18>
    2322:	81 c3 b3    	mov.b     #0x38, w1
    2324:	2e 00 90    	mov.w     [w14+4], w0
    2326:	82 ff 07    	rcall     0x222c <_uart_putc> <L0> <.LFB19> <.LFE18>
    2328:	b1 c1 b3    	mov.b     #0x1b, w1
    232a:	2e 00 90    	mov.w     [w14+4], w0
    232c:	7f ff 07    	rcall     0x222c <_uart_putc> <L0> <.LFB19> <.LFE18>
    232e:	b1 c5 b3    	mov.b     #0x5b, w1
    2330:	2e 00 90    	mov.w     [w14+4], w0
    2332:	7c ff 07    	rcall     0x222c <_uart_putc> <L0> <.LFB19> <.LFE18>
    2334:	b1 c4 b3    	mov.b     #0x4b, w1
    2336:	2e 00 90    	mov.w     [w14+4], w0
    2338:	79 ff 07    	rcall     0x222c <_uart_putc> <L0> <.LFB19> <.LFE18>
    233a:	2e 00 90    	mov.w     [w14+4], w0
    233c:	93 ff 07    	rcall     0x2264 <_uart_flushTxBuffer> <L0> <.LFB21> <.LFE20>
    233e:	9e 00 90    	mov.w     [w14+2], w1
    2340:	31 07 98    	mov.w     w1, [w14+6]
    2342:	ce 00 90    	mov.w     [w14+8], w1
    2344:	01 0f 78    	mov.w     w1, [w14]
    2346:	41 00 37    	bra       0x23ca <.L106>

00002348 <.L105>:
    2348:	3e 00 90    	mov.w     [w14+6], w0
    234a:	10 40 78    	mov.b     [w0], w0
    234c:	e8 4f 50    	sub.b     w0, #0x8, [w15]
    234e:	05 00 32    	bra       Z, 0x235a <.L107>
    2350:	3e 00 90    	mov.w     [w14+6], w0
    2352:	90 40 78    	mov.b     [w0], w1
    2354:	f0 c7 b3    	mov.b     #0x7f, w0
    2356:	80 cf 50    	sub.b     w1, w0, [w15]
    2358:	1a 00 3a    	bra       NZ, 0x238e <.L108>

0000235a <.L107>:
    235a:	be 00 90    	mov.w     [w14+6], w1
    235c:	1e 00 90    	mov.w     [w14+2], w0
    235e:	80 8f 50    	sub.w     w1, w0, [w15]
    2360:	10 00 36    	bra       LEU, 0x2382 <.L109>
    2362:	81 c0 b3    	mov.b     #0x8, w1
    2364:	2e 00 90    	mov.w     [w14+4], w0
    2366:	62 ff 07    	rcall     0x222c <_uart_putc> <L0> <.LFB19> <.LFE18>
    2368:	01 c2 b3    	mov.b     #0x20, w1
    236a:	2e 00 90    	mov.w     [w14+4], w0
    236c:	5f ff 07    	rcall     0x222c <_uart_putc> <L0> <.LFB19> <.LFE18>
    236e:	81 c0 b3    	mov.b     #0x8, w1
    2370:	2e 00 90    	mov.w     [w14+4], w0
    2372:	5c ff 07    	rcall     0x222c <_uart_putc> <L0> <.LFB19> <.LFE18>
    2374:	2e 00 90    	mov.w     [w14+4], w0
    2376:	76 ff 07    	rcall     0x2264 <_uart_flushTxBuffer> <L0> <.LFB21> <.LFE20>
    2378:	3e 00 90    	mov.w     [w14+6], w0
    237a:	00 00 e9    	dec.w     w0, w0
    237c:	30 07 98    	mov.w     w0, [w14+6]
    237e:	1e 0f e8    	inc.w     [w14], [w14]
    2380:	05 00 37    	bra       0x238c <.L110>

00002382 <.L109>:
    2382:	71 c0 b3    	mov.b     #0x7, w1
    2384:	2e 00 90    	mov.w     [w14+4], w0
    2386:	52 ff 07    	rcall     0x222c <_uart_putc> <L0> <.LFB19> <.LFE18>
    2388:	2e 00 90    	mov.w     [w14+4], w0
    238a:	6c ff 07    	rcall     0x2264 <_uart_flushTxBuffer> <L0> <.LFB21> <.LFE20>

0000238c <.L110>:
    238c:	1e 00 37    	bra       0x23ca <.L106>

0000238e <.L108>:
    238e:	1e 00 78    	mov.w     [w14], w0
    2390:	e1 0f 50    	sub.w     w0, #0x1, [w15]
    2392:	06 00 3a    	bra       NZ, 0x23a0 <.L111>
    2394:	71 c0 b3    	mov.b     #0x7, w1
    2396:	2e 00 90    	mov.w     [w14+4], w0
    2398:	49 ff 07    	rcall     0x222c <_uart_putc> <L0> <.LFB19> <.LFE18>
    239a:	2e 00 90    	mov.w     [w14+4], w0
    239c:	63 ff 07    	rcall     0x2264 <_uart_flushTxBuffer> <L0> <.LFB21> <.LFE20>
    239e:	15 00 37    	bra       0x23ca <.L106>

000023a0 <.L111>:
    23a0:	3e 00 90    	mov.w     [w14+6], w0
    23a2:	10 40 78    	mov.b     [w0], w0
    23a4:	ff 4f 50    	sub.b     w0, #0x1f, [w15]
    23a6:	9f ff 36    	bra       LEU, 0x22e6 <.L114>
    23a8:	3e 00 90    	mov.w     [w14+6], w0
    23aa:	90 40 78    	mov.b     [w0], w1
    23ac:	e0 c7 b3    	mov.b     #0x7e, w0
    23ae:	80 cf 50    	sub.b     w1, w0, [w15]
    23b0:	9c ff 3e    	bra       GTU, 0x22ea <.L115>
    23b2:	3e 00 90    	mov.w     [w14+6], w0
    23b4:	10 40 78    	mov.b     [w0], w0
    23b6:	80 40 78    	mov.b     w0, w1
    23b8:	2e 00 90    	mov.w     [w14+4], w0
    23ba:	38 ff 07    	rcall     0x222c <_uart_putc> <L0> <.LFB19> <.LFE18>
    23bc:	2e 00 90    	mov.w     [w14+4], w0
    23be:	52 ff 07    	rcall     0x2264 <_uart_flushTxBuffer> <L0> <.LFB21> <.LFE20>
    23c0:	3e 00 90    	mov.w     [w14+6], w0
    23c2:	00 00 e8    	inc.w     w0, w0
    23c4:	30 07 98    	mov.w     w0, [w14+6]
    23c6:	1e 0f e9    	dec.w     [w14], [w14]
    23c8:	91 ff 37    	bra       0x22ec <.L112>

000023ca <.L106>:
    23ca:	90 ff 37    	bra       0x22ec <.L112>

000023cc <.L113>:
    23cc:	00 00 00    	nop       

000023ce <.L100>:
}
    23ce:	00 80 fa    	ulnk      
    23d0:	00 00 06    	return    

000023d2 <_timer_serviceInterrupt>:

_TIMER timer1, timer2, timer3, timer4, timer5;
float timer_multipliers[4] = { TCY, 8.*TCY, 64.*TCY, 256.*TCY };

void timer_serviceInterrupt(_TIMER *self) {
    23d2:	02 00 fa    	lnk       #0x2
    23d4:	00 0f 78    	mov.w     w0, [w14]
    timer_lower(self);
    23d6:	1e 00 78    	mov.w     [w14], w0
    23d8:	01 02 07    	rcall     0x27dc <_timer_lower> <L0> <.LFB16> <.LFE15>
    if (self->every) {
    23da:	1e 00 78    	mov.w     [w14], w0
    23dc:	10 08 90    	mov.w     [w0+18], w0
    23de:	00 00 e0    	cp0.w     w0
    23e0:	05 00 32    	bra       Z, 0x23ec <.L2>
        self->every(self);
    23e2:	1e 00 78    	mov.w     [w14], w0
    23e4:	90 08 90    	mov.w     [w0+18], w1
    23e6:	1e 00 78    	mov.w     [w14], w0
    23e8:	01 00 01    	call      w1
    23ea:	1a 00 37    	bra       0x2420 <.L1>

000023ec <.L2>:
    } else if (self->after) {
    23ec:	1e 00 78    	mov.w     [w14], w0
    23ee:	20 08 90    	mov.w     [w0+20], w0
    23f0:	00 00 e0    	cp0.w     w0
    23f2:	14 00 32    	bra       Z, 0x241c <.L4>
        if (self->aftercount) {
    23f4:	1e 00 78    	mov.w     [w14], w0
    23f6:	00 08 90    	mov.w     [w0+16], w0
    23f8:	00 00 e0    	cp0.w     w0
    23fa:	0a 00 32    	bra       Z, 0x2410 <.L5>
            self->after(self);
    23fc:	1e 00 78    	mov.w     [w14], w0
    23fe:	a0 08 90    	mov.w     [w0+20], w1
    2400:	1e 00 78    	mov.w     [w14], w0
    2402:	01 00 01    	call      w1
            self->aftercount--;
    2404:	1e 00 78    	mov.w     [w14], w0
    2406:	00 08 90    	mov.w     [w0+16], w0
    2408:	80 00 e9    	dec.w     w0, w1
    240a:	1e 00 78    	mov.w     [w14], w0
    240c:	01 08 98    	mov.w     w1, [w0+16]
    240e:	08 00 37    	bra       0x2420 <.L1>

00002410 <.L5>:
        } else {
            timer_disableInterrupt(self);
    2410:	1e 00 78    	mov.w     [w14], w0
    2412:	0c 02 07    	rcall     0x282c <_timer_disableInterrupt> <L0> <.LFB19> <.LFE18>
            self->after = NULL;
    2414:	1e 00 78    	mov.w     [w14], w0
    2416:	80 00 eb    	clr.w     w1
    2418:	21 08 98    	mov.w     w1, [w0+20]
    241a:	02 00 37    	bra       0x2420 <.L1>

0000241c <.L4>:
        }
    } else {
        timer_disableInterrupt(self);
    241c:	1e 00 78    	mov.w     [w14], w0
    241e:	06 02 07    	rcall     0x282c <_timer_disableInterrupt> <L0> <.LFB19> <.LFE18>

00002420 <.L1>:
    }
}
    2420:	00 80 fa    	ulnk      
    2422:	00 00 06    	return    

00002424 <__T1Interrupt>:

void __attribute__((interrupt, auto_psv)) _T1Interrupt(void) {
    2424:	36 00 f8    	push      0x36
    2426:	80 9f be    	mov.d     w0, [w15++]
    2428:	82 9f be    	mov.d     w2, [w15++]
    242a:	84 9f be    	mov.d     w4, [w15++]
    242c:	86 9f be    	mov.d     w6, [w15++]
    242e:	32 00 f8    	push      0x32
    2430:	34 00 f8    	push      0x34
    2432:	10 00 20    	mov.w     #0x1, w0
    2434:	a0 01 88    	mov.w     w0, 0x34
    2436:	00 20 20    	mov.w     #0x200, w0
    2438:	90 01 88    	mov.w     w0, 0x32
    243a:	00 00 fa    	lnk       #0x0
    timer_serviceInterrupt(&timer1);
    243c:	c0 bc 20    	mov.w     #0xbcc, w0
    243e:	c9 ff 07    	rcall     0x23d2 <_timer_serviceInterrupt> <L0> <.L0> <.LFB0> <.LFE23> <.Letext0> <.Ltext0>
}
    2440:	00 80 fa    	ulnk      
    2442:	34 00 f9    	pop       0x34
    2444:	32 00 f9    	pop       0x32
    2446:	4f 03 be    	mov.d     [--w15], w6
    2448:	4f 02 be    	mov.d     [--w15], w4
    244a:	4f 01 be    	mov.d     [--w15], w2
    244c:	4f 00 be    	mov.d     [--w15], w0
    244e:	36 00 f9    	pop       0x36
    2450:	00 40 06    	retfie    

00002452 <__T2Interrupt>:

void __attribute__((interrupt, auto_psv)) _T2Interrupt(void) {
    2452:	36 00 f8    	push      0x36
    2454:	80 9f be    	mov.d     w0, [w15++]
    2456:	82 9f be    	mov.d     w2, [w15++]
    2458:	84 9f be    	mov.d     w4, [w15++]
    245a:	86 9f be    	mov.d     w6, [w15++]
    245c:	32 00 f8    	push      0x32
    245e:	34 00 f8    	push      0x34
    2460:	10 00 20    	mov.w     #0x1, w0
    2462:	a0 01 88    	mov.w     w0, 0x34
    2464:	00 20 20    	mov.w     #0x200, w0
    2466:	90 01 88    	mov.w     w0, 0x32
    2468:	00 00 fa    	lnk       #0x0
    timer_serviceInterrupt(&timer2);
    246a:	20 be 20    	mov.w     #0xbe2, w0
    246c:	b2 ff 07    	rcall     0x23d2 <_timer_serviceInterrupt> <L0> <.L0> <.LFB0> <.LFE23> <.Letext0> <.Ltext0>
}
    246e:	00 80 fa    	ulnk      
    2470:	34 00 f9    	pop       0x34
    2472:	32 00 f9    	pop       0x32
    2474:	4f 03 be    	mov.d     [--w15], w6
    2476:	4f 02 be    	mov.d     [--w15], w4
    2478:	4f 01 be    	mov.d     [--w15], w2
    247a:	4f 00 be    	mov.d     [--w15], w0
    247c:	36 00 f9    	pop       0x36
    247e:	00 40 06    	retfie    

00002480 <__T3Interrupt>:

void __attribute__((interrupt, auto_psv)) _T3Interrupt(void) {
    2480:	36 00 f8    	push      0x36
    2482:	80 9f be    	mov.d     w0, [w15++]
    2484:	82 9f be    	mov.d     w2, [w15++]
    2486:	84 9f be    	mov.d     w4, [w15++]
    2488:	86 9f be    	mov.d     w6, [w15++]
    248a:	32 00 f8    	push      0x32
    248c:	34 00 f8    	push      0x34
    248e:	10 00 20    	mov.w     #0x1, w0
    2490:	a0 01 88    	mov.w     w0, 0x34
    2492:	00 20 20    	mov.w     #0x200, w0
    2494:	90 01 88    	mov.w     w0, 0x32
    2496:	00 00 fa    	lnk       #0x0
    timer_serviceInterrupt(&timer3);
    2498:	80 bf 20    	mov.w     #0xbf8, w0
    249a:	9b ff 07    	rcall     0x23d2 <_timer_serviceInterrupt> <L0> <.L0> <.LFB0> <.LFE23> <.Letext0> <.Ltext0>
}
    249c:	00 80 fa    	ulnk      
    249e:	34 00 f9    	pop       0x34
    24a0:	32 00 f9    	pop       0x32
    24a2:	4f 03 be    	mov.d     [--w15], w6
    24a4:	4f 02 be    	mov.d     [--w15], w4
    24a6:	4f 01 be    	mov.d     [--w15], w2
    24a8:	4f 00 be    	mov.d     [--w15], w0
    24aa:	36 00 f9    	pop       0x36
    24ac:	00 40 06    	retfie    

000024ae <__T4Interrupt>:

void __attribute__((interrupt, auto_psv)) _T4Interrupt(void) {
    24ae:	36 00 f8    	push      0x36
    24b0:	80 9f be    	mov.d     w0, [w15++]
    24b2:	82 9f be    	mov.d     w2, [w15++]
    24b4:	84 9f be    	mov.d     w4, [w15++]
    24b6:	86 9f be    	mov.d     w6, [w15++]
    24b8:	32 00 f8    	push      0x32
    24ba:	34 00 f8    	push      0x34
    24bc:	10 00 20    	mov.w     #0x1, w0
    24be:	a0 01 88    	mov.w     w0, 0x34
    24c0:	00 20 20    	mov.w     #0x200, w0
    24c2:	90 01 88    	mov.w     w0, 0x32
    24c4:	00 00 fa    	lnk       #0x0
    timer_serviceInterrupt(&timer4);
    24c6:	e0 c0 20    	mov.w     #0xc0e, w0
    24c8:	84 ff 07    	rcall     0x23d2 <_timer_serviceInterrupt> <L0> <.L0> <.LFB0> <.LFE23> <.Letext0> <.Ltext0>
}
    24ca:	00 80 fa    	ulnk      
    24cc:	34 00 f9    	pop       0x34
    24ce:	32 00 f9    	pop       0x32
    24d0:	4f 03 be    	mov.d     [--w15], w6
    24d2:	4f 02 be    	mov.d     [--w15], w4
    24d4:	4f 01 be    	mov.d     [--w15], w2
    24d6:	4f 00 be    	mov.d     [--w15], w0
    24d8:	36 00 f9    	pop       0x36
    24da:	00 40 06    	retfie    

000024dc <__T5Interrupt>:

void __attribute__((interrupt, auto_psv)) _T5Interrupt(void) {
    24dc:	36 00 f8    	push      0x36
    24de:	80 9f be    	mov.d     w0, [w15++]
    24e0:	82 9f be    	mov.d     w2, [w15++]
    24e2:	84 9f be    	mov.d     w4, [w15++]
    24e4:	86 9f be    	mov.d     w6, [w15++]
    24e6:	32 00 f8    	push      0x32
    24e8:	34 00 f8    	push      0x34
    24ea:	10 00 20    	mov.w     #0x1, w0
    24ec:	a0 01 88    	mov.w     w0, 0x34
    24ee:	00 20 20    	mov.w     #0x200, w0
    24f0:	90 01 88    	mov.w     w0, 0x32
    24f2:	00 00 fa    	lnk       #0x0
    timer_serviceInterrupt(&timer5);
    24f4:	40 c2 20    	mov.w     #0xc24, w0
    24f6:	6d ff 07    	rcall     0x23d2 <_timer_serviceInterrupt> <L0> <.L0> <.LFB0> <.LFE23> <.Letext0> <.Ltext0>
}
    24f8:	00 80 fa    	ulnk      
    24fa:	34 00 f9    	pop       0x34
    24fc:	32 00 f9    	pop       0x32
    24fe:	4f 03 be    	mov.d     [--w15], w6
    2500:	4f 02 be    	mov.d     [--w15], w4
    2502:	4f 01 be    	mov.d     [--w15], w2
    2504:	4f 00 be    	mov.d     [--w15], w0
    2506:	36 00 f9    	pop       0x36
    2508:	00 40 06    	retfie    

0000250a <_init_timer>:

void init_timer(void) {
    250a:	00 00 fa    	lnk       #0x0
    timer_init(&timer1, (uint16_t *)&T1CON, (uint16_t *)&PR1, (uint16_t *)&TMR1, 
    250c:	b0 00 20    	mov.w     #0xb, w0
    250e:	80 1f 78    	mov.w     w0, [w15++]
    2510:	47 00 20    	mov.w     #0x4, w7
    2512:	36 c0 b3    	mov.b     #0x3, w6
    2514:	45 09 20    	mov.w     #0x94, w5
    2516:	44 08 20    	mov.w     #0x84, w4
    2518:	03 10 20    	mov.w     #0x100, w3
    251a:	22 10 20    	mov.w     #0x102, w2
    251c:	41 10 20    	mov.w     #0x104, w1
    251e:	c0 bc 20    	mov.w     #0xbcc, w0
    2520:	33 00 07    	rcall     0x2588 <_timer_init> <L0> <.LFB7> <.LFE6>
    2522:	8f 87 e9    	dec2.w    w15, w15
               (uint16_t *)&IFS0, (uint16_t *)&IEC0, 3, 4, 11);
    timer_init(&timer2, (uint16_t *)&T2CON, (uint16_t *)&PR2, (uint16_t *)&TMR2, 
    2524:	c0 00 20    	mov.w     #0xc, w0
    2526:	80 1f 78    	mov.w     w0, [w15++]
    2528:	80 03 eb    	clr.w     w7
    252a:	76 c0 b3    	mov.b     #0x7, w6
    252c:	45 09 20    	mov.w     #0x94, w5
    252e:	44 08 20    	mov.w     #0x84, w4
    2530:	63 10 20    	mov.w     #0x106, w3
    2532:	c2 10 20    	mov.w     #0x10c, w2
    2534:	01 11 20    	mov.w     #0x110, w1
    2536:	20 be 20    	mov.w     #0xbe2, w0
    2538:	27 00 07    	rcall     0x2588 <_timer_init> <L0> <.LFB7> <.LFE6>
    253a:	8f 87 e9    	dec2.w    w15, w15
               (uint16_t *)&IFS0, (uint16_t *)&IEC0, 7, 0, 12);
    timer_init(&timer3, (uint16_t *)&T3CON, (uint16_t *)&PR3, (uint16_t *)&TMR3, 
    253c:	d0 00 20    	mov.w     #0xd, w0
    253e:	80 1f 78    	mov.w     w0, [w15++]
    2540:	17 00 20    	mov.w     #0x1, w7
    2542:	86 c0 b3    	mov.b     #0x8, w6
    2544:	45 09 20    	mov.w     #0x94, w5
    2546:	44 08 20    	mov.w     #0x84, w4
    2548:	a3 10 20    	mov.w     #0x10a, w3
    254a:	e2 10 20    	mov.w     #0x10e, w2
    254c:	21 11 20    	mov.w     #0x112, w1
    254e:	80 bf 20    	mov.w     #0xbf8, w0
    2550:	1b 00 07    	rcall     0x2588 <_timer_init> <L0> <.LFB7> <.LFE6>
    2552:	8f 87 e9    	dec2.w    w15, w15
               (uint16_t *)&IFS0, (uint16_t *)&IEC0, 8, 1, 13);
    timer_init(&timer4, (uint16_t *)&T4CON, (uint16_t *)&PR4, (uint16_t *)&TMR4, 
    2554:	e0 00 20    	mov.w     #0xe, w0
    2556:	80 1f 78    	mov.w     w0, [w15++]
    2558:	27 00 20    	mov.w     #0x2, w7
    255a:	b6 c0 b3    	mov.b     #0xb, w6
    255c:	65 09 20    	mov.w     #0x96, w5
    255e:	64 08 20    	mov.w     #0x86, w4
    2560:	43 11 20    	mov.w     #0x114, w3
    2562:	a2 11 20    	mov.w     #0x11a, w2
    2564:	e1 11 20    	mov.w     #0x11e, w1
    2566:	e0 c0 20    	mov.w     #0xc0e, w0
    2568:	0f 00 07    	rcall     0x2588 <_timer_init> <L0> <.LFB7> <.LFE6>
    256a:	8f 87 e9    	dec2.w    w15, w15
               (uint16_t *)&IFS1, (uint16_t *)&IEC1, 11, 2, 14);
    timer_init(&timer5, (uint16_t *)&T5CON, (uint16_t *)&PR5, (uint16_t *)&TMR5, 
    256c:	f0 00 20    	mov.w     #0xf, w0
    256e:	80 1f 78    	mov.w     w0, [w15++]
    2570:	37 00 20    	mov.w     #0x3, w7
    2572:	c6 c0 b3    	mov.b     #0xc, w6
    2574:	65 09 20    	mov.w     #0x96, w5
    2576:	64 08 20    	mov.w     #0x86, w4
    2578:	83 11 20    	mov.w     #0x118, w3
    257a:	c2 11 20    	mov.w     #0x11c, w2
    257c:	01 12 20    	mov.w     #0x120, w1
    257e:	40 c2 20    	mov.w     #0xc24, w0
    2580:	03 00 07    	rcall     0x2588 <_timer_init> <L0> <.LFB7> <.LFE6>
    2582:	8f 87 e9    	dec2.w    w15, w15
               (uint16_t *)&IFS1, (uint16_t *)&IEC1, 12, 3, 15);
}
    2584:	00 80 fa    	ulnk      
    2586:	00 00 06    	return    

00002588 <_timer_init>:

void timer_init(_TIMER *self, uint16_t *TxCON, uint16_t *PRx, 
                uint16_t *TMRx, uint16_t *IFSy, uint16_t *IECy, 
                uint8_t flagbit, uint16_t octselnum, uint16_t ocsyncselnum) {
    2588:	10 00 fa    	lnk       #0x10
    258a:	00 0f 78    	mov.w     w0, [w14]
    258c:	11 07 98    	mov.w     w1, [w14+2]
    258e:	22 07 98    	mov.w     w2, [w14+4]
    2590:	33 07 98    	mov.w     w3, [w14+6]
    2592:	44 07 98    	mov.w     w4, [w14+8]
    2594:	55 07 98    	mov.w     w5, [w14+10]
    2596:	46 4f 98    	mov.b     w6, [w14+12]
    2598:	77 07 98    	mov.w     w7, [w14+14]
    self->TxCON = TxCON;
    259a:	1e 00 78    	mov.w     [w14], w0
    259c:	9e 00 90    	mov.w     [w14+2], w1
    259e:	01 08 78    	mov.w     w1, [w0]
    self->PRx = PRx;
    25a0:	1e 00 78    	mov.w     [w14], w0
    25a2:	ae 00 90    	mov.w     [w14+4], w1
    25a4:	11 00 98    	mov.w     w1, [w0+2]
    self->TMRx = TMRx;
    25a6:	1e 00 78    	mov.w     [w14], w0
    25a8:	be 00 90    	mov.w     [w14+6], w1
    25aa:	21 00 98    	mov.w     w1, [w0+4]
    self->IFSy = IFSy;
    25ac:	1e 00 78    	mov.w     [w14], w0
    25ae:	ce 00 90    	mov.w     [w14+8], w1
    25b0:	31 00 98    	mov.w     w1, [w0+6]
    self->IECy = IECy;
    25b2:	1e 00 78    	mov.w     [w14], w0
    25b4:	de 00 90    	mov.w     [w14+10], w1
    25b6:	41 00 98    	mov.w     w1, [w0+8]
    self->flagbit = flagbit;
    25b8:	1e 00 78    	mov.w     [w14], w0
    25ba:	ce 48 90    	mov.b     [w14+12], w1
    25bc:	21 48 98    	mov.b     w1, [w0+10]
    self->octselnum = octselnum;
    25be:	1e 00 78    	mov.w     [w14], w0
    25c0:	fe 00 90    	mov.w     [w14+14], w1
    25c2:	61 00 98    	mov.w     w1, [w0+12]
    self->ocsyncselnum = ocsyncselnum;
    25c4:	1e 00 78    	mov.w     [w14], w0
    25c6:	ce b8 97    	mov.w     [w14-8], w1
    25c8:	71 00 98    	mov.w     w1, [w0+14]
    self->aftercount = 0;
    25ca:	1e 00 78    	mov.w     [w14], w0
    25cc:	80 00 eb    	clr.w     w1
    25ce:	01 08 98    	mov.w     w1, [w0+16]
    self->every = NULL;
    25d0:	1e 00 78    	mov.w     [w14], w0
    25d2:	80 00 eb    	clr.w     w1
    25d4:	11 08 98    	mov.w     w1, [w0+18]
    self->after = NULL;
    25d6:	1e 00 78    	mov.w     [w14], w0
    25d8:	80 00 eb    	clr.w     w1
    25da:	21 08 98    	mov.w     w1, [w0+20]
}
    25dc:	00 80 fa    	ulnk      
    25de:	00 00 06    	return    

000025e0 <_timer_setPeriod>:

void timer_setPeriod(_TIMER *self, float period) {
    25e0:	06 00 fa    	lnk       #0x6
    25e2:	88 1f 78    	mov.w     w8, [w15++]
    25e4:	00 0f 78    	mov.w     w0, [w14]
    25e6:	12 07 98    	mov.w     w2, [w14+2]
    25e8:	23 07 98    	mov.w     w3, [w14+4]
    if (period>(256.*65536.*TCY)) {
    25ea:	18 c0 b3    	mov.b     #0x1, w8
    25ec:	d2 7b 23    	mov.w     #0x37bd, w2
    25ee:	63 f8 23    	mov.w     #0x3f86, w3
    25f0:	1e 00 90    	mov.w     [w14+2], w0
    25f2:	ae 00 90    	mov.w     [w14+4], w1
    25f4:	c8 f6 07    	rcall     0x1386 <___gesf2> <___gtsf2>
    25f6:	00 00 e0    	cp0.w     w0
    25f8:	01 00 3c    	bra       GT, 0x25fc <.L14>
    25fa:	00 44 eb    	clr.b     w8

000025fc <.L14>:
    25fc:	08 04 e0    	cp0.b     w8
    25fe:	69 00 3a    	bra       NZ, 0x26d2 <.L23>
        return;
    } else if (period>(64.*65536.*TCY)) {
    2600:	18 c0 b3    	mov.b     #0x1, w8
    2602:	d2 7b 23    	mov.w     #0x37bd, w2
    2604:	63 e8 23    	mov.w     #0x3e86, w3
    2606:	1e 00 90    	mov.w     [w14+2], w0
    2608:	ae 00 90    	mov.w     [w14+4], w1
    260a:	bd f6 07    	rcall     0x1386 <___gesf2> <___gtsf2>
    260c:	00 00 e0    	cp0.w     w0
    260e:	01 00 3c    	bra       GT, 0x2612 <.L17>
    2610:	00 44 eb    	clr.b     w8

00002612 <.L17>:
    2612:	08 04 e0    	cp0.b     w8
    2614:	12 00 32    	bra       Z, 0x263a <.L18>
        timer_stop(self);
    2616:	1e 00 78    	mov.w     [w14], w0
    2618:	c4 00 07    	rcall     0x27a2 <_timer_stop> <L0> <.LFB14> <.LFE13>
        poke(self->TxCON, 0x0030);
    261a:	1e 00 78    	mov.w     [w14], w0
    261c:	10 00 78    	mov.w     [w0], w0
    261e:	01 03 20    	mov.w     #0x30, w1
    2620:	01 08 78    	mov.w     w1, [w0]
        poke(self->PRx, (uint16_t)(period*(FCY/256.))-1);
    2622:	1e 00 78    	mov.w     [w14], w0
    2624:	10 04 90    	mov.w     [w0+2], w8
    2626:	02 40 22    	mov.w     #0x2400, w2
    2628:	43 77 24    	mov.w     #0x4774, w3
    262a:	1e 00 90    	mov.w     [w14+2], w0
    262c:	ae 00 90    	mov.w     [w14+4], w1
    262e:	1d f7 07    	rcall     0x146a <___mulsf3>
    2630:	ac f6 07    	rcall     0x138a <___fixunssfsi>
    2632:	00 00 78    	mov.w     w0, w0
    2634:	00 00 e9    	dec.w     w0, w0
    2636:	00 0c 78    	mov.w     w0, [w8]
    2638:	4d 00 37    	bra       0x26d4 <.L13>

0000263a <.L18>:
    } else if (period>(8.*65536.*TCY)) {
    263a:	18 c0 b3    	mov.b     #0x1, w8
    263c:	d2 7b 23    	mov.w     #0x37bd, w2
    263e:	63 d0 23    	mov.w     #0x3d06, w3
    2640:	1e 00 90    	mov.w     [w14+2], w0
    2642:	ae 00 90    	mov.w     [w14+4], w1
    2644:	a0 f6 07    	rcall     0x1386 <___gesf2> <___gtsf2>
    2646:	00 00 e0    	cp0.w     w0
    2648:	01 00 3c    	bra       GT, 0x264c <.L19>
    264a:	00 44 eb    	clr.b     w8

0000264c <.L19>:
    264c:	08 04 e0    	cp0.b     w8
    264e:	12 00 32    	bra       Z, 0x2674 <.L20>
        timer_stop(self);
    2650:	1e 00 78    	mov.w     [w14], w0
    2652:	a7 00 07    	rcall     0x27a2 <_timer_stop> <L0> <.LFB14> <.LFE13>
        poke(self->TxCON, 0x0020);
    2654:	1e 00 78    	mov.w     [w14], w0
    2656:	10 00 78    	mov.w     [w0], w0
    2658:	01 02 20    	mov.w     #0x20, w1
    265a:	01 08 78    	mov.w     w1, [w0]
        poke(self->PRx, (uint16_t)(period*(FCY/64.))-1);
    265c:	1e 00 78    	mov.w     [w14], w0
    265e:	10 04 90    	mov.w     [w0+2], w8
    2660:	02 40 22    	mov.w     #0x2400, w2
    2662:	43 87 24    	mov.w     #0x4874, w3
    2664:	1e 00 90    	mov.w     [w14+2], w0
    2666:	ae 00 90    	mov.w     [w14+4], w1
    2668:	00 f7 07    	rcall     0x146a <___mulsf3>
    266a:	8f f6 07    	rcall     0x138a <___fixunssfsi>
    266c:	00 00 78    	mov.w     w0, w0
    266e:	00 00 e9    	dec.w     w0, w0
    2670:	00 0c 78    	mov.w     w0, [w8]
    2672:	30 00 37    	bra       0x26d4 <.L13>

00002674 <.L20>:
    } else if (period>(65536.*TCY)) {
    2674:	18 c0 b3    	mov.b     #0x1, w8
    2676:	d2 7b 23    	mov.w     #0x37bd, w2
    2678:	63 b8 23    	mov.w     #0x3b86, w3
    267a:	1e 00 90    	mov.w     [w14+2], w0
    267c:	ae 00 90    	mov.w     [w14+4], w1
    267e:	83 f6 07    	rcall     0x1386 <___gesf2> <___gtsf2>
    2680:	00 00 e0    	cp0.w     w0
    2682:	01 00 3c    	bra       GT, 0x2686 <.L21>
    2684:	00 44 eb    	clr.b     w8

00002686 <.L21>:
    2686:	08 04 e0    	cp0.b     w8
    2688:	12 00 32    	bra       Z, 0x26ae <.L22>
        timer_stop(self);
    268a:	1e 00 78    	mov.w     [w14], w0
    268c:	8a 00 07    	rcall     0x27a2 <_timer_stop> <L0> <.LFB14> <.LFE13>
        poke(self->TxCON, 0x0010);
    268e:	1e 00 78    	mov.w     [w14], w0
    2690:	10 00 78    	mov.w     [w0], w0
    2692:	01 01 20    	mov.w     #0x10, w1
    2694:	01 08 78    	mov.w     w1, [w0]
        poke(self->PRx, (uint16_t)(period*(FCY/8.))-1);
    2696:	1e 00 78    	mov.w     [w14], w0
    2698:	10 04 90    	mov.w     [w0+2], w8
    269a:	02 40 22    	mov.w     #0x2400, w2
    269c:	43 9f 24    	mov.w     #0x49f4, w3
    269e:	1e 00 90    	mov.w     [w14+2], w0
    26a0:	ae 00 90    	mov.w     [w14+4], w1
    26a2:	e3 f6 07    	rcall     0x146a <___mulsf3>
    26a4:	72 f6 07    	rcall     0x138a <___fixunssfsi>
    26a6:	00 00 78    	mov.w     w0, w0
    26a8:	00 00 e9    	dec.w     w0, w0
    26aa:	00 0c 78    	mov.w     w0, [w8]
    26ac:	13 00 37    	bra       0x26d4 <.L13>

000026ae <.L22>:
    } else {
        timer_stop(self);
    26ae:	1e 00 78    	mov.w     [w14], w0
    26b0:	78 00 07    	rcall     0x27a2 <_timer_stop> <L0> <.LFB14> <.LFE13>
        poke(self->TxCON, 0x0000);
    26b2:	1e 00 78    	mov.w     [w14], w0
    26b4:	10 00 78    	mov.w     [w0], w0
    26b6:	80 00 eb    	clr.w     w1
    26b8:	01 08 78    	mov.w     w1, [w0]
        poke(self->PRx, (uint16_t)(period*FCY)-1);
    26ba:	1e 00 78    	mov.w     [w14], w0
    26bc:	10 04 90    	mov.w     [w0+2], w8
    26be:	02 40 22    	mov.w     #0x2400, w2
    26c0:	43 b7 24    	mov.w     #0x4b74, w3
    26c2:	1e 00 90    	mov.w     [w14+2], w0
    26c4:	ae 00 90    	mov.w     [w14+4], w1
    26c6:	d1 f6 07    	rcall     0x146a <___mulsf3>
    26c8:	60 f6 07    	rcall     0x138a <___fixunssfsi>
    26ca:	00 00 78    	mov.w     w0, w0
    26cc:	00 00 e9    	dec.w     w0, w0
    26ce:	00 0c 78    	mov.w     w0, [w8]
    26d0:	01 00 37    	bra       0x26d4 <.L13>

000026d2 <.L23>:
    26d2:	00 00 00    	nop       

000026d4 <.L13>:
    }
}
    26d4:	4f 04 78    	mov.w     [--w15], w8
    26d6:	00 80 fa    	ulnk      
    26d8:	00 00 06    	return    

000026da <_timer_period>:

float timer_period(_TIMER *self) {
    26da:	04 00 fa    	lnk       #0x4
    26dc:	88 9f be    	mov.d     w8, [w15++]
    26de:	10 07 98    	mov.w     w0, [w14+2]
    uint16_t prescalar = (peek(self->TxCON)&0x0030)>>4;
    26e0:	1e 00 90    	mov.w     [w14+2], w0
    26e2:	10 00 78    	mov.w     [w0], w0
    26e4:	90 00 78    	mov.w     [w0], w1
    26e6:	00 03 20    	mov.w     #0x30, w0
    26e8:	00 80 60    	and.w     w1, w0, w0
    26ea:	44 00 de    	lsr.w     w0, #0x4, w0
    26ec:	00 0f 78    	mov.w     w0, [w14]

    return timer_multipliers[prescalar]*((float)peek(self->PRx)+1.);
    26ee:	1e 00 78    	mov.w     [w14], w0
    26f0:	c2 00 dd    	sl.w      w0, #0x2, w1
    26f2:	c0 c7 20    	mov.w     #0xc7c, w0
    26f4:	00 80 40    	add.w     w1, w0, w0
    26f6:	10 04 be    	mov.d     [w0], w8
    26f8:	1e 00 90    	mov.w     [w14+2], w0
    26fa:	10 00 90    	mov.w     [w0+2], w0
    26fc:	10 00 78    	mov.w     [w0], w0
    26fe:	80 00 eb    	clr.w     w1
    2700:	5f f6 07    	rcall     0x13c0 <___floatunsisf>
    2702:	02 00 20    	mov.w     #0x0, w2
    2704:	03 f8 23    	mov.w     #0x3f80, w3
    2706:	9e f5 07    	rcall     0x1244 <___addsf3>
    2708:	00 01 be    	mov.d     w0, w2
    270a:	08 00 be    	mov.d     w8, w0
    270c:	ae f6 07    	rcall     0x146a <___mulsf3>
}
    270e:	4f 04 be    	mov.d     [--w15], w8
    2710:	00 80 fa    	ulnk      
    2712:	00 00 06    	return    

00002714 <_timer_setFreq>:

void timer_setFreq(_TIMER *self, float freq) {
    2714:	06 00 fa    	lnk       #0x6
    2716:	00 0f 78    	mov.w     w0, [w14]
    2718:	12 07 98    	mov.w     w2, [w14+2]
    271a:	23 07 98    	mov.w     w3, [w14+4]
    timer_setPeriod(self, 1./freq);
    271c:	1e 01 90    	mov.w     [w14+2], w2
    271e:	ae 01 90    	mov.w     [w14+4], w3
    2720:	00 00 20    	mov.w     #0x0, w0
    2722:	01 f8 23    	mov.w     #0x3f80, w1
    2724:	ec f5 07    	rcall     0x12fe <___divsf3>
    2726:	00 01 be    	mov.d     w0, w2
    2728:	1e 00 78    	mov.w     [w14], w0
    272a:	5a ff 07    	rcall     0x25e0 <_timer_setPeriod> <L0> <.LFB8> <.LFE7>
}
    272c:	00 80 fa    	ulnk      
    272e:	00 00 06    	return    

00002730 <_timer_freq>:

float timer_freq(_TIMER *self) {
    2730:	02 00 fa    	lnk       #0x2
    2732:	00 0f 78    	mov.w     w0, [w14]
    return 1./timer_period(self);
    2734:	1e 00 78    	mov.w     [w14], w0
    2736:	d1 ff 07    	rcall     0x26da <_timer_period> <L0> <.LFB9> <.LFE8>
    2738:	00 01 be    	mov.d     w0, w2
    273a:	00 00 20    	mov.w     #0x0, w0
    273c:	01 f8 23    	mov.w     #0x3f80, w1
    273e:	df f5 07    	rcall     0x12fe <___divsf3>
}
    2740:	00 80 fa    	ulnk      
    2742:	00 00 06    	return    

00002744 <_timer_time>:

float timer_time(_TIMER *self) {
    2744:	04 00 fa    	lnk       #0x4
    2746:	88 9f be    	mov.d     w8, [w15++]
    2748:	10 07 98    	mov.w     w0, [w14+2]
    uint16_t prescalar = (peek(self->TxCON)&0x0030)>>4;
    274a:	1e 00 90    	mov.w     [w14+2], w0
    274c:	10 00 78    	mov.w     [w0], w0
    274e:	90 00 78    	mov.w     [w0], w1
    2750:	00 03 20    	mov.w     #0x30, w0
    2752:	00 80 60    	and.w     w1, w0, w0
    2754:	44 00 de    	lsr.w     w0, #0x4, w0
    2756:	00 0f 78    	mov.w     w0, [w14]

    return timer_multipliers[prescalar]*((float)peek(self->PRx)+1.);
    2758:	1e 00 78    	mov.w     [w14], w0
    275a:	c2 00 dd    	sl.w      w0, #0x2, w1
    275c:	c0 c7 20    	mov.w     #0xc7c, w0
    275e:	00 80 40    	add.w     w1, w0, w0
    2760:	10 04 be    	mov.d     [w0], w8
    2762:	1e 00 90    	mov.w     [w14+2], w0
    2764:	10 00 90    	mov.w     [w0+2], w0
    2766:	10 00 78    	mov.w     [w0], w0
    2768:	80 00 eb    	clr.w     w1
    276a:	2a f6 07    	rcall     0x13c0 <___floatunsisf>
    276c:	02 00 20    	mov.w     #0x0, w2
    276e:	03 f8 23    	mov.w     #0x3f80, w3
    2770:	69 f5 07    	rcall     0x1244 <___addsf3>
    2772:	00 01 be    	mov.d     w0, w2
    2774:	08 00 be    	mov.d     w8, w0
    2776:	79 f6 07    	rcall     0x146a <___mulsf3>
}
    2778:	4f 04 be    	mov.d     [--w15], w8
    277a:	00 80 fa    	ulnk      
    277c:	00 00 06    	return    

0000277e <_timer_start>:

void timer_start(_TIMER *self) {
    277e:	02 00 fa    	lnk       #0x2
    2780:	00 0f 78    	mov.w     w0, [w14]
    timer_lower(self);
    2782:	1e 00 78    	mov.w     [w14], w0
    2784:	2b 00 07    	rcall     0x27dc <_timer_lower> <L0> <.LFB16> <.LFE15>
    poke(self->TMRx, 0);
    2786:	1e 00 78    	mov.w     [w14], w0
    2788:	20 00 90    	mov.w     [w0+4], w0
    278a:	80 00 eb    	clr.w     w1
    278c:	01 08 78    	mov.w     w1, [w0]
    bitset(self->TxCON, 15);
    278e:	1e 00 78    	mov.w     [w14], w0
    2790:	10 00 78    	mov.w     [w0], w0
    2792:	9e 00 78    	mov.w     [w14], w1
    2794:	91 00 78    	mov.w     [w1], w1
    2796:	11 01 78    	mov.w     [w1], w2
    2798:	01 00 28    	mov.w     #0x8000, w1
    279a:	82 80 70    	ior.w     w1, w2, w1
    279c:	01 08 78    	mov.w     w1, [w0]
}
    279e:	00 80 fa    	ulnk      
    27a0:	00 00 06    	return    

000027a2 <_timer_stop>:

void timer_stop(_TIMER *self) {
    27a2:	02 00 fa    	lnk       #0x2
    27a4:	00 0f 78    	mov.w     w0, [w14]
    bitclear(self->TxCON, 15);
    27a6:	1e 00 78    	mov.w     [w14], w0
    27a8:	10 00 78    	mov.w     [w0], w0
    27aa:	9e 00 78    	mov.w     [w14], w1
    27ac:	91 00 78    	mov.w     [w1], w1
    27ae:	11 01 78    	mov.w     [w1], w2
    27b0:	f1 ff 27    	mov.w     #0x7fff, w1
    27b2:	81 00 61    	and.w     w2, w1, w1
    27b4:	01 08 78    	mov.w     w1, [w0]
}
    27b6:	00 80 fa    	ulnk      
    27b8:	00 00 06    	return    

000027ba <_timer_flag>:

uint16_t timer_flag(_TIMER *self) {
    27ba:	02 00 fa    	lnk       #0x2
    27bc:	00 0f 78    	mov.w     w0, [w14]
    return bitread(self->IFSy, self->flagbit);
    27be:	1e 00 78    	mov.w     [w14], w0
    27c0:	30 00 90    	mov.w     [w0+6], w0
    27c2:	90 00 78    	mov.w     [w0], w1
    27c4:	1e 00 78    	mov.w     [w14], w0
    27c6:	20 48 90    	mov.b     [w0+10], w0
    27c8:	00 80 fb    	ze        w0, w0
    27ca:	12 00 20    	mov.w     #0x1, w2
    27cc:	00 10 dd    	sl.w      w2, w0, w0
    27ce:	00 80 60    	and.w     w1, w0, w0
    27d0:	00 f0 a7    	btsc.w    w0, #0xf
    27d2:	00 00 ea    	neg.w     w0, w0
    27d4:	00 00 ea    	neg.w     w0, w0
    27d6:	4f 00 de    	lsr.w     w0, #0xf, w0
}
    27d8:	00 80 fa    	ulnk      
    27da:	00 00 06    	return    

000027dc <_timer_lower>:

void timer_lower(_TIMER *self) {
    27dc:	02 00 fa    	lnk       #0x2
    27de:	00 0f 78    	mov.w     w0, [w14]
    bitclear(self->IFSy, self->flagbit);
    27e0:	1e 00 78    	mov.w     [w14], w0
    27e2:	30 00 90    	mov.w     [w0+6], w0
    27e4:	9e 00 78    	mov.w     [w14], w1
    27e6:	b1 00 90    	mov.w     [w1+6], w1
    27e8:	11 01 78    	mov.w     [w1], w2
    27ea:	9e 00 78    	mov.w     [w14], w1
    27ec:	a1 48 90    	mov.b     [w1+10], w1
    27ee:	81 80 fb    	ze        w1, w1
    27f0:	13 00 20    	mov.w     #0x1, w3
    27f2:	81 18 dd    	sl.w      w3, w1, w1
    27f4:	81 80 ea    	com.w     w1, w1
    27f6:	81 00 61    	and.w     w2, w1, w1
    27f8:	01 08 78    	mov.w     w1, [w0]
}
    27fa:	00 80 fa    	ulnk      
    27fc:	00 00 06    	return    

000027fe <_timer_read>:

uint16_t timer_read(_TIMER *self) {
    27fe:	02 00 fa    	lnk       #0x2
    2800:	00 0f 78    	mov.w     w0, [w14]
    return peek(self->TMRx);
    2802:	1e 00 78    	mov.w     [w14], w0
    2804:	20 00 90    	mov.w     [w0+4], w0
    2806:	10 00 78    	mov.w     [w0], w0
}
    2808:	00 80 fa    	ulnk      
    280a:	00 00 06    	return    

0000280c <_timer_enableInterrupt>:

void timer_enableInterrupt(_TIMER *self) {
    280c:	02 00 fa    	lnk       #0x2
    280e:	00 0f 78    	mov.w     w0, [w14]
    bitset(self->IECy, self->flagbit);
    2810:	1e 00 78    	mov.w     [w14], w0
    2812:	40 00 90    	mov.w     [w0+8], w0
    2814:	9e 00 78    	mov.w     [w14], w1
    2816:	c1 00 90    	mov.w     [w1+8], w1
    2818:	11 01 78    	mov.w     [w1], w2
    281a:	9e 00 78    	mov.w     [w14], w1
    281c:	a1 48 90    	mov.b     [w1+10], w1
    281e:	81 80 fb    	ze        w1, w1
    2820:	13 00 20    	mov.w     #0x1, w3
    2822:	81 18 dd    	sl.w      w3, w1, w1
    2824:	82 80 70    	ior.w     w1, w2, w1
    2826:	01 08 78    	mov.w     w1, [w0]
}
    2828:	00 80 fa    	ulnk      
    282a:	00 00 06    	return    

0000282c <_timer_disableInterrupt>:

void timer_disableInterrupt(_TIMER *self) {
    282c:	02 00 fa    	lnk       #0x2
    282e:	00 0f 78    	mov.w     w0, [w14]
    bitclear(self->IECy, self->flagbit);
    2830:	1e 00 78    	mov.w     [w14], w0
    2832:	40 00 90    	mov.w     [w0+8], w0
    2834:	9e 00 78    	mov.w     [w14], w1
    2836:	c1 00 90    	mov.w     [w1+8], w1
    2838:	11 01 78    	mov.w     [w1], w2
    283a:	9e 00 78    	mov.w     [w14], w1
    283c:	a1 48 90    	mov.b     [w1+10], w1
    283e:	81 80 fb    	ze        w1, w1
    2840:	13 00 20    	mov.w     #0x1, w3
    2842:	81 18 dd    	sl.w      w3, w1, w1
    2844:	81 80 ea    	com.w     w1, w1
    2846:	81 00 61    	and.w     w2, w1, w1
    2848:	01 08 78    	mov.w     w1, [w0]
}
    284a:	00 80 fa    	ulnk      
    284c:	00 00 06    	return    

0000284e <_timer_every>:

void timer_every(_TIMER *self, float interval, void (*callback)(_TIMER *self)) {
    284e:	08 00 fa    	lnk       #0x8
    2850:	00 0f 78    	mov.w     w0, [w14]
    2852:	12 07 98    	mov.w     w2, [w14+2]
    2854:	23 07 98    	mov.w     w3, [w14+4]
    2856:	31 07 98    	mov.w     w1, [w14+6]
    timer_disableInterrupt(self);
    2858:	1e 00 78    	mov.w     [w14], w0
    285a:	e8 ff 07    	rcall     0x282c <_timer_disableInterrupt> <L0> <.LFB19> <.LFE18>
    timer_setPeriod(self, interval);
    285c:	1e 01 90    	mov.w     [w14+2], w2
    285e:	ae 01 90    	mov.w     [w14+4], w3
    2860:	1e 00 78    	mov.w     [w14], w0
    2862:	be fe 07    	rcall     0x25e0 <_timer_setPeriod> <L0> <.LFB8> <.LFE7>
    self->aftercount = 0;
    2864:	1e 00 78    	mov.w     [w14], w0
    2866:	80 00 eb    	clr.w     w1
    2868:	01 08 98    	mov.w     w1, [w0+16]
    self->every = callback;
    286a:	1e 00 78    	mov.w     [w14], w0
    286c:	be 00 90    	mov.w     [w14+6], w1
    286e:	11 08 98    	mov.w     w1, [w0+18]
    self->after = NULL;
    2870:	1e 00 78    	mov.w     [w14], w0
    2872:	80 00 eb    	clr.w     w1
    2874:	21 08 98    	mov.w     w1, [w0+20]
    timer_enableInterrupt(self);
    2876:	1e 00 78    	mov.w     [w14], w0
    2878:	c9 ff 07    	rcall     0x280c <_timer_enableInterrupt> <L0> <.LFB18> <.LFE17>
    timer_start(self);
    287a:	1e 00 78    	mov.w     [w14], w0
    287c:	80 ff 07    	rcall     0x277e <_timer_start> <L0> <.LFB13> <.LFE12>
}
    287e:	00 80 fa    	ulnk      
    2880:	00 00 06    	return    

00002882 <_timer_after>:

void timer_after(_TIMER *self, float delay, uint16_t num_times, 
                 void (*callback)(_TIMER *self)) {
    2882:	0a 00 fa    	lnk       #0xa
    2884:	00 0f 78    	mov.w     w0, [w14]
    2886:	12 07 98    	mov.w     w2, [w14+2]
    2888:	23 07 98    	mov.w     w3, [w14+4]
    288a:	31 07 98    	mov.w     w1, [w14+6]
    288c:	44 07 98    	mov.w     w4, [w14+8]
    timer_disableInterrupt(self);
    288e:	1e 00 78    	mov.w     [w14], w0
    2890:	cd ff 07    	rcall     0x282c <_timer_disableInterrupt> <L0> <.LFB19> <.LFE18>
    timer_setPeriod(self, delay);
    2892:	1e 01 90    	mov.w     [w14+2], w2
    2894:	ae 01 90    	mov.w     [w14+4], w3
    2896:	1e 00 78    	mov.w     [w14], w0
    2898:	a3 fe 07    	rcall     0x25e0 <_timer_setPeriod> <L0> <.LFB8> <.LFE7>
    self->aftercount = num_times;
    289a:	1e 00 78    	mov.w     [w14], w0
    289c:	be 00 90    	mov.w     [w14+6], w1
    289e:	01 08 98    	mov.w     w1, [w0+16]
    self->every = NULL;
    28a0:	1e 00 78    	mov.w     [w14], w0
    28a2:	80 00 eb    	clr.w     w1
    28a4:	11 08 98    	mov.w     w1, [w0+18]
    self->after = callback;
    28a6:	1e 00 78    	mov.w     [w14], w0
    28a8:	ce 00 90    	mov.w     [w14+8], w1
    28aa:	21 08 98    	mov.w     w1, [w0+20]
    timer_enableInterrupt(self);
    28ac:	1e 00 78    	mov.w     [w14], w0
    28ae:	ae ff 07    	rcall     0x280c <_timer_enableInterrupt> <L0> <.LFB18> <.LFE17>
    timer_start(self);
    28b0:	1e 00 78    	mov.w     [w14], w0
    28b2:	65 ff 07    	rcall     0x277e <_timer_start> <L0> <.LFB13> <.LFE12>
}
    28b4:	00 80 fa    	ulnk      
    28b6:	00 00 06    	return    

000028b8 <_timer_cancel>:

void timer_cancel(_TIMER *self) {
    28b8:	02 00 fa    	lnk       #0x2
    28ba:	00 0f 78    	mov.w     w0, [w14]
    timer_disableInterrupt(self);
    28bc:	1e 00 78    	mov.w     [w14], w0
    28be:	b6 ff 07    	rcall     0x282c <_timer_disableInterrupt> <L0> <.LFB19> <.LFE18>
    timer_lower(self);
    28c0:	1e 00 78    	mov.w     [w14], w0
    28c2:	8c ff 07    	rcall     0x27dc <_timer_lower> <L0> <.LFB16> <.LFE15>
    timer_stop(self);
    28c4:	1e 00 78    	mov.w     [w14], w0
    28c6:	6d ff 07    	rcall     0x27a2 <_timer_stop> <L0> <.LFB14> <.LFE13>
    self->aftercount = 0;
    28c8:	1e 00 78    	mov.w     [w14], w0
    28ca:	80 00 eb    	clr.w     w1
    28cc:	01 08 98    	mov.w     w1, [w0+16]
    self->every = NULL;
    28ce:	1e 00 78    	mov.w     [w14], w0
    28d0:	80 00 eb    	clr.w     w1
    28d2:	11 08 98    	mov.w     w1, [w0+18]
    self->after = NULL;
    28d4:	1e 00 78    	mov.w     [w14], w0
    28d6:	80 00 eb    	clr.w     w1
    28d8:	21 08 98    	mov.w     w1, [w0+20]
}
    28da:	00 80 fa    	ulnk      
    28dc:	00 00 06    	return    

000028de <_init_spi>:
#include "spi.h"

_SPI spi1, spi2, spi3;

void init_spi(void) {
    28de:	00 00 fa    	lnk       #0x0
    spi_init(&spi1, (uint16_t *)&SPI1STAT, (uint16_t *)&SPI1CON1, 
    28e0:	80 00 20    	mov.w     #0x8, w0
    28e2:	80 1f 78    	mov.w     w0, [w15++]
    28e4:	77 00 20    	mov.w     #0x7, w7
    28e6:	00 43 eb    	clr.b     w6
    28e8:	85 6a 20    	mov.w     #0x6a8, w5
    28ea:	84 24 20    	mov.w     #0x248, w4
    28ec:	43 24 20    	mov.w     #0x244, w3
    28ee:	22 24 20    	mov.w     #0x242, w2
    28f0:	01 24 20    	mov.w     #0x240, w1
    28f2:	a0 c3 20    	mov.w     #0xc3a, w0
    28f4:	1b 00 07    	rcall     0x292c <_spi_init> <L0> <.LFB1> <.LFE0>
    28f6:	8f 87 e9    	dec2.w    w15, w15
             (uint16_t *)&SPI1CON2, (uint16_t *)&SPI1BUF, 
             (uint16_t *)&RPINR20, 0, 7, 8);
    spi_init(&spi2, (uint16_t *)&SPI2STAT, (uint16_t *)&SPI2CON1, 
    28f8:	b0 00 20    	mov.w     #0xb, w0
    28fa:	80 1f 78    	mov.w     w0, [w15++]
    28fc:	a7 00 20    	mov.w     #0xa, w7
    28fe:	00 43 eb    	clr.b     w6
    2900:	c5 6a 20    	mov.w     #0x6ac, w5
    2902:	84 26 20    	mov.w     #0x268, w4
    2904:	43 26 20    	mov.w     #0x264, w3
    2906:	22 26 20    	mov.w     #0x262, w2
    2908:	01 26 20    	mov.w     #0x260, w1
    290a:	00 c5 20    	mov.w     #0xc50, w0
    290c:	0f 00 07    	rcall     0x292c <_spi_init> <L0> <.LFB1> <.LFE0>
    290e:	8f 87 e9    	dec2.w    w15, w15
             (uint16_t *)&SPI2CON2, (uint16_t *)&SPI2BUF, 
             (uint16_t *)&RPINR22, 0, 10, 11);
    spi_init(&spi3, (uint16_t *)&SPI3STAT, (uint16_t *)&SPI3CON1, 
    2910:	10 02 20    	mov.w     #0x21, w0
    2912:	80 1f 78    	mov.w     w0, [w15++]
    2914:	07 02 20    	mov.w     #0x20, w7
    2916:	00 43 eb    	clr.b     w6
    2918:	85 6b 20    	mov.w     #0x6b8, w5
    291a:	84 28 20    	mov.w     #0x288, w4
    291c:	43 28 20    	mov.w     #0x284, w3
    291e:	22 28 20    	mov.w     #0x282, w2
    2920:	01 28 20    	mov.w     #0x280, w1
    2922:	60 c6 20    	mov.w     #0xc66, w0
    2924:	03 00 07    	rcall     0x292c <_spi_init> <L0> <.LFB1> <.LFE0>
    2926:	8f 87 e9    	dec2.w    w15, w15
             (uint16_t *)&SPI3CON2, (uint16_t *)&SPI3BUF, 
             (uint16_t *)&RPINR28, 0, 32, 33);
}
    2928:	00 80 fa    	ulnk      
    292a:	00 00 06    	return    

0000292c <_spi_init>:

void spi_init(_SPI *self, uint16_t *SPIxSTAT, uint16_t *SPIxCON1, 
              uint16_t *SPIxCON2, uint16_t *SPIxBUF, 
              uint16_t *MISOrpinr, uint8_t MISOrpshift, 
              int16_t MOSIrpnum, int16_t SCKrpnum) {
    292c:	10 00 fa    	lnk       #0x10
    292e:	00 0f 78    	mov.w     w0, [w14]
    2930:	11 07 98    	mov.w     w1, [w14+2]
    2932:	22 07 98    	mov.w     w2, [w14+4]
    2934:	33 07 98    	mov.w     w3, [w14+6]
    2936:	44 07 98    	mov.w     w4, [w14+8]
    2938:	55 07 98    	mov.w     w5, [w14+10]
    293a:	46 4f 98    	mov.b     w6, [w14+12]
    293c:	77 07 98    	mov.w     w7, [w14+14]
    self->SPIxSTAT = SPIxSTAT;
    293e:	1e 00 78    	mov.w     [w14], w0
    2940:	9e 00 90    	mov.w     [w14+2], w1
    2942:	01 08 78    	mov.w     w1, [w0]
    self->SPIxCON1 = SPIxCON1;
    2944:	1e 00 78    	mov.w     [w14], w0
    2946:	ae 00 90    	mov.w     [w14+4], w1
    2948:	11 00 98    	mov.w     w1, [w0+2]
    self->SPIxCON2 = SPIxCON2;
    294a:	1e 00 78    	mov.w     [w14], w0
    294c:	be 00 90    	mov.w     [w14+6], w1
    294e:	21 00 98    	mov.w     w1, [w0+4]
    self->SPIxBUF = SPIxBUF;
    2950:	1e 00 78    	mov.w     [w14], w0
    2952:	ce 00 90    	mov.w     [w14+8], w1
    2954:	31 00 98    	mov.w     w1, [w0+6]
    self->MISOrpinr = MISOrpinr;
    2956:	1e 00 78    	mov.w     [w14], w0
    2958:	de 00 90    	mov.w     [w14+10], w1
    295a:	41 00 98    	mov.w     w1, [w0+8]
    self->MISOrpshift = MISOrpshift;
    295c:	1e 00 78    	mov.w     [w14], w0
    295e:	ce 48 90    	mov.b     [w14+12], w1
    2960:	21 48 98    	mov.b     w1, [w0+10]
    self->MOSIrpnum = MOSIrpnum;
    2962:	1e 00 78    	mov.w     [w14], w0
    2964:	fe 00 90    	mov.w     [w14+14], w1
    2966:	61 00 98    	mov.w     w1, [w0+12]
    self->SCKrpnum = SCKrpnum;
    2968:	1e 00 78    	mov.w     [w14], w0
    296a:	ce b8 97    	mov.w     [w14-8], w1
    296c:	71 00 98    	mov.w     w1, [w0+14]
    self->MISO = NULL;
    296e:	1e 00 78    	mov.w     [w14], w0
    2970:	80 00 eb    	clr.w     w1
    2972:	01 08 98    	mov.w     w1, [w0+16]
    self->MOSI = NULL;
    2974:	1e 00 78    	mov.w     [w14], w0
    2976:	80 00 eb    	clr.w     w1
    2978:	11 08 98    	mov.w     w1, [w0+18]
    self->SCK = NULL;
    297a:	1e 00 78    	mov.w     [w14], w0
    297c:	80 00 eb    	clr.w     w1
    297e:	21 08 98    	mov.w     w1, [w0+20]
}
    2980:	00 80 fa    	ulnk      
    2982:	00 00 06    	return    

00002984 <_spi_open>:

void spi_open(_SPI *self, _PIN *MISO, _PIN *MOSI, _PIN *SCK, float freq, uint8_t mode) {
    2984:	1a 00 fa    	lnk       #0x1a
    2986:	88 1f 78    	mov.w     w8, [w15++]
    2988:	60 07 98    	mov.w     w0, [w14+12]
    298a:	71 07 98    	mov.w     w1, [w14+14]
    298c:	02 0f 98    	mov.w     w2, [w14+16]
    298e:	13 0f 98    	mov.w     w3, [w14+18]
    2990:	24 0f 98    	mov.w     w4, [w14+20]
    2992:	35 0f 98    	mov.w     w5, [w14+22]
    2994:	06 5f 98    	mov.b     w6, [w14+24]
    uint16_t primary, secondary;
    uint16_t modebits[4] = { 0x0100, 0x0000, 0x0140, 0x0040 };
    2996:	00 10 20    	mov.w     #0x100, w0
    2998:	20 07 98    	mov.w     w0, [w14+4]
    299a:	00 00 eb    	clr.w     w0
    299c:	30 07 98    	mov.w     w0, [w14+6]
    299e:	00 14 20    	mov.w     #0x140, w0
    29a0:	40 07 98    	mov.w     w0, [w14+8]
    29a2:	00 04 20    	mov.w     #0x40, w0
    29a4:	50 07 98    	mov.w     w0, [w14+10]

    if ((MISO->rpnum==-1) || (MOSI->rpnum==-1) || (SCK->rpnum==-1))
    29a6:	7e 00 90    	mov.w     [w14+14], w0
    29a8:	60 00 90    	mov.w     [w0+12], w0
    29aa:	e1 0f 40    	add.w     w0, #0x1, [w15]
    29ac:	36 01 32    	bra       Z, 0x2c1a <.L21>
    29ae:	0e 08 90    	mov.w     [w14+16], w0
    29b0:	60 00 90    	mov.w     [w0+12], w0
    29b2:	e1 0f 40    	add.w     w0, #0x1, [w15]
    29b4:	34 01 32    	bra       Z, 0x2c1e <.L22>
    29b6:	1e 08 90    	mov.w     [w14+18], w0
    29b8:	60 00 90    	mov.w     [w0+12], w0
    29ba:	e1 0f 40    	add.w     w0, #0x1, [w15]
    29bc:	32 01 32    	bra       Z, 0x2c22 <.L23>
        return; // At least one of the specified pins is not an RP pin
    if ((MISO->owner==NULL) && (MOSI->owner==NULL) && (SCK->owner==NULL)) {
    29be:	7e 00 90    	mov.w     [w14+14], w0
    29c0:	00 08 90    	mov.w     [w0+16], w0
    29c2:	00 00 e0    	cp0.w     w0
    29c4:	97 00 3a    	bra       NZ, 0x2af4 <.L7>
    29c6:	0e 08 90    	mov.w     [w14+16], w0
    29c8:	00 08 90    	mov.w     [w0+16], w0
    29ca:	00 00 e0    	cp0.w     w0
    29cc:	93 00 3a    	bra       NZ, 0x2af4 <.L7>
    29ce:	1e 08 90    	mov.w     [w14+18], w0
    29d0:	00 08 90    	mov.w     [w0+16], w0
    29d2:	00 00 e0    	cp0.w     w0
    29d4:	8f 00 3a    	bra       NZ, 0x2af4 <.L7>
        // All of the specified pins are available and RP pins, so configure 
        // as specified
        pin_digitalIn(MISO);
    29d6:	7e 00 90    	mov.w     [w14+14], w0
    29d8:	66 03 07    	rcall     0x30a6 <_pin_digitalIn> <L0> <.LFB5> <.LFE4>
        pin_digitalOut(MOSI);
    29da:	0e 08 90    	mov.w     [w14+16], w0
    29dc:	8b 03 07    	rcall     0x30f4 <_pin_digitalOut> <L0> <.LFB6> <.LFE5>
        pin_set(MOSI);
    29de:	0e 08 90    	mov.w     [w14+16], w0
    29e0:	e6 03 07    	rcall     0x31ae <_pin_set> <L0> <.LFB8> <.LFE7>
        pin_digitalOut(SCK);
    29e2:	1e 08 90    	mov.w     [w14+18], w0
    29e4:	87 03 07    	rcall     0x30f4 <_pin_digitalOut> <L0> <.LFB6> <.LFE5>
        pin_clear(SCK);
    29e6:	1e 08 90    	mov.w     [w14+18], w0
    29e8:	f7 03 07    	rcall     0x31d8 <_pin_clear> <L0> <.LFB9> <.LFE8>
        self->MISO = MISO;
    29ea:	6e 00 90    	mov.w     [w14+12], w0
    29ec:	fe 00 90    	mov.w     [w14+14], w1
    29ee:	01 08 98    	mov.w     w1, [w0+16]
        MISO->owner = (void *)self;
    29f0:	7e 00 90    	mov.w     [w14+14], w0
    29f2:	ee 00 90    	mov.w     [w14+12], w1
    29f4:	01 08 98    	mov.w     w1, [w0+16]
        MISO->write = NULL;
    29f6:	7e 00 90    	mov.w     [w14+14], w0
    29f8:	80 00 eb    	clr.w     w1
    29fa:	11 08 98    	mov.w     w1, [w0+18]
        MISO->read = NULL;
    29fc:	7e 00 90    	mov.w     [w14+14], w0
    29fe:	80 00 eb    	clr.w     w1
    2a00:	21 08 98    	mov.w     w1, [w0+20]
        self->MOSI = MOSI;
    2a02:	6e 00 90    	mov.w     [w14+12], w0
    2a04:	8e 08 90    	mov.w     [w14+16], w1
    2a06:	11 08 98    	mov.w     w1, [w0+18]
        MOSI->owner = (void *)self;
    2a08:	0e 08 90    	mov.w     [w14+16], w0
    2a0a:	ee 00 90    	mov.w     [w14+12], w1
    2a0c:	01 08 98    	mov.w     w1, [w0+16]
        MOSI->write = NULL;
    2a0e:	0e 08 90    	mov.w     [w14+16], w0
    2a10:	80 00 eb    	clr.w     w1
    2a12:	11 08 98    	mov.w     w1, [w0+18]
        MOSI->read = NULL;
    2a14:	0e 08 90    	mov.w     [w14+16], w0
    2a16:	80 00 eb    	clr.w     w1
    2a18:	21 08 98    	mov.w     w1, [w0+20]
        self->SCK = SCK;
    2a1a:	6e 00 90    	mov.w     [w14+12], w0
    2a1c:	9e 08 90    	mov.w     [w14+18], w1
    2a1e:	21 08 98    	mov.w     w1, [w0+20]
        SCK->owner = (void *)self;
    2a20:	1e 08 90    	mov.w     [w14+18], w0
    2a22:	ee 00 90    	mov.w     [w14+12], w1
    2a24:	01 08 98    	mov.w     w1, [w0+16]
        SCK->write = NULL;
    2a26:	1e 08 90    	mov.w     [w14+18], w0
    2a28:	80 00 eb    	clr.w     w1
    2a2a:	11 08 98    	mov.w     w1, [w0+18]
        SCK->read = NULL;
    2a2c:	1e 08 90    	mov.w     [w14+18], w0
    2a2e:	80 00 eb    	clr.w     w1
    2a30:	21 08 98    	mov.w     w1, [w0+20]
        __builtin_write_OSCCONL(OSCCON&0xBF);
    2a32:	11 3a 80    	mov.w     0x742, w1
    2a34:	f0 0b 20    	mov.w     #0xbf, w0
    2a36:	00 81 60    	and.w     w1, w0, w2
    2a38:	60 04 20    	mov.w     #0x46, w0
    2a3a:	71 05 20    	mov.w     #0x57, w1
    2a3c:	23 74 20    	mov.w     #0x742, w3
    2a3e:	80 49 78    	mov.b     w0, [w3]
    2a40:	81 49 78    	mov.b     w1, [w3]
    2a42:	82 49 78    	mov.b     w2, [w3]
        *(self->MISOrpinr) &= ~(0x3F<<(self->MISOrpshift));
    2a44:	6e 00 90    	mov.w     [w14+12], w0
    2a46:	40 00 90    	mov.w     [w0+8], w0
    2a48:	ee 00 90    	mov.w     [w14+12], w1
    2a4a:	c1 00 90    	mov.w     [w1+8], w1
    2a4c:	11 01 78    	mov.w     [w1], w2
    2a4e:	ee 00 90    	mov.w     [w14+12], w1
    2a50:	a1 48 90    	mov.b     [w1+10], w1
    2a52:	81 80 fb    	ze        w1, w1
    2a54:	f3 03 20    	mov.w     #0x3f, w3
    2a56:	81 18 dd    	sl.w      w3, w1, w1
    2a58:	81 80 ea    	com.w     w1, w1
    2a5a:	81 00 61    	and.w     w2, w1, w1
    2a5c:	01 08 78    	mov.w     w1, [w0]
        *(self->MISOrpinr) |= (MISO->rpnum)<<(self->MISOrpshift);
    2a5e:	6e 00 90    	mov.w     [w14+12], w0
    2a60:	40 00 90    	mov.w     [w0+8], w0
    2a62:	ee 00 90    	mov.w     [w14+12], w1
    2a64:	c1 00 90    	mov.w     [w1+8], w1
    2a66:	11 01 78    	mov.w     [w1], w2
    2a68:	fe 00 90    	mov.w     [w14+14], w1
    2a6a:	e1 01 90    	mov.w     [w1+12], w3
    2a6c:	ee 00 90    	mov.w     [w14+12], w1
    2a6e:	a1 48 90    	mov.b     [w1+10], w1
    2a70:	81 80 fb    	ze        w1, w1
    2a72:	81 18 dd    	sl.w      w3, w1, w1
    2a74:	82 80 70    	ior.w     w1, w2, w1
    2a76:	01 08 78    	mov.w     w1, [w0]
        *(MOSI->rpor) &= ~(0x3F<<(MOSI->rpshift));
    2a78:	0e 08 90    	mov.w     [w14+16], w0
    2a7a:	70 00 90    	mov.w     [w0+14], w0
    2a7c:	8e 08 90    	mov.w     [w14+16], w1
    2a7e:	f1 00 90    	mov.w     [w1+14], w1
    2a80:	11 01 78    	mov.w     [w1], w2
    2a82:	8e 08 90    	mov.w     [w14+16], w1
    2a84:	a1 48 90    	mov.b     [w1+10], w1
    2a86:	81 80 fb    	ze        w1, w1
    2a88:	f3 03 20    	mov.w     #0x3f, w3
    2a8a:	81 18 dd    	sl.w      w3, w1, w1
    2a8c:	81 80 ea    	com.w     w1, w1
    2a8e:	81 00 61    	and.w     w2, w1, w1
    2a90:	01 08 78    	mov.w     w1, [w0]
        *(MOSI->rpor) |= (self->MOSIrpnum)<<(MOSI->rpshift);
    2a92:	0e 08 90    	mov.w     [w14+16], w0
    2a94:	70 00 90    	mov.w     [w0+14], w0
    2a96:	8e 08 90    	mov.w     [w14+16], w1
    2a98:	f1 00 90    	mov.w     [w1+14], w1
    2a9a:	11 01 78    	mov.w     [w1], w2
    2a9c:	ee 00 90    	mov.w     [w14+12], w1
    2a9e:	e1 01 90    	mov.w     [w1+12], w3
    2aa0:	8e 08 90    	mov.w     [w14+16], w1
    2aa2:	a1 48 90    	mov.b     [w1+10], w1
    2aa4:	81 80 fb    	ze        w1, w1
    2aa6:	81 18 dd    	sl.w      w3, w1, w1
    2aa8:	82 80 70    	ior.w     w1, w2, w1
    2aaa:	01 08 78    	mov.w     w1, [w0]
        *(SCK->rpor) &= ~(0x3F<<(SCK->rpshift));
    2aac:	1e 08 90    	mov.w     [w14+18], w0
    2aae:	70 00 90    	mov.w     [w0+14], w0
    2ab0:	9e 08 90    	mov.w     [w14+18], w1
    2ab2:	f1 00 90    	mov.w     [w1+14], w1
    2ab4:	11 01 78    	mov.w     [w1], w2
    2ab6:	9e 08 90    	mov.w     [w14+18], w1
    2ab8:	a1 48 90    	mov.b     [w1+10], w1
    2aba:	81 80 fb    	ze        w1, w1
    2abc:	f3 03 20    	mov.w     #0x3f, w3
    2abe:	81 18 dd    	sl.w      w3, w1, w1
    2ac0:	81 80 ea    	com.w     w1, w1
    2ac2:	81 00 61    	and.w     w2, w1, w1
    2ac4:	01 08 78    	mov.w     w1, [w0]
        *(SCK->rpor) |= (self->SCKrpnum)<<(SCK->rpshift);
    2ac6:	1e 08 90    	mov.w     [w14+18], w0
    2ac8:	70 00 90    	mov.w     [w0+14], w0
    2aca:	9e 08 90    	mov.w     [w14+18], w1
    2acc:	f1 00 90    	mov.w     [w1+14], w1
    2ace:	11 01 78    	mov.w     [w1], w2
    2ad0:	ee 00 90    	mov.w     [w14+12], w1
    2ad2:	f1 01 90    	mov.w     [w1+14], w3
    2ad4:	9e 08 90    	mov.w     [w14+18], w1
    2ad6:	a1 48 90    	mov.b     [w1+10], w1
    2ad8:	81 80 fb    	ze        w1, w1
    2ada:	81 18 dd    	sl.w      w3, w1, w1
    2adc:	82 80 70    	ior.w     w1, w2, w1
    2ade:	01 08 78    	mov.w     w1, [w0]
        __builtin_write_OSCCONL(OSCCON|0x40);
    2ae0:	10 3a 80    	mov.w     0x742, w0
    2ae2:	00 01 78    	mov.w     w0, w2
    2ae4:	02 60 a0    	bset.w    w2, #0x6
    2ae6:	60 04 20    	mov.w     #0x46, w0
    2ae8:	71 05 20    	mov.w     #0x57, w1
    2aea:	23 74 20    	mov.w     #0x742, w3
    2aec:	80 49 78    	mov.b     w0, [w3]
    2aee:	81 49 78    	mov.b     w1, [w3]
    2af0:	82 49 78    	mov.b     w2, [w3]
    2af2:	0f 00 37    	bra       0x2b12 <.L8>

00002af4 <.L7>:
    } else if ((self->MISO!=MISO) || (self->MOSI!=MOSI) || (self->SCK!=SCK)) {
    2af4:	6e 00 90    	mov.w     [w14+12], w0
    2af6:	80 08 90    	mov.w     [w0+16], w1
    2af8:	7e 00 90    	mov.w     [w14+14], w0
    2afa:	80 8f 50    	sub.w     w1, w0, [w15]
    2afc:	94 00 3a    	bra       NZ, 0x2c26 <.L24>
    2afe:	6e 00 90    	mov.w     [w14+12], w0
    2b00:	90 08 90    	mov.w     [w0+18], w1
    2b02:	0e 08 90    	mov.w     [w14+16], w0
    2b04:	80 8f 50    	sub.w     w1, w0, [w15]
    2b06:	91 00 3a    	bra       NZ, 0x2c2a <.L25>
    2b08:	6e 00 90    	mov.w     [w14+12], w0
    2b0a:	a0 08 90    	mov.w     [w0+20], w1
    2b0c:	1e 08 90    	mov.w     [w14+18], w0
    2b0e:	80 8f 50    	sub.w     w1, w0, [w15]
    2b10:	8e 00 3a    	bra       NZ, 0x2c2e <.L26>

00002b12 <.L8>:
        return; // At least one of the specified pins does not match the 
                // previous assignment
    }
    // Clip freq to be in allowable range of values
    if (freq>(FCY/2.))
    2b12:	18 c0 b3    	mov.b     #0x1, w8
    2b14:	02 40 22    	mov.w     #0x2400, w2
    2b16:	43 af 24    	mov.w     #0x4af4, w3
    2b18:	2e 08 90    	mov.w     [w14+20], w0
    2b1a:	be 08 90    	mov.w     [w14+22], w1
    2b1c:	34 f4 07    	rcall     0x1386 <___gesf2> <___gtsf2>
    2b1e:	00 00 e0    	cp0.w     w0
    2b20:	01 00 3c    	bra       GT, 0x2b24 <.L10>
    2b22:	00 44 eb    	clr.b     w8

00002b24 <.L10>:
    2b24:	08 04 e0    	cp0.b     w8
    2b26:	04 00 32    	bra       Z, 0x2b30 <.L11>
        freq = FCY/2.;
    2b28:	00 40 22    	mov.w     #0x2400, w0
    2b2a:	41 af 24    	mov.w     #0x4af4, w1
    2b2c:	20 0f 98    	mov.w     w0, [w14+20]
    2b2e:	31 0f 98    	mov.w     w1, [w14+22]

00002b30 <.L11>:
    if (freq<(FCY/(64.*8.)))
    2b30:	18 c0 b3    	mov.b     #0x1, w8
    2b32:	02 40 22    	mov.w     #0x2400, w2
    2b34:	43 6f 24    	mov.w     #0x46f4, w3
    2b36:	2e 08 90    	mov.w     [w14+20], w0
    2b38:	be 08 90    	mov.w     [w14+22], w1
    2b3a:	23 f4 07    	rcall     0x1382 <___eqsf2> <___lesf2> <___ltsf2>
    2b3c:	00 00 e0    	cp0.w     w0
    2b3e:	01 00 35    	bra       LT, 0x2b42 <.L12>
    2b40:	00 44 eb    	clr.b     w8

00002b42 <.L12>:
    2b42:	08 04 e0    	cp0.b     w8
    2b44:	04 00 32    	bra       Z, 0x2b4e <.L13>
        freq = FCY/(64.*8.);
    2b46:	00 40 22    	mov.w     #0x2400, w0
    2b48:	41 6f 24    	mov.w     #0x46f4, w1
    2b4a:	20 0f 98    	mov.w     w0, [w14+20]
    2b4c:	31 0f 98    	mov.w     w1, [w14+22]

00002b4e <.L13>:
    // Select primary prescale bits
    if (freq<=(FCY/(2.*64.))) {
    2b4e:	18 c0 b3    	mov.b     #0x1, w8
    2b50:	02 40 22    	mov.w     #0x2400, w2
    2b52:	43 7f 24    	mov.w     #0x47f4, w3
    2b54:	2e 08 90    	mov.w     [w14+20], w0
    2b56:	be 08 90    	mov.w     [w14+22], w1
    2b58:	14 f4 07    	rcall     0x1382 <___eqsf2> <___lesf2> <___ltsf2>
    2b5a:	00 00 e0    	cp0.w     w0
    2b5c:	01 00 34    	bra       LE, 0x2b60 <.L14>
    2b5e:	00 44 eb    	clr.b     w8

00002b60 <.L14>:
    2b60:	08 04 e0    	cp0.b     w8
    2b62:	0a 00 32    	bra       Z, 0x2b78 <.L15>
        freq *= 64.;
    2b64:	02 00 20    	mov.w     #0x0, w2
    2b66:	03 28 24    	mov.w     #0x4280, w3
    2b68:	2e 08 90    	mov.w     [w14+20], w0
    2b6a:	be 08 90    	mov.w     [w14+22], w1
    2b6c:	7e f4 07    	rcall     0x146a <___mulsf3>
    2b6e:	20 0f 98    	mov.w     w0, [w14+20]
    2b70:	31 0f 98    	mov.w     w1, [w14+22]
        primary = 0;    // Set primary prescale bits for 64:1
    2b72:	00 00 eb    	clr.w     w0
    2b74:	00 0f 78    	mov.w     w0, [w14]
    2b76:	2c 00 37    	bra       0x2bd0 <.L16>

00002b78 <.L15>:
    } else if (freq<=(FCY/(2.*16.))) {
    2b78:	18 c0 b3    	mov.b     #0x1, w8
    2b7a:	02 40 22    	mov.w     #0x2400, w2
    2b7c:	43 8f 24    	mov.w     #0x48f4, w3
    2b7e:	2e 08 90    	mov.w     [w14+20], w0
    2b80:	be 08 90    	mov.w     [w14+22], w1
    2b82:	ff f3 07    	rcall     0x1382 <___eqsf2> <___lesf2> <___ltsf2>
    2b84:	00 00 e0    	cp0.w     w0
    2b86:	01 00 34    	bra       LE, 0x2b8a <.L17>
    2b88:	00 44 eb    	clr.b     w8

00002b8a <.L17>:
    2b8a:	08 04 e0    	cp0.b     w8
    2b8c:	0a 00 32    	bra       Z, 0x2ba2 <.L18>
        freq *= 16.;
    2b8e:	02 00 20    	mov.w     #0x0, w2
    2b90:	03 18 24    	mov.w     #0x4180, w3
    2b92:	2e 08 90    	mov.w     [w14+20], w0
    2b94:	be 08 90    	mov.w     [w14+22], w1
    2b96:	69 f4 07    	rcall     0x146a <___mulsf3>
    2b98:	20 0f 98    	mov.w     w0, [w14+20]
    2b9a:	31 0f 98    	mov.w     w1, [w14+22]
        primary = 1;    // Set primary prescale bits for 16:1
    2b9c:	10 00 20    	mov.w     #0x1, w0
    2b9e:	00 0f 78    	mov.w     w0, [w14]
    2ba0:	17 00 37    	bra       0x2bd0 <.L16>

00002ba2 <.L18>:
    } else if (freq<=(FCY/(2.*4.))) {
    2ba2:	18 c0 b3    	mov.b     #0x1, w8
    2ba4:	02 40 22    	mov.w     #0x2400, w2
    2ba6:	43 9f 24    	mov.w     #0x49f4, w3
    2ba8:	2e 08 90    	mov.w     [w14+20], w0
    2baa:	be 08 90    	mov.w     [w14+22], w1
    2bac:	ea f3 07    	rcall     0x1382 <___eqsf2> <___lesf2> <___ltsf2>
    2bae:	00 00 e0    	cp0.w     w0
    2bb0:	01 00 34    	bra       LE, 0x2bb4 <.L19>
    2bb2:	00 44 eb    	clr.b     w8

00002bb4 <.L19>:
    2bb4:	08 04 e0    	cp0.b     w8
    2bb6:	0a 00 32    	bra       Z, 0x2bcc <.L20>
        freq *= 4.;
    2bb8:	02 00 20    	mov.w     #0x0, w2
    2bba:	03 08 24    	mov.w     #0x4080, w3
    2bbc:	2e 08 90    	mov.w     [w14+20], w0
    2bbe:	be 08 90    	mov.w     [w14+22], w1
    2bc0:	54 f4 07    	rcall     0x146a <___mulsf3>
    2bc2:	20 0f 98    	mov.w     w0, [w14+20]
    2bc4:	31 0f 98    	mov.w     w1, [w14+22]
        primary = 2;    // Set primary prescale bits for 4:1
    2bc6:	20 00 20    	mov.w     #0x2, w0
    2bc8:	00 0f 78    	mov.w     w0, [w14]
    2bca:	02 00 37    	bra       0x2bd0 <.L16>

00002bcc <.L20>:
    } else {
        primary = 3;    // Set primary prescale bits for 1:1
    2bcc:	30 00 20    	mov.w     #0x3, w0
    2bce:	00 0f 78    	mov.w     w0, [w14]

00002bd0 <.L16>:
    }
    // Compute secondary prescale value to get closest SPI clock freq to that 
    // specified
    secondary = (uint16_t)(0.5+FCY/freq);
    2bd0:	2e 09 90    	mov.w     [w14+20], w2
    2bd2:	be 09 90    	mov.w     [w14+22], w3
    2bd4:	00 40 22    	mov.w     #0x2400, w0
    2bd6:	41 b7 24    	mov.w     #0x4b74, w1
    2bd8:	92 f3 07    	rcall     0x12fe <___divsf3>
    2bda:	02 00 20    	mov.w     #0x0, w2
    2bdc:	03 f0 23    	mov.w     #0x3f00, w3
    2bde:	32 f3 07    	rcall     0x1244 <___addsf3>
    2be0:	d4 f3 07    	rcall     0x138a <___fixunssfsi>
    2be2:	10 07 98    	mov.w     w0, [w14+2]
    secondary = (8-secondary)<<2;   // Map secondary prescale bits for SPIxCON1
    2be4:	1e 00 90    	mov.w     [w14+2], w0
    2be6:	68 00 10    	subr.w    w0, #0x8, w0
    2be8:	42 00 dd    	sl.w      w0, #0x2, w0
    2bea:	10 07 98    	mov.w     w0, [w14+2]
    // Configure the SPI module
    //   set SPI module to 8-bit master mode, SMP = 0
    //   set CKE and CKP bits according to the SPI mode specified
    //   set SPRE and PPRE bits to get the closest SPI clock freq to that 
    //   specified
    *(self->SPIxCON1) = 0x0020 | modebits[mode & 0x03] | primary | secondary;
    2bec:	6e 00 90    	mov.w     [w14+12], w0
    2bee:	90 00 90    	mov.w     [w0+2], w1
    2bf0:	0e 58 90    	mov.b     [w14+24], w0
    2bf2:	00 80 fb    	ze        w0, w0
    2bf4:	63 00 60    	and.w     w0, #0x3, w0
    2bf6:	00 00 40    	add.w     w0, w0, w0
    2bf8:	64 01 47    	add.w     w14, #0x4, w2
    2bfa:	00 00 41    	add.w     w2, w0, w0
    2bfc:	10 00 78    	mov.w     [w0], w0
    2bfe:	1e 01 70    	ior.w     w0, [w14], w2
    2c00:	1e 00 90    	mov.w     [w14+2], w0
    2c02:	02 00 70    	ior.w     w0, w2, w0
    2c04:	00 50 a0    	bset.w    w0, #0x5
    2c06:	80 08 78    	mov.w     w0, [w1]
    *(self->SPIxCON2) = 0;
    2c08:	6e 00 90    	mov.w     [w14+12], w0
    2c0a:	20 00 90    	mov.w     [w0+4], w0
    2c0c:	80 00 eb    	clr.w     w1
    2c0e:	01 08 78    	mov.w     w1, [w0]
    // Enable the SPI module and clear status flags
    *(self->SPIxSTAT) = 0x8000;
    2c10:	6e 00 90    	mov.w     [w14+12], w0
    2c12:	10 00 78    	mov.w     [w0], w0
    2c14:	01 00 28    	mov.w     #0x8000, w1
    2c16:	01 08 78    	mov.w     w1, [w0]
    2c18:	0b 00 37    	bra       0x2c30 <.L3>

00002c1a <.L21>:
    2c1a:	00 00 00    	nop       
    2c1c:	09 00 37    	bra       0x2c30 <.L3>

00002c1e <.L22>:
    2c1e:	00 00 00    	nop       
    2c20:	07 00 37    	bra       0x2c30 <.L3>

00002c22 <.L23>:
    2c22:	00 00 00    	nop       
    2c24:	05 00 37    	bra       0x2c30 <.L3>

00002c26 <.L24>:
    2c26:	00 00 00    	nop       
    2c28:	03 00 37    	bra       0x2c30 <.L3>

00002c2a <.L25>:
    2c2a:	00 00 00    	nop       
    2c2c:	01 00 37    	bra       0x2c30 <.L3>

00002c2e <.L26>:
    2c2e:	00 00 00    	nop       

00002c30 <.L3>:
}
    2c30:	4f 04 78    	mov.w     [--w15], w8
    2c32:	00 80 fa    	ulnk      
    2c34:	00 00 06    	return    

00002c36 <_spi_close>:

void spi_close(_SPI *self) {
    2c36:	02 00 fa    	lnk       #0x2
    2c38:	00 0f 78    	mov.w     w0, [w14]
    *(self->SPIxSTAT) = 0;
    2c3a:	1e 00 78    	mov.w     [w14], w0
    2c3c:	10 00 78    	mov.w     [w0], w0
    2c3e:	80 00 eb    	clr.w     w1
    2c40:	01 08 78    	mov.w     w1, [w0]
    *(self->SPIxCON1) = 0;
    2c42:	1e 00 78    	mov.w     [w14], w0
    2c44:	10 00 90    	mov.w     [w0+2], w0
    2c46:	80 00 eb    	clr.w     w1
    2c48:	01 08 78    	mov.w     w1, [w0]
    *(self->SPIxCON2) = 0;
    2c4a:	1e 00 78    	mov.w     [w14], w0
    2c4c:	20 00 90    	mov.w     [w0+4], w0
    2c4e:	80 00 eb    	clr.w     w1
    2c50:	01 08 78    	mov.w     w1, [w0]
    if (self->MISO) {
    2c52:	1e 00 78    	mov.w     [w14], w0
    2c54:	00 08 90    	mov.w     [w0+16], w0
    2c56:	00 00 e0    	cp0.w     w0
    2c58:	28 00 32    	bra       Z, 0x2caa <.L28>
        __builtin_write_OSCCONL(OSCCON&0xBF);
    2c5a:	11 3a 80    	mov.w     0x742, w1
    2c5c:	f0 0b 20    	mov.w     #0xbf, w0
    2c5e:	00 81 60    	and.w     w1, w0, w2
    2c60:	60 04 20    	mov.w     #0x46, w0
    2c62:	71 05 20    	mov.w     #0x57, w1
    2c64:	23 74 20    	mov.w     #0x742, w3
    2c66:	80 49 78    	mov.b     w0, [w3]
    2c68:	81 49 78    	mov.b     w1, [w3]
    2c6a:	82 49 78    	mov.b     w2, [w3]
        *(self->MISOrpinr) |= 0x3F<<(self->MISOrpshift);
    2c6c:	1e 00 78    	mov.w     [w14], w0
    2c6e:	40 00 90    	mov.w     [w0+8], w0
    2c70:	9e 00 78    	mov.w     [w14], w1
    2c72:	c1 00 90    	mov.w     [w1+8], w1
    2c74:	11 01 78    	mov.w     [w1], w2
    2c76:	9e 00 78    	mov.w     [w14], w1
    2c78:	a1 48 90    	mov.b     [w1+10], w1
    2c7a:	81 80 fb    	ze        w1, w1
    2c7c:	f3 03 20    	mov.w     #0x3f, w3
    2c7e:	81 18 dd    	sl.w      w3, w1, w1
    2c80:	82 80 70    	ior.w     w1, w2, w1
    2c82:	01 08 78    	mov.w     w1, [w0]
        __builtin_write_OSCCONL(OSCCON|0x40);
    2c84:	10 3a 80    	mov.w     0x742, w0
    2c86:	00 01 78    	mov.w     w0, w2
    2c88:	02 60 a0    	bset.w    w2, #0x6
    2c8a:	60 04 20    	mov.w     #0x46, w0
    2c8c:	71 05 20    	mov.w     #0x57, w1
    2c8e:	23 74 20    	mov.w     #0x742, w3
    2c90:	80 49 78    	mov.b     w0, [w3]
    2c92:	81 49 78    	mov.b     w1, [w3]
    2c94:	82 49 78    	mov.b     w2, [w3]
        self->MISO->owner = NULL;
    2c96:	1e 00 78    	mov.w     [w14], w0
    2c98:	00 08 90    	mov.w     [w0+16], w0
    2c9a:	80 00 eb    	clr.w     w1
    2c9c:	01 08 98    	mov.w     w1, [w0+16]
        pin_digitalIn(self->MISO);
    2c9e:	1e 00 78    	mov.w     [w14], w0
    2ca0:	00 08 90    	mov.w     [w0+16], w0
    2ca2:	01 02 07    	rcall     0x30a6 <_pin_digitalIn> <L0> <.LFB5> <.LFE4>
        self->MISO = NULL;
    2ca4:	1e 00 78    	mov.w     [w14], w0
    2ca6:	80 00 eb    	clr.w     w1
    2ca8:	01 08 98    	mov.w     w1, [w0+16]

00002caa <.L28>:
    }
    if (self->MOSI) {
    2caa:	1e 00 78    	mov.w     [w14], w0
    2cac:	10 08 90    	mov.w     [w0+18], w0
    2cae:	00 00 e0    	cp0.w     w0
    2cb0:	2f 00 32    	bra       Z, 0x2d10 <.L29>
        __builtin_write_OSCCONL(OSCCON&0xBF);
    2cb2:	11 3a 80    	mov.w     0x742, w1
    2cb4:	f0 0b 20    	mov.w     #0xbf, w0
    2cb6:	00 81 60    	and.w     w1, w0, w2
    2cb8:	60 04 20    	mov.w     #0x46, w0
    2cba:	71 05 20    	mov.w     #0x57, w1
    2cbc:	23 74 20    	mov.w     #0x742, w3
    2cbe:	80 49 78    	mov.b     w0, [w3]
    2cc0:	81 49 78    	mov.b     w1, [w3]
    2cc2:	82 49 78    	mov.b     w2, [w3]
        *(self->MOSI->rpor) &= ~(0x3F<<(self->MOSI->rpshift));
    2cc4:	1e 00 78    	mov.w     [w14], w0
    2cc6:	10 08 90    	mov.w     [w0+18], w0
    2cc8:	70 00 90    	mov.w     [w0+14], w0
    2cca:	9e 00 78    	mov.w     [w14], w1
    2ccc:	91 08 90    	mov.w     [w1+18], w1
    2cce:	f1 00 90    	mov.w     [w1+14], w1
    2cd0:	11 01 78    	mov.w     [w1], w2
    2cd2:	9e 00 78    	mov.w     [w14], w1
    2cd4:	91 08 90    	mov.w     [w1+18], w1
    2cd6:	a1 48 90    	mov.b     [w1+10], w1
    2cd8:	81 80 fb    	ze        w1, w1
    2cda:	f3 03 20    	mov.w     #0x3f, w3
    2cdc:	81 18 dd    	sl.w      w3, w1, w1
    2cde:	81 80 ea    	com.w     w1, w1
    2ce0:	81 00 61    	and.w     w2, w1, w1
    2ce2:	01 08 78    	mov.w     w1, [w0]
        __builtin_write_OSCCONL(OSCCON|0x40);
    2ce4:	10 3a 80    	mov.w     0x742, w0
    2ce6:	00 01 78    	mov.w     w0, w2
    2ce8:	02 60 a0    	bset.w    w2, #0x6
    2cea:	60 04 20    	mov.w     #0x46, w0
    2cec:	71 05 20    	mov.w     #0x57, w1
    2cee:	23 74 20    	mov.w     #0x742, w3
    2cf0:	80 49 78    	mov.b     w0, [w3]
    2cf2:	81 49 78    	mov.b     w1, [w3]
    2cf4:	82 49 78    	mov.b     w2, [w3]
        self->MOSI->owner = NULL;
    2cf6:	1e 00 78    	mov.w     [w14], w0
    2cf8:	10 08 90    	mov.w     [w0+18], w0
    2cfa:	80 00 eb    	clr.w     w1
    2cfc:	01 08 98    	mov.w     w1, [w0+16]
        pin_digitalOut(self->MOSI);
    2cfe:	1e 00 78    	mov.w     [w14], w0
    2d00:	10 08 90    	mov.w     [w0+18], w0
    2d02:	f8 01 07    	rcall     0x30f4 <_pin_digitalOut> <L0> <.LFB6> <.LFE5>
        pin_set(self->MOSI);
    2d04:	1e 00 78    	mov.w     [w14], w0
    2d06:	10 08 90    	mov.w     [w0+18], w0
    2d08:	52 02 07    	rcall     0x31ae <_pin_set> <L0> <.LFB8> <.LFE7>
        self->MOSI = NULL;
    2d0a:	1e 00 78    	mov.w     [w14], w0
    2d0c:	80 00 eb    	clr.w     w1
    2d0e:	11 08 98    	mov.w     w1, [w0+18]

00002d10 <.L29>:
    }
    if (self->SCK) {
    2d10:	1e 00 78    	mov.w     [w14], w0
    2d12:	20 08 90    	mov.w     [w0+20], w0
    2d14:	00 00 e0    	cp0.w     w0
    2d16:	2f 00 32    	bra       Z, 0x2d76 <.L27>
        __builtin_write_OSCCONL(OSCCON&0xBF);
    2d18:	11 3a 80    	mov.w     0x742, w1
    2d1a:	f0 0b 20    	mov.w     #0xbf, w0
    2d1c:	00 81 60    	and.w     w1, w0, w2
    2d1e:	60 04 20    	mov.w     #0x46, w0
    2d20:	71 05 20    	mov.w     #0x57, w1
    2d22:	23 74 20    	mov.w     #0x742, w3
    2d24:	80 49 78    	mov.b     w0, [w3]
    2d26:	81 49 78    	mov.b     w1, [w3]
    2d28:	82 49 78    	mov.b     w2, [w3]
        *(self->SCK->rpor) &= ~(0x3F<<(self->SCK->rpshift));
    2d2a:	1e 00 78    	mov.w     [w14], w0
    2d2c:	20 08 90    	mov.w     [w0+20], w0
    2d2e:	70 00 90    	mov.w     [w0+14], w0
    2d30:	9e 00 78    	mov.w     [w14], w1
    2d32:	a1 08 90    	mov.w     [w1+20], w1
    2d34:	f1 00 90    	mov.w     [w1+14], w1
    2d36:	11 01 78    	mov.w     [w1], w2
    2d38:	9e 00 78    	mov.w     [w14], w1
    2d3a:	a1 08 90    	mov.w     [w1+20], w1
    2d3c:	a1 48 90    	mov.b     [w1+10], w1
    2d3e:	81 80 fb    	ze        w1, w1
    2d40:	f3 03 20    	mov.w     #0x3f, w3
    2d42:	81 18 dd    	sl.w      w3, w1, w1
    2d44:	81 80 ea    	com.w     w1, w1
    2d46:	81 00 61    	and.w     w2, w1, w1
    2d48:	01 08 78    	mov.w     w1, [w0]
        __builtin_write_OSCCONL(OSCCON|0x40);
    2d4a:	10 3a 80    	mov.w     0x742, w0
    2d4c:	00 01 78    	mov.w     w0, w2
    2d4e:	02 60 a0    	bset.w    w2, #0x6
    2d50:	60 04 20    	mov.w     #0x46, w0
    2d52:	71 05 20    	mov.w     #0x57, w1
    2d54:	23 74 20    	mov.w     #0x742, w3
    2d56:	80 49 78    	mov.b     w0, [w3]
    2d58:	81 49 78    	mov.b     w1, [w3]
    2d5a:	82 49 78    	mov.b     w2, [w3]
        self->SCK->owner = NULL;
    2d5c:	1e 00 78    	mov.w     [w14], w0
    2d5e:	20 08 90    	mov.w     [w0+20], w0
    2d60:	80 00 eb    	clr.w     w1
    2d62:	01 08 98    	mov.w     w1, [w0+16]
        pin_digitalOut(self->SCK);
    2d64:	1e 00 78    	mov.w     [w14], w0
    2d66:	20 08 90    	mov.w     [w0+20], w0
    2d68:	c5 01 07    	rcall     0x30f4 <_pin_digitalOut> <L0> <.LFB6> <.LFE5>
        pin_clear(self->SCK);
    2d6a:	1e 00 78    	mov.w     [w14], w0
    2d6c:	20 08 90    	mov.w     [w0+20], w0
    2d6e:	34 02 07    	rcall     0x31d8 <_pin_clear> <L0> <.LFB9> <.LFE8>
        self->SCK = NULL;
    2d70:	1e 00 78    	mov.w     [w14], w0
    2d72:	80 00 eb    	clr.w     w1
    2d74:	21 08 98    	mov.w     w1, [w0+20]

00002d76 <.L27>:
    }
}
    2d76:	00 80 fa    	ulnk      
    2d78:	00 00 06    	return    

00002d7a <_spi_transfer>:

uint8_t spi_transfer(_SPI *self, uint8_t val) {
    2d7a:	04 00 fa    	lnk       #0x4
    2d7c:	00 0f 78    	mov.w     w0, [w14]
    2d7e:	21 47 98    	mov.b     w1, [w14+2]
    *(self->SPIxBUF) = (uint16_t)val;
    2d80:	1e 00 78    	mov.w     [w14], w0
    2d82:	30 00 90    	mov.w     [w0+6], w0
    2d84:	ae 40 90    	mov.b     [w14+2], w1
    2d86:	81 80 fb    	ze        w1, w1
    2d88:	01 08 78    	mov.w     w1, [w0]
    while (bitread(self->SPIxSTAT, 0)==0) {}
    2d8a:	00 00 00    	nop       

00002d8c <.L32>:
    2d8c:	1e 00 78    	mov.w     [w14], w0
    2d8e:	10 00 78    	mov.w     [w0], w0
    2d90:	10 00 78    	mov.w     [w0], w0
    2d92:	61 00 60    	and.w     w0, #0x1, w0
    2d94:	00 00 e0    	cp0.w     w0
    2d96:	fa ff 32    	bra       Z, 0x2d8c <.L32>
    return (uint8_t)(*(self->SPIxBUF));
    2d98:	1e 00 78    	mov.w     [w14], w0
    2d9a:	30 00 90    	mov.w     [w0+6], w0
    2d9c:	10 00 78    	mov.w     [w0], w0
    2d9e:	00 40 78    	mov.b     w0, w0
}
    2da0:	00 80 fa    	ulnk      
    2da2:	00 00 06    	return    

00002da4 <___digitalWrite>:
    2da4:	04 00 fa    	lnk       #0x4
    2da6:	00 0f 78    	mov.w     w0, [w14]
    2da8:	11 07 98    	mov.w     w1, [w14+2]
    2daa:	1e 00 90    	mov.w     [w14+2], w0
    2dac:	00 00 e0    	cp0.w     w0
    2dae:	0d 00 32    	bra       Z, 0x2dca <.L2>
    2db0:	1e 00 78    	mov.w     [w14], w0
    2db2:	10 00 78    	mov.w     [w0], w0
    2db4:	9e 00 78    	mov.w     [w14], w1
    2db6:	91 00 78    	mov.w     [w1], w1
    2db8:	11 01 78    	mov.w     [w1], w2
    2dba:	9e 00 78    	mov.w     [w14], w1
    2dbc:	e1 40 90    	mov.b     [w1+6], w1
    2dbe:	81 80 fb    	ze        w1, w1
    2dc0:	13 00 20    	mov.w     #0x1, w3
    2dc2:	81 18 dd    	sl.w      w3, w1, w1
    2dc4:	82 80 70    	ior.w     w1, w2, w1
    2dc6:	01 08 78    	mov.w     w1, [w0]
    2dc8:	0d 00 37    	bra       0x2de4 <.L1>

00002dca <.L2>:
    2dca:	1e 00 78    	mov.w     [w14], w0
    2dcc:	10 00 78    	mov.w     [w0], w0
    2dce:	9e 00 78    	mov.w     [w14], w1
    2dd0:	91 00 78    	mov.w     [w1], w1
    2dd2:	11 01 78    	mov.w     [w1], w2
    2dd4:	9e 00 78    	mov.w     [w14], w1
    2dd6:	e1 40 90    	mov.b     [w1+6], w1
    2dd8:	81 80 fb    	ze        w1, w1
    2dda:	13 00 20    	mov.w     #0x1, w3
    2ddc:	81 18 dd    	sl.w      w3, w1, w1
    2dde:	81 80 ea    	com.w     w1, w1
    2de0:	81 00 61    	and.w     w2, w1, w1
    2de2:	01 08 78    	mov.w     w1, [w0]

00002de4 <.L1>:
    2de4:	00 80 fa    	ulnk      
    2de6:	00 00 06    	return    

00002de8 <___digitalRead>:
    2de8:	02 00 fa    	lnk       #0x2
    2dea:	00 0f 78    	mov.w     w0, [w14]
    2dec:	1e 00 78    	mov.w     [w14], w0
    2dee:	10 00 78    	mov.w     [w0], w0
    2df0:	90 00 78    	mov.w     [w0], w1
    2df2:	1e 00 78    	mov.w     [w14], w0
    2df4:	60 40 90    	mov.b     [w0+6], w0
    2df6:	00 80 fb    	ze        w0, w0
    2df8:	12 00 20    	mov.w     #0x1, w2
    2dfa:	00 10 dd    	sl.w      w2, w0, w0
    2dfc:	00 80 60    	and.w     w1, w0, w0
    2dfe:	00 f0 a7    	btsc.w    w0, #0xf
    2e00:	00 00 ea    	neg.w     w0, w0
    2e02:	00 00 ea    	neg.w     w0, w0
    2e04:	4f 00 de    	lsr.w     w0, #0xf, w0
    2e06:	00 80 fa    	ulnk      
    2e08:	00 00 06    	return    

00002e0a <___analogRead>:
    2e0a:	02 00 fa    	lnk       #0x2
    2e0c:	00 0f 78    	mov.w     w0, [w14]
    2e0e:	1e 00 78    	mov.w     [w14], w0
    2e10:	40 00 90    	mov.w     [w0+8], w0
    2e12:	40 19 88    	mov.w     w0, 0x328
    2e14:	20 23 a8    	bset.b    0x320, #0x1
    2e16:	00 00 00    	nop       

00002e18 <.L6>:
    2e18:	00 19 80    	mov.w     0x320, w0
    2e1a:	61 00 60    	and.w     w0, #0x1, w0
    2e1c:	00 00 e0    	cp0.w     w0
    2e1e:	fc ff 32    	bra       Z, 0x2e18 <.L6>
    2e20:	00 18 80    	mov.w     0x300, w0
    2e22:	00 80 fa    	ulnk      
    2e24:	00 00 06    	return    

00002e26 <_init_pin>:
    2e26:	02 00 fa    	lnk       #0x2
    2e28:	40 6d 20    	mov.w     #0x6d4, w0
    2e2a:	80 1f 78    	mov.w     w0, [w15++]
    2e2c:	47 01 20    	mov.w     #0x14, w7
    2e2e:	00 43 eb    	clr.b     w6
    2e30:	80 82 eb    	setm.w    w5
    2e32:	54 c0 b3    	mov.b     #0x5, w4
    2e34:	80 01 eb    	clr.w     w3
    2e36:	82 2d 20    	mov.w     #0x2d8, w2
    2e38:	a1 2d 20    	mov.w     #0x2da, w1
    2e3a:	60 85 20    	mov.w     #0x856, w0
    2e3c:	08 01 07    	rcall     0x304e <_pin_init> <L0> <.LFB4> <.LFE3>
    2e3e:	8f 87 e9    	dec2.w    w15, w15
    2e40:	80 6d 20    	mov.w     #0x6d8, w0
    2e42:	80 1f 78    	mov.w     w0, [w15++]
    2e44:	97 01 20    	mov.w     #0x19, w7
    2e46:	86 c0 b3    	mov.b     #0x8, w6
    2e48:	80 82 eb    	setm.w    w5
    2e4a:	44 c0 b3    	mov.b     #0x4, w4
    2e4c:	80 01 eb    	clr.w     w3
    2e4e:	82 2d 20    	mov.w     #0x2d8, w2
    2e50:	a1 2d 20    	mov.w     #0x2da, w1
    2e52:	c0 86 20    	mov.w     #0x86c, w0
    2e54:	fc 00 07    	rcall     0x304e <_pin_init> <L0> <.LFB4> <.LFE3>
    2e56:	8f 87 e9    	dec2.w    w15, w15
    2e58:	a0 6c 20    	mov.w     #0x6ca, w0
    2e5a:	80 1f 78    	mov.w     w0, [w15++]
    2e5c:	a7 00 20    	mov.w     #0xa, w7
    2e5e:	00 43 eb    	clr.b     w6
    2e60:	80 82 eb    	setm.w    w5
    2e62:	44 c0 b3    	mov.b     #0x4, w4
    2e64:	80 01 eb    	clr.w     w3
    2e66:	82 2e 20    	mov.w     #0x2e8, w2
    2e68:	a1 2e 20    	mov.w     #0x2ea, w1
    2e6a:	20 88 20    	mov.w     #0x882, w0
    2e6c:	f0 00 07    	rcall     0x304e <_pin_init> <L0> <.LFB4> <.LFE3>
    2e6e:	8f 87 e9    	dec2.w    w15, w15
    2e70:	00 6d 20    	mov.w     #0x6d0, w0
    2e72:	80 1f 78    	mov.w     w0, [w15++]
    2e74:	17 01 20    	mov.w     #0x11, w7
    2e76:	86 c0 b3    	mov.b     #0x8, w6
    2e78:	80 82 eb    	setm.w    w5
    2e7a:	54 c0 b3    	mov.b     #0x5, w4
    2e7c:	80 01 eb    	clr.w     w3
    2e7e:	82 2e 20    	mov.w     #0x2e8, w2
    2e80:	a1 2e 20    	mov.w     #0x2ea, w1
    2e82:	80 89 20    	mov.w     #0x898, w0
    2e84:	e4 00 07    	rcall     0x304e <_pin_init> <L0> <.LFB4> <.LFE3>
    2e86:	8f 87 e9    	dec2.w    w15, w15
    2e88:	c0 6d 20    	mov.w     #0x6dc, w0
    2e8a:	80 1f 78    	mov.w     w0, [w15++]
    2e8c:	d7 01 20    	mov.w     #0x1d, w7
    2e8e:	86 c0 b3    	mov.b     #0x8, w6
    2e90:	f5 00 20    	mov.w     #0xf, w5
    2e92:	f4 c0 b3    	mov.b     #0xf, w4
    2e94:	23 4e 20    	mov.w     #0x4e2, w3
    2e96:	82 2c 20    	mov.w     #0x2c8, w2
    2e98:	a1 2c 20    	mov.w     #0x2ca, w1
    2e9a:	e0 8a 20    	mov.w     #0x8ae, w0
    2e9c:	d8 00 07    	rcall     0x304e <_pin_init> <L0> <.LFB4> <.LFE3>
    2e9e:	8f 87 e9    	dec2.w    w15, w15
    2ea0:	00 6d 20    	mov.w     #0x6d0, w0
    2ea2:	80 1f 78    	mov.w     w0, [w15++]
    2ea4:	07 01 20    	mov.w     #0x10, w7
    2ea6:	00 43 eb    	clr.b     w6
    2ea8:	80 82 eb    	setm.w    w5
    2eaa:	34 c0 b3    	mov.b     #0x3, w4
    2eac:	80 01 eb    	clr.w     w3
    2eae:	82 2e 20    	mov.w     #0x2e8, w2
    2eb0:	a1 2e 20    	mov.w     #0x2ea, w1
    2eb2:	40 8c 20    	mov.w     #0x8c4, w0
    2eb4:	cc 00 07    	rcall     0x304e <_pin_init> <L0> <.LFB4> <.LFE3>
    2eb6:	8f 87 e9    	dec2.w    w15, w15
    2eb8:	20 6c 20    	mov.w     #0x6c2, w0
    2eba:	80 1f 78    	mov.w     w0, [w15++]
    2ebc:	27 00 20    	mov.w     #0x2, w7
    2ebe:	00 43 eb    	clr.b     w6
    2ec0:	80 82 eb    	setm.w    w5
    2ec2:	84 c0 b3    	mov.b     #0x8, w4
    2ec4:	80 01 eb    	clr.w     w3
    2ec6:	82 2d 20    	mov.w     #0x2d8, w2
    2ec8:	a1 2d 20    	mov.w     #0x2da, w1
    2eca:	a0 8d 20    	mov.w     #0x8da, w0
    2ecc:	c0 00 07    	rcall     0x304e <_pin_init> <L0> <.LFB4> <.LFE3>
    2ece:	8f 87 e9    	dec2.w    w15, w15
    2ed0:	c0 6c 20    	mov.w     #0x6cc, w0
    2ed2:	80 1f 78    	mov.w     w0, [w15++]
    2ed4:	c7 00 20    	mov.w     #0xc, w7
    2ed6:	00 43 eb    	clr.b     w6
    2ed8:	80 82 eb    	setm.w    w5
    2eda:	b4 c0 b3    	mov.b     #0xb, w4
    2edc:	80 01 eb    	clr.w     w3
    2ede:	82 2d 20    	mov.w     #0x2d8, w2
    2ee0:	a1 2d 20    	mov.w     #0x2da, w1
    2ee2:	00 8f 20    	mov.w     #0x8f0, w0
    2ee4:	b4 00 07    	rcall     0x304e <_pin_init> <L0> <.LFB4> <.LFE3>
    2ee6:	8f 87 e9    	dec2.w    w15, w15
    2ee8:	40 6c 20    	mov.w     #0x6c4, w0
    2eea:	80 1f 78    	mov.w     w0, [w15++]
    2eec:	47 00 20    	mov.w     #0x4, w7
    2eee:	00 43 eb    	clr.b     w6
    2ef0:	80 82 eb    	setm.w    w5
    2ef2:	94 c0 b3    	mov.b     #0x9, w4
    2ef4:	80 01 eb    	clr.w     w3
    2ef6:	82 2d 20    	mov.w     #0x2d8, w2
    2ef8:	a1 2d 20    	mov.w     #0x2da, w1
    2efa:	60 90 20    	mov.w     #0x906, w0
    2efc:	a8 00 07    	rcall     0x304e <_pin_init> <L0> <.LFB4> <.LFE3>
    2efe:	8f 87 e9    	dec2.w    w15, w15
    2f00:	20 6c 20    	mov.w     #0x6c2, w0
    2f02:	80 1f 78    	mov.w     w0, [w15++]
    2f04:	37 00 20    	mov.w     #0x3, w7
    2f06:	86 c0 b3    	mov.b     #0x8, w6
    2f08:	80 82 eb    	setm.w    w5
    2f0a:	a4 c0 b3    	mov.b     #0xa, w4
    2f0c:	80 01 eb    	clr.w     w3
    2f0e:	82 2d 20    	mov.w     #0x2d8, w2
    2f10:	a1 2d 20    	mov.w     #0x2da, w1
    2f12:	c0 91 20    	mov.w     #0x91c, w0
    2f14:	9c 00 07    	rcall     0x304e <_pin_init> <L0> <.LFB4> <.LFE3>
    2f16:	8f 87 e9    	dec2.w    w15, w15
    2f18:	a0 6c 20    	mov.w     #0x6ca, w0
    2f1a:	80 1f 78    	mov.w     w0, [w15++]
    2f1c:	b7 00 20    	mov.w     #0xb, w7
    2f1e:	86 c0 b3    	mov.b     #0x8, w6
    2f20:	80 82 eb    	setm.w    w5
    2f22:	00 42 eb    	clr.b     w4
    2f24:	80 01 eb    	clr.w     w3
    2f26:	82 2d 20    	mov.w     #0x2d8, w2
    2f28:	a1 2d 20    	mov.w     #0x2da, w1
    2f2a:	20 93 20    	mov.w     #0x932, w0
    2f2c:	90 00 07    	rcall     0x304e <_pin_init> <L0> <.LFB4> <.LFE3>
    2f2e:	8f 87 e9    	dec2.w    w15, w15
    2f30:	80 6d 20    	mov.w     #0x6d8, w0
    2f32:	80 1f 78    	mov.w     w0, [w15++]
    2f34:	87 01 20    	mov.w     #0x18, w7
    2f36:	00 43 eb    	clr.b     w6
    2f38:	80 82 eb    	setm.w    w5
    2f3a:	14 c0 b3    	mov.b     #0x1, w4
    2f3c:	80 01 eb    	clr.w     w3
    2f3e:	82 2d 20    	mov.w     #0x2d8, w2
    2f40:	a1 2d 20    	mov.w     #0x2da, w1
    2f42:	80 94 20    	mov.w     #0x948, w0
    2f44:	84 00 07    	rcall     0x304e <_pin_init> <L0> <.LFB4> <.LFE3>
    2f46:	8f 87 e9    	dec2.w    w15, w15
    2f48:	60 6d 20    	mov.w     #0x6d6, w0
    2f4a:	80 1f 78    	mov.w     w0, [w15++]
    2f4c:	77 01 20    	mov.w     #0x17, w7
    2f4e:	86 c0 b3    	mov.b     #0x8, w6
    2f50:	80 82 eb    	setm.w    w5
    2f52:	24 c0 b3    	mov.b     #0x2, w4
    2f54:	80 01 eb    	clr.w     w3
    2f56:	82 2d 20    	mov.w     #0x2d8, w2
    2f58:	a1 2d 20    	mov.w     #0x2da, w1
    2f5a:	e0 95 20    	mov.w     #0x95e, w0
    2f5c:	78 00 07    	rcall     0x304e <_pin_init> <L0> <.LFB4> <.LFE3>
    2f5e:	8f 87 e9    	dec2.w    w15, w15
    2f60:	60 6d 20    	mov.w     #0x6d6, w0
    2f62:	80 1f 78    	mov.w     w0, [w15++]
    2f64:	67 01 20    	mov.w     #0x16, w7
    2f66:	00 43 eb    	clr.b     w6
    2f68:	80 82 eb    	setm.w    w5
    2f6a:	34 c0 b3    	mov.b     #0x3, w4
    2f6c:	80 01 eb    	clr.w     w3
    2f6e:	82 2d 20    	mov.w     #0x2d8, w2
    2f70:	a1 2d 20    	mov.w     #0x2da, w1
    2f72:	40 97 20    	mov.w     #0x974, w0
    2f74:	6c 00 07    	rcall     0x304e <_pin_init> <L0> <.LFB4> <.LFE3>
    2f76:	8f 87 e9    	dec2.w    w15, w15
    2f78:	00 6c 20    	mov.w     #0x6c0, w0
    2f7a:	80 1f 78    	mov.w     w0, [w15++]
    2f7c:	80 03 eb    	clr.w     w7
    2f7e:	00 43 eb    	clr.b     w6
    2f80:	80 02 eb    	clr.w     w5
    2f82:	00 42 eb    	clr.b     w4
    2f84:	23 4e 20    	mov.w     #0x4e2, w3
    2f86:	82 2c 20    	mov.w     #0x2c8, w2
    2f88:	a1 2c 20    	mov.w     #0x2ca, w1
    2f8a:	80 9f 20    	mov.w     #0x9f8, w0
    2f8c:	60 00 07    	rcall     0x304e <_pin_init> <L0> <.LFB4> <.LFE3>
    2f8e:	8f 87 e9    	dec2.w    w15, w15
    2f90:	00 6c 20    	mov.w     #0x6c0, w0
    2f92:	80 1f 78    	mov.w     w0, [w15++]
    2f94:	17 00 20    	mov.w     #0x1, w7
    2f96:	86 c0 b3    	mov.b     #0x8, w6
    2f98:	15 00 20    	mov.w     #0x1, w5
    2f9a:	14 c0 b3    	mov.b     #0x1, w4
    2f9c:	23 4e 20    	mov.w     #0x4e2, w3
    2f9e:	82 2c 20    	mov.w     #0x2c8, w2
    2fa0:	a1 2c 20    	mov.w     #0x2ca, w1
    2fa2:	20 9e 20    	mov.w     #0x9e2, w0
    2fa4:	54 00 07    	rcall     0x304e <_pin_init> <L0> <.LFB4> <.LFE3>
    2fa6:	8f 87 e9    	dec2.w    w15, w15
    2fa8:	c0 6c 20    	mov.w     #0x6cc, w0
    2faa:	80 1f 78    	mov.w     w0, [w15++]
    2fac:	d7 00 20    	mov.w     #0xd, w7
    2fae:	86 c0 b3    	mov.b     #0x8, w6
    2fb0:	25 00 20    	mov.w     #0x2, w5
    2fb2:	24 c0 b3    	mov.b     #0x2, w4
    2fb4:	23 4e 20    	mov.w     #0x4e2, w3
    2fb6:	82 2c 20    	mov.w     #0x2c8, w2
    2fb8:	a1 2c 20    	mov.w     #0x2ca, w1
    2fba:	c0 9c 20    	mov.w     #0x9cc, w0
    2fbc:	48 00 07    	rcall     0x304e <_pin_init> <L0> <.LFB4> <.LFE3>
    2fbe:	8f 87 e9    	dec2.w    w15, w15
    2fc0:	00 00 eb    	clr.w     w0
    2fc2:	80 1f 78    	mov.w     w0, [w15++]
    2fc4:	80 83 eb    	setm.w    w7
    2fc6:	00 43 eb    	clr.b     w6
    2fc8:	35 00 20    	mov.w     #0x3, w5
    2fca:	34 c0 b3    	mov.b     #0x3, w4
    2fcc:	23 4e 20    	mov.w     #0x4e2, w3
    2fce:	82 2c 20    	mov.w     #0x2c8, w2
    2fd0:	a1 2c 20    	mov.w     #0x2ca, w1
    2fd2:	60 9b 20    	mov.w     #0x9b6, w0
    2fd4:	3c 00 07    	rcall     0x304e <_pin_init> <L0> <.LFB4> <.LFE3>
    2fd6:	8f 87 e9    	dec2.w    w15, w15
    2fd8:	c0 6d 20    	mov.w     #0x6dc, w0
    2fda:	80 1f 78    	mov.w     w0, [w15++]
    2fdc:	c7 01 20    	mov.w     #0x1c, w7
    2fde:	00 43 eb    	clr.b     w6
    2fe0:	45 00 20    	mov.w     #0x4, w5
    2fe2:	44 c0 b3    	mov.b     #0x4, w4
    2fe4:	23 4e 20    	mov.w     #0x4e2, w3
    2fe6:	82 2c 20    	mov.w     #0x2c8, w2
    2fe8:	a1 2c 20    	mov.w     #0x2ca, w1
    2fea:	00 9a 20    	mov.w     #0x9a0, w0
    2fec:	30 00 07    	rcall     0x304e <_pin_init> <L0> <.LFB4> <.LFE3>
    2fee:	8f 87 e9    	dec2.w    w15, w15
    2ff0:	20 6d 20    	mov.w     #0x6d2, w0
    2ff2:	80 1f 78    	mov.w     w0, [w15++]
    2ff4:	27 01 20    	mov.w     #0x12, w7
    2ff6:	00 43 eb    	clr.b     w6
    2ff8:	55 00 20    	mov.w     #0x5, w5
    2ffa:	54 c0 b3    	mov.b     #0x5, w4
    2ffc:	23 4e 20    	mov.w     #0x4e2, w3
    2ffe:	82 2c 20    	mov.w     #0x2c8, w2
    3000:	a1 2c 20    	mov.w     #0x2ca, w1
    3002:	a0 98 20    	mov.w     #0x98a, w0
    3004:	24 00 07    	rcall     0x304e <_pin_init> <L0> <.LFB4> <.LFE3>
    3006:	8f 87 e9    	dec2.w    w15, w15
    3008:	00 00 eb    	clr.w     w0
    300a:	00 0f 78    	mov.w     w0, [w14]
    300c:	07 00 37    	bra       0x301c <.L8>

0000300e <.L9>:
    300e:	1e 00 78    	mov.w     [w14], w0
    3010:	76 00 b9    	mul.su    w0, #0x16, w0
    3012:	80 00 78    	mov.w     w0, w1
    3014:	60 85 20    	mov.w     #0x856, w0
    3016:	00 80 40    	add.w     w1, w0, w0
    3018:	46 00 07    	rcall     0x30a6 <_pin_digitalIn> <L0> <.LFB5> <.LFE4>
    301a:	1e 0f e8    	inc.w     [w14], [w14]

0000301c <.L8>:
    301c:	1e 00 78    	mov.w     [w14], w0
    301e:	ed 0f 50    	sub.w     w0, #0xd, [w15]
    3020:	f6 ff 36    	bra       LEU, 0x300e <.L9>
    3022:	00 00 eb    	clr.w     w0
    3024:	00 0f 78    	mov.w     w0, [w14]
    3026:	07 00 37    	bra       0x3036 <.L10>

00003028 <.L11>:
    3028:	1e 00 78    	mov.w     [w14], w0
    302a:	76 00 b9    	mul.su    w0, #0x16, w0
    302c:	80 00 78    	mov.w     w0, w1
    302e:	a0 98 20    	mov.w     #0x98a, w0
    3030:	00 80 40    	add.w     w1, w0, w0
    3032:	95 00 07    	rcall     0x315e <_pin_analogIn> <L0> <.LFB7> <.LFE6>
    3034:	1e 0f e8    	inc.w     [w14], [w14]

00003036 <.L10>:
    3036:	1e 00 78    	mov.w     [w14], w0
    3038:	e5 0f 50    	sub.w     w0, #0x5, [w15]
    303a:	f6 ff 36    	bra       LEU, 0x3028 <.L11>
    303c:	00 2e 20    	mov.w     #0x2e0, w0
    303e:	00 19 88    	mov.w     w0, 0x320
    3040:	22 23 ef    	clr.w     0x322
    3042:	00 c4 20    	mov.w     #0xc40, w0
    3044:	20 19 88    	mov.w     w0, 0x324
    3046:	28 23 ef    	clr.w     0x328
    3048:	21 e3 a8    	bset.b    0x321, #0x7
    304a:	00 80 fa    	ulnk      
    304c:	00 00 06    	return    

0000304e <_pin_init>:
    304e:	10 00 fa    	lnk       #0x10
    3050:	00 0f 78    	mov.w     w0, [w14]
    3052:	11 07 98    	mov.w     w1, [w14+2]
    3054:	22 07 98    	mov.w     w2, [w14+4]
    3056:	33 07 98    	mov.w     w3, [w14+6]
    3058:	04 4f 98    	mov.b     w4, [w14+8]
    305a:	55 07 98    	mov.w     w5, [w14+10]
    305c:	46 4f 98    	mov.b     w6, [w14+12]
    305e:	77 07 98    	mov.w     w7, [w14+14]
    3060:	1e 00 78    	mov.w     [w14], w0
    3062:	9e 00 90    	mov.w     [w14+2], w1
    3064:	01 08 78    	mov.w     w1, [w0]
    3066:	1e 00 78    	mov.w     [w14], w0
    3068:	ae 00 90    	mov.w     [w14+4], w1
    306a:	11 00 98    	mov.w     w1, [w0+2]
    306c:	1e 00 78    	mov.w     [w14], w0
    306e:	be 00 90    	mov.w     [w14+6], w1
    3070:	21 00 98    	mov.w     w1, [w0+4]
    3072:	1e 00 78    	mov.w     [w14], w0
    3074:	8e 48 90    	mov.b     [w14+8], w1
    3076:	61 40 98    	mov.b     w1, [w0+6]
    3078:	1e 00 78    	mov.w     [w14], w0
    307a:	de 00 90    	mov.w     [w14+10], w1
    307c:	41 00 98    	mov.w     w1, [w0+8]
    307e:	1e 00 78    	mov.w     [w14], w0
    3080:	ce 48 90    	mov.b     [w14+12], w1
    3082:	21 48 98    	mov.b     w1, [w0+10]
    3084:	fe 00 90    	mov.w     [w14+14], w1
    3086:	1e 00 78    	mov.w     [w14], w0
    3088:	61 00 98    	mov.w     w1, [w0+12]
    308a:	1e 00 78    	mov.w     [w14], w0
    308c:	ce b8 97    	mov.w     [w14-8], w1
    308e:	71 00 98    	mov.w     w1, [w0+14]
    3090:	1e 00 78    	mov.w     [w14], w0
    3092:	80 00 eb    	clr.w     w1
    3094:	01 08 98    	mov.w     w1, [w0+16]
    3096:	1e 00 78    	mov.w     [w14], w0
    3098:	80 00 eb    	clr.w     w1
    309a:	11 08 98    	mov.w     w1, [w0+18]
    309c:	1e 00 78    	mov.w     [w14], w0
    309e:	80 00 eb    	clr.w     w1
    30a0:	21 08 98    	mov.w     w1, [w0+20]
    30a2:	00 80 fa    	ulnk      
    30a4:	00 00 06    	return    

000030a6 <_pin_digitalIn>:
    30a6:	02 00 fa    	lnk       #0x2
    30a8:	00 0f 78    	mov.w     w0, [w14]
    30aa:	1e 00 78    	mov.w     [w14], w0
    30ac:	20 00 90    	mov.w     [w0+4], w0
    30ae:	00 00 e0    	cp0.w     w0
    30b0:	0d 00 32    	bra       Z, 0x30cc <.L14>
    30b2:	1e 00 78    	mov.w     [w14], w0
    30b4:	20 00 90    	mov.w     [w0+4], w0
    30b6:	9e 00 78    	mov.w     [w14], w1
    30b8:	a1 00 90    	mov.w     [w1+4], w1
    30ba:	11 01 78    	mov.w     [w1], w2
    30bc:	9e 00 78    	mov.w     [w14], w1
    30be:	e1 40 90    	mov.b     [w1+6], w1
    30c0:	81 80 fb    	ze        w1, w1
    30c2:	13 00 20    	mov.w     #0x1, w3
    30c4:	81 18 dd    	sl.w      w3, w1, w1
    30c6:	81 80 ea    	com.w     w1, w1
    30c8:	81 00 61    	and.w     w2, w1, w1
    30ca:	01 08 78    	mov.w     w1, [w0]

000030cc <.L14>:
    30cc:	1e 00 78    	mov.w     [w14], w0
    30ce:	10 00 90    	mov.w     [w0+2], w0
    30d0:	9e 00 78    	mov.w     [w14], w1
    30d2:	91 00 90    	mov.w     [w1+2], w1
    30d4:	11 01 78    	mov.w     [w1], w2
    30d6:	9e 00 78    	mov.w     [w14], w1
    30d8:	e1 40 90    	mov.b     [w1+6], w1
    30da:	81 80 fb    	ze        w1, w1
    30dc:	13 00 20    	mov.w     #0x1, w3
    30de:	81 18 dd    	sl.w      w3, w1, w1
    30e0:	82 80 70    	ior.w     w1, w2, w1
    30e2:	01 08 78    	mov.w     w1, [w0]
    30e4:	1e 00 78    	mov.w     [w14], w0
    30e6:	80 00 eb    	clr.w     w1
    30e8:	11 08 98    	mov.w     w1, [w0+18]
    30ea:	1e 00 78    	mov.w     [w14], w0
    30ec:	81 de 22    	mov.w     #0x2de8, w1
    30ee:	21 08 98    	mov.w     w1, [w0+20]
    30f0:	00 80 fa    	ulnk      
    30f2:	00 00 06    	return    

000030f4 <_pin_digitalOut>:
    30f4:	02 00 fa    	lnk       #0x2
    30f6:	00 0f 78    	mov.w     w0, [w14]
    30f8:	1e 00 78    	mov.w     [w14], w0
    30fa:	20 00 90    	mov.w     [w0+4], w0
    30fc:	00 00 e0    	cp0.w     w0
    30fe:	0d 00 32    	bra       Z, 0x311a <.L16>
    3100:	1e 00 78    	mov.w     [w14], w0
    3102:	20 00 90    	mov.w     [w0+4], w0
    3104:	9e 00 78    	mov.w     [w14], w1
    3106:	a1 00 90    	mov.w     [w1+4], w1
    3108:	11 01 78    	mov.w     [w1], w2
    310a:	9e 00 78    	mov.w     [w14], w1
    310c:	e1 40 90    	mov.b     [w1+6], w1
    310e:	81 80 fb    	ze        w1, w1
    3110:	13 00 20    	mov.w     #0x1, w3
    3112:	81 18 dd    	sl.w      w3, w1, w1
    3114:	81 80 ea    	com.w     w1, w1
    3116:	81 00 61    	and.w     w2, w1, w1
    3118:	01 08 78    	mov.w     w1, [w0]

0000311a <.L16>:
    311a:	1e 00 78    	mov.w     [w14], w0
    311c:	10 00 78    	mov.w     [w0], w0
    311e:	9e 00 78    	mov.w     [w14], w1
    3120:	91 00 78    	mov.w     [w1], w1
    3122:	11 01 78    	mov.w     [w1], w2
    3124:	9e 00 78    	mov.w     [w14], w1
    3126:	e1 40 90    	mov.b     [w1+6], w1
    3128:	81 80 fb    	ze        w1, w1
    312a:	13 00 20    	mov.w     #0x1, w3
    312c:	81 18 dd    	sl.w      w3, w1, w1
    312e:	81 80 ea    	com.w     w1, w1
    3130:	81 00 61    	and.w     w2, w1, w1
    3132:	01 08 78    	mov.w     w1, [w0]
    3134:	1e 00 78    	mov.w     [w14], w0
    3136:	10 00 90    	mov.w     [w0+2], w0
    3138:	9e 00 78    	mov.w     [w14], w1
    313a:	91 00 90    	mov.w     [w1+2], w1
    313c:	11 01 78    	mov.w     [w1], w2
    313e:	9e 00 78    	mov.w     [w14], w1
    3140:	e1 40 90    	mov.b     [w1+6], w1
    3142:	81 80 fb    	ze        w1, w1
    3144:	13 00 20    	mov.w     #0x1, w3
    3146:	81 18 dd    	sl.w      w3, w1, w1
    3148:	81 80 ea    	com.w     w1, w1
    314a:	81 00 61    	and.w     w2, w1, w1
    314c:	01 08 78    	mov.w     w1, [w0]
    314e:	1e 00 78    	mov.w     [w14], w0
    3150:	41 da 22    	mov.w     #0x2da4, w1
    3152:	11 08 98    	mov.w     w1, [w0+18]
    3154:	1e 00 78    	mov.w     [w14], w0
    3156:	81 de 22    	mov.w     #0x2de8, w1
    3158:	21 08 98    	mov.w     w1, [w0+20]
    315a:	00 80 fa    	ulnk      
    315c:	00 00 06    	return    

0000315e <_pin_analogIn>:
    315e:	02 00 fa    	lnk       #0x2
    3160:	00 0f 78    	mov.w     w0, [w14]
    3162:	1e 00 78    	mov.w     [w14], w0
    3164:	20 00 90    	mov.w     [w0+4], w0
    3166:	00 00 e0    	cp0.w     w0
    3168:	1f 00 32    	bra       Z, 0x31a8 <.L20>
    316a:	1e 00 78    	mov.w     [w14], w0
    316c:	10 00 90    	mov.w     [w0+2], w0
    316e:	9e 00 78    	mov.w     [w14], w1
    3170:	91 00 90    	mov.w     [w1+2], w1
    3172:	11 01 78    	mov.w     [w1], w2
    3174:	9e 00 78    	mov.w     [w14], w1
    3176:	e1 40 90    	mov.b     [w1+6], w1
    3178:	81 80 fb    	ze        w1, w1
    317a:	13 00 20    	mov.w     #0x1, w3
    317c:	81 18 dd    	sl.w      w3, w1, w1
    317e:	82 80 70    	ior.w     w1, w2, w1
    3180:	01 08 78    	mov.w     w1, [w0]
    3182:	1e 00 78    	mov.w     [w14], w0
    3184:	20 00 90    	mov.w     [w0+4], w0
    3186:	9e 00 78    	mov.w     [w14], w1
    3188:	a1 00 90    	mov.w     [w1+4], w1
    318a:	11 01 78    	mov.w     [w1], w2
    318c:	9e 00 78    	mov.w     [w14], w1
    318e:	e1 40 90    	mov.b     [w1+6], w1
    3190:	81 80 fb    	ze        w1, w1
    3192:	13 00 20    	mov.w     #0x1, w3
    3194:	81 18 dd    	sl.w      w3, w1, w1
    3196:	82 80 70    	ior.w     w1, w2, w1
    3198:	01 08 78    	mov.w     w1, [w0]
    319a:	1e 00 78    	mov.w     [w14], w0
    319c:	80 00 eb    	clr.w     w1
    319e:	11 08 98    	mov.w     w1, [w0+18]
    31a0:	1e 00 78    	mov.w     [w14], w0
    31a2:	a1 e0 22    	mov.w     #0x2e0a, w1
    31a4:	21 08 98    	mov.w     w1, [w0+20]
    31a6:	01 00 37    	bra       0x31aa <.L17>

000031a8 <.L20>:
    31a8:	00 00 00    	nop       

000031aa <.L17>:
    31aa:	00 80 fa    	ulnk      
    31ac:	00 00 06    	return    

000031ae <_pin_set>:
    31ae:	02 00 fa    	lnk       #0x2
    31b0:	00 0f 78    	mov.w     w0, [w14]
    31b2:	1e 00 78    	mov.w     [w14], w0
    31b4:	90 08 90    	mov.w     [w0+18], w1
    31b6:	40 da 22    	mov.w     #0x2da4, w0
    31b8:	80 8f 50    	sub.w     w1, w0, [w15]
    31ba:	0c 00 3a    	bra       NZ, 0x31d4 <.L21>
    31bc:	1e 00 78    	mov.w     [w14], w0
    31be:	10 00 78    	mov.w     [w0], w0
    31c0:	9e 00 78    	mov.w     [w14], w1
    31c2:	91 00 78    	mov.w     [w1], w1
    31c4:	11 01 78    	mov.w     [w1], w2
    31c6:	9e 00 78    	mov.w     [w14], w1
    31c8:	e1 40 90    	mov.b     [w1+6], w1
    31ca:	81 80 fb    	ze        w1, w1
    31cc:	13 00 20    	mov.w     #0x1, w3
    31ce:	81 18 dd    	sl.w      w3, w1, w1
    31d0:	82 80 70    	ior.w     w1, w2, w1
    31d2:	01 08 78    	mov.w     w1, [w0]

000031d4 <.L21>:
    31d4:	00 80 fa    	ulnk      
    31d6:	00 00 06    	return    

000031d8 <_pin_clear>:
    31d8:	02 00 fa    	lnk       #0x2
    31da:	00 0f 78    	mov.w     w0, [w14]
    31dc:	1e 00 78    	mov.w     [w14], w0
    31de:	90 08 90    	mov.w     [w0+18], w1
    31e0:	40 da 22    	mov.w     #0x2da4, w0
    31e2:	80 8f 50    	sub.w     w1, w0, [w15]
    31e4:	0d 00 3a    	bra       NZ, 0x3200 <.L23>
    31e6:	1e 00 78    	mov.w     [w14], w0
    31e8:	10 00 78    	mov.w     [w0], w0
    31ea:	9e 00 78    	mov.w     [w14], w1
    31ec:	91 00 78    	mov.w     [w1], w1
    31ee:	11 01 78    	mov.w     [w1], w2
    31f0:	9e 00 78    	mov.w     [w14], w1
    31f2:	e1 40 90    	mov.b     [w1+6], w1
    31f4:	81 80 fb    	ze        w1, w1
    31f6:	13 00 20    	mov.w     #0x1, w3
    31f8:	81 18 dd    	sl.w      w3, w1, w1
    31fa:	81 80 ea    	com.w     w1, w1
    31fc:	81 00 61    	and.w     w2, w1, w1
    31fe:	01 08 78    	mov.w     w1, [w0]

00003200 <.L23>:
    3200:	00 80 fa    	ulnk      
    3202:	00 00 06    	return    

00003204 <_pin_toggle>:
    3204:	02 00 fa    	lnk       #0x2
    3206:	00 0f 78    	mov.w     w0, [w14]
    3208:	1e 00 78    	mov.w     [w14], w0
    320a:	90 08 90    	mov.w     [w0+18], w1
    320c:	40 da 22    	mov.w     #0x2da4, w0
    320e:	80 8f 50    	sub.w     w1, w0, [w15]
    3210:	0c 00 3a    	bra       NZ, 0x322a <.L25>
    3212:	1e 00 78    	mov.w     [w14], w0
    3214:	10 00 78    	mov.w     [w0], w0
    3216:	9e 00 78    	mov.w     [w14], w1
    3218:	91 00 78    	mov.w     [w1], w1
    321a:	11 01 78    	mov.w     [w1], w2
    321c:	9e 00 78    	mov.w     [w14], w1
    321e:	e1 40 90    	mov.b     [w1+6], w1
    3220:	81 80 fb    	ze        w1, w1
    3222:	13 00 20    	mov.w     #0x1, w3
    3224:	81 18 dd    	sl.w      w3, w1, w1
    3226:	81 00 69    	xor.w     w2, w1, w1
    3228:	01 08 78    	mov.w     w1, [w0]

0000322a <.L25>:
    322a:	00 80 fa    	ulnk      
    322c:	00 00 06    	return    

0000322e <_pin_write>:
    322e:	04 00 fa    	lnk       #0x4
    3230:	00 0f 78    	mov.w     w0, [w14]
    3232:	11 07 98    	mov.w     w1, [w14+2]
    3234:	1e 00 78    	mov.w     [w14], w0
    3236:	10 08 90    	mov.w     [w0+18], w0
    3238:	00 00 e0    	cp0.w     w0
    323a:	05 00 32    	bra       Z, 0x3246 <.L27>
    323c:	1e 00 78    	mov.w     [w14], w0
    323e:	10 09 90    	mov.w     [w0+18], w2
    3240:	9e 00 90    	mov.w     [w14+2], w1
    3242:	1e 00 78    	mov.w     [w14], w0
    3244:	02 00 01    	call      w2

00003246 <.L27>:
    3246:	00 80 fa    	ulnk      
    3248:	00 00 06    	return    

0000324a <_pin_read>:
    324a:	02 00 fa    	lnk       #0x2
    324c:	00 0f 78    	mov.w     w0, [w14]
    324e:	1e 00 78    	mov.w     [w14], w0
    3250:	20 08 90    	mov.w     [w0+20], w0
    3252:	00 00 e0    	cp0.w     w0
    3254:	05 00 32    	bra       Z, 0x3260 <.L30>
    3256:	1e 00 78    	mov.w     [w14], w0
    3258:	a0 08 90    	mov.w     [w0+20], w1
    325a:	1e 00 78    	mov.w     [w14], w0
    325c:	01 00 01    	call      w1
    325e:	01 00 37    	bra       0x3262 <.L31>

00003260 <.L30>:
    3260:	00 80 eb    	setm.w    w0

00003262 <.L31>:
    3262:	00 80 fa    	ulnk      
    3264:	00 00 06    	return    

00003266 <___pwmRead>:
    3266:	08 00 fa    	lnk       #0x8
    3268:	30 07 98    	mov.w     w0, [w14+6]
uint16_t __pwmRead(_PIN *self) {
    WORD32 temp;
    _OC *oc;

    oc = (_OC *)(self->owner);
    326a:	3e 00 90    	mov.w     [w14+6], w0
    326c:	00 08 90    	mov.w     [w0+16], w0
    326e:	00 0f 78    	mov.w     w0, [w14]
    temp.w[0] = 0;
    3270:	00 00 eb    	clr.w     w0
    3272:	10 07 98    	mov.w     w0, [w14+2]
    temp.w[1] = *(oc->OCxR);
    3274:	1e 00 78    	mov.w     [w14], w0
    3276:	30 00 90    	mov.w     [w0+6], w0
    3278:	10 00 78    	mov.w     [w0], w0
    327a:	20 07 98    	mov.w     w0, [w14+4]
    return (uint16_t)(temp.ul/(uint32_t)(*(oc->OCxRS)));
    327c:	1e 02 90    	mov.w     [w14+2], w4
    327e:	ae 02 90    	mov.w     [w14+4], w5
    3280:	1e 00 78    	mov.w     [w14], w0
    3282:	20 00 90    	mov.w     [w0+4], w0
    3284:	10 00 78    	mov.w     [w0], w0
    3286:	80 00 eb    	clr.w     w1
    3288:	00 01 be    	mov.d     w0, w2
    328a:	04 00 be    	mov.d     w4, w0
    328c:	22 f1 07    	rcall     0x14d2 <___udivsi3>
    328e:	00 00 78    	mov.w     w0, w0
}
    3290:	00 80 fa    	ulnk      
    3292:	00 00 06    	return    

00003294 <___pwmWrite>:

void __pwmWrite(_PIN *self, uint16_t val) {
    3294:	0a 00 fa    	lnk       #0xa
    3296:	30 07 98    	mov.w     w0, [w14+6]
    3298:	41 07 98    	mov.w     w1, [w14+8]
    WORD32 temp;
    _OC *oc;

    oc = (_OC *)(self->owner);
    329a:	3e 00 90    	mov.w     [w14+6], w0
    329c:	00 08 90    	mov.w     [w0+16], w0
    329e:	00 0f 78    	mov.w     w0, [w14]
    temp.ul = (uint32_t)val*(uint32_t)(*(oc->OCxRS));
    32a0:	4e 00 90    	mov.w     [w14+8], w0
    32a2:	61 01 b8    	mul.uu    w0, #0x1, w2
    32a4:	1e 00 78    	mov.w     [w14], w0
    32a6:	20 00 90    	mov.w     [w0+4], w0
    32a8:	10 00 78    	mov.w     [w0], w0
    32aa:	80 00 eb    	clr.w     w1
    32ac:	00 9a b9    	mul.ss    w3, w0, w4
    32ae:	04 02 78    	mov.w     w4, w4
    32b0:	02 8b b9    	mul.ss    w1, w2, w6
    32b2:	86 02 78    	mov.w     w6, w5
    32b4:	05 02 42    	add.w     w4, w5, w4
    32b6:	00 10 b8    	mul.uu    w2, w0, w0
    32b8:	01 02 42    	add.w     w4, w1, w4
    32ba:	84 00 78    	mov.w     w4, w1
    32bc:	10 07 98    	mov.w     w0, [w14+2]
    32be:	21 07 98    	mov.w     w1, [w14+4]
    *(oc->OCxR) = temp.w[1];
    32c0:	1e 00 78    	mov.w     [w14], w0
    32c2:	30 00 90    	mov.w     [w0+6], w0
    32c4:	ae 00 90    	mov.w     [w14+4], w1
    32c6:	01 08 78    	mov.w     w1, [w0]
}
    32c8:	00 80 fa    	ulnk      
    32ca:	00 00 06    	return    

000032cc <___servoRead>:

uint16_t __servoRead(_PIN *self) {
    32cc:	08 00 fa    	lnk       #0x8
    32ce:	30 07 98    	mov.w     w0, [w14+6]
    WORD32 temp;
    _OC *oc;

    oc = (_OC *)(self->owner);
    32d0:	3e 00 90    	mov.w     [w14+6], w0
    32d2:	00 08 90    	mov.w     [w0+16], w0
    32d4:	00 0f 78    	mov.w     w0, [w14]
    temp.w[0] = 0;
    32d6:	00 00 eb    	clr.w     w0
    32d8:	10 07 98    	mov.w     w0, [w14+2]
    temp.w[1] = *(oc->OCxRS)-oc->servooffset;
    32da:	1e 00 78    	mov.w     [w14], w0
    32dc:	20 00 90    	mov.w     [w0+4], w0
    32de:	90 00 78    	mov.w     [w0], w1
    32e0:	1e 00 78    	mov.w     [w14], w0
    32e2:	60 00 90    	mov.w     [w0+12], w0
    32e4:	00 80 50    	sub.w     w1, w0, w0
    32e6:	20 07 98    	mov.w     w0, [w14+4]
    return (uint16_t)(temp.ul/(uint32_t)(oc->servomultiplier));
    32e8:	1e 02 90    	mov.w     [w14+2], w4
    32ea:	ae 02 90    	mov.w     [w14+4], w5
    32ec:	1e 00 78    	mov.w     [w14], w0
    32ee:	70 00 90    	mov.w     [w0+14], w0
    32f0:	80 00 eb    	clr.w     w1
    32f2:	00 01 be    	mov.d     w0, w2
    32f4:	04 00 be    	mov.d     w4, w0
    32f6:	ed f0 07    	rcall     0x14d2 <___udivsi3>
    32f8:	00 00 78    	mov.w     w0, w0
}
    32fa:	00 80 fa    	ulnk      
    32fc:	00 00 06    	return    

000032fe <___servoWrite>:

void __servoWrite(_PIN *self, uint16_t val) {
    32fe:	0a 00 fa    	lnk       #0xa
    3300:	30 07 98    	mov.w     w0, [w14+6]
    3302:	41 07 98    	mov.w     w1, [w14+8]
    WORD32 temp;
    _OC *oc;

    oc = (_OC *)(self->owner);
    3304:	3e 00 90    	mov.w     [w14+6], w0
    3306:	00 08 90    	mov.w     [w0+16], w0
    3308:	00 0f 78    	mov.w     w0, [w14]
    temp.ul = (uint32_t)val*(uint32_t)(oc->servomultiplier);
    330a:	4e 00 90    	mov.w     [w14+8], w0
    330c:	61 01 b8    	mul.uu    w0, #0x1, w2
    330e:	1e 00 78    	mov.w     [w14], w0
    3310:	70 00 90    	mov.w     [w0+14], w0
    3312:	80 00 eb    	clr.w     w1
    3314:	00 9a b9    	mul.ss    w3, w0, w4
    3316:	04 02 78    	mov.w     w4, w4
    3318:	02 8b b9    	mul.ss    w1, w2, w6
    331a:	86 02 78    	mov.w     w6, w5
    331c:	05 02 42    	add.w     w4, w5, w4
    331e:	00 10 b8    	mul.uu    w2, w0, w0
    3320:	01 02 42    	add.w     w4, w1, w4
    3322:	84 00 78    	mov.w     w4, w1
    3324:	10 07 98    	mov.w     w0, [w14+2]
    3326:	21 07 98    	mov.w     w1, [w14+4]
    *(oc->OCxRS) = oc->servooffset+temp.w[1];
    3328:	1e 00 78    	mov.w     [w14], w0
    332a:	20 00 90    	mov.w     [w0+4], w0
    332c:	9e 00 78    	mov.w     [w14], w1
    332e:	61 01 90    	mov.w     [w1+12], w2
    3330:	ae 00 90    	mov.w     [w14+4], w1
    3332:	81 00 41    	add.w     w2, w1, w1
    3334:	01 08 78    	mov.w     w1, [w0]
}
    3336:	00 80 fa    	ulnk      
    3338:	00 00 06    	return    

0000333a <_init_oc>:

void init_oc(void) {
    333a:	00 00 fa    	lnk       #0x0
    oc_init(&oc1, (uint16_t *)&OC1CON1, (uint16_t *)&OC1CON2, 
    333c:	26 01 20    	mov.w     #0x12, w6
    333e:	85 19 20    	mov.w     #0x198, w5
    3340:	64 19 20    	mov.w     #0x196, w4
    3342:	43 19 20    	mov.w     #0x194, w3
    3344:	22 19 20    	mov.w     #0x192, w2
    3346:	01 19 20    	mov.w     #0x190, w1
    3348:	a0 b2 20    	mov.w     #0xb2a, w0
    334a:	42 00 07    	rcall     0x33d0 <_oc_init> <L0> <.LFB5> <.LFE4>
            (uint16_t *)&OC1RS, (uint16_t *)&OC1R, (uint16_t *)&OC1TMR, 18);
    oc_init(&oc2, (uint16_t *)&OC2CON1, (uint16_t *)&OC2CON2, 
    334c:	36 01 20    	mov.w     #0x13, w6
    334e:	25 1a 20    	mov.w     #0x1a2, w5
    3350:	04 1a 20    	mov.w     #0x1a0, w4
    3352:	e3 19 20    	mov.w     #0x19e, w3
    3354:	c2 19 20    	mov.w     #0x19c, w2
    3356:	a1 19 20    	mov.w     #0x19a, w1
    3358:	c0 b3 20    	mov.w     #0xb3c, w0
    335a:	3a 00 07    	rcall     0x33d0 <_oc_init> <L0> <.LFB5> <.LFE4>
            (uint16_t *)&OC2RS, (uint16_t *)&OC2R, (uint16_t *)&OC2TMR, 19);
    oc_init(&oc3, (uint16_t *)&OC3CON1, (uint16_t *)&OC3CON2, 
    335c:	46 01 20    	mov.w     #0x14, w6
    335e:	c5 1a 20    	mov.w     #0x1ac, w5
    3360:	a4 1a 20    	mov.w     #0x1aa, w4
    3362:	83 1a 20    	mov.w     #0x1a8, w3
    3364:	62 1a 20    	mov.w     #0x1a6, w2
    3366:	41 1a 20    	mov.w     #0x1a4, w1
    3368:	e0 b4 20    	mov.w     #0xb4e, w0
    336a:	32 00 07    	rcall     0x33d0 <_oc_init> <L0> <.LFB5> <.LFE4>
            (uint16_t *)&OC3RS, (uint16_t *)&OC3R, (uint16_t *)&OC3TMR, 20);
    oc_init(&oc4, (uint16_t *)&OC4CON1, (uint16_t *)&OC4CON2, 
    336c:	56 01 20    	mov.w     #0x15, w6
    336e:	65 1b 20    	mov.w     #0x1b6, w5
    3370:	44 1b 20    	mov.w     #0x1b4, w4
    3372:	23 1b 20    	mov.w     #0x1b2, w3
    3374:	02 1b 20    	mov.w     #0x1b0, w2
    3376:	e1 1a 20    	mov.w     #0x1ae, w1
    3378:	00 b6 20    	mov.w     #0xb60, w0
    337a:	2a 00 07    	rcall     0x33d0 <_oc_init> <L0> <.LFB5> <.LFE4>
            (uint16_t *)&OC4RS, (uint16_t *)&OC4R, (uint16_t *)&OC4TMR, 21);
    oc_init(&oc5, (uint16_t *)&OC5CON1, (uint16_t *)&OC5CON2, 
    337c:	66 01 20    	mov.w     #0x16, w6
    337e:	05 1c 20    	mov.w     #0x1c0, w5
    3380:	e4 1b 20    	mov.w     #0x1be, w4
    3382:	c3 1b 20    	mov.w     #0x1bc, w3
    3384:	a2 1b 20    	mov.w     #0x1ba, w2
    3386:	81 1b 20    	mov.w     #0x1b8, w1
    3388:	20 b7 20    	mov.w     #0xb72, w0
    338a:	22 00 07    	rcall     0x33d0 <_oc_init> <L0> <.LFB5> <.LFE4>
            (uint16_t *)&OC5RS, (uint16_t *)&OC5R, (uint16_t *)&OC5TMR, 22);
    oc_init(&oc6, (uint16_t *)&OC6CON1, (uint16_t *)&OC6CON2, 
    338c:	76 01 20    	mov.w     #0x17, w6
    338e:	a5 1c 20    	mov.w     #0x1ca, w5
    3390:	84 1c 20    	mov.w     #0x1c8, w4
    3392:	63 1c 20    	mov.w     #0x1c6, w3
    3394:	42 1c 20    	mov.w     #0x1c4, w2
    3396:	21 1c 20    	mov.w     #0x1c2, w1
    3398:	40 b8 20    	mov.w     #0xb84, w0
    339a:	1a 00 07    	rcall     0x33d0 <_oc_init> <L0> <.LFB5> <.LFE4>
            (uint16_t *)&OC6RS, (uint16_t *)&OC6R, (uint16_t *)&OC6TMR, 23);
    oc_init(&oc7, (uint16_t *)&OC7CON1, (uint16_t *)&OC7CON2, 
    339c:	86 01 20    	mov.w     #0x18, w6
    339e:	45 1d 20    	mov.w     #0x1d4, w5
    33a0:	24 1d 20    	mov.w     #0x1d2, w4
    33a2:	03 1d 20    	mov.w     #0x1d0, w3
    33a4:	e2 1c 20    	mov.w     #0x1ce, w2
    33a6:	c1 1c 20    	mov.w     #0x1cc, w1
    33a8:	60 b9 20    	mov.w     #0xb96, w0
    33aa:	12 00 07    	rcall     0x33d0 <_oc_init> <L0> <.LFB5> <.LFE4>
            (uint16_t *)&OC7RS, (uint16_t *)&OC7R, (uint16_t *)&OC7TMR, 24);
    oc_init(&oc8, (uint16_t *)&OC8CON1, (uint16_t *)&OC8CON2, 
    33ac:	96 01 20    	mov.w     #0x19, w6
    33ae:	e5 1d 20    	mov.w     #0x1de, w5
    33b0:	c4 1d 20    	mov.w     #0x1dc, w4
    33b2:	a3 1d 20    	mov.w     #0x1da, w3
    33b4:	82 1d 20    	mov.w     #0x1d8, w2
    33b6:	61 1d 20    	mov.w     #0x1d6, w1
    33b8:	80 ba 20    	mov.w     #0xba8, w0
    33ba:	0a 00 07    	rcall     0x33d0 <_oc_init> <L0> <.LFB5> <.LFE4>
            (uint16_t *)&OC8RS, (uint16_t *)&OC8R, (uint16_t *)&OC8TMR, 25);
    oc_init(&oc9, (uint16_t *)&OC9CON1, (uint16_t *)&OC9CON2, 
    33bc:	36 02 20    	mov.w     #0x23, w6
    33be:	85 1e 20    	mov.w     #0x1e8, w5
    33c0:	64 1e 20    	mov.w     #0x1e6, w4
    33c2:	43 1e 20    	mov.w     #0x1e4, w3
    33c4:	22 1e 20    	mov.w     #0x1e2, w2
    33c6:	01 1e 20    	mov.w     #0x1e0, w1
    33c8:	a0 bb 20    	mov.w     #0xbba, w0
    33ca:	02 00 07    	rcall     0x33d0 <_oc_init> <L0> <.LFB5> <.LFE4>
            (uint16_t *)&OC9RS, (uint16_t *)&OC9R, (uint16_t *)&OC9TMR, 35);
}
    33cc:	00 80 fa    	ulnk      
    33ce:	00 00 06    	return    

000033d0 <_oc_init>:

void oc_init(_OC *self, uint16_t *OCxCON1, uint16_t *OCxCON2, 
             uint16_t *OCxRS, uint16_t *OCxR, uint16_t *OCxTMR, 
             uint16_t rpnum) {
    33d0:	0e 00 fa    	lnk       #0xe
    33d2:	00 0f 78    	mov.w     w0, [w14]
    33d4:	11 07 98    	mov.w     w1, [w14+2]
    33d6:	22 07 98    	mov.w     w2, [w14+4]
    33d8:	33 07 98    	mov.w     w3, [w14+6]
    33da:	44 07 98    	mov.w     w4, [w14+8]
    33dc:	55 07 98    	mov.w     w5, [w14+10]
    33de:	66 07 98    	mov.w     w6, [w14+12]
    self->OCxCON1 = OCxCON1;
    33e0:	1e 00 78    	mov.w     [w14], w0
    33e2:	9e 00 90    	mov.w     [w14+2], w1
    33e4:	01 08 78    	mov.w     w1, [w0]
    self->OCxCON2 = OCxCON2;
    33e6:	1e 00 78    	mov.w     [w14], w0
    33e8:	ae 00 90    	mov.w     [w14+4], w1
    33ea:	11 00 98    	mov.w     w1, [w0+2]
    self->OCxRS = OCxRS;
    33ec:	1e 00 78    	mov.w     [w14], w0
    33ee:	be 00 90    	mov.w     [w14+6], w1
    33f0:	21 00 98    	mov.w     w1, [w0+4]
    self->OCxR = OCxR;
    33f2:	1e 00 78    	mov.w     [w14], w0
    33f4:	ce 00 90    	mov.w     [w14+8], w1
    33f6:	31 00 98    	mov.w     w1, [w0+6]
    self->OCxTMR = OCxTMR;
    33f8:	1e 00 78    	mov.w     [w14], w0
    33fa:	de 00 90    	mov.w     [w14+10], w1
    33fc:	41 00 98    	mov.w     w1, [w0+8]
    self->servooffset = (uint16_t)(1e-3*FCY);
    33fe:	1e 00 78    	mov.w     [w14], w0
    3400:	01 e8 23    	mov.w     #0x3e80, w1
    3402:	61 00 98    	mov.w     w1, [w0+12]
    self->servomultiplier = (uint16_t)(1e-3*FCY);
    3404:	1e 00 78    	mov.w     [w14], w0
    3406:	01 e8 23    	mov.w     #0x3e80, w1
    3408:	71 00 98    	mov.w     w1, [w0+14]
    self->rpnum = rpnum;
    340a:	1e 00 78    	mov.w     [w14], w0
    340c:	ee 00 90    	mov.w     [w14+12], w1
    340e:	51 00 98    	mov.w     w1, [w0+10]
    self->pin = NULL;
    3410:	1e 00 78    	mov.w     [w14], w0
    3412:	80 00 eb    	clr.w     w1
    3414:	01 08 98    	mov.w     w1, [w0+16]
}
    3416:	00 80 fa    	ulnk      
    3418:	00 00 06    	return    

0000341a <_oc_free>:

void oc_free(_OC *self) {
    341a:	02 00 fa    	lnk       #0x2
    341c:	00 0f 78    	mov.w     w0, [w14]
    *(self->OCxCON1) = 0;
    341e:	1e 00 78    	mov.w     [w14], w0
    3420:	10 00 78    	mov.w     [w0], w0
    3422:	80 00 eb    	clr.w     w1
    3424:	01 08 78    	mov.w     w1, [w0]
    *(self->OCxCON2) = 0;
    3426:	1e 00 78    	mov.w     [w14], w0
    3428:	10 00 90    	mov.w     [w0+2], w0
    342a:	80 00 eb    	clr.w     w1
    342c:	01 08 78    	mov.w     w1, [w0]
    if (self->pin) {
    342e:	1e 00 78    	mov.w     [w14], w0
    3430:	00 08 90    	mov.w     [w0+16], w0
    3432:	00 00 e0    	cp0.w     w0
    3434:	2f 00 32    	bra       Z, 0x3494 <.L7>
        __builtin_write_OSCCONL(OSCCON&0xBF);
    3436:	11 3a 80    	mov.w     0x742, w1
    3438:	f0 0b 20    	mov.w     #0xbf, w0
    343a:	00 81 60    	and.w     w1, w0, w2
    343c:	60 04 20    	mov.w     #0x46, w0
    343e:	71 05 20    	mov.w     #0x57, w1
    3440:	23 74 20    	mov.w     #0x742, w3
    3442:	80 49 78    	mov.b     w0, [w3]
    3444:	81 49 78    	mov.b     w1, [w3]
    3446:	82 49 78    	mov.b     w2, [w3]
        *(self->pin->rpor) &= ~(0x3F<<(self->pin->rpshift));
    3448:	1e 00 78    	mov.w     [w14], w0
    344a:	00 08 90    	mov.w     [w0+16], w0
    344c:	70 00 90    	mov.w     [w0+14], w0
    344e:	9e 00 78    	mov.w     [w14], w1
    3450:	81 08 90    	mov.w     [w1+16], w1
    3452:	f1 00 90    	mov.w     [w1+14], w1
    3454:	11 01 78    	mov.w     [w1], w2
    3456:	9e 00 78    	mov.w     [w14], w1
    3458:	81 08 90    	mov.w     [w1+16], w1
    345a:	a1 48 90    	mov.b     [w1+10], w1
    345c:	81 80 fb    	ze        w1, w1
    345e:	f3 03 20    	mov.w     #0x3f, w3
    3460:	81 18 dd    	sl.w      w3, w1, w1
    3462:	81 80 ea    	com.w     w1, w1
    3464:	81 00 61    	and.w     w2, w1, w1
    3466:	01 08 78    	mov.w     w1, [w0]
        __builtin_write_OSCCONL(OSCCON|0x40);
    3468:	10 3a 80    	mov.w     0x742, w0
    346a:	00 01 78    	mov.w     w0, w2
    346c:	02 60 a0    	bset.w    w2, #0x6
    346e:	60 04 20    	mov.w     #0x46, w0
    3470:	71 05 20    	mov.w     #0x57, w1
    3472:	23 74 20    	mov.w     #0x742, w3
    3474:	80 49 78    	mov.b     w0, [w3]
    3476:	81 49 78    	mov.b     w1, [w3]
    3478:	82 49 78    	mov.b     w2, [w3]
        self->pin->owner = NULL;
    347a:	1e 00 78    	mov.w     [w14], w0
    347c:	00 08 90    	mov.w     [w0+16], w0
    347e:	80 00 eb    	clr.w     w1
    3480:	01 08 98    	mov.w     w1, [w0+16]
        pin_digitalOut(self->pin);
    3482:	1e 00 78    	mov.w     [w14], w0
    3484:	00 08 90    	mov.w     [w0+16], w0
    3486:	36 fe 07    	rcall     0x30f4 <_pin_digitalOut> <L0> <.LFB6> <.LFE5>
        pin_clear(self->pin);
    3488:	1e 00 78    	mov.w     [w14], w0
    348a:	00 08 90    	mov.w     [w0+16], w0
    348c:	a5 fe 07    	rcall     0x31d8 <_pin_clear> <L0> <.LFB9> <.LFE8>
        self->pin = NULL;
    348e:	1e 00 78    	mov.w     [w14], w0
    3490:	80 00 eb    	clr.w     w1
    3492:	01 08 98    	mov.w     w1, [w0+16]

00003494 <.L7>:
    }
}
    3494:	00 80 fa    	ulnk      
    3496:	00 00 06    	return    

00003498 <_oc_pwm>:

void oc_pwm(_OC *self, _PIN *pin, _TIMER *timer, float freq, uint16_t duty) {
    3498:	10 00 fa    	lnk       #0x10
    349a:	88 1f 78    	mov.w     w8, [w15++]
    349c:	20 07 98    	mov.w     w0, [w14+4]
    349e:	31 07 98    	mov.w     w1, [w14+6]
    34a0:	42 07 98    	mov.w     w2, [w14+8]
    34a2:	54 07 98    	mov.w     w4, [w14+10]
    34a4:	65 07 98    	mov.w     w5, [w14+12]
    34a6:	73 07 98    	mov.w     w3, [w14+14]
    WORD32 temp;

    if (pin->rpnum==-1)
    34a8:	3e 00 90    	mov.w     [w14+6], w0
    34aa:	60 00 90    	mov.w     [w0+12], w0
    34ac:	e1 0f 40    	add.w     w0, #0x1, [w15]
    34ae:	9c 00 32    	bra       Z, 0x35e8 <.L18>
        return;
    if (pin->owner==NULL) {
    34b0:	3e 00 90    	mov.w     [w14+6], w0
    34b2:	00 08 90    	mov.w     [w0+16], w0
    34b4:	00 00 e0    	cp0.w     w0
    34b6:	33 00 3a    	bra       NZ, 0x351e <.L12>
        self->pin = pin;
    34b8:	2e 00 90    	mov.w     [w14+4], w0
    34ba:	be 00 90    	mov.w     [w14+6], w1
    34bc:	01 08 98    	mov.w     w1, [w0+16]
        pin->owner = (void *)self;
    34be:	3e 00 90    	mov.w     [w14+6], w0
    34c0:	ae 00 90    	mov.w     [w14+4], w1
    34c2:	01 08 98    	mov.w     w1, [w0+16]
        __builtin_write_OSCCONL(OSCCON&0xBF);
    34c4:	11 3a 80    	mov.w     0x742, w1
    34c6:	f0 0b 20    	mov.w     #0xbf, w0
    34c8:	00 81 60    	and.w     w1, w0, w2
    34ca:	60 04 20    	mov.w     #0x46, w0
    34cc:	71 05 20    	mov.w     #0x57, w1
    34ce:	23 74 20    	mov.w     #0x742, w3
    34d0:	80 49 78    	mov.b     w0, [w3]
    34d2:	81 49 78    	mov.b     w1, [w3]
    34d4:	82 49 78    	mov.b     w2, [w3]
        *(pin->rpor) &= ~(0x3F<<(pin->rpshift));
    34d6:	3e 00 90    	mov.w     [w14+6], w0
    34d8:	70 00 90    	mov.w     [w0+14], w0
    34da:	be 00 90    	mov.w     [w14+6], w1
    34dc:	f1 00 90    	mov.w     [w1+14], w1
    34de:	11 01 78    	mov.w     [w1], w2
    34e0:	be 00 90    	mov.w     [w14+6], w1
    34e2:	a1 48 90    	mov.b     [w1+10], w1
    34e4:	81 80 fb    	ze        w1, w1
    34e6:	f3 03 20    	mov.w     #0x3f, w3
    34e8:	81 18 dd    	sl.w      w3, w1, w1
    34ea:	81 80 ea    	com.w     w1, w1
    34ec:	81 00 61    	and.w     w2, w1, w1
    34ee:	01 08 78    	mov.w     w1, [w0]
        *(pin->rpor) |= (self->rpnum)<<(pin->rpshift);
    34f0:	3e 00 90    	mov.w     [w14+6], w0
    34f2:	70 00 90    	mov.w     [w0+14], w0
    34f4:	be 00 90    	mov.w     [w14+6], w1
    34f6:	f1 00 90    	mov.w     [w1+14], w1
    34f8:	11 01 78    	mov.w     [w1], w2
    34fa:	ae 00 90    	mov.w     [w14+4], w1
    34fc:	d1 01 90    	mov.w     [w1+10], w3
    34fe:	be 00 90    	mov.w     [w14+6], w1
    3500:	a1 48 90    	mov.b     [w1+10], w1
    3502:	81 80 fb    	ze        w1, w1
    3504:	81 18 dd    	sl.w      w3, w1, w1
    3506:	82 80 70    	ior.w     w1, w2, w1
    3508:	01 08 78    	mov.w     w1, [w0]
        __builtin_write_OSCCONL(OSCCON|0x40);
    350a:	10 3a 80    	mov.w     0x742, w0
    350c:	00 01 78    	mov.w     w0, w2
    350e:	02 60 a0    	bset.w    w2, #0x6
    3510:	60 04 20    	mov.w     #0x46, w0
    3512:	71 05 20    	mov.w     #0x57, w1
    3514:	23 74 20    	mov.w     #0x742, w3
    3516:	80 49 78    	mov.b     w0, [w3]
    3518:	81 49 78    	mov.b     w1, [w3]
    351a:	82 49 78    	mov.b     w2, [w3]
    351c:	05 00 37    	bra       0x3528 <.L13>

0000351e <.L12>:
    } else if (pin->owner!=(void *)self) {
    351e:	3e 00 90    	mov.w     [w14+6], w0
    3520:	80 08 90    	mov.w     [w0+16], w1
    3522:	2e 00 90    	mov.w     [w14+4], w0
    3524:	80 8f 50    	sub.w     w1, w0, [w15]
    3526:	62 00 3a    	bra       NZ, 0x35ec <.L19>

00003528 <.L13>:
        return;
    }
    if (timer) {
    3528:	4e 00 90    	mov.w     [w14+8], w0
    352a:	00 00 e0    	cp0.w     w0
    352c:	1c 00 32    	bra       Z, 0x3566 <.L14>
        *(self->OCxCON1) = ((timer->octselnum)<<10)|0x0006;
    352e:	2e 00 90    	mov.w     [w14+4], w0
    3530:	10 00 78    	mov.w     [w0], w0
    3532:	ce 00 90    	mov.w     [w14+8], w1
    3534:	e1 00 90    	mov.w     [w1+12], w1
    3536:	ca 08 dd    	sl.w      w1, #0xa, w1
    3538:	61 00 b3    	ior.w     #0x6, w1
    353a:	01 08 78    	mov.w     w1, [w0]
        *(self->OCxCON2) = 0x001F;
    353c:	2e 00 90    	mov.w     [w14+4], w0
    353e:	10 00 90    	mov.w     [w0+2], w0
    3540:	f1 01 20    	mov.w     #0x1f, w1
    3542:	01 08 78    	mov.w     w1, [w0]
        timer_setFreq(timer, freq);
    3544:	5e 01 90    	mov.w     [w14+10], w2
    3546:	ee 01 90    	mov.w     [w14+12], w3
    3548:	4e 00 90    	mov.w     [w14+8], w0
    354a:	e4 f8 07    	rcall     0x2714 <_timer_setFreq> <L0> <.LFB10> <.LFE9>
        *(self->OCxRS) = *(timer->PRx);
    354c:	2e 00 90    	mov.w     [w14+4], w0
    354e:	20 00 90    	mov.w     [w0+4], w0
    3550:	ce 00 90    	mov.w     [w14+8], w1
    3552:	91 00 90    	mov.w     [w1+2], w1
    3554:	91 00 78    	mov.w     [w1], w1
    3556:	01 08 78    	mov.w     w1, [w0]
        *(self->OCxTMR) = 0;
    3558:	2e 00 90    	mov.w     [w14+4], w0
    355a:	40 00 90    	mov.w     [w0+8], w0
    355c:	80 00 eb    	clr.w     w1
    355e:	01 08 78    	mov.w     w1, [w0]
        timer_start(timer);
    3560:	4e 00 90    	mov.w     [w14+8], w0
    3562:	0d f9 07    	rcall     0x277e <_timer_start> <L0> <.LFB13> <.LFE12>
    3564:	25 00 37    	bra       0x35b0 <.L15>

00003566 <.L14>:
    } else {
        *(self->OCxCON1) = 0x1C06;
    3566:	2e 00 90    	mov.w     [w14+4], w0
    3568:	10 00 78    	mov.w     [w0], w0
    356a:	61 c0 21    	mov.w     #0x1c06, w1
    356c:	01 08 78    	mov.w     w1, [w0]
        *(self->OCxCON2) = 0x001F;
    356e:	2e 00 90    	mov.w     [w14+4], w0
    3570:	10 00 90    	mov.w     [w0+2], w0
    3572:	f1 01 20    	mov.w     #0x1f, w1
    3574:	01 08 78    	mov.w     w1, [w0]
        if (freq<(FCY/65536.))
    3576:	18 c0 b3    	mov.b     #0x1, w8
    3578:	02 40 22    	mov.w     #0x2400, w2
    357a:	43 37 24    	mov.w     #0x4374, w3
    357c:	5e 00 90    	mov.w     [w14+10], w0
    357e:	ee 00 90    	mov.w     [w14+12], w1
    3580:	00 ef 07    	rcall     0x1382 <___eqsf2> <___lesf2> <___ltsf2>
    3582:	00 00 e0    	cp0.w     w0
    3584:	01 00 35    	bra       LT, 0x3588 <.L16>
    3586:	00 44 eb    	clr.b     w8

00003588 <.L16>:
    3588:	08 04 e0    	cp0.b     w8
    358a:	05 00 32    	bra       Z, 0x3596 <.L17>
            *(self->OCxRS) = 0xFFFF;
    358c:	2e 00 90    	mov.w     [w14+4], w0
    358e:	20 00 90    	mov.w     [w0+4], w0
    3590:	80 80 eb    	setm.w    w1
    3592:	01 08 78    	mov.w     w1, [w0]
    3594:	0d 00 37    	bra       0x35b0 <.L15>

00003596 <.L17>:
        else
            *(self->OCxRS) = (uint16_t)(FCY/freq-1.);
    3596:	2e 00 90    	mov.w     [w14+4], w0
    3598:	20 04 90    	mov.w     [w0+4], w8
    359a:	5e 01 90    	mov.w     [w14+10], w2
    359c:	ee 01 90    	mov.w     [w14+12], w3
    359e:	00 40 22    	mov.w     #0x2400, w0
    35a0:	41 b7 24    	mov.w     #0x4b74, w1
    35a2:	ad ee 07    	rcall     0x12fe <___divsf3>
    35a4:	02 00 20    	mov.w     #0x0, w2
    35a6:	03 f8 23    	mov.w     #0x3f80, w3
    35a8:	4c ee 07    	rcall     0x1242 <___subsf3>
    35aa:	ef ee 07    	rcall     0x138a <___fixunssfsi>
    35ac:	00 00 78    	mov.w     w0, w0
    35ae:	00 0c 78    	mov.w     w0, [w8]

000035b0 <.L15>:
    }
    temp.ul = (uint32_t)duty*(uint32_t)(*(self->OCxRS));
    35b0:	7e 00 90    	mov.w     [w14+14], w0
    35b2:	61 01 b8    	mul.uu    w0, #0x1, w2
    35b4:	2e 00 90    	mov.w     [w14+4], w0
    35b6:	20 00 90    	mov.w     [w0+4], w0
    35b8:	10 00 78    	mov.w     [w0], w0
    35ba:	80 00 eb    	clr.w     w1
    35bc:	00 9a b9    	mul.ss    w3, w0, w4
    35be:	04 02 78    	mov.w     w4, w4
    35c0:	02 8b b9    	mul.ss    w1, w2, w6
    35c2:	86 02 78    	mov.w     w6, w5
    35c4:	05 02 42    	add.w     w4, w5, w4
    35c6:	00 10 b8    	mul.uu    w2, w0, w0
    35c8:	01 02 42    	add.w     w4, w1, w4
    35ca:	84 00 78    	mov.w     w4, w1
    35cc:	00 8f be    	mov.d     w0, [w14]
    *(self->OCxR) = temp.w[1];
    35ce:	2e 00 90    	mov.w     [w14+4], w0
    35d0:	30 00 90    	mov.w     [w0+6], w0
    35d2:	9e 00 90    	mov.w     [w14+2], w1
    35d4:	01 08 78    	mov.w     w1, [w0]
    self->pin->write = __pwmWrite;
    35d6:	2e 00 90    	mov.w     [w14+4], w0
    35d8:	00 08 90    	mov.w     [w0+16], w0
    35da:	41 29 23    	mov.w     #0x3294, w1
    35dc:	11 08 98    	mov.w     w1, [w0+18]
    self->pin->read = __pwmRead;
    35de:	2e 00 90    	mov.w     [w14+4], w0
    35e0:	00 08 90    	mov.w     [w0+16], w0
    35e2:	61 26 23    	mov.w     #0x3266, w1
    35e4:	21 08 98    	mov.w     w1, [w0+20]
    35e6:	03 00 37    	bra       0x35ee <.L9>

000035e8 <.L18>:
    35e8:	00 00 00    	nop       
    35ea:	01 00 37    	bra       0x35ee <.L9>

000035ec <.L19>:
    35ec:	00 00 00    	nop       

000035ee <.L9>:
}
    35ee:	4f 04 78    	mov.w     [--w15], w8
    35f0:	00 80 fa    	ulnk      
    35f2:	00 00 06    	return    

000035f4 <_oc_servo>:

void oc_servo(_OC *self, _PIN *pin, _TIMER *timer, float interval, 
              float min_width, float max_width, uint16_t pos) {
    35f4:	14 00 fa    	lnk       #0x14
    35f6:	20 07 98    	mov.w     w0, [w14+4]
    35f8:	31 07 98    	mov.w     w1, [w14+6]
    35fa:	42 07 98    	mov.w     w2, [w14+8]
    35fc:	54 07 98    	mov.w     w4, [w14+10]
    35fe:	65 07 98    	mov.w     w5, [w14+12]
    3600:	76 07 98    	mov.w     w6, [w14+14]
    3602:	07 0f 98    	mov.w     w7, [w14+16]
    3604:	13 0f 98    	mov.w     w3, [w14+18]
    WORD32 temp;

    if (pin->rpnum==-1)
    3606:	3e 00 90    	mov.w     [w14+6], w0
    3608:	60 00 90    	mov.w     [w0+12], w0
    360a:	e1 0f 40    	add.w     w0, #0x1, [w15]
    360c:	86 00 32    	bra       Z, 0x371a <.L25>
        return;
    if (pin->owner==NULL) {
    360e:	3e 00 90    	mov.w     [w14+6], w0
    3610:	00 08 90    	mov.w     [w0+16], w0
    3612:	00 00 e0    	cp0.w     w0
    3614:	33 00 3a    	bra       NZ, 0x367c <.L23>
        self->pin = pin;
    3616:	2e 00 90    	mov.w     [w14+4], w0
    3618:	be 00 90    	mov.w     [w14+6], w1
    361a:	01 08 98    	mov.w     w1, [w0+16]
        pin->owner = (void *)self;
    361c:	3e 00 90    	mov.w     [w14+6], w0
    361e:	ae 00 90    	mov.w     [w14+4], w1
    3620:	01 08 98    	mov.w     w1, [w0+16]
        __builtin_write_OSCCONL(OSCCON&0xBF);
    3622:	11 3a 80    	mov.w     0x742, w1
    3624:	f0 0b 20    	mov.w     #0xbf, w0
    3626:	00 81 60    	and.w     w1, w0, w2
    3628:	60 04 20    	mov.w     #0x46, w0
    362a:	71 05 20    	mov.w     #0x57, w1
    362c:	23 74 20    	mov.w     #0x742, w3
    362e:	80 49 78    	mov.b     w0, [w3]
    3630:	81 49 78    	mov.b     w1, [w3]
    3632:	82 49 78    	mov.b     w2, [w3]
        *(pin->rpor) &= ~(0x3F<<(pin->rpshift));
    3634:	3e 00 90    	mov.w     [w14+6], w0
    3636:	70 00 90    	mov.w     [w0+14], w0
    3638:	be 00 90    	mov.w     [w14+6], w1
    363a:	f1 00 90    	mov.w     [w1+14], w1
    363c:	11 01 78    	mov.w     [w1], w2
    363e:	be 00 90    	mov.w     [w14+6], w1
    3640:	a1 48 90    	mov.b     [w1+10], w1
    3642:	81 80 fb    	ze        w1, w1
    3644:	f3 03 20    	mov.w     #0x3f, w3
    3646:	81 18 dd    	sl.w      w3, w1, w1
    3648:	81 80 ea    	com.w     w1, w1
    364a:	81 00 61    	and.w     w2, w1, w1
    364c:	01 08 78    	mov.w     w1, [w0]
        *(pin->rpor) |= (self->rpnum)<<(pin->rpshift);
    364e:	3e 00 90    	mov.w     [w14+6], w0
    3650:	70 00 90    	mov.w     [w0+14], w0
    3652:	be 00 90    	mov.w     [w14+6], w1
    3654:	f1 00 90    	mov.w     [w1+14], w1
    3656:	11 01 78    	mov.w     [w1], w2
    3658:	ae 00 90    	mov.w     [w14+4], w1
    365a:	d1 01 90    	mov.w     [w1+10], w3
    365c:	be 00 90    	mov.w     [w14+6], w1
    365e:	a1 48 90    	mov.b     [w1+10], w1
    3660:	81 80 fb    	ze        w1, w1
    3662:	81 18 dd    	sl.w      w3, w1, w1
    3664:	82 80 70    	ior.w     w1, w2, w1
    3666:	01 08 78    	mov.w     w1, [w0]
        __builtin_write_OSCCONL(OSCCON|0x40);
    3668:	10 3a 80    	mov.w     0x742, w0
    366a:	00 01 78    	mov.w     w0, w2
    366c:	02 60 a0    	bset.w    w2, #0x6
    366e:	60 04 20    	mov.w     #0x46, w0
    3670:	71 05 20    	mov.w     #0x57, w1
    3672:	23 74 20    	mov.w     #0x742, w3
    3674:	80 49 78    	mov.b     w0, [w3]
    3676:	81 49 78    	mov.b     w1, [w3]
    3678:	82 49 78    	mov.b     w2, [w3]
    367a:	05 00 37    	bra       0x3686 <.L24>

0000367c <.L23>:
    } else if (pin->owner!=(void *)self) {
    367c:	3e 00 90    	mov.w     [w14+6], w0
    367e:	80 08 90    	mov.w     [w0+16], w1
    3680:	2e 00 90    	mov.w     [w14+4], w0
    3682:	80 8f 50    	sub.w     w1, w0, [w15]
    3684:	4c 00 3a    	bra       NZ, 0x371e <.L26>

00003686 <.L24>:
        return;
    }
    if (timer) {
    3686:	4e 00 90    	mov.w     [w14+8], w0
    3688:	00 00 e0    	cp0.w     w0
    368a:	4a 00 32    	bra       Z, 0x3720 <.L20>
        self->servooffset = (uint16_t)(FCY*min_width);
    368c:	02 40 22    	mov.w     #0x2400, w2
    368e:	43 b7 24    	mov.w     #0x4b74, w3
    3690:	7e 00 90    	mov.w     [w14+14], w0
    3692:	8e 08 90    	mov.w     [w14+16], w1
    3694:	ea ee 07    	rcall     0x146a <___mulsf3>
    3696:	79 ee 07    	rcall     0x138a <___fixunssfsi>
    3698:	80 00 78    	mov.w     w0, w1
    369a:	2e 00 90    	mov.w     [w14+4], w0
    369c:	61 00 98    	mov.w     w1, [w0+12]
        self->servomultiplier = (uint16_t)(FCY*(max_width-min_width));
    369e:	7e 01 90    	mov.w     [w14+14], w2
    36a0:	8e 09 90    	mov.w     [w14+16], w3
    36a2:	3e b8 97    	mov.w     [w14-10], w0
    36a4:	ce b8 97    	mov.w     [w14-8], w1
    36a6:	cd ed 07    	rcall     0x1242 <___subsf3>
    36a8:	02 40 22    	mov.w     #0x2400, w2
    36aa:	43 b7 24    	mov.w     #0x4b74, w3
    36ac:	de ee 07    	rcall     0x146a <___mulsf3>
    36ae:	6d ee 07    	rcall     0x138a <___fixunssfsi>
    36b0:	80 00 78    	mov.w     w0, w1
    36b2:	2e 00 90    	mov.w     [w14+4], w0
    36b4:	71 00 98    	mov.w     w1, [w0+14]
        *(self->OCxCON1) = 0x1C0F;
    36b6:	2e 00 90    	mov.w     [w14+4], w0
    36b8:	10 00 78    	mov.w     [w0], w0
    36ba:	f1 c0 21    	mov.w     #0x1c0f, w1
    36bc:	01 08 78    	mov.w     w1, [w0]
        *(self->OCxCON2) = 0x0080|(timer->ocsyncselnum);
    36be:	2e 00 90    	mov.w     [w14+4], w0
    36c0:	10 00 90    	mov.w     [w0+2], w0
    36c2:	ce 00 90    	mov.w     [w14+8], w1
    36c4:	f1 00 90    	mov.w     [w1+14], w1
    36c6:	01 70 a0    	bset.w    w1, #0x7
    36c8:	01 08 78    	mov.w     w1, [w0]
        *(self->OCxR) = 1;
    36ca:	2e 00 90    	mov.w     [w14+4], w0
    36cc:	30 00 90    	mov.w     [w0+6], w0
    36ce:	11 00 20    	mov.w     #0x1, w1
    36d0:	01 08 78    	mov.w     w1, [w0]
        temp.ul = (uint32_t)pos*(uint32_t)(self->servomultiplier);
    36d2:	1e 08 90    	mov.w     [w14+18], w0
    36d4:	61 01 b8    	mul.uu    w0, #0x1, w2
    36d6:	2e 00 90    	mov.w     [w14+4], w0
    36d8:	70 00 90    	mov.w     [w0+14], w0
    36da:	80 00 eb    	clr.w     w1
    36dc:	00 9a b9    	mul.ss    w3, w0, w4
    36de:	04 02 78    	mov.w     w4, w4
    36e0:	02 8b b9    	mul.ss    w1, w2, w6
    36e2:	86 02 78    	mov.w     w6, w5
    36e4:	05 02 42    	add.w     w4, w5, w4
    36e6:	00 10 b8    	mul.uu    w2, w0, w0
    36e8:	01 02 42    	add.w     w4, w1, w4
    36ea:	84 00 78    	mov.w     w4, w1
    36ec:	00 8f be    	mov.d     w0, [w14]
        *(self->OCxRS) = self->servooffset+temp.w[1];
    36ee:	2e 00 90    	mov.w     [w14+4], w0
    36f0:	20 00 90    	mov.w     [w0+4], w0
    36f2:	ae 00 90    	mov.w     [w14+4], w1
    36f4:	61 01 90    	mov.w     [w1+12], w2
    36f6:	9e 00 90    	mov.w     [w14+2], w1
    36f8:	81 00 41    	add.w     w2, w1, w1
    36fa:	01 08 78    	mov.w     w1, [w0]
        timer_setPeriod(timer, interval);
    36fc:	5e 01 90    	mov.w     [w14+10], w2
    36fe:	ee 01 90    	mov.w     [w14+12], w3
    3700:	4e 00 90    	mov.w     [w14+8], w0
    3702:	6e f7 07    	rcall     0x25e0 <_timer_setPeriod> <L0> <.LFB8> <.LFE7>
        timer_start(timer);
    3704:	4e 00 90    	mov.w     [w14+8], w0
    3706:	3b f8 07    	rcall     0x277e <_timer_start> <L0> <.LFB13> <.LFE12>
        self->pin->write = __servoWrite;
    3708:	2e 00 90    	mov.w     [w14+4], w0
    370a:	00 08 90    	mov.w     [w0+16], w0
    370c:	e1 2f 23    	mov.w     #0x32fe, w1
    370e:	11 08 98    	mov.w     w1, [w0+18]
        self->pin->read = __servoRead;
    3710:	2e 00 90    	mov.w     [w14+4], w0
    3712:	00 08 90    	mov.w     [w0+16], w0
    3714:	c1 2c 23    	mov.w     #0x32cc, w1
    3716:	21 08 98    	mov.w     w1, [w0+20]
    3718:	03 00 37    	bra       0x3720 <.L20>

0000371a <.L25>:
    371a:	00 00 00    	nop       
    371c:	01 00 37    	bra       0x3720 <.L20>

0000371e <.L26>:
    371e:	00 00 00    	nop       

00003720 <.L20>:
    }
}
    3720:	00 80 fa    	ulnk      
    3722:	00 00 06    	return    

00003724 <_init_ui>:
    3724:	00 00 fa    	lnk       #0x0
    3726:	74 c0 b3    	mov.b     #0x7, w4
    3728:	63 4e 20    	mov.w     #0x4e6, w3
    372a:	82 2d 20    	mov.w     #0x2d8, w2
    372c:	a1 2d 20    	mov.w     #0x2da, w1
    372e:	00 80 20    	mov.w     #0x800, w0
    3730:	20 00 07    	rcall     0x3772 <_led_init> <L0> <.LFB1> <.LFE0>
    3732:	00 42 eb    	clr.b     w4
    3734:	a3 4e 20    	mov.w     #0x4ea, w3
    3736:	82 2e 20    	mov.w     #0x2e8, w2
    3738:	a1 2e 20    	mov.w     #0x2ea, w1
    373a:	80 80 20    	mov.w     #0x808, w0
    373c:	1a 00 07    	rcall     0x3772 <_led_init> <L0> <.LFB1> <.LFE0>
    373e:	14 c0 b3    	mov.b     #0x1, w4
    3740:	a3 4e 20    	mov.w     #0x4ea, w3
    3742:	82 2e 20    	mov.w     #0x2e8, w2
    3744:	a1 2e 20    	mov.w     #0x2ea, w1
    3746:	00 81 20    	mov.w     #0x810, w0
    3748:	14 00 07    	rcall     0x3772 <_led_init> <L0> <.LFB1> <.LFE0>
    374a:	f4 c0 b3    	mov.b     #0xf, w4
    374c:	43 4e 20    	mov.w     #0x4e4, w3
    374e:	02 2d 20    	mov.w     #0x2d0, w2
    3750:	21 2d 20    	mov.w     #0x2d2, w1
    3752:	80 81 20    	mov.w     #0x818, w0
    3754:	ad 00 07    	rcall     0x38b0 <_sw_init> <L0> <.LFB7> <.LFE6>
    3756:	c4 c0 b3    	mov.b     #0xc, w4
    3758:	43 4e 20    	mov.w     #0x4e4, w3
    375a:	02 2d 20    	mov.w     #0x2d0, w2
    375c:	21 2d 20    	mov.w     #0x2d2, w1
    375e:	00 82 20    	mov.w     #0x820, w0
    3760:	a7 00 07    	rcall     0x38b0 <_sw_init> <L0> <.LFB7> <.LFE6>
    3762:	c4 c0 b3    	mov.b     #0xc, w4
    3764:	23 4e 20    	mov.w     #0x4e2, w3
    3766:	82 2c 20    	mov.w     #0x2c8, w2
    3768:	a1 2c 20    	mov.w     #0x2ca, w1
    376a:	80 82 20    	mov.w     #0x828, w0
    376c:	a1 00 07    	rcall     0x38b0 <_sw_init> <L0> <.LFB7> <.LFE6>
    376e:	00 80 fa    	ulnk      
    3770:	00 00 06    	return    

00003772 <_led_init>:
    3772:	0a 00 fa    	lnk       #0xa
    3774:	00 0f 78    	mov.w     w0, [w14]
    3776:	11 07 98    	mov.w     w1, [w14+2]
    3778:	22 07 98    	mov.w     w2, [w14+4]
    377a:	33 07 98    	mov.w     w3, [w14+6]
    377c:	04 4f 98    	mov.b     w4, [w14+8]
    377e:	1e 00 78    	mov.w     [w14], w0
    3780:	9e 00 90    	mov.w     [w14+2], w1
    3782:	01 08 78    	mov.w     w1, [w0]
    3784:	1e 00 78    	mov.w     [w14], w0
    3786:	ae 00 90    	mov.w     [w14+4], w1
    3788:	11 00 98    	mov.w     w1, [w0+2]
    378a:	1e 00 78    	mov.w     [w14], w0
    378c:	be 00 90    	mov.w     [w14+6], w1
    378e:	21 00 98    	mov.w     w1, [w0+4]
    3790:	1e 00 78    	mov.w     [w14], w0
    3792:	8e 48 90    	mov.b     [w14+8], w1
    3794:	61 40 98    	mov.b     w1, [w0+6]
    3796:	1e 00 78    	mov.w     [w14], w0
    3798:	20 00 90    	mov.w     [w0+4], w0
    379a:	9e 00 78    	mov.w     [w14], w1
    379c:	a1 00 90    	mov.w     [w1+4], w1
    379e:	11 01 78    	mov.w     [w1], w2
    37a0:	9e 00 78    	mov.w     [w14], w1
    37a2:	e1 40 90    	mov.b     [w1+6], w1
    37a4:	81 80 fb    	ze        w1, w1
    37a6:	13 00 20    	mov.w     #0x1, w3
    37a8:	81 18 dd    	sl.w      w3, w1, w1
    37aa:	81 80 ea    	com.w     w1, w1
    37ac:	81 00 61    	and.w     w2, w1, w1
    37ae:	01 08 78    	mov.w     w1, [w0]
    37b0:	1e 00 78    	mov.w     [w14], w0
    37b2:	10 00 78    	mov.w     [w0], w0
    37b4:	9e 00 78    	mov.w     [w14], w1
    37b6:	91 00 78    	mov.w     [w1], w1
    37b8:	11 01 78    	mov.w     [w1], w2
    37ba:	9e 00 78    	mov.w     [w14], w1
    37bc:	e1 40 90    	mov.b     [w1+6], w1
    37be:	81 80 fb    	ze        w1, w1
    37c0:	13 00 20    	mov.w     #0x1, w3
    37c2:	81 18 dd    	sl.w      w3, w1, w1
    37c4:	81 80 ea    	com.w     w1, w1
    37c6:	81 00 61    	and.w     w2, w1, w1
    37c8:	01 08 78    	mov.w     w1, [w0]
    37ca:	1e 00 78    	mov.w     [w14], w0
    37cc:	10 00 90    	mov.w     [w0+2], w0
    37ce:	9e 00 78    	mov.w     [w14], w1
    37d0:	91 00 90    	mov.w     [w1+2], w1
    37d2:	11 01 78    	mov.w     [w1], w2
    37d4:	9e 00 78    	mov.w     [w14], w1
    37d6:	e1 40 90    	mov.b     [w1+6], w1
    37d8:	81 80 fb    	ze        w1, w1
    37da:	13 00 20    	mov.w     #0x1, w3
    37dc:	81 18 dd    	sl.w      w3, w1, w1
    37de:	81 80 ea    	com.w     w1, w1
    37e0:	81 00 61    	and.w     w2, w1, w1
    37e2:	01 08 78    	mov.w     w1, [w0]
    37e4:	00 80 fa    	ulnk      
    37e6:	00 00 06    	return    

000037e8 <_led_on>:
    37e8:	02 00 fa    	lnk       #0x2
    37ea:	00 0f 78    	mov.w     w0, [w14]
    37ec:	1e 00 78    	mov.w     [w14], w0
    37ee:	10 00 78    	mov.w     [w0], w0
    37f0:	9e 00 78    	mov.w     [w14], w1
    37f2:	91 00 78    	mov.w     [w1], w1
    37f4:	11 01 78    	mov.w     [w1], w2
    37f6:	9e 00 78    	mov.w     [w14], w1
    37f8:	e1 40 90    	mov.b     [w1+6], w1
    37fa:	81 80 fb    	ze        w1, w1
    37fc:	13 00 20    	mov.w     #0x1, w3
    37fe:	81 18 dd    	sl.w      w3, w1, w1
    3800:	82 80 70    	ior.w     w1, w2, w1
    3802:	01 08 78    	mov.w     w1, [w0]
    3804:	00 80 fa    	ulnk      
    3806:	00 00 06    	return    

00003808 <_led_off>:
    3808:	02 00 fa    	lnk       #0x2
    380a:	00 0f 78    	mov.w     w0, [w14]
    380c:	1e 00 78    	mov.w     [w14], w0
    380e:	10 00 78    	mov.w     [w0], w0
    3810:	9e 00 78    	mov.w     [w14], w1
    3812:	91 00 78    	mov.w     [w1], w1
    3814:	11 01 78    	mov.w     [w1], w2
    3816:	9e 00 78    	mov.w     [w14], w1
    3818:	e1 40 90    	mov.b     [w1+6], w1
    381a:	81 80 fb    	ze        w1, w1
    381c:	13 00 20    	mov.w     #0x1, w3
    381e:	81 18 dd    	sl.w      w3, w1, w1
    3820:	81 80 ea    	com.w     w1, w1
    3822:	81 00 61    	and.w     w2, w1, w1
    3824:	01 08 78    	mov.w     w1, [w0]
    3826:	00 80 fa    	ulnk      
    3828:	00 00 06    	return    

0000382a <_led_toggle>:
    382a:	02 00 fa    	lnk       #0x2
    382c:	00 0f 78    	mov.w     w0, [w14]
    382e:	1e 00 78    	mov.w     [w14], w0
    3830:	10 00 78    	mov.w     [w0], w0
    3832:	9e 00 78    	mov.w     [w14], w1
    3834:	91 00 78    	mov.w     [w1], w1
    3836:	11 01 78    	mov.w     [w1], w2
    3838:	9e 00 78    	mov.w     [w14], w1
    383a:	e1 40 90    	mov.b     [w1+6], w1
    383c:	81 80 fb    	ze        w1, w1
    383e:	13 00 20    	mov.w     #0x1, w3
    3840:	81 18 dd    	sl.w      w3, w1, w1
    3842:	81 00 69    	xor.w     w2, w1, w1
    3844:	01 08 78    	mov.w     w1, [w0]
    3846:	00 80 fa    	ulnk      
    3848:	00 00 06    	return    

0000384a <_led_write>:
    384a:	04 00 fa    	lnk       #0x4
    384c:	00 0f 78    	mov.w     w0, [w14]
    384e:	11 07 98    	mov.w     w1, [w14+2]
    3850:	1e 00 90    	mov.w     [w14+2], w0
    3852:	00 00 e0    	cp0.w     w0
    3854:	0d 00 32    	bra       Z, 0x3870 <.L7>
    3856:	1e 00 78    	mov.w     [w14], w0
    3858:	10 00 78    	mov.w     [w0], w0
    385a:	9e 00 78    	mov.w     [w14], w1
    385c:	91 00 78    	mov.w     [w1], w1
    385e:	11 01 78    	mov.w     [w1], w2
    3860:	9e 00 78    	mov.w     [w14], w1
    3862:	e1 40 90    	mov.b     [w1+6], w1
    3864:	81 80 fb    	ze        w1, w1
    3866:	13 00 20    	mov.w     #0x1, w3
    3868:	81 18 dd    	sl.w      w3, w1, w1
    386a:	82 80 70    	ior.w     w1, w2, w1
    386c:	01 08 78    	mov.w     w1, [w0]
    386e:	0d 00 37    	bra       0x388a <.L6>

00003870 <.L7>:
    3870:	1e 00 78    	mov.w     [w14], w0
    3872:	10 00 78    	mov.w     [w0], w0
    3874:	9e 00 78    	mov.w     [w14], w1
    3876:	91 00 78    	mov.w     [w1], w1
    3878:	11 01 78    	mov.w     [w1], w2
    387a:	9e 00 78    	mov.w     [w14], w1
    387c:	e1 40 90    	mov.b     [w1+6], w1
    387e:	81 80 fb    	ze        w1, w1
    3880:	13 00 20    	mov.w     #0x1, w3
    3882:	81 18 dd    	sl.w      w3, w1, w1
    3884:	81 80 ea    	com.w     w1, w1
    3886:	81 00 61    	and.w     w2, w1, w1
    3888:	01 08 78    	mov.w     w1, [w0]

0000388a <.L6>:
    388a:	00 80 fa    	ulnk      
    388c:	00 00 06    	return    

0000388e <_led_read>:
    388e:	02 00 fa    	lnk       #0x2
    3890:	00 0f 78    	mov.w     w0, [w14]
    3892:	1e 00 78    	mov.w     [w14], w0
    3894:	10 00 78    	mov.w     [w0], w0
    3896:	90 00 78    	mov.w     [w0], w1
    3898:	1e 00 78    	mov.w     [w14], w0
    389a:	60 40 90    	mov.b     [w0+6], w0
    389c:	00 80 fb    	ze        w0, w0
    389e:	12 00 20    	mov.w     #0x1, w2
    38a0:	00 10 dd    	sl.w      w2, w0, w0
    38a2:	00 80 60    	and.w     w1, w0, w0
    38a4:	00 f0 a7    	btsc.w    w0, #0xf
    38a6:	00 00 ea    	neg.w     w0, w0
    38a8:	00 00 ea    	neg.w     w0, w0
    38aa:	4f 00 de    	lsr.w     w0, #0xf, w0
    38ac:	00 80 fa    	ulnk      
    38ae:	00 00 06    	return    

000038b0 <_sw_init>:
    38b0:	0a 00 fa    	lnk       #0xa
    38b2:	00 0f 78    	mov.w     w0, [w14]
    38b4:	11 07 98    	mov.w     w1, [w14+2]
    38b6:	22 07 98    	mov.w     w2, [w14+4]
    38b8:	33 07 98    	mov.w     w3, [w14+6]
    38ba:	04 4f 98    	mov.b     w4, [w14+8]
    38bc:	1e 00 78    	mov.w     [w14], w0
    38be:	9e 00 90    	mov.w     [w14+2], w1
    38c0:	01 08 78    	mov.w     w1, [w0]
    38c2:	1e 00 78    	mov.w     [w14], w0
    38c4:	ae 00 90    	mov.w     [w14+4], w1
    38c6:	11 00 98    	mov.w     w1, [w0+2]
    38c8:	1e 00 78    	mov.w     [w14], w0
    38ca:	be 00 90    	mov.w     [w14+6], w1
    38cc:	21 00 98    	mov.w     w1, [w0+4]
    38ce:	1e 00 78    	mov.w     [w14], w0
    38d0:	8e 48 90    	mov.b     [w14+8], w1
    38d2:	61 40 98    	mov.b     w1, [w0+6]
    38d4:	1e 00 78    	mov.w     [w14], w0
    38d6:	20 00 90    	mov.w     [w0+4], w0
    38d8:	9e 00 78    	mov.w     [w14], w1
    38da:	a1 00 90    	mov.w     [w1+4], w1
    38dc:	11 01 78    	mov.w     [w1], w2
    38de:	9e 00 78    	mov.w     [w14], w1
    38e0:	e1 40 90    	mov.b     [w1+6], w1
    38e2:	81 80 fb    	ze        w1, w1
    38e4:	13 00 20    	mov.w     #0x1, w3
    38e6:	81 18 dd    	sl.w      w3, w1, w1
    38e8:	81 80 ea    	com.w     w1, w1
    38ea:	81 00 61    	and.w     w2, w1, w1
    38ec:	01 08 78    	mov.w     w1, [w0]
    38ee:	1e 00 78    	mov.w     [w14], w0
    38f0:	10 00 90    	mov.w     [w0+2], w0
    38f2:	9e 00 78    	mov.w     [w14], w1
    38f4:	91 00 90    	mov.w     [w1+2], w1
    38f6:	11 01 78    	mov.w     [w1], w2
    38f8:	9e 00 78    	mov.w     [w14], w1
    38fa:	e1 40 90    	mov.b     [w1+6], w1
    38fc:	81 80 fb    	ze        w1, w1
    38fe:	13 00 20    	mov.w     #0x1, w3
    3900:	81 18 dd    	sl.w      w3, w1, w1
    3902:	82 80 70    	ior.w     w1, w2, w1
    3904:	01 08 78    	mov.w     w1, [w0]
    3906:	00 80 fa    	ulnk      
    3908:	00 00 06    	return    

0000390a <_sw_read>:
    390a:	02 00 fa    	lnk       #0x2
    390c:	00 0f 78    	mov.w     w0, [w14]
    390e:	1e 00 78    	mov.w     [w14], w0
    3910:	10 00 78    	mov.w     [w0], w0
    3912:	90 00 78    	mov.w     [w0], w1
    3914:	1e 00 78    	mov.w     [w14], w0
    3916:	60 40 90    	mov.b     [w0+6], w0
    3918:	00 80 fb    	ze        w0, w0
    391a:	12 00 20    	mov.w     #0x1, w2
    391c:	00 10 dd    	sl.w      w2, w0, w0
    391e:	00 80 60    	and.w     w1, w0, w0
    3920:	00 f0 a7    	btsc.w    w0, #0xf
    3922:	00 00 ea    	neg.w     w0, w0
    3924:	00 00 ea    	neg.w     w0, w0
    3926:	4f 00 de    	lsr.w     w0, #0xf, w0
    3928:	00 80 fa    	ulnk      
    392a:	00 00 06    	return    

0000392c <_readButtons>:
    392c:	02 00 fa    	lnk       #0x2
    392e:	00 0f 78    	mov.w     w0, [w14]
    3930:	1e 00 78    	mov.w     [w14], w0
    3932:	e1 0f 50    	sub.w     w0, #0x1, [w15]
    3934:	03 00 3a    	bra       NZ, 0x393c <.L2>
    3936:	80 41 80    	mov.w     0x830, w0
    3938:	88 fc 07    	rcall     0x324a <_pin_read> <L0> <.LFB12> <.LFE11>
    393a:	07 00 37    	bra       0x394a <.L1> <.L3>

0000393c <.L2>:
    393c:	1e 00 78    	mov.w     [w14], w0
    393e:	e2 0f 50    	sub.w     w0, #0x2, [w15]
    3940:	03 00 3a    	bra       NZ, 0x3948 <.L4>
    3942:	90 41 80    	mov.w     0x832, w0
    3944:	82 fc 07    	rcall     0x324a <_pin_read> <L0> <.LFB12> <.LFE11>
    3946:	01 00 37    	bra       0x394a <.L1> <.L3>

00003948 <.L4>:
    3948:	00 00 37    	bra       0x394a <.L1> <.L3>

0000394a <.L1>:
    394a:	00 80 fa    	ulnk      
    394c:	00 00 06    	return    

0000394e <_writeLights>:
    394e:	04 00 fa    	lnk       #0x4
    3950:	00 0f 78    	mov.w     w0, [w14]
    3952:	11 07 98    	mov.w     w1, [w14+2]
    3954:	1e 00 78    	mov.w     [w14], w0
    3956:	e1 0f 50    	sub.w     w0, #0x1, [w15]
    3958:	04 00 3a    	bra       NZ, 0x3962 <.L6>
    395a:	9e 00 90    	mov.w     [w14+2], w1
    395c:	a0 41 80    	mov.w     0x834, w0
    395e:	67 fc 07    	rcall     0x322e <_pin_write> <L0> <.LFB11> <.LFE10>
    3960:	06 00 37    	bra       0x396e <.L5>

00003962 <.L6>:
    3962:	1e 00 78    	mov.w     [w14], w0
    3964:	e2 0f 50    	sub.w     w0, #0x2, [w15]
    3966:	03 00 3a    	bra       NZ, 0x396e <.L5>
    3968:	9e 00 90    	mov.w     [w14+2], w1
    396a:	b0 41 80    	mov.w     0x836, w0
    396c:	60 fc 07    	rcall     0x322e <_pin_write> <L0> <.LFB11> <.LFE10>

0000396e <.L5>:
    396e:	00 80 fa    	ulnk      
    3970:	00 00 06    	return    

00003972 <_main>:
    3972:	00 00 fa    	lnk       #0x0
    3974:	00 10 20    	mov.w     #0x100, w0
    3976:	20 3a 88    	mov.w     w0, 0x744
    3978:	2b f0 07    	rcall     0x19d0 <_init_uart> <L0> <.LFB15> <.LFE14>
    397a:	55 fa 07    	rcall     0x2e26 <_init_pin> <L0> <.LFB3> <.LFE2>
    397c:	d3 fe 07    	rcall     0x3724 <_init_ui> <L0> <.L0> <.LFB0> <.LFE8> <.Letext0> <.Ltext0>
    397e:	c5 f5 07    	rcall     0x250a <_init_timer> <L0> <.LFB6> <.LFE5>
    3980:	60 85 20    	mov.w     #0x856, w0
    3982:	80 41 88    	mov.w     w0, 0x830
    3984:	c0 86 20    	mov.w     #0x86c, w0
    3986:	90 41 88    	mov.w     w0, 0x832
    3988:	20 88 20    	mov.w     #0x882, w0
    398a:	a0 41 88    	mov.w     w0, 0x834
    398c:	80 89 20    	mov.w     #0x898, w0
    398e:	b0 41 88    	mov.w     w0, 0x836
    3990:	80 41 80    	mov.w     0x830, w0
    3992:	89 fb 07    	rcall     0x30a6 <_pin_digitalIn> <L0> <.LFB5> <.LFE4>
    3994:	90 41 80    	mov.w     0x832, w0
    3996:	87 fb 07    	rcall     0x30a6 <_pin_digitalIn> <L0> <.LFB5> <.LFE4>
    3998:	a0 41 80    	mov.w     0x834, w0
    399a:	ac fb 07    	rcall     0x30f4 <_pin_digitalOut> <L0> <.LFB6> <.LFE5>
    399c:	b0 41 80    	mov.w     0x836, w0
    399e:	aa fb 07    	rcall     0x30f4 <_pin_digitalOut> <L0> <.LFB6> <.LFE5>
    39a0:	3a 28 ef    	clr.w     0x83a
    39a2:	3c 28 ef    	clr.w     0x83c
    39a4:	3e 28 ef    	clr.w     0x83e
    39a6:	40 28 ef    	clr.w     0x840
    39a8:	42 28 ef    	clr.w     0x842
    39aa:	46 28 ef    	clr.w     0x846
    39ac:	48 28 ef    	clr.w     0x848
    39ae:	4a 28 ef    	clr.w     0x84a
    39b0:	4c 28 ef    	clr.w     0x84c
    39b2:	4e 28 ef    	clr.w     0x84e
    39b4:	a2 99 29    	mov.w     #0x999a, w2
    39b6:	93 e1 23    	mov.w     #0x3e19, w3
    39b8:	20 be 20    	mov.w     #0xbe2, w0
    39ba:	12 f6 07    	rcall     0x25e0 <_timer_setPeriod> <L0> <.LFB8> <.LFE7>
    39bc:	20 be 20    	mov.w     #0xbe2, w0
    39be:	df f6 07    	rcall     0x277e <_timer_start> <L0> <.LFB13> <.LFE12>
    39c0:	05 00 37    	bra       0x39cc <.L11>

000039c2 <.L12>:
    39c2:	00 00 00    	nop       
    39c4:	03 00 37    	bra       0x39cc <.L11>

000039c6 <.L13>:
    39c6:	00 00 00    	nop       
    39c8:	01 00 37    	bra       0x39cc <.L11>

000039ca <.L14>:
    39ca:	00 00 00    	nop       

000039cc <.L11>:
    39cc:	20 be 20    	mov.w     #0xbe2, w0
    39ce:	f5 f6 07    	rcall     0x27ba <_timer_flag> <L0> <.LFB15> <.LFE14>
    39d0:	00 00 e0    	cp0.w     w0
    39d2:	f7 ff 32    	bra       Z, 0x39c2 <.L12>
    39d4:	20 be 20    	mov.w     #0xbe2, w0
    39d6:	02 f7 07    	rcall     0x27dc <_timer_lower> <L0> <.LFB16> <.LFE15>
    39d8:	e0 41 80    	mov.w     0x83c, w0
    39da:	f0 41 88    	mov.w     w0, 0x83e
    39dc:	10 00 20    	mov.w     #0x1, w0
    39de:	a6 ff 07    	rcall     0x392c <_readButtons> <L0> <.L0> <.LFB0> <.LFE8> <.Letext0> <.Ltext0>
    39e0:	e0 41 88    	mov.w     w0, 0x83c
    39e2:	e1 41 80    	mov.w     0x83c, w1
    39e4:	f0 41 80    	mov.w     0x83e, w0
    39e6:	00 80 68    	xor.w     w1, w0, w0
    39e8:	00 42 88    	mov.w     w0, 0x840
    39ea:	01 42 80    	mov.w     0x840, w1
    39ec:	e0 41 80    	mov.w     0x83c, w0
    39ee:	00 80 60    	and.w     w1, w0, w0
    39f0:	10 42 88    	mov.w     w0, 0x842
    39f2:	40 42 80    	mov.w     0x848, w0
    39f4:	50 42 88    	mov.w     w0, 0x84a
    39f6:	20 00 20    	mov.w     #0x2, w0
    39f8:	99 ff 07    	rcall     0x392c <_readButtons> <L0> <.L0> <.LFB0> <.LFE8> <.Letext0> <.Ltext0>
    39fa:	40 42 88    	mov.w     w0, 0x848
    39fc:	41 42 80    	mov.w     0x848, w1
    39fe:	50 42 80    	mov.w     0x84a, w0
    3a00:	00 80 68    	xor.w     w1, w0, w0
    3a02:	60 42 88    	mov.w     w0, 0x84c
    3a04:	61 42 80    	mov.w     0x84c, w1
    3a06:	40 42 80    	mov.w     0x848, w0
    3a08:	00 80 60    	and.w     w1, w0, w0
    3a0a:	70 42 88    	mov.w     w0, 0x84e
    3a0c:	d0 41 80    	mov.w     0x83a, w0
    3a0e:	20 42 88    	mov.w     w0, 0x844
    3a10:	30 42 80    	mov.w     0x846, w0
    3a12:	80 42 88    	mov.w     w0, 0x850
    3a14:	d1 41 80    	mov.w     0x83a, w1
    3a16:	60 42 80    	mov.w     0x84c, w0
    3a18:	00 80 68    	xor.w     w1, w0, w0
    3a1a:	d0 41 88    	mov.w     w0, 0x83a
    3a1c:	31 42 80    	mov.w     0x846, w1
    3a1e:	00 42 80    	mov.w     0x840, w0
    3a20:	00 80 68    	xor.w     w1, w0, w0
    3a22:	30 42 88    	mov.w     w0, 0x846
    3a24:	d1 41 80    	mov.w     0x83a, w1
    3a26:	20 42 80    	mov.w     0x844, w0
    3a28:	80 8f 50    	sub.w     w1, w0, [w15]
    3a2a:	0b 00 32    	bra       Z, 0x3a42 <.L10>
    3a2c:	10 42 80    	mov.w     0x842, w0
    3a2e:	00 00 e0    	cp0.w     w0
    3a30:	08 00 32    	bra       Z, 0x3a42 <.L10>
    3a32:	00 80 20    	mov.w     #0x800, w0
    3a34:	d9 fe 07    	rcall     0x37e8 <_led_on> <L0> <.LFB2> <.LFE1>
    3a36:	80 80 20    	mov.w     #0x808, w0
    3a38:	e7 fe 07    	rcall     0x3808 <_led_off> <L0> <.LFB3> <.LFE2>
    3a3a:	d0 41 80    	mov.w     0x83a, w0
    3a3c:	80 00 78    	mov.w     w0, w1
    3a3e:	10 00 20    	mov.w     #0x1, w0
    3a40:	86 ff 07    	rcall     0x394e <_writeLights> <L0> <.LFB1> <.LFE0>

00003a42 <.L10>:
    3a42:	31 42 80    	mov.w     0x846, w1
    3a44:	80 42 80    	mov.w     0x850, w0
    3a46:	80 8f 50    	sub.w     w1, w0, [w15]
    3a48:	be ff 32    	bra       Z, 0x39c6 <.L13>
    3a4a:	70 42 80    	mov.w     0x84e, w0
    3a4c:	00 00 e0    	cp0.w     w0
    3a4e:	bd ff 32    	bra       Z, 0x39ca <.L14>
    3a50:	80 80 20    	mov.w     #0x808, w0
    3a52:	ca fe 07    	rcall     0x37e8 <_led_on> <L0> <.LFB2> <.LFE1>
    3a54:	00 80 20    	mov.w     #0x800, w0
    3a56:	d8 fe 07    	rcall     0x3808 <_led_off> <L0> <.LFB3> <.LFE2>
    3a58:	30 42 80    	mov.w     0x846, w0
    3a5a:	80 00 78    	mov.w     w0, w1
    3a5c:	20 00 20    	mov.w     #0x2, w0
    3a5e:	77 ff 07    	rcall     0x394e <_writeLights> <L0> <.LFB1> <.LFE0>
    3a60:	b5 ff 37    	bra       0x39cc <.L11>
Disassembly of section .dinit:

00003a62 <.dinit>:
    3a62:	30 08 00    	nop       
    3a64:	22 00 00    	nop       
    3a66:	80 00 00    	nop       
    3a68:	56 08 00    	nop       
    3a6a:	b8 01 00    	nop       
    3a6c:	80 00 00    	nop       
    3a6e:	0e 0a 00    	nop       
    3a70:	1c 01 00    	nop       
    3a72:	80 00 00    	nop       
    3a74:	52 08 00    	nop       
    3a76:	04 00 00    	nop       
    3a78:	80 00 00    	nop       
    3a7a:	00 08 00    	nop       
    3a7c:	30 00 00    	nop       
    3a7e:	80 00 00    	nop       
    3a80:	7c 0c 00    	nop       
    3a82:	10 00 00    	nop       
    3a84:	82 00 00    	nop       
    3a86:	bd 37 86    	mov.w     0xc6f6, w13
    3a88:	33 bd 37    	bra       0xffffb4f0
    3a8a:	06 35 bd    	subr.w    0x1506
    3a8c:	37 86 36    	bra       LEU, 0xffff46fc
    3a8e:	bd 37 86    	mov.w     0xc6f6, w13
    3a90:	37 00 00    	nop       
    3a92:	cc 0b 00    	nop       
    3a94:	6e 00 00    	nop       
    3a96:	80 00 00    	nop       
    3a98:	2a 0b 00    	nop       
    3a9a:	a2 00 00    	nop       
    3a9c:	80 00 00    	nop       
    3a9e:	3a 0c 00    	nop       
    3aa0:	42 00 00    	nop       
    3aa2:	80 00 00    	nop       
    3aa4:	00 00 00    	nop       
Disassembly of section .isr:

00003aa6 <__DefaultInterrupt>:
    3aa6:	00 40 da    	break     
    3aa8:	00 00 fe    	reset     
