// Seed: 1852610291
module module_0 (
    output tri1  id_0,
    input  wand  id_1,
    input  uwire id_2,
    input  wire  id_3,
    output wor   id_4,
    output wor   id_5
);
  wire id_7;
  assign id_4 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    output tri0 id_2,
    output tri0 id_3,
    input tri id_4,
    input tri id_5,
    output uwire id_6,
    input uwire id_7,
    input supply1 id_8
);
  initial id_0 = id_5;
  module_0(
      id_3, id_1, id_1, id_8, id_3, id_3
  );
endmodule
