$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
$end
#2387
b00000000 "
#2462
b00000111 "
#2463
b00000111 "
#3100
b00000000 "
#3101
b00000000 "
#3850
b00000000 "
#3851
b00000000 "
#4600
b00000000 "
#4601
b00000000 "
#5350
b00000000 "
#5351
b00000000 "
#6100
b00000000 "
#6101
b00000000 "
#6850
b00000000 "
#6851
b00000000 "
#7600
b00000000 "
#7601
b00000000 "
#8350
b00000000 "
#8351
b00000000 "
#9100
b00000000 "
#9101
b00000000 "
#9850
b00000000 "
#9851
b00000000 "
#10600
b00000000 "
#10601
b00000000 "
#11350
b00000000 "
#11351
b00000000 "
#12100
b00000000 "
#12101
b00000000 "
#12850
b00000000 "
#12851
b00000000 "
#13600
b00000000 "
#13601
b00000000 "
#14350
b00000000 "
#14351
b00000000 "
#15100
b00000000 "
#15101
b00000000 "
#15850
b00000000 "
#15851
b00000000 "
