AArch64 MP.RF+cachesyncisb+ctrlisb
"CacheSyncIsbdWW Rfe DpCtrlIsbdR Fife"
Cycle=Rfe DpCtrlIsbdR Fife CacheSyncIsbdWW
Relax=Fife
Safe=Rfe CacheSyncIsbdWW DpCtrlIsbdR
Generator=diy7 (version 7.52+10(dev))
Com=Rf Fif
Orig=CacheSyncIsbdWW Rfe DpCtrlIsbdR Fife
{
0:X0=0x14000001; 0:X1=P1:Lself04; 0:X2=0x1; 0:X3=x;
1:X1=x;
}
 P0          | P1           ;
 STR W0,[X1] | LDR W0,[X1]  ;
 DC CVAU,X1  | CBNZ W0,LC00 ;
 DSB ISH     | LC00:        ;
 IC IVAU,X1  | ISB          ;
 DSB ISH     | Lself04:     ;
 ISB         | B L01        ;
 STR W2,[X3] | MOV W2,#2    ;
             | B L02        ;
             | L01:         ;
             | MOV W2,#1    ;
             | L02:         ;
exists
(1:X0=0x1 /\ 1:X2=0x1)
