NDContentPage.OnToolTipsLoaded({173:"<div class=\"NDToolTip TType LSystemVerilog\"><div class=\"TTSummary\">2-state data value with `UVM_REG_DATA_WIDTH bits</div></div>",175:"<div class=\"NDToolTip TType LSystemVerilog\"><div class=\"TTSummary\">2-state address value with `UVM_REG_ADDR_WIDTH bits</div></div>",177:"<div class=\"NDToolTip TType LSystemVerilog\"><div class=\"TTSummary\">2-state byte_enable value with `UVM_REG_BYTENABLE_WIDTH bits</div></div>",181:"<div class=\"NDToolTip TEnumeration LSystemVerilog\"><div class=\"TTSummary\">Return status for register operations</div></div>",203:"<div class=\"NDToolTip TEnumeration LSystemVerilog\"><div class=\"TTSummary\">Type of operation begin performed</div></div>",561:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype561\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_item</div></div></div><div class=\"TTSummary\">Defines an abstract register transaction item. No bus-specific information is present, although a handle to a uvm_reg_map is provided in case a user wishes to implement a custom address translation algorithm.</div></div>",566:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype566\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">rand</span> uvm_reg_data_t value[]</div></div><div class=\"TTSummary\">The value to write to, or after completion, the value read from the DUT.&nbsp; Burst operations use the values property.</div></div>"});