 ** Message System Log
 ** Database: 
<<<<<<< HEAD
 ** Date:   Mon Jul 20 16:29:37 2020
=======
 ** Date:   Mon Jul 06 20:39:33 2020
>>>>>>> e296f02de89eba86bbe678e34dace66c718d9223


****************
Macro Parameters
****************

Name                            : PLL_0
Family                          : PA3LDP
Output Format                   : VHDL
Type                            : Static PLL
PowerDown                       : Active Low
Lock                            : Active High
Input Freq(Mhz)                 : 74.250000
CLKA Source                     : Core Logic
Feedback Delay Value Index      : 1
Feedback Mux Select             : 1
XDLY Mux Select                 : No
<<<<<<< HEAD
Primary Freq(Mhz)               : 54.000000
Primary PhaseShift              : 0
Primary Delay Value Index       : 1
Primary Mux Select              : 4
Secondary1 Freq(Mhz)            : 72.000000
=======
Primary Freq(Mhz)               : 137.500000
Primary PhaseShift              : 0
Primary Delay Value Index       : 1
Primary Mux Select              : 4
Secondary1 Freq(Mhz)            : 68.750000
>>>>>>> e296f02de89eba86bbe678e34dace66c718d9223
Use GLB                         : YES
Use YB                          : NO
GLB Delay Value Index           : 1
YB Delay Value Index            : 1
Secondary1 PhaseShift           : 0
Secondary1 Mux Select           : 2
Secondary2 Freq(Mhz)            : 0.000000
Use GLC                         : NO
Use YC                          : NO
GLC Delay Value Index           : 32
YC Delay Value Index            : 32
Secondary2 PhaseShift           : 0
Secondary2 Mux Select           : 0
Lock Control                    : Yes

Configuration Bits:
<<<<<<< HEAD
FINDIV[6:0]     0010101
FBDIV[6:0]      0111111
OADIV[4:0]      00011
OBDIV[4:0]      00010
=======
FINDIV[6:0]     0011010
FBDIV[6:0]      0110001
OADIV[4:0]      00000
OBDIV[4:0]      00001
>>>>>>> e296f02de89eba86bbe678e34dace66c718d9223
OCDIV[4:0]      00000
OAMUX[2:0]      100
OBMUX[2:0]      010
OCMUX[2:0]      000
FBSEL[1:0]      01
FBDLY[4:0]      00000
XDLYSEL         0
DLYGLA[4:0]     00000
DLYGLB[4:0]     00000
DLYGLC[4:0]     00000
DLYYB[4:0]      00000
DLYYC[4:0]      00000
VCOSEL[2:0]     111

<<<<<<< HEAD
Primary Clock Frequency 54.000
Primary Clock Phase Shift 0.000
Primary Clock Output Delay from CLKA 2.200

Secondary1 Clock Frequency 72.000
=======
Primary Clock Frequency 137.500
Primary Clock Phase Shift 0.000
Primary Clock Output Delay from CLKA 2.200

Secondary1 Clock Frequency 68.750
>>>>>>> e296f02de89eba86bbe678e34dace66c718d9223
Secondary1 Clock Phase Shift 0.000
Secondary1 Clock Global Output Delay from CLKA 3.450


**************
Compile Report
**************


Netlist Resource Report
=======================

    CORE                       Used:      0  Total:  75264   (0.00%)
    IO (W/ clocks)             Used:      0  Total:    341   (0.00%)
    Differential IO            Used:      0  Total:    168   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      2  Total:     18   (11.11%)
    PLL                        Used:      1  Total:      6   (16.67%)
    RAM/FIFO                   Used:      0  Total:    112   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Wrote VHDL netlist to G:/ACTELL/EKB/EKB_v1/EKB/Libero/smartgen\PLL_0\PLL_0.vhd.

<<<<<<< HEAD
 ** Log Ended:   Mon Jul 20 16:29:38 2020
=======
 ** Log Ended:   Mon Jul 06 20:39:33 2020
>>>>>>> e296f02de89eba86bbe678e34dace66c718d9223

