// Seed: 3101624010
module module_0;
  supply0 id_1 = id_1;
  assign module_1.type_1 = 0;
  assign id_2 = id_2 ? -1 : id_1;
  wire id_3;
  id_4(
      .id_0(1), .id_1(id_1), .id_2(-1'h0), .id_3((1)), .id_4(), .id_5(1), .id_6(id_1)
  );
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input uwire id_2,
    input uwire id_3,
    input wire id_4,
    input supply1 id_5,
    input supply1 id_6
);
  id_8 :
  assert property (@(posedge id_1 or posedge 1'h0) id_4) id_9[1] <= "";
  module_0 modCall_1 ();
endmodule
