INFO: [VRFC 10-2263] Analyzing Verilog file "/home/grzegorz/git/ARTY_Z7/AD4030/Software/vivado/AD4030-Voltage/AD4030-Voltage.ip_user_files/bd/AD4030_Voltage/ip/AD4030_Voltage_processing_system7_0_0/sim/AD4030_Voltage_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD4030_Voltage_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/grzegorz/git/ARTY_Z7/AD4030/Software/vivado/AD4030-Voltage/AD4030-Voltage.ip_user_files/bd/AD4030_Voltage/ip/AD4030_Voltage_xbar_0/sim/AD4030_Voltage_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD4030_Voltage_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/grzegorz/git/ARTY_Z7/AD4030/Software/vivado/AD4030-Voltage/AD4030-Voltage.ip_user_files/bd/AD4030_Voltage/ip/AD4030_Voltage_auto_pc_0/sim/AD4030_Voltage_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AD4030_Voltage_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/grzegorz/git/ARTY_Z7/AD4030/Software/vivado/AD4030-Voltage/AD4030-Voltage.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
