// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module unet_pvm_top_forward_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        s_ssm_out_din,
        s_ssm_out_full_n,
        s_ssm_out_write,
        s_ssm_out_num_data_valid,
        s_ssm_out_fifo_cap,
        s_params_fwd_dout,
        s_params_fwd_empty_n,
        s_params_fwd_read,
        s_params_fwd_num_data_valid,
        s_params_fwd_fifo_cap,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_i,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o,
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [575:0] s_ssm_out_din;
input   s_ssm_out_full_n;
output   s_ssm_out_write;
input  [31:0] s_ssm_out_num_data_valid;
input  [31:0] s_ssm_out_fifo_cap;
input  [2303:0] s_params_fwd_dout;
input   s_params_fwd_empty_n;
output   s_params_fwd_read;
input  [4:0] s_params_fwd_num_data_valid;
input  [4:0] s_params_fwd_fifo_cap;
input  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_i;
output  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_o;
output   forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld;
input  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i;
output  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o;
output   forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld;
input  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i;
output  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o;
output   forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld;
input  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i;
output  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o;
output   forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld;
input  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i;
output  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o;
output   forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld;
input  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i;
output  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o;
output   forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld;
input  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i;
output  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o;
output   forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld;
input  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i;
output  [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o;
output   forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld;

reg ap_idle;
reg s_ssm_out_write;
reg s_params_fwd_read;
reg[17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_o;
reg forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld;
reg[17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o;
reg forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld;
reg[17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o;
reg forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld;
reg[17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o;
reg forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld;
reg[17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o;
reg forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld;
reg[17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o;
reg forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld;
reg[17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o;
reg forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld;
reg[17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o;
reg forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
reg   [0:0] icmp_ln21_reg_3404;
reg   [0:0] first_iter_0_reg_3413;
reg    ap_predicate_op144_read_state2;
reg    ap_block_state2_pp0_stage1_iter0_grp1;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_done_reg;
reg    ap_block_pp0_stage1_subdone;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg;
reg    ap_block_pp0_stage1_11001;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln28_4_reg_3435;
reg   [0:0] icmp_ln28_4_reg_3435_pp0_iter4_reg;
reg    ap_block_state11_pp0_stage0_iter5_grp2;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] icmp_ln21_reg_3404_pp0_iter3_reg;
reg    ap_condition_exit_pp0_iter4_stage0;
reg    ap_idle_pp0_0to3;
reg    ap_condition_exit_pp0_iter0_stage1_pp0_iter2_reg;
reg    ap_loop_exit_ready_delayed;
wire   [10:0] exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_q0;
wire   [9:0] exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34_q0;
reg    s_params_fwd_blk_n;
wire    ap_block_pp0_stage1_grp1;
reg    s_ssm_out_blk_n;
wire    ap_block_pp0_stage0_grp2;
reg    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
reg    ap_block_pp0_stage0_subdone_grp0;
wire   [0:0] icmp_ln21_fu_760_p2;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln21_reg_3404_pp0_iter1_reg;
reg   [0:0] icmp_ln21_reg_3404_pp0_iter2_reg;
wire   [5:0] select_ln21_fu_781_p3;
reg   [5:0] select_ln21_reg_3408;
wire   [0:0] first_iter_0_fu_789_p2;
wire   [4:0] trunc_ln28_fu_795_p1;
reg   [4:0] trunc_ln28_reg_3417;
reg   [4:0] trunc_ln28_reg_3417_pp0_iter1_reg;
reg   [4:0] trunc_ln28_reg_3417_pp0_iter2_reg;
reg   [4:0] trunc_ln28_reg_3417_pp0_iter3_reg;
wire   [2:0] trunc_ln28_7_fu_799_p1;
reg   [2:0] trunc_ln28_7_reg_3421;
reg   [2:0] trunc_ln28_7_reg_3421_pp0_iter1_reg;
reg   [2:0] trunc_ln28_7_reg_3421_pp0_iter2_reg;
reg   [2:0] trunc_ln28_7_reg_3421_pp0_iter3_reg;
reg   [2:0] trunc_ln28_7_reg_3421_pp0_iter4_reg;
wire   [0:0] icmp_ln31_fu_813_p2;
reg   [0:0] icmp_ln31_reg_3431;
reg   [0:0] icmp_ln31_reg_3431_pp0_iter1_reg;
reg   [0:0] icmp_ln31_reg_3431_pp0_iter2_reg;
reg   [0:0] icmp_ln31_reg_3431_pp0_iter3_reg;
reg   [0:0] icmp_ln31_reg_3431_pp0_iter4_reg;
wire   [0:0] icmp_ln28_4_fu_1353_p2;
reg    ap_block_pp0_stage1_11001_grp0;
reg    ap_block_pp0_stage1_subdone_grp0_done_reg;
reg    ap_block_pp0_stage1_subdone_grp0;
reg   [0:0] icmp_ln28_4_reg_3435_pp0_iter1_reg;
reg   [0:0] icmp_ln28_4_reg_3435_pp0_iter2_reg;
reg   [0:0] icmp_ln28_4_reg_3435_pp0_iter3_reg;
reg   [0:0] tmp_615_reg_3439;
reg   [0:0] tmp_615_reg_3439_pp0_iter2_reg;
wire   [0:0] icmp_ln20_fu_1498_p2;
reg   [0:0] icmp_ln20_reg_3446;
reg   [0:0] icmp_ln20_reg_3446_pp0_iter2_reg;
reg   [0:0] tmp_617_reg_3452;
wire   [17:0] frac_4_fu_1654_p3;
reg   [17:0] frac_4_reg_3458;
reg  signed [17:0] frac_4_reg_3458_pp0_iter2_reg;
reg   [3:0] lshr_ln6_reg_3473;
wire   [35:0] mul_ln41_7_fu_1686_p2;
reg  signed [35:0] mul_ln41_7_reg_3478;
wire   [17:0] c_fu_1757_p19;
reg   [17:0] c_reg_3483;
reg   [17:0] c_reg_3483_pp0_iter2_reg;
reg  signed [17:0] c_reg_3483_pp0_iter3_reg;
wire   [10:0] y0_fu_1839_p3;
reg   [10:0] y0_reg_3488;
wire   [51:0] mul_ln41_8_fu_695_p2;
reg   [51:0] mul_ln41_8_reg_3504;
reg   [51:0] mul_ln41_8_reg_3504_pp0_iter2_reg;
wire   [10:0] y1_fu_1864_p3;
reg   [10:0] y1_reg_3509;
reg   [0:0] tmp_621_reg_3514;
reg   [17:0] trunc_ln33_8_reg_3521;
reg   [0:0] tmp_622_reg_3526;
reg   [0:0] tmp_623_reg_3531;
wire   [35:0] mul_ln41_fu_2174_p2;
reg   [35:0] mul_ln41_reg_3537;
wire  signed [17:0] next_state_8_fu_2406_p3;
reg  signed [17:0] next_state_8_reg_3542;
wire   [17:0] add_ln46_fu_2632_p2;
reg   [17:0] add_ln46_reg_3547;
wire   [0:0] and_ln46_18_fu_2752_p2;
reg   [0:0] and_ln46_18_reg_3552;
wire   [0:0] or_ln46_4_fu_2782_p2;
reg   [0:0] or_ln46_4_reg_3557;
wire   [63:0] zext_ln26_fu_1554_p1;
wire    ap_block_pp0_stage0_grp0;
wire   [63:0] zext_ln31_fu_1846_p1;
wire    ap_block_pp0_stage1_grp0;
wire    ap_loop_init;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg_iter0;
reg   [5:0] d_fu_376;
wire   [5:0] add_ln28_fu_1348_p2;
reg   [5:0] ap_sig_allocacmp_d_load;
wire    ap_block_pp0_stage0;
reg   [9:0] indvar_flatten_fu_380;
wire   [9:0] add_ln21_fu_766_p2;
reg   [9:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [17:0] out_vec_fu_384;
wire   [17:0] out_vec_224_fu_2795_p3;
reg   [17:0] out_vec_193_fu_388;
reg   [17:0] out_vec_194_fu_392;
reg   [17:0] out_vec_195_fu_396;
reg   [17:0] out_vec_196_fu_400;
reg   [17:0] out_vec_197_fu_404;
reg   [17:0] out_vec_198_fu_408;
reg   [17:0] out_vec_199_fu_412;
wire   [17:0] out_vec_200_fu_416;
reg    ap_block_pp0_stage0_11001_grp2;
reg    ap_predicate_pred780_state9;
wire   [17:0] out_vec_201_fu_420;
reg    ap_predicate_pred789_state9;
wire   [17:0] out_vec_202_fu_424;
reg    ap_predicate_pred798_state9;
wire   [17:0] out_vec_203_fu_428;
reg    ap_predicate_pred807_state9;
wire   [17:0] out_vec_204_fu_432;
reg    ap_predicate_pred816_state9;
wire   [17:0] out_vec_205_fu_436;
reg    ap_predicate_pred825_state9;
wire   [17:0] out_vec_206_fu_440;
reg    ap_predicate_pred834_state9;
wire   [17:0] out_vec_207_fu_444;
reg    ap_predicate_pred843_state9;
wire   [17:0] out_vec_208_fu_448;
reg    ap_predicate_pred852_state9;
wire   [17:0] out_vec_209_fu_452;
reg    ap_predicate_pred861_state9;
wire   [17:0] out_vec_210_fu_456;
reg    ap_predicate_pred870_state9;
wire   [17:0] out_vec_211_fu_460;
reg    ap_predicate_pred879_state9;
wire   [17:0] out_vec_212_fu_464;
reg    ap_predicate_pred888_state9;
wire   [17:0] out_vec_213_fu_468;
reg    ap_predicate_pred897_state9;
wire   [17:0] out_vec_214_fu_472;
reg    ap_predicate_pred906_state9;
wire   [17:0] out_vec_215_fu_476;
reg    ap_predicate_pred915_state9;
wire   [17:0] out_vec_216_fu_480;
reg    ap_predicate_pred924_state9;
wire   [17:0] out_vec_217_fu_484;
reg    ap_predicate_pred933_state9;
wire   [17:0] out_vec_218_fu_488;
reg    ap_predicate_pred942_state9;
wire   [17:0] out_vec_219_fu_492;
reg    ap_predicate_pred951_state9;
wire   [17:0] out_vec_220_fu_496;
reg    ap_predicate_pred960_state9;
wire   [17:0] out_vec_221_fu_500;
reg    ap_predicate_pred969_state9;
wire   [17:0] out_vec_222_fu_504;
reg    ap_predicate_pred978_state9;
wire   [17:0] out_vec_223_fu_508;
reg    ap_predicate_pred1030_state9;
reg   [17:0] p_x_2281_fu_512;
reg    ap_block_pp0_stage1_11001_grp1;
reg   [17:0] p_x_2273_fu_516;
reg   [17:0] p_x_2265_fu_520;
reg   [17:0] p_x_2257_fu_524;
reg   [17:0] p_x_2249_fu_528;
reg   [17:0] p_x_22311_fu_532;
reg   [17:0] p_x_22213_fu_536;
reg   [17:0] p_x_22115_fu_540;
reg   [17:0] p_C_22817_fu_544;
reg   [17:0] p_C_22719_fu_548;
reg   [17:0] p_C_22621_fu_552;
reg   [17:0] p_C_22523_fu_556;
reg   [17:0] p_C_22425_fu_560;
reg   [17:0] p_C_22327_fu_564;
reg   [17:0] p_C_22229_fu_568;
reg   [17:0] p_C_22131_fu_572;
reg   [17:0] p_B_22833_fu_576;
reg   [17:0] p_B_22735_fu_580;
reg   [17:0] p_B_22637_fu_584;
reg   [17:0] p_B_22539_fu_588;
reg   [17:0] p_B_22441_fu_592;
reg   [17:0] p_B_22343_fu_596;
reg   [17:0] p_B_22245_fu_600;
reg   [17:0] p_B_22147_fu_604;
reg   [17:0] p_delta_22849_fu_608;
reg   [17:0] p_delta_22751_fu_612;
reg   [17:0] p_delta_22653_fu_616;
reg   [17:0] p_delta_22555_fu_620;
reg   [17:0] p_delta_22457_fu_624;
reg   [17:0] p_delta_22359_fu_628;
reg   [17:0] p_delta_22261_fu_632;
reg   [17:0] p_delta_22163_fu_636;
wire   [17:0] p_delta_fu_874_p1;
reg    ap_block_pp0_stage0_01001_grp2;
reg    exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_ce0_local;
reg   [3:0] exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_address0_local;
reg    exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34_ce0_local;
reg   [3:0] exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34_address0_local;
wire   [0:0] icmp_ln28_fu_775_p2;
wire   [2:0] tmp_614_fu_803_p4;
wire   [17:0] dt_fu_1412_p17;
wire   [17:0] b_fu_1451_p17;
wire  signed [17:0] dt_fu_1412_p19;
wire   [0:0] tmp_616_fu_1504_p3;
wire   [17:0] scaled_fu_1512_p2;
wire   [17:0] scaled_4_fu_1518_p3;
wire   [3:0] lshr_ln_fu_1544_p4;
wire   [7:0] tmp_44_fu_1568_p4;
wire   [0:0] tmp_618_fu_1560_p3;
wire   [17:0] shl_ln_fu_1578_p3;
wire   [17:0] select_ln28_fu_1586_p3;
wire   [18:0] zext_ln28_fu_1594_p1;
wire   [18:0] zext_ln28_4_fu_1598_p1;
wire   [18:0] sub_ln28_fu_1602_p2;
wire   [0:0] tmp_619_fu_1608_p3;
wire   [0:0] tmp_620_fu_1620_p3;
wire   [0:0] xor_ln28_fu_1628_p2;
wire   [0:0] and_ln28_fu_1634_p2;
wire   [0:0] xor_ln28_4_fu_1640_p2;
wire   [17:0] select_ln28_7_fu_1646_p3;
wire   [17:0] frac_fu_1616_p1;
wire   [4:0] trunc_ln_fu_1526_p4;
wire   [4:0] add_ln31_fu_1662_p2;
wire  signed [17:0] b_fu_1451_p19;
wire   [17:0] c_fu_1757_p17;
wire   [17:0] x_fu_1796_p17;
wire   [10:0] exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34_load_cast_i_fu_1835_p1;
wire  signed [17:0] x_fu_1796_p19;
wire   [10:0] exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34_load_4_cast_i_fu_1860_p1;
wire   [11:0] zext_ln33_fu_1871_p1;
wire   [11:0] zext_ln33_10_fu_1874_p1;
wire  signed [11:0] sub_ln33_fu_1877_p2;
wire   [20:0] shl_ln5_fu_1896_p3;
wire   [29:0] mul_ln33_fu_1890_p2;
wire   [28:0] trunc_ln33_fu_1907_p1;
wire   [28:0] zext_ln33_11_fu_1903_p1;
wire   [28:0] add_ln33_fu_1911_p2;
wire   [17:0] zext_ln33_12_fu_1951_p1;
wire   [17:0] decay_fu_1954_p2;
wire   [0:0] tmp_624_fu_1959_p3;
wire   [0:0] xor_ln33_fu_1967_p2;
wire   [0:0] xor_ln33_14_fu_1983_p2;
wire   [0:0] or_ln33_8_fu_1972_p2;
wire   [0:0] xor_ln33_15_fu_1988_p2;
wire   [0:0] or_ln33_fu_1994_p2;
wire   [0:0] xor_ln33_13_fu_1978_p2;
wire   [0:0] or_ln33_9_fu_2006_p2;
wire   [0:0] xor_ln33_16_fu_2011_p2;
wire   [0:0] and_ln33_7_fu_2017_p2;
wire   [0:0] and_ln33_fu_2000_p2;
wire   [0:0] xor_ln19_fu_2036_p2;
wire   [0:0] or_ln20_fu_2046_p2;
wire   [0:0] or_ln33_4_fu_2022_p2;
wire   [0:0] xor_ln20_fu_2050_p2;
wire   [0:0] and_ln20_fu_2041_p2;
wire   [0:0] and_ln33_8_fu_2056_p2;
wire   [17:0] decay_4_fu_2071_p6;
wire   [17:0] decay_4_fu_2071_p9;
wire   [2:0] decay_4_fu_2071_p10;
wire   [17:0] current_state_fu_2127_p17;
wire  signed [17:0] decay_4_fu_2071_p11;
wire  signed [17:0] current_state_fu_2127_p19;
wire   [45:0] shl_ln6_fu_2180_p3;
wire  signed [52:0] sext_ln41_28_fu_2191_p1;
wire  signed [52:0] sext_ln41_27_fu_2187_p1;
wire   [52:0] add_ln41_fu_2194_p2;
wire   [0:0] tmp_626_fu_2218_p3;
wire   [17:0] next_state_fu_2208_p4;
wire   [17:0] zext_ln41_fu_2234_p1;
wire   [17:0] next_state_7_fu_2238_p2;
wire   [0:0] tmp_628_fu_2244_p3;
wire   [0:0] tmp_627_fu_2226_p3;
wire   [0:0] xor_ln41_fu_2252_p2;
wire   [13:0] tmp_fu_2272_p4;
wire   [14:0] tmp_s_fu_2288_p4;
wire   [0:0] and_ln41_fu_2258_p2;
wire   [0:0] icmp_ln41_7_fu_2298_p2;
wire   [0:0] icmp_ln41_8_fu_2304_p2;
wire   [0:0] tmp_629_fu_2264_p3;
wire   [0:0] icmp_ln41_fu_2282_p2;
wire   [0:0] xor_ln41_13_fu_2318_p2;
wire   [0:0] and_ln41_16_fu_2324_p2;
wire   [0:0] select_ln41_fu_2310_p3;
wire   [0:0] xor_ln41_14_fu_2344_p2;
wire   [0:0] tmp_625_fu_2200_p3;
wire   [0:0] or_ln41_fu_2350_p2;
wire   [0:0] xor_ln41_15_fu_2356_p2;
wire   [0:0] select_ln41_10_fu_2330_p3;
wire   [0:0] and_ln41_17_fu_2338_p2;
wire   [0:0] and_ln41_19_fu_2368_p2;
wire   [0:0] or_ln41_7_fu_2374_p2;
wire   [0:0] xor_ln41_16_fu_2380_p2;
wire   [0:0] and_ln41_18_fu_2362_p2;
wire   [0:0] and_ln41_20_fu_2386_p2;
wire   [0:0] or_ln41_8_fu_2400_p2;
wire   [17:0] select_ln41_11_fu_2392_p3;
wire   [35:0] mul_ln46_fu_2588_p2;
wire   [0:0] tmp_631_fu_2612_p3;
wire   [17:0] trunc_ln46_4_fu_2602_p4;
wire   [17:0] zext_ln46_fu_2628_p1;
wire   [0:0] tmp_633_fu_2638_p3;
wire   [0:0] tmp_632_fu_2620_p3;
wire   [0:0] xor_ln46_fu_2646_p2;
wire   [6:0] tmp_552_i_fu_2666_p3;
wire   [7:0] tmp_553_i_fu_2680_p3;
wire   [0:0] and_ln46_fu_2652_p2;
wire   [0:0] icmp_ln46_7_fu_2688_p2;
wire   [0:0] icmp_ln46_8_fu_2694_p2;
wire   [0:0] tmp_634_fu_2658_p3;
wire   [0:0] icmp_ln46_fu_2674_p2;
wire   [0:0] xor_ln46_13_fu_2708_p2;
wire   [0:0] and_ln46_16_fu_2714_p2;
wire   [0:0] select_ln46_fu_2700_p3;
wire   [0:0] xor_ln46_14_fu_2734_p2;
wire   [0:0] tmp_630_fu_2594_p3;
wire   [0:0] or_ln46_fu_2740_p2;
wire   [0:0] xor_ln46_15_fu_2746_p2;
wire   [0:0] select_ln46_10_fu_2720_p3;
wire   [0:0] and_ln46_17_fu_2728_p2;
wire   [0:0] and_ln46_19_fu_2758_p2;
wire   [0:0] or_ln46_5_fu_2764_p2;
wire   [0:0] xor_ln46_16_fu_2770_p2;
wire   [0:0] and_ln46_20_fu_2776_p2;
wire   [17:0] select_ln46_11_fu_2788_p3;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to5;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_694;
wire   [2:0] dt_fu_1412_p1;
wire   [2:0] dt_fu_1412_p3;
wire   [2:0] dt_fu_1412_p5;
wire   [2:0] dt_fu_1412_p7;
wire  signed [2:0] dt_fu_1412_p9;
wire  signed [2:0] dt_fu_1412_p11;
wire  signed [2:0] dt_fu_1412_p13;
wire  signed [2:0] dt_fu_1412_p15;
wire   [2:0] b_fu_1451_p1;
wire   [2:0] b_fu_1451_p3;
wire   [2:0] b_fu_1451_p5;
wire   [2:0] b_fu_1451_p7;
wire  signed [2:0] b_fu_1451_p9;
wire  signed [2:0] b_fu_1451_p11;
wire  signed [2:0] b_fu_1451_p13;
wire  signed [2:0] b_fu_1451_p15;
wire   [2:0] c_fu_1757_p1;
wire   [2:0] c_fu_1757_p3;
wire   [2:0] c_fu_1757_p5;
wire   [2:0] c_fu_1757_p7;
wire  signed [2:0] c_fu_1757_p9;
wire  signed [2:0] c_fu_1757_p11;
wire  signed [2:0] c_fu_1757_p13;
wire  signed [2:0] c_fu_1757_p15;
wire   [2:0] x_fu_1796_p1;
wire   [2:0] x_fu_1796_p3;
wire   [2:0] x_fu_1796_p5;
wire   [2:0] x_fu_1796_p7;
wire  signed [2:0] x_fu_1796_p9;
wire  signed [2:0] x_fu_1796_p11;
wire  signed [2:0] x_fu_1796_p13;
wire  signed [2:0] x_fu_1796_p15;
wire  signed [2:0] decay_4_fu_2071_p1;
wire   [2:0] decay_4_fu_2071_p3;
wire   [2:0] decay_4_fu_2071_p5;
wire   [2:0] decay_4_fu_2071_p7;
wire   [2:0] current_state_fu_2127_p1;
wire   [2:0] current_state_fu_2127_p3;
wire   [2:0] current_state_fu_2127_p5;
wire   [2:0] current_state_fu_2127_p7;
wire  signed [2:0] current_state_fu_2127_p9;
wire  signed [2:0] current_state_fu_2127_p11;
wire  signed [2:0] current_state_fu_2127_p13;
wire  signed [2:0] current_state_fu_2127_p15;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 = 1'b0;
#0 d_fu_376 = 6'd0;
#0 indvar_flatten_fu_380 = 10'd0;
#0 out_vec_fu_384 = 18'd0;
#0 out_vec_193_fu_388 = 18'd0;
#0 out_vec_194_fu_392 = 18'd0;
#0 out_vec_195_fu_396 = 18'd0;
#0 out_vec_196_fu_400 = 18'd0;
#0 out_vec_197_fu_404 = 18'd0;
#0 out_vec_198_fu_408 = 18'd0;
#0 out_vec_199_fu_412 = 18'd0;
#0 p_x_2281_fu_512 = 18'd0;
#0 p_x_2273_fu_516 = 18'd0;
#0 p_x_2265_fu_520 = 18'd0;
#0 p_x_2257_fu_524 = 18'd0;
#0 p_x_2249_fu_528 = 18'd0;
#0 p_x_22311_fu_532 = 18'd0;
#0 p_x_22213_fu_536 = 18'd0;
#0 p_x_22115_fu_540 = 18'd0;
#0 p_C_22817_fu_544 = 18'd0;
#0 p_C_22719_fu_548 = 18'd0;
#0 p_C_22621_fu_552 = 18'd0;
#0 p_C_22523_fu_556 = 18'd0;
#0 p_C_22425_fu_560 = 18'd0;
#0 p_C_22327_fu_564 = 18'd0;
#0 p_C_22229_fu_568 = 18'd0;
#0 p_C_22131_fu_572 = 18'd0;
#0 p_B_22833_fu_576 = 18'd0;
#0 p_B_22735_fu_580 = 18'd0;
#0 p_B_22637_fu_584 = 18'd0;
#0 p_B_22539_fu_588 = 18'd0;
#0 p_B_22441_fu_592 = 18'd0;
#0 p_B_22343_fu_596 = 18'd0;
#0 p_B_22245_fu_600 = 18'd0;
#0 p_B_22147_fu_604 = 18'd0;
#0 p_delta_22849_fu_608 = 18'd0;
#0 p_delta_22751_fu_612 = 18'd0;
#0 p_delta_22653_fu_616 = 18'd0;
#0 p_delta_22555_fu_620 = 18'd0;
#0 p_delta_22457_fu_624 = 18'd0;
#0 p_delta_22359_fu_628 = 18'd0;
#0 p_delta_22261_fu_632 = 18'd0;
#0 p_delta_22163_fu_636 = 18'd0;
end

unet_pvm_top_forward_7_exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values4_ROM_1P_BRAM_1R #(
    .DataWidth( 11 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_address0_local),
    .ce0(exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_ce0_local),
    .q0(exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_q0)
);

unet_pvm_top_forward_7_exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_1_ROM_1P_BRAM_1R #(
    .DataWidth( 10 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34_address0_local),
    .ce0(exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34_ce0_local),
    .q0(exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34_q0)
);

unet_pvm_top_mul_36s_18s_52_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 52 ))
mul_36s_18s_52_1_1_U704(
    .din0(mul_ln41_7_reg_3478),
    .din1(x_fu_1796_p19),
    .dout(mul_ln41_8_fu_695_p2)
);

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_17_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 18 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 18 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 18 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 18 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_17_3_18_1_1_U705(
    .din0(p_delta_22163_fu_636),
    .din1(p_delta_22261_fu_632),
    .din2(p_delta_22359_fu_628),
    .din3(p_delta_22457_fu_624),
    .din4(p_delta_22555_fu_620),
    .din5(p_delta_22653_fu_616),
    .din6(p_delta_22751_fu_612),
    .din7(p_delta_22849_fu_608),
    .def(dt_fu_1412_p17),
    .sel(trunc_ln28_7_reg_3421),
    .dout(dt_fu_1412_p19)
);

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_17_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 18 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 18 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 18 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 18 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_17_3_18_1_1_U706(
    .din0(p_B_22147_fu_604),
    .din1(p_B_22245_fu_600),
    .din2(p_B_22343_fu_596),
    .din3(p_B_22441_fu_592),
    .din4(p_B_22539_fu_588),
    .din5(p_B_22637_fu_584),
    .din6(p_B_22735_fu_580),
    .din7(p_B_22833_fu_576),
    .def(b_fu_1451_p17),
    .sel(trunc_ln28_7_reg_3421),
    .dout(b_fu_1451_p19)
);

unet_pvm_top_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mul_18s_18s_36_1_1_U707(
    .din0(b_fu_1451_p19),
    .din1(dt_fu_1412_p19),
    .dout(mul_ln41_7_fu_1686_p2)
);

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_17_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 18 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 18 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 18 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 18 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_17_3_18_1_1_U708(
    .din0(p_C_22131_fu_572),
    .din1(p_C_22229_fu_568),
    .din2(p_C_22327_fu_564),
    .din3(p_C_22425_fu_560),
    .din4(p_C_22523_fu_556),
    .din5(p_C_22621_fu_552),
    .din6(p_C_22719_fu_548),
    .din7(p_C_22817_fu_544),
    .def(c_fu_1757_p17),
    .sel(trunc_ln28_7_reg_3421_pp0_iter1_reg),
    .dout(c_fu_1757_p19)
);

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_17_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 18 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 18 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 18 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 18 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_17_3_18_1_1_U709(
    .din0(p_x_22115_fu_540),
    .din1(p_x_22213_fu_536),
    .din2(p_x_22311_fu_532),
    .din3(p_x_2249_fu_528),
    .din4(p_x_2257_fu_524),
    .din5(p_x_2265_fu_520),
    .din6(p_x_2273_fu_516),
    .din7(p_x_2281_fu_512),
    .def(x_fu_1796_p17),
    .sel(trunc_ln28_7_reg_3421_pp0_iter1_reg),
    .dout(x_fu_1796_p19)
);

unet_pvm_top_mul_18s_12s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 30 ))
mul_18s_12s_30_1_1_U710(
    .din0(frac_4_reg_3458_pp0_iter2_reg),
    .din1(sub_ln33_fu_1877_p2),
    .dout(mul_ln33_fu_1890_p2)
);

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_9_3_18_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_9_3_18_1_1_x_U711(
    .din0(18'd1024),
    .din1(18'd0),
    .din2(decay_4_fu_2071_p6),
    .din3(decay_fu_1954_p2),
    .def(decay_4_fu_2071_p9),
    .sel(decay_4_fu_2071_p10),
    .dout(decay_4_fu_2071_p11)
);

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_17_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 18 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 18 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 18 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 18 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_17_3_18_1_1_U712(
    .din0(forward_int_stream_S6Params_0_stream_PixelVec_0_state_i),
    .din1(forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i),
    .din2(forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i),
    .din3(forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i),
    .din4(forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i),
    .din5(forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i),
    .din6(forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i),
    .din7(forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i),
    .def(current_state_fu_2127_p17),
    .sel(trunc_ln28_7_reg_3421_pp0_iter2_reg),
    .dout(current_state_fu_2127_p19)
);

unet_pvm_top_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mul_18s_18s_36_1_1_U713(
    .din0(current_state_fu_2127_p19),
    .din1(decay_4_fu_2071_p11),
    .dout(mul_ln41_fu_2174_p2)
);

unet_pvm_top_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mul_18s_18s_36_1_1_U714(
    .din0(next_state_8_reg_3542),
    .din1(c_reg_3483_pp0_iter3_reg),
    .dout(mul_ln46_fu_2588_p2)
);

unet_pvm_top_flow_control_loop_delay_pipe flow_control_loop_delay_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue),
    .ap_loop_exit_ready_delayed(ap_loop_exit_ready_delayed)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg_iter0 <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp0)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter4_stage0) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg <= ap_condition_exit_pp0_iter0_stage1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter4_stage0) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_condition_exit_pp0_iter0_stage1_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1_pp0_iter2_reg <= ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter4_stage0) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter4_stage0) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter4_stage0) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter4_stage0) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d_fu_376 <= 6'd0;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln21_reg_3404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        d_fu_376 <= add_ln28_fu_1348_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_694)) begin
        if ((icmp_ln21_fu_760_p2 == 1'd0)) begin
            indvar_flatten_fu_380 <= add_ln21_fu_766_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_380 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln46_reg_3547 <= add_ln46_fu_2632_p2;
        and_ln46_18_reg_3552 <= and_ln46_18_fu_2752_p2;
        frac_4_reg_3458 <= frac_4_fu_1654_p3;
        frac_4_reg_3458_pp0_iter2_reg <= frac_4_reg_3458;
        icmp_ln20_reg_3446 <= icmp_ln20_fu_1498_p2;
        icmp_ln20_reg_3446_pp0_iter2_reg <= icmp_ln20_reg_3446;
        lshr_ln6_reg_3473 <= {{add_ln31_fu_1662_p2[4:1]}};
        mul_ln41_7_reg_3478 <= mul_ln41_7_fu_1686_p2;
        mul_ln41_reg_3537 <= mul_ln41_fu_2174_p2;
        or_ln46_4_reg_3557 <= or_ln46_4_fu_2782_p2;
        tmp_615_reg_3439 <= dt_fu_1412_p19[32'd17];
        tmp_615_reg_3439_pp0_iter2_reg <= tmp_615_reg_3439;
        tmp_617_reg_3452 <= scaled_4_fu_1518_p3[32'd10];
        y1_reg_3509 <= y1_fu_1864_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_predicate_pred1030_state9 <= (~(trunc_ln28_reg_3417_pp0_iter3_reg == 5'd30) & ~(trunc_ln28_reg_3417_pp0_iter3_reg == 5'd29) & ~(trunc_ln28_reg_3417_pp0_iter3_reg == 5'd28) & ~(trunc_ln28_reg_3417_pp0_iter3_reg == 5'd27) & ~(trunc_ln28_reg_3417_pp0_iter3_reg == 5'd26) & ~(trunc_ln28_reg_3417_pp0_iter3_reg == 5'd25) & ~(trunc_ln28_reg_3417_pp0_iter3_reg == 5'd24) & ~(trunc_ln28_reg_3417_pp0_iter3_reg == 5'd23) & ~(trunc_ln28_reg_3417_pp0_iter3_reg == 5'd22) & ~(trunc_ln28_reg_3417_pp0_iter3_reg == 5'd21) & ~(trunc_ln28_reg_3417_pp0_iter3_reg == 5'd20) & ~(trunc_ln28_reg_3417_pp0_iter3_reg == 5'd19) & ~(trunc_ln28_reg_3417_pp0_iter3_reg == 5'd18) & ~(trunc_ln28_reg_3417_pp0_iter3_reg == 5'd17) & ~(trunc_ln28_reg_3417_pp0_iter3_reg == 5'd16) & ~(trunc_ln28_reg_3417_pp0_iter3_reg == 5'd15) & ~(trunc_ln28_reg_3417_pp0_iter3_reg == 5'd14) & ~(trunc_ln28_reg_3417_pp0_iter3_reg == 5'd13) & ~(trunc_ln28_reg_3417_pp0_iter3_reg == 5'd12) & ~(trunc_ln28_reg_3417_pp0_iter3_reg == 5'd11) & ~(trunc_ln28_reg_3417_pp0_iter3_reg == 5'd10) & ~(trunc_ln28_reg_3417_pp0_iter3_reg 
    == 5'd9) & ~(trunc_ln28_reg_3417_pp0_iter3_reg == 5'd8) & (icmp_ln31_reg_3431_pp0_iter3_reg == 1'd0));
        ap_predicate_pred780_state9 <= ((icmp_ln31_reg_3431_pp0_iter3_reg == 1'd0) & (trunc_ln28_reg_3417_pp0_iter3_reg == 5'd8));
        ap_predicate_pred789_state9 <= ((icmp_ln31_reg_3431_pp0_iter3_reg == 1'd0) & (trunc_ln28_reg_3417_pp0_iter3_reg == 5'd9));
        ap_predicate_pred798_state9 <= ((icmp_ln31_reg_3431_pp0_iter3_reg == 1'd0) & (trunc_ln28_reg_3417_pp0_iter3_reg == 5'd10));
        ap_predicate_pred807_state9 <= ((icmp_ln31_reg_3431_pp0_iter3_reg == 1'd0) & (trunc_ln28_reg_3417_pp0_iter3_reg == 5'd11));
        ap_predicate_pred816_state9 <= ((icmp_ln31_reg_3431_pp0_iter3_reg == 1'd0) & (trunc_ln28_reg_3417_pp0_iter3_reg == 5'd12));
        ap_predicate_pred825_state9 <= ((icmp_ln31_reg_3431_pp0_iter3_reg == 1'd0) & (trunc_ln28_reg_3417_pp0_iter3_reg == 5'd13));
        ap_predicate_pred834_state9 <= ((icmp_ln31_reg_3431_pp0_iter3_reg == 1'd0) & (trunc_ln28_reg_3417_pp0_iter3_reg == 5'd14));
        ap_predicate_pred843_state9 <= ((icmp_ln31_reg_3431_pp0_iter3_reg == 1'd0) & (trunc_ln28_reg_3417_pp0_iter3_reg == 5'd15));
        ap_predicate_pred852_state9 <= ((icmp_ln31_reg_3431_pp0_iter3_reg == 1'd0) & (trunc_ln28_reg_3417_pp0_iter3_reg == 5'd16));
        ap_predicate_pred861_state9 <= ((icmp_ln31_reg_3431_pp0_iter3_reg == 1'd0) & (trunc_ln28_reg_3417_pp0_iter3_reg == 5'd17));
        ap_predicate_pred870_state9 <= ((icmp_ln31_reg_3431_pp0_iter3_reg == 1'd0) & (trunc_ln28_reg_3417_pp0_iter3_reg == 5'd18));
        ap_predicate_pred879_state9 <= ((icmp_ln31_reg_3431_pp0_iter3_reg == 1'd0) & (trunc_ln28_reg_3417_pp0_iter3_reg == 5'd19));
        ap_predicate_pred888_state9 <= ((icmp_ln31_reg_3431_pp0_iter3_reg == 1'd0) & (trunc_ln28_reg_3417_pp0_iter3_reg == 5'd20));
        ap_predicate_pred897_state9 <= ((icmp_ln31_reg_3431_pp0_iter3_reg == 1'd0) & (trunc_ln28_reg_3417_pp0_iter3_reg == 5'd21));
        ap_predicate_pred906_state9 <= ((icmp_ln31_reg_3431_pp0_iter3_reg == 1'd0) & (trunc_ln28_reg_3417_pp0_iter3_reg == 5'd22));
        ap_predicate_pred915_state9 <= ((icmp_ln31_reg_3431_pp0_iter3_reg == 1'd0) & (trunc_ln28_reg_3417_pp0_iter3_reg == 5'd23));
        ap_predicate_pred924_state9 <= ((icmp_ln31_reg_3431_pp0_iter3_reg == 1'd0) & (trunc_ln28_reg_3417_pp0_iter3_reg == 5'd24));
        ap_predicate_pred933_state9 <= ((icmp_ln31_reg_3431_pp0_iter3_reg == 1'd0) & (trunc_ln28_reg_3417_pp0_iter3_reg == 5'd25));
        ap_predicate_pred942_state9 <= ((icmp_ln31_reg_3431_pp0_iter3_reg == 1'd0) & (trunc_ln28_reg_3417_pp0_iter3_reg == 5'd26));
        ap_predicate_pred951_state9 <= ((icmp_ln31_reg_3431_pp0_iter3_reg == 1'd0) & (trunc_ln28_reg_3417_pp0_iter3_reg == 5'd27));
        ap_predicate_pred960_state9 <= ((icmp_ln31_reg_3431_pp0_iter3_reg == 1'd0) & (trunc_ln28_reg_3417_pp0_iter3_reg == 5'd28));
        ap_predicate_pred969_state9 <= ((icmp_ln31_reg_3431_pp0_iter3_reg == 1'd0) & (trunc_ln28_reg_3417_pp0_iter3_reg == 5'd29));
        ap_predicate_pred978_state9 <= ((icmp_ln31_reg_3431_pp0_iter3_reg == 1'd0) & (trunc_ln28_reg_3417_pp0_iter3_reg == 5'd30));
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        c_reg_3483 <= c_fu_1757_p19;
        c_reg_3483_pp0_iter2_reg <= c_reg_3483;
        c_reg_3483_pp0_iter3_reg <= c_reg_3483_pp0_iter2_reg;
        icmp_ln28_4_reg_3435 <= icmp_ln28_4_fu_1353_p2;
        icmp_ln28_4_reg_3435_pp0_iter1_reg <= icmp_ln28_4_reg_3435;
        icmp_ln28_4_reg_3435_pp0_iter2_reg <= icmp_ln28_4_reg_3435_pp0_iter1_reg;
        icmp_ln28_4_reg_3435_pp0_iter3_reg <= icmp_ln28_4_reg_3435_pp0_iter2_reg;
        icmp_ln28_4_reg_3435_pp0_iter4_reg <= icmp_ln28_4_reg_3435_pp0_iter3_reg;
        mul_ln41_8_reg_3504 <= mul_ln41_8_fu_695_p2;
        mul_ln41_8_reg_3504_pp0_iter2_reg <= mul_ln41_8_reg_3504;
        next_state_8_reg_3542 <= next_state_8_fu_2406_p3;
        tmp_621_reg_3514 <= add_ln33_fu_1911_p2[32'd28];
        tmp_622_reg_3526 <= mul_ln33_fu_1890_p2[32'd9];
        tmp_623_reg_3531 <= add_ln33_fu_1911_p2[32'd27];
        trunc_ln33_8_reg_3521 <= {{add_ln33_fu_1911_p2[27:10]}};
        y0_reg_3488 <= y0_fu_1839_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        first_iter_0_reg_3413 <= first_iter_0_fu_789_p2;
        icmp_ln21_reg_3404 <= icmp_ln21_fu_760_p2;
        icmp_ln21_reg_3404_pp0_iter1_reg <= icmp_ln21_reg_3404;
        icmp_ln21_reg_3404_pp0_iter2_reg <= icmp_ln21_reg_3404_pp0_iter1_reg;
        icmp_ln21_reg_3404_pp0_iter3_reg <= icmp_ln21_reg_3404_pp0_iter2_reg;
        icmp_ln31_reg_3431 <= icmp_ln31_fu_813_p2;
        icmp_ln31_reg_3431_pp0_iter1_reg <= icmp_ln31_reg_3431;
        icmp_ln31_reg_3431_pp0_iter2_reg <= icmp_ln31_reg_3431_pp0_iter1_reg;
        icmp_ln31_reg_3431_pp0_iter3_reg <= icmp_ln31_reg_3431_pp0_iter2_reg;
        icmp_ln31_reg_3431_pp0_iter4_reg <= icmp_ln31_reg_3431_pp0_iter3_reg;
        select_ln21_reg_3408 <= select_ln21_fu_781_p3;
        trunc_ln28_7_reg_3421 <= trunc_ln28_7_fu_799_p1;
        trunc_ln28_7_reg_3421_pp0_iter1_reg <= trunc_ln28_7_reg_3421;
        trunc_ln28_7_reg_3421_pp0_iter2_reg <= trunc_ln28_7_reg_3421_pp0_iter1_reg;
        trunc_ln28_7_reg_3421_pp0_iter3_reg <= trunc_ln28_7_reg_3421_pp0_iter2_reg;
        trunc_ln28_7_reg_3421_pp0_iter4_reg <= trunc_ln28_7_reg_3421_pp0_iter3_reg;
        trunc_ln28_reg_3417 <= trunc_ln28_fu_795_p1;
        trunc_ln28_reg_3417_pp0_iter1_reg <= trunc_ln28_reg_3417;
        trunc_ln28_reg_3417_pp0_iter2_reg <= trunc_ln28_reg_3417_pp0_iter1_reg;
        trunc_ln28_reg_3417_pp0_iter3_reg <= trunc_ln28_reg_3417_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln31_reg_3431_pp0_iter4_reg == 1'd1) & (trunc_ln28_7_reg_3421_pp0_iter4_reg == 3'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_vec_193_fu_388 <= out_vec_224_fu_2795_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln31_reg_3431_pp0_iter4_reg == 1'd1) & (trunc_ln28_7_reg_3421_pp0_iter4_reg == 3'd2) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_vec_194_fu_392 <= out_vec_224_fu_2795_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln31_reg_3431_pp0_iter4_reg == 1'd1) & (trunc_ln28_7_reg_3421_pp0_iter4_reg == 3'd3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_vec_195_fu_396 <= out_vec_224_fu_2795_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln31_reg_3431_pp0_iter4_reg == 1'd1) & (trunc_ln28_7_reg_3421_pp0_iter4_reg == 3'd4) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_vec_196_fu_400 <= out_vec_224_fu_2795_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln31_reg_3431_pp0_iter4_reg == 1'd1) & (trunc_ln28_7_reg_3421_pp0_iter4_reg == 3'd5) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_vec_197_fu_404 <= out_vec_224_fu_2795_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln31_reg_3431_pp0_iter4_reg == 1'd1) & (trunc_ln28_7_reg_3421_pp0_iter4_reg == 3'd6) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_vec_198_fu_408 <= out_vec_224_fu_2795_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln31_reg_3431_pp0_iter4_reg == 1'd1) & (trunc_ln28_7_reg_3421_pp0_iter4_reg == 3'd7) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_vec_199_fu_412 <= out_vec_224_fu_2795_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln31_reg_3431_pp0_iter4_reg == 1'd1) & (trunc_ln28_7_reg_3421_pp0_iter4_reg == 3'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_vec_fu_384 <= out_vec_224_fu_2795_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp1) & (first_iter_0_reg_3413 == 1'd1) & (icmp_ln21_reg_3404 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_B_22147_fu_604 <= {{s_params_fwd_dout[593:576]}};
        p_B_22245_fu_600 <= {{s_params_fwd_dout[611:594]}};
        p_B_22343_fu_596 <= {{s_params_fwd_dout[629:612]}};
        p_B_22441_fu_592 <= {{s_params_fwd_dout[647:630]}};
        p_B_22539_fu_588 <= {{s_params_fwd_dout[665:648]}};
        p_B_22637_fu_584 <= {{s_params_fwd_dout[683:666]}};
        p_B_22735_fu_580 <= {{s_params_fwd_dout[701:684]}};
        p_B_22833_fu_576 <= {{s_params_fwd_dout[719:702]}};
        p_C_22131_fu_572 <= {{s_params_fwd_dout[1169:1152]}};
        p_C_22229_fu_568 <= {{s_params_fwd_dout[1187:1170]}};
        p_C_22327_fu_564 <= {{s_params_fwd_dout[1205:1188]}};
        p_C_22425_fu_560 <= {{s_params_fwd_dout[1223:1206]}};
        p_C_22523_fu_556 <= {{s_params_fwd_dout[1241:1224]}};
        p_C_22621_fu_552 <= {{s_params_fwd_dout[1259:1242]}};
        p_C_22719_fu_548 <= {{s_params_fwd_dout[1277:1260]}};
        p_C_22817_fu_544 <= {{s_params_fwd_dout[1295:1278]}};
        p_delta_22163_fu_636 <= p_delta_fu_874_p1;
        p_delta_22261_fu_632 <= {{s_params_fwd_dout[35:18]}};
        p_delta_22359_fu_628 <= {{s_params_fwd_dout[53:36]}};
        p_delta_22457_fu_624 <= {{s_params_fwd_dout[71:54]}};
        p_delta_22555_fu_620 <= {{s_params_fwd_dout[89:72]}};
        p_delta_22653_fu_616 <= {{s_params_fwd_dout[107:90]}};
        p_delta_22751_fu_612 <= {{s_params_fwd_dout[125:108]}};
        p_delta_22849_fu_608 <= {{s_params_fwd_dout[143:126]}};
        p_x_22115_fu_540 <= {{s_params_fwd_dout[1745:1728]}};
        p_x_22213_fu_536 <= {{s_params_fwd_dout[1763:1746]}};
        p_x_22311_fu_532 <= {{s_params_fwd_dout[1781:1764]}};
        p_x_2249_fu_528 <= {{s_params_fwd_dout[1799:1782]}};
        p_x_2257_fu_524 <= {{s_params_fwd_dout[1817:1800]}};
        p_x_2265_fu_520 <= {{s_params_fwd_dout[1835:1818]}};
        p_x_2273_fu_516 <= {{s_params_fwd_dout[1853:1836]}};
        p_x_2281_fu_512 <= {{s_params_fwd_dout[1871:1854]}};
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (icmp_ln21_reg_3404 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln21_reg_3404_pp0_iter3_reg == 1'd1))) begin
        ap_condition_exit_pp0_iter4_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter4_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to5 = 1'b1;
    end else begin
        ap_idle_pp0_1to5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_condition_exit_pp0_iter0_stage1_pp0_iter2_reg))) begin
        ap_loop_exit_ready_delayed = 1'b1;
    end else begin
        ap_loop_exit_ready_delayed = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_d_load = 6'd0;
    end else begin
        ap_sig_allocacmp_d_load = d_fu_376;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_380;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34_address0_local = zext_ln31_fu_1846_p1;
        end else if (((1'b0 == ap_block_pp0_stage0_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34_address0_local = zext_ln26_fu_1554_p1;
        end else begin
            exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34_address0_local = 'bx;
        end
    end else begin
        exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34_ce0_local = 1'b1;
    end else begin
        exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_address0_local = zext_ln31_fu_1846_p1;
        end else if (((1'b0 == ap_block_pp0_stage0_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_address0_local = zext_ln26_fu_1554_p1;
        end else begin
            exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_address0_local = 'bx;
        end
    end else begin
        exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_ce0_local = 1'b1;
    end else begin
        exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o = 18'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_grp0) & (icmp_ln31_reg_3431_pp0_iter3_reg == 1'd1) & (trunc_ln28_7_reg_3421_pp0_iter3_reg == 3'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o = next_state_8_fu_2406_p3;
    end else begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o = forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln31_reg_3431_pp0_iter3_reg == 1'd1) & (trunc_ln28_7_reg_3421_pp0_iter3_reg == 3'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld = 1'b1;
    end else begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o = 18'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_grp0) & (icmp_ln31_reg_3431_pp0_iter3_reg == 1'd1) & (trunc_ln28_7_reg_3421_pp0_iter3_reg == 3'd2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o = next_state_8_fu_2406_p3;
    end else begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o = forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln31_reg_3431_pp0_iter3_reg == 1'd1) & (trunc_ln28_7_reg_3421_pp0_iter3_reg == 3'd2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld = 1'b1;
    end else begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o = 18'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_grp0) & (icmp_ln31_reg_3431_pp0_iter3_reg == 1'd1) & (trunc_ln28_7_reg_3421_pp0_iter3_reg == 3'd3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o = next_state_8_fu_2406_p3;
    end else begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o = forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln31_reg_3431_pp0_iter3_reg == 1'd1) & (trunc_ln28_7_reg_3421_pp0_iter3_reg == 3'd3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld = 1'b1;
    end else begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o = 18'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_grp0) & (icmp_ln31_reg_3431_pp0_iter3_reg == 1'd1) & (trunc_ln28_7_reg_3421_pp0_iter3_reg == 3'd4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o = next_state_8_fu_2406_p3;
    end else begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o = forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln31_reg_3431_pp0_iter3_reg == 1'd1) & (trunc_ln28_7_reg_3421_pp0_iter3_reg == 3'd4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld = 1'b1;
    end else begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o = 18'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_grp0) & (icmp_ln31_reg_3431_pp0_iter3_reg == 1'd1) & (trunc_ln28_7_reg_3421_pp0_iter3_reg == 3'd5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o = next_state_8_fu_2406_p3;
    end else begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o = forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln31_reg_3431_pp0_iter3_reg == 1'd1) & (trunc_ln28_7_reg_3421_pp0_iter3_reg == 3'd5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld = 1'b1;
    end else begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o = 18'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_grp0) & (icmp_ln31_reg_3431_pp0_iter3_reg == 1'd1) & (trunc_ln28_7_reg_3421_pp0_iter3_reg == 3'd6) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o = next_state_8_fu_2406_p3;
    end else begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o = forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln31_reg_3431_pp0_iter3_reg == 1'd1) & (trunc_ln28_7_reg_3421_pp0_iter3_reg == 3'd6) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld = 1'b1;
    end else begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o = 18'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_grp0) & (icmp_ln31_reg_3431_pp0_iter3_reg == 1'd1) & (trunc_ln28_7_reg_3421_pp0_iter3_reg == 3'd7) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o = next_state_8_fu_2406_p3;
    end else begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o = forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln31_reg_3431_pp0_iter3_reg == 1'd1) & (trunc_ln28_7_reg_3421_pp0_iter3_reg == 3'd7) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld = 1'b1;
    end else begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_o = 18'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_grp0) & (icmp_ln31_reg_3431_pp0_iter3_reg == 1'd1) & (trunc_ln28_7_reg_3421_pp0_iter3_reg == 3'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_o = next_state_8_fu_2406_p3;
    end else begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_o = forward_int_stream_S6Params_0_stream_PixelVec_0_state_i;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg_iter0) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln31_reg_3431_pp0_iter3_reg == 1'd1) & (trunc_ln28_7_reg_3421_pp0_iter3_reg == 3'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld = 1'b1;
    end else begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp1) & (ap_predicate_op144_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        s_params_fwd_blk_n = s_params_fwd_empty_n;
    end else begin
        s_params_fwd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp1) & (ap_predicate_op144_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        s_params_fwd_read = 1'b1;
    end else begin
        s_params_fwd_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln28_4_reg_3435_pp0_iter4_reg == 1'd1))) begin
        s_ssm_out_blk_n = s_ssm_out_full_n;
    end else begin
        s_ssm_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln28_4_reg_3435_pp0_iter4_reg == 1'd1))) begin
        s_ssm_out_write = 1'b1;
    end else begin
        s_ssm_out_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter4_stage0) & (ap_idle_pp0_0to3 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to5 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln21_fu_766_p2 = (ap_sig_allocacmp_indvar_flatten_load + 10'd1);

assign add_ln28_fu_1348_p2 = (select_ln21_reg_3408 + 6'd1);

assign add_ln31_fu_1662_p2 = (trunc_ln_fu_1526_p4 + 5'd1);

assign add_ln33_fu_1911_p2 = (trunc_ln33_fu_1907_p1 + zext_ln33_11_fu_1903_p1);

assign add_ln41_fu_2194_p2 = ($signed(sext_ln41_28_fu_2191_p1) + $signed(sext_ln41_27_fu_2187_p1));

assign add_ln46_fu_2632_p2 = (trunc_ln46_4_fu_2602_p4 + zext_ln46_fu_2628_p1);

assign and_ln20_fu_2041_p2 = (xor_ln19_fu_2036_p2 & icmp_ln20_reg_3446_pp0_iter2_reg);

assign and_ln28_fu_1634_p2 = (xor_ln28_fu_1628_p2 & tmp_620_fu_1620_p3);

assign and_ln33_7_fu_2017_p2 = (xor_ln33_16_fu_2011_p2 & tmp_621_reg_3514);

assign and_ln33_8_fu_2056_p2 = (xor_ln20_fu_2050_p2 & or_ln33_4_fu_2022_p2);

assign and_ln33_fu_2000_p2 = (xor_ln33_13_fu_1978_p2 & or_ln33_fu_1994_p2);

assign and_ln41_16_fu_2324_p2 = (xor_ln41_13_fu_2318_p2 & icmp_ln41_fu_2282_p2);

assign and_ln41_17_fu_2338_p2 = (icmp_ln41_7_fu_2298_p2 & and_ln41_fu_2258_p2);

assign and_ln41_18_fu_2362_p2 = (xor_ln41_15_fu_2356_p2 & or_ln41_fu_2350_p2);

assign and_ln41_19_fu_2368_p2 = (tmp_628_fu_2244_p3 & select_ln41_10_fu_2330_p3);

assign and_ln41_20_fu_2386_p2 = (xor_ln41_16_fu_2380_p2 & tmp_625_fu_2200_p3);

assign and_ln41_fu_2258_p2 = (xor_ln41_fu_2252_p2 & tmp_627_fu_2226_p3);

assign and_ln46_16_fu_2714_p2 = (xor_ln46_13_fu_2708_p2 & icmp_ln46_fu_2674_p2);

assign and_ln46_17_fu_2728_p2 = (icmp_ln46_7_fu_2688_p2 & and_ln46_fu_2652_p2);

assign and_ln46_18_fu_2752_p2 = (xor_ln46_15_fu_2746_p2 & or_ln46_fu_2740_p2);

assign and_ln46_19_fu_2758_p2 = (tmp_633_fu_2638_p3 & select_ln46_10_fu_2720_p3);

assign and_ln46_20_fu_2776_p2 = (xor_ln46_16_fu_2770_p2 & tmp_630_fu_2594_p3);

assign and_ln46_fu_2652_p2 = (xor_ln46_fu_2646_p2 & tmp_632_fu_2620_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp2 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage0_iter5_grp2)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage0_iter5_grp2)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp0 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp2 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage0_iter5_grp2)));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage0_iter5_grp2)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp0 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001_grp0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_pp0_stage1_11001_grp1 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp1)));
end

assign ap_block_pp0_stage1_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state11_pp0_stage0_iter5_grp2 = ((s_ssm_out_full_n == 1'b0) & (icmp_ln28_4_reg_3435_pp0_iter4_reg == 1'd1));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0_grp1 = ((ap_predicate_op144_read_state2 == 1'b1) & (s_params_fwd_empty_n == 1'b0));
end

always @ (*) begin
    ap_condition_694 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

always @ (*) begin
    ap_predicate_op144_read_state2 = ((first_iter_0_reg_3413 == 1'd1) & (icmp_ln21_reg_3404 == 1'd0));
end

assign ap_ready = ap_ready_sig;

assign b_fu_1451_p17 = 'bx;

assign c_fu_1757_p17 = 'bx;

assign current_state_fu_2127_p17 = 'bx;

assign decay_4_fu_2071_p10 = {{{tmp_615_reg_3439_pp0_iter2_reg}, {and_ln20_fu_2041_p2}}, {and_ln33_8_fu_2056_p2}};

assign decay_4_fu_2071_p6 = ((and_ln33_fu_2000_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign decay_4_fu_2071_p9 = 'bx;

assign decay_fu_1954_p2 = (trunc_ln33_8_reg_3521 + zext_ln33_12_fu_1951_p1);

assign dt_fu_1412_p17 = 'bx;

assign exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34_load_4_cast_i_fu_1860_p1 = exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34_q0;

assign exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34_load_cast_i_fu_1835_p1 = exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34_q0;

assign first_iter_0_fu_789_p2 = ((select_ln21_fu_781_p3 == 6'd0) ? 1'b1 : 1'b0);

assign frac_4_fu_1654_p3 = ((xor_ln28_4_fu_1640_p2[0:0] == 1'b1) ? select_ln28_7_fu_1646_p3 : frac_fu_1616_p1);

assign frac_fu_1616_p1 = sub_ln28_fu_1602_p2[17:0];

assign icmp_ln20_fu_1498_p2 = (($signed(dt_fu_1412_p19) > $signed(18'd8192)) ? 1'b1 : 1'b0);

assign icmp_ln21_fu_760_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 10'd512) ? 1'b1 : 1'b0);

assign icmp_ln28_4_fu_1353_p2 = ((add_ln28_fu_1348_p2 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_775_p2 = ((ap_sig_allocacmp_d_load == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_813_p2 = ((tmp_614_fu_803_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln41_7_fu_2298_p2 = ((tmp_s_fu_2288_p4 == 15'd32767) ? 1'b1 : 1'b0);

assign icmp_ln41_8_fu_2304_p2 = ((tmp_s_fu_2288_p4 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_2282_p2 = ((tmp_fu_2272_p4 == 14'd16383) ? 1'b1 : 1'b0);

assign icmp_ln46_7_fu_2688_p2 = ((tmp_553_i_fu_2680_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln46_8_fu_2694_p2 = ((tmp_553_i_fu_2680_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_2674_p2 = ((tmp_552_i_fu_2666_p3 == 7'd127) ? 1'b1 : 1'b0);

assign lshr_ln_fu_1544_p4 = {{scaled_4_fu_1518_p3[14:11]}};

assign next_state_7_fu_2238_p2 = (next_state_fu_2208_p4 + zext_ln41_fu_2234_p1);

assign next_state_8_fu_2406_p3 = ((or_ln41_8_fu_2400_p2[0:0] == 1'b1) ? select_ln41_11_fu_2392_p3 : next_state_7_fu_2238_p2);

assign next_state_fu_2208_p4 = {{add_ln41_fu_2194_p2[37:20]}};

assign or_ln20_fu_2046_p2 = (tmp_615_reg_3439_pp0_iter2_reg | icmp_ln20_reg_3446_pp0_iter2_reg);

assign or_ln33_4_fu_2022_p2 = (and_ln33_fu_2000_p2 | and_ln33_7_fu_2017_p2);

assign or_ln33_8_fu_1972_p2 = (xor_ln33_fu_1967_p2 | tmp_624_fu_1959_p3);

assign or_ln33_9_fu_2006_p2 = (tmp_624_fu_1959_p3 | tmp_623_reg_3531);

assign or_ln33_fu_1994_p2 = (xor_ln33_15_fu_1988_p2 | tmp_624_fu_1959_p3);

assign or_ln41_7_fu_2374_p2 = (and_ln41_19_fu_2368_p2 | and_ln41_17_fu_2338_p2);

assign or_ln41_8_fu_2400_p2 = (and_ln41_20_fu_2386_p2 | and_ln41_18_fu_2362_p2);

assign or_ln41_fu_2350_p2 = (xor_ln41_14_fu_2344_p2 | tmp_628_fu_2244_p3);

assign or_ln46_4_fu_2782_p2 = (and_ln46_20_fu_2776_p2 | and_ln46_18_fu_2752_p2);

assign or_ln46_5_fu_2764_p2 = (and_ln46_19_fu_2758_p2 | and_ln46_17_fu_2728_p2);

assign or_ln46_fu_2740_p2 = (xor_ln46_14_fu_2734_p2 | tmp_633_fu_2638_p3);

assign out_vec_200_fu_416 = 18'd0;

assign out_vec_201_fu_420 = 18'd0;

assign out_vec_202_fu_424 = 18'd0;

assign out_vec_203_fu_428 = 18'd0;

assign out_vec_204_fu_432 = 18'd0;

assign out_vec_205_fu_436 = 18'd0;

assign out_vec_206_fu_440 = 18'd0;

assign out_vec_207_fu_444 = 18'd0;

assign out_vec_208_fu_448 = 18'd0;

assign out_vec_209_fu_452 = 18'd0;

assign out_vec_210_fu_456 = 18'd0;

assign out_vec_211_fu_460 = 18'd0;

assign out_vec_212_fu_464 = 18'd0;

assign out_vec_213_fu_468 = 18'd0;

assign out_vec_214_fu_472 = 18'd0;

assign out_vec_215_fu_476 = 18'd0;

assign out_vec_216_fu_480 = 18'd0;

assign out_vec_217_fu_484 = 18'd0;

assign out_vec_218_fu_488 = 18'd0;

assign out_vec_219_fu_492 = 18'd0;

assign out_vec_220_fu_496 = 18'd0;

assign out_vec_221_fu_500 = 18'd0;

assign out_vec_222_fu_504 = 18'd0;

assign out_vec_223_fu_508 = 18'd0;

assign out_vec_224_fu_2795_p3 = ((or_ln46_4_reg_3557[0:0] == 1'b1) ? select_ln46_11_fu_2788_p3 : add_ln46_reg_3547);

assign p_delta_fu_874_p1 = s_params_fwd_dout[17:0];

assign s_ssm_out_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{out_vec_223_fu_508}, {out_vec_222_fu_504}}, {out_vec_221_fu_500}}, {out_vec_220_fu_496}}, {out_vec_219_fu_492}}, {out_vec_218_fu_488}}, {out_vec_217_fu_484}}, {out_vec_216_fu_480}}, {out_vec_215_fu_476}}, {out_vec_214_fu_472}}, {out_vec_213_fu_468}}, {out_vec_212_fu_464}}, {out_vec_211_fu_460}}, {out_vec_210_fu_456}}, {out_vec_209_fu_452}}, {out_vec_208_fu_448}}, {out_vec_207_fu_444}}, {out_vec_206_fu_440}}, {out_vec_205_fu_436}}, {out_vec_204_fu_432}}, {out_vec_203_fu_428}}, {out_vec_202_fu_424}}, {out_vec_201_fu_420}}, {out_vec_200_fu_416}}, {out_vec_199_fu_412}}, {out_vec_198_fu_408}}, {out_vec_197_fu_404}}, {out_vec_196_fu_400}}, {out_vec_195_fu_396}}, {out_vec_194_fu_392}}, {out_vec_193_fu_388}}, {out_vec_fu_384}};

assign scaled_4_fu_1518_p3 = ((tmp_616_fu_1504_p3[0:0] == 1'b1) ? 18'd131071 : scaled_fu_1512_p2);

assign scaled_fu_1512_p2 = dt_fu_1412_p19 << 18'd1;

assign select_ln21_fu_781_p3 = ((icmp_ln28_fu_775_p2[0:0] == 1'b1) ? 6'd0 : ap_sig_allocacmp_d_load);

assign select_ln28_7_fu_1646_p3 = ((and_ln28_fu_1634_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign select_ln28_fu_1586_p3 = ((tmp_618_fu_1560_p3[0:0] == 1'b1) ? 18'd131072 : shl_ln_fu_1578_p3);

assign select_ln41_10_fu_2330_p3 = ((and_ln41_fu_2258_p2[0:0] == 1'b1) ? and_ln41_16_fu_2324_p2 : icmp_ln41_7_fu_2298_p2);

assign select_ln41_11_fu_2392_p3 = ((and_ln41_18_fu_2362_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign select_ln41_fu_2310_p3 = ((and_ln41_fu_2258_p2[0:0] == 1'b1) ? icmp_ln41_7_fu_2298_p2 : icmp_ln41_8_fu_2304_p2);

assign select_ln46_10_fu_2720_p3 = ((and_ln46_fu_2652_p2[0:0] == 1'b1) ? and_ln46_16_fu_2714_p2 : icmp_ln46_7_fu_2688_p2);

assign select_ln46_11_fu_2788_p3 = ((and_ln46_18_reg_3552[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign select_ln46_fu_2700_p3 = ((and_ln46_fu_2652_p2[0:0] == 1'b1) ? icmp_ln46_7_fu_2688_p2 : icmp_ln46_8_fu_2694_p2);

assign sext_ln41_27_fu_2187_p1 = $signed(shl_ln6_fu_2180_p3);

assign sext_ln41_28_fu_2191_p1 = $signed(mul_ln41_8_reg_3504_pp0_iter2_reg);

assign shl_ln5_fu_1896_p3 = {{y0_reg_3488}, {10'd0}};

assign shl_ln6_fu_2180_p3 = {{mul_ln41_reg_3537}, {10'd0}};

assign shl_ln_fu_1578_p3 = {{tmp_44_fu_1568_p4}, {10'd0}};

assign sub_ln28_fu_1602_p2 = (zext_ln28_fu_1594_p1 - zext_ln28_4_fu_1598_p1);

assign sub_ln33_fu_1877_p2 = (zext_ln33_fu_1871_p1 - zext_ln33_10_fu_1874_p1);

assign tmp_44_fu_1568_p4 = {{scaled_4_fu_1518_p3[17:10]}};

assign tmp_552_i_fu_2666_p3 = {{mul_ln46_fu_2588_p2[35:29]}};

assign tmp_553_i_fu_2680_p3 = {{mul_ln46_fu_2588_p2[35:28]}};

assign tmp_614_fu_803_p4 = {{select_ln21_fu_781_p3[5:3]}};

assign tmp_616_fu_1504_p3 = dt_fu_1412_p19[32'd16];

assign tmp_618_fu_1560_p3 = scaled_4_fu_1518_p3[32'd17];

assign tmp_619_fu_1608_p3 = sub_ln28_fu_1602_p2[32'd18];

assign tmp_620_fu_1620_p3 = sub_ln28_fu_1602_p2[32'd17];

assign tmp_624_fu_1959_p3 = decay_fu_1954_p2[32'd17];

assign tmp_625_fu_2200_p3 = add_ln41_fu_2194_p2[32'd52];

assign tmp_626_fu_2218_p3 = add_ln41_fu_2194_p2[32'd19];

assign tmp_627_fu_2226_p3 = add_ln41_fu_2194_p2[32'd37];

assign tmp_628_fu_2244_p3 = next_state_7_fu_2238_p2[32'd17];

assign tmp_629_fu_2264_p3 = add_ln41_fu_2194_p2[32'd38];

assign tmp_630_fu_2594_p3 = mul_ln46_fu_2588_p2[32'd35];

assign tmp_631_fu_2612_p3 = mul_ln46_fu_2588_p2[32'd9];

assign tmp_632_fu_2620_p3 = mul_ln46_fu_2588_p2[32'd27];

assign tmp_633_fu_2638_p3 = add_ln46_fu_2632_p2[32'd17];

assign tmp_634_fu_2658_p3 = mul_ln46_fu_2588_p2[32'd28];

assign tmp_fu_2272_p4 = {{add_ln41_fu_2194_p2[52:39]}};

assign tmp_s_fu_2288_p4 = {{add_ln41_fu_2194_p2[52:38]}};

assign trunc_ln28_7_fu_799_p1 = select_ln21_fu_781_p3[2:0];

assign trunc_ln28_fu_795_p1 = select_ln21_fu_781_p3[4:0];

assign trunc_ln33_fu_1907_p1 = mul_ln33_fu_1890_p2[28:0];

assign trunc_ln46_4_fu_2602_p4 = {{mul_ln46_fu_2588_p2[27:10]}};

assign trunc_ln_fu_1526_p4 = {{scaled_4_fu_1518_p3[14:10]}};

assign x_fu_1796_p17 = 'bx;

assign xor_ln19_fu_2036_p2 = (tmp_615_reg_3439_pp0_iter2_reg ^ 1'd1);

assign xor_ln20_fu_2050_p2 = (or_ln20_fu_2046_p2 ^ 1'd1);

assign xor_ln28_4_fu_1640_p2 = (tmp_620_fu_1620_p3 ^ tmp_619_fu_1608_p3);

assign xor_ln28_fu_1628_p2 = (tmp_619_fu_1608_p3 ^ 1'd1);

assign xor_ln33_13_fu_1978_p2 = (tmp_621_reg_3514 ^ 1'd1);

assign xor_ln33_14_fu_1983_p2 = (tmp_621_reg_3514 ^ 1'd1);

assign xor_ln33_15_fu_1988_p2 = (xor_ln33_14_fu_1983_p2 ^ or_ln33_8_fu_1972_p2);

assign xor_ln33_16_fu_2011_p2 = (or_ln33_9_fu_2006_p2 ^ 1'd1);

assign xor_ln33_fu_1967_p2 = (tmp_623_reg_3531 ^ 1'd1);

assign xor_ln41_13_fu_2318_p2 = (tmp_629_fu_2264_p3 ^ 1'd1);

assign xor_ln41_14_fu_2344_p2 = (select_ln41_fu_2310_p3 ^ 1'd1);

assign xor_ln41_15_fu_2356_p2 = (tmp_625_fu_2200_p3 ^ 1'd1);

assign xor_ln41_16_fu_2380_p2 = (or_ln41_7_fu_2374_p2 ^ 1'd1);

assign xor_ln41_fu_2252_p2 = (tmp_628_fu_2244_p3 ^ 1'd1);

assign xor_ln46_13_fu_2708_p2 = (tmp_634_fu_2658_p3 ^ 1'd1);

assign xor_ln46_14_fu_2734_p2 = (select_ln46_fu_2700_p3 ^ 1'd1);

assign xor_ln46_15_fu_2746_p2 = (tmp_630_fu_2594_p3 ^ 1'd1);

assign xor_ln46_16_fu_2770_p2 = (or_ln46_5_fu_2764_p2 ^ 1'd1);

assign xor_ln46_fu_2646_p2 = (tmp_633_fu_2638_p3 ^ 1'd1);

assign y0_fu_1839_p3 = ((tmp_617_reg_3452[0:0] == 1'b1) ? exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34_load_cast_i_fu_1835_p1 : exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_q0);

assign y1_fu_1864_p3 = ((tmp_617_reg_3452[0:0] == 1'b1) ? exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_q0 : exp_lut_approx_ap_fixed_18_8_0_0_0_lut_values_34_load_4_cast_i_fu_1860_p1);

assign zext_ln26_fu_1554_p1 = lshr_ln_fu_1544_p4;

assign zext_ln28_4_fu_1598_p1 = select_ln28_fu_1586_p3;

assign zext_ln28_fu_1594_p1 = scaled_4_fu_1518_p3;

assign zext_ln31_fu_1846_p1 = lshr_ln6_reg_3473;

assign zext_ln33_10_fu_1874_p1 = y0_reg_3488;

assign zext_ln33_11_fu_1903_p1 = shl_ln5_fu_1896_p3;

assign zext_ln33_12_fu_1951_p1 = tmp_622_reg_3526;

assign zext_ln33_fu_1871_p1 = y1_reg_3509;

assign zext_ln41_fu_2234_p1 = tmp_626_fu_2218_p3;

assign zext_ln46_fu_2628_p1 = tmp_631_fu_2612_p3;

endmodule //unet_pvm_top_forward_1
