

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_sq_sum_loop'
================================================================
* Date:           Mon May 22 17:32:38 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  24.380 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        8|        8|  0.400 us|  0.400 us|    8|    8|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sq_sum_loop  |        6|        6|         2|          1|          1|     6|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    190|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   15|       0|     91|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     168|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   15|     168|    326|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    6|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_80s_80s_160_1_1_U76  |mul_80s_80s_160_1_1  |        0|  15|  0|  91|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|  15|  0|  91|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+-----+------------+------------+
    |add_ln244_fu_81_p2   |         +|   0|  0|   11|           3|           1|
    |p_Val2_s_fu_114_p2   |         +|   0|  0|  169|         162|         162|
    |icmp_ln244_fu_75_p2  |      icmp|   0|  0|    8|           3|           3|
    |ap_enable_pp0        |       xor|   0|  0|    2|           1|           2|
    +---------------------+----------+----+---+-----+------------+------------+
    |Total                |          |   0|  0|  190|         169|         168|
    +---------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5     |   9|          2|    3|          6|
    |i_fu_38                  |   9|          2|    3|          6|
    |p_Result_s_fu_34         |   9|          2|  162|        324|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  170|        340|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_fu_38                  |    3|   0|    3|          0|
    |p_Result_s_fu_34         |  162|   0|  162|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  168|   0|  168|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|e_V_address0      |  out|    3|   ap_memory|                                  e_V|         array|
|e_V_ce0           |  out|    1|   ap_memory|                                  e_V|         array|
|e_V_q0            |   in|   80|   ap_memory|                                  e_V|         array|
|X_V_7_out         |  out|  162|      ap_vld|                            X_V_7_out|       pointer|
|X_V_7_out_ap_vld  |  out|    1|      ap_vld|                            X_V_7_out|       pointer|
+------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Result_s = alloca i32 1"   --->   Operation 5 'alloca' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i162 0, i162 %p_Result_s"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body304"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_5 = load i3 %i" [src/runge_kutta_45.cpp:244]   --->   Operation 10 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.13ns)   --->   "%icmp_ln244 = icmp_eq  i3 %i_5, i3 6" [src/runge_kutta_45.cpp:244]   --->   Operation 12 'icmp' 'icmp_ln244' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.65ns)   --->   "%add_ln244 = add i3 %i_5, i3 1" [src/runge_kutta_45.cpp:244]   --->   Operation 14 'add' 'add_ln244' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln244 = br i1 %icmp_ln244, void %for.body304.split, void %_ZlSILi162ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit.i.preheader.exitStub" [src/runge_kutta_45.cpp:244]   --->   Operation 15 'br' 'br_ln244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i3 %i_5" [src/headers/fxp_sqrt.h:73]   --->   Operation 16 'zext' 'zext_ln73' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%e_V_addr = getelementptr i80 %e_V, i64 0, i64 %zext_ln73"   --->   Operation 17 'getelementptr' 'e_V_addr' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (2.31ns)   --->   "%r_V = load i3 %e_V_addr"   --->   Operation 18 'load' 'r_V' <Predicate = (!icmp_ln244)> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln244 = store i3 %add_ln244, i3 %i" [src/runge_kutta_45.cpp:244]   --->   Operation 19 'store' 'store_ln244' <Predicate = (!icmp_ln244)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_load = load i162 %p_Result_s"   --->   Operation 29 'load' 'p_Result_load' <Predicate = (icmp_ln244)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i162P0A, i162 %X_V_7_out, i162 %p_Result_load"   --->   Operation 30 'write' 'write_ln0' <Predicate = (icmp_ln244)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln244)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 24.3>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_load_2 = load i162 %p_Result_s"   --->   Operation 20 'load' 'p_Result_load_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln244 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/runge_kutta_45.cpp:244]   --->   Operation 21 'specloopname' 'specloopname_ln244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (2.31ns)   --->   "%r_V = load i3 %e_V_addr"   --->   Operation 22 'load' 'r_V' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 6> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1317 = sext i80 %r_V"   --->   Operation 23 'sext' 'sext_ln1317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (14.1ns)   --->   "%r_V_4 = mul i160 %sext_ln1317, i160 %sext_ln1317"   --->   Operation 24 'mul' 'r_V_4' <Predicate = true> <Delay = 14.1> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 14.1> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i160 %r_V_4"   --->   Operation 25 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (6.34ns)   --->   "%p_Val2_s = add i162 %sext_ln859, i162 %p_Result_load_2"   --->   Operation 26 'add' 'p_Val2_s' <Predicate = true> <Delay = 6.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 6.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln244 = store i162 %p_Val2_s, i162 %p_Result_s" [src/runge_kutta_45.cpp:244]   --->   Operation 27 'store' 'store_ln244' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln244 = br void %for.body304" [src/runge_kutta_45.cpp:244]   --->   Operation 28 'br' 'br_ln244' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ e_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_V_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Result_s            (alloca           ) [ 011]
i                     (alloca           ) [ 010]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
i_5                   (load             ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
icmp_ln244            (icmp             ) [ 010]
speclooptripcount_ln0 (speclooptripcount) [ 000]
add_ln244             (add              ) [ 000]
br_ln244              (br               ) [ 000]
zext_ln73             (zext             ) [ 000]
e_V_addr              (getelementptr    ) [ 011]
store_ln244           (store            ) [ 000]
p_Result_load_2       (load             ) [ 000]
specloopname_ln244    (specloopname     ) [ 000]
r_V                   (load             ) [ 000]
sext_ln1317           (sext             ) [ 000]
r_V_4                 (mul              ) [ 000]
sext_ln859            (sext             ) [ 000]
p_Val2_s              (add              ) [ 000]
store_ln244           (store            ) [ 000]
br_ln244              (br               ) [ 000]
p_Result_load         (load             ) [ 000]
write_ln0             (write            ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="e_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_V_7_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_V_7_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i162P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="p_Result_s_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="162" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="i_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="write_ln0_write_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="162" slack="0"/>
<pin id="45" dir="0" index="2" bw="162" slack="0"/>
<pin id="46" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="e_V_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="80" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="3" slack="0"/>
<pin id="53" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_V_addr/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="3" slack="0"/>
<pin id="58" dir="0" index="1" bw="80" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="store_ln0_store_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="3" slack="0"/>
<pin id="65" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="store_ln0_store_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="0"/>
<pin id="69" dir="0" index="1" bw="162" slack="0"/>
<pin id="70" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_5_load_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="3" slack="0"/>
<pin id="74" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="icmp_ln244_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="3" slack="0"/>
<pin id="77" dir="0" index="1" bw="3" slack="0"/>
<pin id="78" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln244/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="add_ln244_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="3" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln244/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="zext_ln73_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="3" slack="0"/>
<pin id="89" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln244_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="0"/>
<pin id="94" dir="0" index="1" bw="3" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="p_Result_load_2_load_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="162" slack="1"/>
<pin id="99" dir="1" index="1" bw="162" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Result_load_2/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sext_ln1317_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="80" slack="0"/>
<pin id="102" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1317/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="r_V_4_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="80" slack="0"/>
<pin id="106" dir="0" index="1" bw="80" slack="0"/>
<pin id="107" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sext_ln859_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="160" slack="0"/>
<pin id="112" dir="1" index="1" bw="162" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln859/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_Val2_s_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="160" slack="0"/>
<pin id="116" dir="0" index="1" bw="162" slack="0"/>
<pin id="117" dir="1" index="2" bw="162" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln244_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="162" slack="0"/>
<pin id="122" dir="0" index="1" bw="162" slack="1"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="p_Result_load_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="162" slack="0"/>
<pin id="127" dir="1" index="1" bw="162" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Result_load/1 "/>
</bind>
</comp>

<comp id="129" class="1005" name="p_Result_s_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="162" slack="0"/>
<pin id="131" dir="1" index="1" bw="162" slack="0"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="137" class="1005" name="i_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="3" slack="0"/>
<pin id="139" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="147" class="1005" name="e_V_addr_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="1"/>
<pin id="149" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="e_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="32" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="26" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="79"><net_src comp="72" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="72" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="90"><net_src comp="72" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="96"><net_src comp="81" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="56" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="100" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="104" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="97" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="114" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="125" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="132"><net_src comp="34" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="134"><net_src comp="129" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="135"><net_src comp="129" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="140"><net_src comp="38" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="142"><net_src comp="137" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="143"><net_src comp="137" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="150"><net_src comp="49" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="56" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X_V_7_out | {1 }
 - Input state : 
	Port: runge_kutta_45_Pipeline_sq_sum_loop : e_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_5 : 1
		icmp_ln244 : 2
		add_ln244 : 2
		br_ln244 : 3
		zext_ln73 : 2
		e_V_addr : 3
		r_V : 4
		store_ln244 : 3
		p_Result_load : 1
		write_ln0 : 2
	State 2
		sext_ln1317 : 1
		r_V_4 : 2
		sext_ln859 : 3
		p_Val2_s : 4
		store_ln244 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|    add   |    add_ln244_fu_81    |    0    |    0    |    11   |
|          |    p_Val2_s_fu_114    |    0    |    0    |   169   |
|----------|-----------------------|---------|---------|---------|
|    mul   |      r_V_4_fu_104     |    15   |    0    |    91   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln244_fu_75   |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_42 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |    zext_ln73_fu_87    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |   sext_ln1317_fu_100  |    0    |    0    |    0    |
|          |   sext_ln859_fu_110   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    15   |    0    |   279   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| e_V_addr_reg_147 |    3   |
|     i_reg_137    |    3   |
|p_Result_s_reg_129|   162  |
+------------------+--------+
|       Total      |   168  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_56 |  p0  |   2  |   3  |    6   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    6   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   15   |    -   |    0   |   279  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   168  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   15   |    1   |   168  |   288  |
+-----------+--------+--------+--------+--------+
