dont_use_io iocell 1 0
dont_use_io iocell 1 1
dont_use_io iocell 1 3
set_location "\QuadDec_M1:bQuadDec:quad_A_delayed_0\" macrocell 3 2 1 3
set_location "\QuadDec_M1:Cnt16:CounterUDB:status_3\" macrocell 2 0 0 1
set_location "\QuadDec_M2:Cnt16:CounterUDB:status_3\" macrocell 2 4 0 1
set_location "\QuadDec_M1:bQuadDec:quad_B_delayed_2\" macrocell 2 1 1 1
set_location "\QuadDec_M1:bQuadDec:quad_A_delayed_2\" macrocell 3 2 1 1
set_location "\QuadDec_M2:bQuadDec:quad_A_delayed_2\" macrocell 3 1 0 2
set_location "\QuadDec_M2:bQuadDec:quad_B_filt\" macrocell 3 0 1 0
set_location "\QuadDec_M1:bQuadDec:quad_B_filt\" macrocell 2 1 0 2
set_location "\QuadDec_M2:bQuadDec:state_1\" macrocell 2 4 0 3
set_location "\QuadDec_M1:bQuadDec:state_1\" macrocell 3 4 1 0
set_location "\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\" macrocell 3 2 0 3
set_location "\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\" macrocell 2 3 0 3
set_location "\QuadDec_M2:Net_1251\" macrocell 2 3 1 1
set_location "\QuadDec_M1:Net_1251\" macrocell 2 1 0 1
set_location "\QuadDec_M2:bQuadDec:quad_B_delayed_1\" macrocell 3 0 0 2
set_location "\QuadDec_M1:bQuadDec:quad_A_delayed_1\" macrocell 3 2 1 2
set_location "\QuadDec_M1:Net_1203_split\" macrocell 3 3 0 0
set_location "\QuadDec_M2:Net_1203_split\" macrocell 3 3 1 0
set_location "\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\" datapathcell 2 2 2 
set_location "\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\" datapathcell 2 3 2 
set_location "\QuadDec_M2:bQuadDec:quad_B_delayed_0\" macrocell 3 0 1 2
set_location "\QuadDec_M2:bQuadDec:quad_A_filt\" macrocell 3 1 0 0
set_location "__ONE__" macrocell 2 1 1 0
set_location "\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\" macrocell 2 0 1 3
set_location "\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\" macrocell 2 3 1 3
set_location "\QuadDec_M2:bQuadDec:quad_B_delayed_2\" macrocell 3 0 0 1
set_location "\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\" statusicell 2 0 4 
set_location "\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\" statusicell 2 4 4 
set_location "\QuadDec_M1:Cnt16:CounterUDB:count_enable\" macrocell 3 2 0 2
set_location "\QuadDec_M2:Cnt16:CounterUDB:count_enable\" macrocell 2 3 0 2
set_location "\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\" macrocell 2 0 1 1
set_location "\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\" macrocell 2 4 1 0
set_location "\QuadDec_M1:bQuadDec:Stsreg\" statusicell 3 0 4 
set_location "\QuadDec_M2:bQuadDec:Stsreg\" statusicell 2 1 4 
set_location "\QuadDec_M1:bQuadDec:quad_A_filt\" macrocell 3 2 1 0
set_location "\QuadDec_M1:Net_1275\" macrocell 3 0 1 3
set_location "\QuadDec_M2:Net_1275\" macrocell 2 4 0 2
set_location "\QuadDec_M1:Cnt16:CounterUDB:status_0\" macrocell 2 0 0 0
set_location "\QuadDec_M2:Cnt16:CounterUDB:status_0\" macrocell 2 4 0 0
set_location "\QuadDec_M1:Cnt16:CounterUDB:reload\" macrocell 3 2 0 0
set_location "\QuadDec_M2:Cnt16:CounterUDB:reload\" macrocell 2 3 0 0
set_location "\QuadDec_M1:Cnt16:CounterUDB:prevCompare\" macrocell 2 0 0 3
set_location "\QuadDec_M2:Cnt16:CounterUDB:prevCompare\" macrocell 2 4 1 3
set_location "\QuadDec_M1:Net_1251_split\" macrocell 2 2 0 0
set_location "\QuadDec_M2:Net_1251_split\" macrocell 2 2 1 0
set_location "\QuadDec_M1:bQuadDec:quad_B_delayed_1\" macrocell 2 1 1 2
set_location "\QuadDec_M2:Net_1203\" macrocell 2 3 1 0
set_location "\QuadDec_M1:Net_1203\" macrocell 2 1 0 0
set_location "\QuadDec_M1:bQuadDec:quad_B_delayed_0\" macrocell 3 1 0 1
set_location "\QuadDec_M2:bQuadDec:quad_A_delayed_0\" macrocell 3 1 1 3
set_location "\QuadDec_M1:Cnt16:CounterUDB:status_2\" macrocell 2 0 0 2
set_location "\QuadDec_M2:Cnt16:CounterUDB:status_2\" macrocell 2 3 1 2
set_location "\QuadDec_M2:Net_1260\" macrocell 2 3 0 1
set_location "\QuadDec_M1:Net_1260\" macrocell 3 2 0 1
set_location "\QuadDec_M2:bQuadDec:state_0\" macrocell 3 4 0 1
set_location "\QuadDec_M1:bQuadDec:state_0\" macrocell 3 1 1 0
set_location "\QuadDec_M2:bQuadDec:error\" macrocell 3 4 0 0
set_location "\QuadDec_M1:bQuadDec:error\" macrocell 2 1 1 3
set_location "\QuadDec_M1:Net_611\" macrocell 3 0 0 3
set_location "\QuadDec_M2:Net_611\" macrocell 2 4 1 2
set_location "\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\" datapathcell 3 2 2 
set_location "\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\" datapathcell 2 4 2 
set_location "\QuadDec_M1:Net_530\" macrocell 3 0 1 1
set_location "\QuadDec_M2:Net_530\" macrocell 2 4 1 1
set_location "\QuadDec_M2:bQuadDec:quad_A_delayed_1\" macrocell 3 1 1 2
set_io "M1_IN2(0)" iocell 3 4
set_location "ClockBlock" clockblockcell -1 -1 0
set_location "\USBUART:bus_reset\" interrupt -1 -1 23
set_io "M2_QB(0)" iocell 0 1
set_io "M1_D2(0)" iocell 3 2
set_location "\USBUART:USB\" usbcell -1 -1 0
set_location "\USBUART:sof_int\" interrupt -1 -1 21
set_location "\Timer_Speed:TimerHW\" timercell -1 -1 2
set_io "M1_EN(0)" iocell 3 1
set_location "\PWM_M1:PWMHW\" timercell -1 -1 0
set_location "\PWM_M2:PWMHW\" timercell -1 -1 1
# Note: port 12 is the logical name for port 7
set_io "M2_EN(0)" iocell 12 1
set_location "\USBUART:arb_int\" interrupt -1 -1 22
set_location "\QuadDec_M1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\" controlcell 3 2 6 
set_location "\QuadDec_M2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\" controlcell 2 3 6 
# Note: port 15 is the logical name for port 8
set_io "\USBUART:Dp(0)\" iocell 15 6
set_io "M2_QA(0)" iocell 0 0
# Note: port 12 is the logical name for port 7
set_io "M2_D2(0)" iocell 12 5
# Note: port 15 is the logical name for port 8
set_io "M1_QA(0)" iocell 15 1
set_location "\USBUART:Dp\" logicalport -1 -1 8
set_location "\USBUART:ep_1\" interrupt -1 -1 0
set_location "\USBUART:ep_2\" interrupt -1 -1 1
set_location "\USBUART:ep_0\" interrupt -1 -1 24
set_location "\USBUART:ep_3\" interrupt -1 -1 2
set_location "\USBUART:dp_int\" interrupt -1 -1 12
set_io "M1_D1(0)" iocell 3 3
set_io "M1_IN1(0)" iocell 3 5
# Note: port 15 is the logical name for port 8
set_io "\USBUART:Dm(0)\" iocell 15 7
# Note: port 12 is the logical name for port 7
set_io "M2_D1(0)" iocell 12 4
# Note: port 12 is the logical name for port 7
set_io "M2_IN2(0)" iocell 12 2
set_location "isr_speed" interrupt -1 -1 3
# Note: port 12 is the logical name for port 7
set_io "M2_IN1(0)" iocell 12 3
# Note: port 15 is the logical name for port 8
set_io "M1_QB(0)" iocell 15 2
