# Lab 2: Numbers & Displays
*Duncan Wood* <br>
*09/16/2025*



## Part I
<div align="center">
  <img src="img/digi_lab2_p1a.jpg" alt="FPGA Output 1" width="300"/><br>
  <em>Figure 1: Part 1 Verilog Code - Main Module.</em>
</div>

<div align="center">
  <img src="img/digi_lab2_p2maina.jpg" alt="FPGA Output 2" width="600"/><br>
  <em>Figure 2: Part 1 Verilog Code - 7 Segment Decoder Module.</em>
</div>


## Part II
<div align="center">
  <img src="img/digi_lab2_p2mainb.jpg" alt="FPGA Output 1" width="400"/><br>
  <em>Figure 3: Part 1 Verilog Code - Main Module.</em>
</div>

<div align="center">
  <img src="img/digi_lab2_p1b.jpg" alt="FPGA Output 2" width="600"/><br>
  <em>Figure 4: Part 1 Verilog Code - Main Module cont. .</em>
</div>


## Part III
<div align="center">
  <img src="img/digi_lab2_p3main.jpg" alt="FPGA Output 1" width="500"/><br>
  <em>Figure 5: Part III Verilog Code - Main Module.</em>
</div>

<div align="center">
  <img src="img/digi_lab2_p3FA.jpg" alt="FPGA Output 2" width="600"/><br>
  <em>Figure 6: Part 1 Verilog Code - Full Adder Module.</em>
</div>
<div align="center">
  <img src="img/digi_lab2_p3adder4a.jpg" alt="FPGA Output 1" width="300"/><br>
  <em>Figure 7: Part III Verilog Code - Adder Module.</em>
</div>

<div align="center">
  <img src="img/digi_lab2_p3adder4b.jpg" alt="FPGA Output 2" width="200"/><br>
  <em>Figure 8: Part 1 Verilog Code - Adder Module cont..</em>
</div>


## Part IV
<div align="center">
  <img src="img/digi_lab2_p4main.jpg" alt="FPGA Output 1" width="500"/><br>
  <em>Figure 9: Part IV Verilog Code - Main Module.</em>
</div>

<div align="center">
  <img src="img/digi_lab2_p4main2.jpg" alt="FPGA Output 2" width="600"/><br>
  <em>Figure 10: Part 1V Verilog Code - Main Module Cont..</em>
</div>
<div align="center">
  <img src="img/digi_lab2_p4bcd1.jpg" alt="FPGA Output 1" width="500"/><br>
  <em>Figure 11: Part IV Verilog Code - BCD Module.</em>
</div>

<div align="center">
  <img src="img/digi_lab2_p4bcd2.jpg" alt="FPGA Output 2" width="500"/><br>
  <em>Figure 12: Part 1V Verilog Code - BCD Module cont..</em>
</div>
<div align="center">
  <img src="img/digi_lab2_p4bcd3.jpg" alt="FPGA Output 2" width="200"/><br>
  <em>Figure 13: Part 1V Verilog Code - BCD Module cont..</em>
</div>

<div align="center">
  <img src="img/thumbnail_IMG_1360.jpg" alt="FPGA Output 1" width="400"/><br>
  <em>Figure 14: FPGA displaying output for test case A.</em>
</div>

<div align="center">
  <img src="img/thumbnail_IMG_1359.jpg" alt="FPGA Output 2" width="400"/><br>
  <em>Figure 15: FPGA displaying output for test case B.</em>
</div>

<div align="center">
  <img src="img/thumbnail_IMG_1358.jpg" alt="FPGA Output 3" width="400"/><br>
  <em>Figure 16: FPGA displaying output for test case C.</em>
</div>


## Part V
<div align="center">
  <img src="img/digi_lab2_p5a.jpg" alt="FPGA Output 2" width="400"/><br>
  <em>Figure 17: .</em>
</div>

<div align="center">
  <img src="img/digi_lab2_p5b.jpg" alt="FPGA Output 1" width="400"/><br>
  <em>Figure 18: .</em>
</div>

<div align="center">
  <img src="img/digi_lab2_p5c.jpg" alt="FPGA Output 2" width="400"/><br>
  <em>Figure 19:.</em>
</div>

<div align="center">
  <img src="img/digi_lab2_p5d.jpg" alt="FPGA Output 3" width="400"/><br>
  <em>Figure 20 .</em>
</div>
<div align="center">
  <img src="img/thumbnail_IMG_1361.jpg" alt="FPGA Output 1" width="400"/><br>
  <em>Figure 21: FPGA displaying output for test case A.</em>
</div>

<div align="center">
  <img src="img/thumbnail_IMG_1362.jpg" alt="FPGA Output 2" width="400"/><br>
  <em>Figure 22: FPGA displaying output for test case B.</em>
</div>

<div align="center">
  <img src="img/thumbnail_IMG_1363.jpg" alt="FPGA Output 3" width="400"/><br>
  <em>Figure 23: FPGA displaying output for test case C.</em>
</div>

<div align="center">
  <img src="img/thumbnail_IMG_1364.jpg" alt="FPGA Output 3" width="400"/><br>
  <em>Figure 24: FPGA displaying output for test case C.</em>
</div>

## Part VI Remember to get RTL
<div align="center">
  <img src="img/digi_lab2_p6main.jpg" alt="FPGA Output 2" width="400"/><br>
  <em>Figure 25: .</em>
</div>

<div align="center">
  <img src="img/digi_lab2_p6a.jpg" alt="FPGA Output 1" width="400"/><br>
  <em>Figure 26: .</em>
</div>

<div align="center">
  <img src="img/digi_lab2_p6b.jpg" alt="FPGA Output 2" width="400"/><br>
  <em>Figure 27:.</em>
</div>
<div align="center">
  <img src="img/thumbnail_IMG_1366.jpg" alt="FPGA Output 2" width="400"/><br>
  <em>Figure 28: FPGA displaying output for test case A.</em>
</div>

<div align="center">
  <img src="img/thumbnail_IMG_1367.jpg" alt="FPGA Output 3" width="400"/><br>
  <em>Figure 29: FPGA displaying output for test case B.</em>
</div>

<div align="center">
  <img src="img/thumbnail_IMG_1368.jpg" alt="FPGA Output 3" width="400"/><br>
  <em>Figure 30: FPGA displaying output for test case C.</em>
</div>




## Part VII
<div align="center">
  <img src="img/digi_lab2_p7main.jpg" alt="FPGA Output 2" width="400"/><br>
  <em>Figure 31: .</em>
</div>

<div align="center">
  <img src="img/digi_lab2_p7a.jpg" alt="FPGA Output 3" width="400"/><br>
  <em>Figure 32: .</em>
</div>

<div align="center">
  <img src="img/digi_lab2_p7a.jpg" alt="FPGA Output 3" width="400"/><br>
  <em>Figure 33: .</em>
</div>
<div align="center">
  <img src="img/thumbnail_IMG_1369.jpg" alt="FPGA Output 2" width="400"/><br>
  <em>Figure 34: FPGA displaying output for test case A.</em>
</div>

<div align="center">
  <img src="img/thumbnail_IMG_1370.jpg" alt="FPGA Output 3" width="400"/><br>
  <em>Figure 35: FPGA displaying output for test case B.</em>
</div>

<div align="center">
  <img src="img/thumbnail_IMG_1371.jpg" alt="FPGA Output 3" width="400"/><br>
  <em>Figure 36: FPGA displaying output for test case C.</em>
</div>


