# Generated by Yosys 0.41+101 (git sha1 83a8e5de4, g++ 13.2.0 -fPIC -Os)
autoidx 1
module \gold
  wire width 8 input 1 \A
  wire width 7 input 2 \B
  wire input 3 \BI
  wire input 4 \CI
  wire width 6 output 5 \CO
  wire width 6 output 6 \X
  wire width 6 output 7 \Y
  cell $alu \UUT
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 6
    connect \A \A
    connect \B \B
    connect \BI \BI
    connect \CI \CI
    connect \CO \CO
    connect \X \X
    connect \Y \Y
  end
end
