<stg><name>quantize_activation</name>


<trans_list>

<trans id="161" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="54" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="11" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
QUANTIZE_ACTIVATION_LOOP_1_begin:1  %input_0_V_addr = getelementptr [1536 x i40]* %input_0_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_0_V_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="40" op_0_bw="11">
<![CDATA[
QUANTIZE_ACTIVATION_LOOP_1_begin:2  %p_Val2_s = load i40* %input_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="57" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="40" op_0_bw="11">
<![CDATA[
QUANTIZE_ACTIVATION_LOOP_1_begin:2  %p_Val2_s = load i40* %input_0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
QUANTIZE_ACTIVATION_LOOP_1_begin:3  %tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %p_Val2_s, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
QUANTIZE_ACTIVATION_LOOP_1_begin:4  %sub_ln703 = sub i40 0, %p_Val2_s

]]></Node>
<StgValue><ssdm name="sub_ln703"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
QUANTIZE_ACTIVATION_LOOP_1_begin:5  %p_Val2_10 = select i1 %tmp_73, i40 %sub_ln703, i40 %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
QUANTIZE_ACTIVATION_LOOP_1_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([27 x i8]* @p_str1840)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
QUANTIZE_ACTIVATION_LOOP_1_begin:6  br label %1

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="40" op_0_bw="40" op_1_bw="0" op_2_bw="40" op_3_bw="0">
<![CDATA[
:0  %max_val_V_0_0 = phi i40 [ %p_Val2_10, %QUANTIZE_ACTIVATION_LOOP_1_begin ], [ %p_Val2_13, %._crit_edge.0 ]

]]></Node>
<StgValue><ssdm name="max_val_V_0_0"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:1  %j_0_0 = phi i11 [ 1, %QUANTIZE_ACTIVATION_LOOP_1_begin ], [ %add_ln128, %._crit_edge.0 ]

]]></Node>
<StgValue><ssdm name="j_0_0"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln128 = icmp eq i11 %j_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln128"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1535, i64 1535, i64 1535)

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln128, label %_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0, label %._crit_edge.0

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge.0:1  %zext_ln129 = zext i11 %j_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.0:2  %input_0_V_addr_5 = getelementptr [1536 x i40]* %input_0_V, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="input_0_V_addr_5"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="40" op_0_bw="11">
<![CDATA[
._crit_edge.0:3  %p_Val2_11 = load i40* %input_0_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.0:9  %add_ln128 = add i11 %j_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="44" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="73" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="40" op_0_bw="11">
<![CDATA[
._crit_edge.0:3  %p_Val2_11 = load i40* %input_0_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
._crit_edge.0:4  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %p_Val2_11, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge.0:5  %sub_ln703_34 = sub i40 0, %p_Val2_11

]]></Node>
<StgValue><ssdm name="sub_ln703_34"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
._crit_edge.0:6  %p_Val2_12 = select i1 %tmp_74, i40 %sub_ln703_34, i40 %p_Val2_11

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.0:0  call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str1841) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln129"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="40" op_1_bw="40">
<![CDATA[
._crit_edge.0:7  %icmp_ln1494 = icmp sgt i40 %p_Val2_12, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
._crit_edge.0:8  %p_Val2_13 = select i1 %icmp_ln1494, i40 %p_Val2_12, i40 %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.0:10  br label %1

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="81" st_id="7" stage="43" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="82" st_id="8" stage="42" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="83" st_id="9" stage="41" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="84" st_id="10" stage="40" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="85" st_id="11" stage="39" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="86" st_id="12" stage="38" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="87" st_id="13" stage="37" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="88" st_id="14" stage="36" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="89" st_id="15" stage="35" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="90" st_id="16" stage="34" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="91" st_id="17" stage="33" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="92" st_id="18" stage="32" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="93" st_id="19" stage="31" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="94" st_id="20" stage="30" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="95" st_id="21" stage="29" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="96" st_id="22" stage="28" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="97" st_id="23" stage="27" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="98" st_id="24" stage="26" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="99" st_id="25" stage="25" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="100" st_id="26" stage="24" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="101" st_id="27" stage="23" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="102" st_id="28" stage="22" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="103" st_id="29" stage="21" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="104" st_id="30" stage="20" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="105" st_id="31" stage="19" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="106" st_id="32" stage="18" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="107" st_id="33" stage="17" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="108" st_id="34" stage="16" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="109" st_id="35" stage="15" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="110" st_id="36" stage="14" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="111" st_id="37" stage="13" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="112" st_id="38" stage="12" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="113" st_id="39" stage="11" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="114" st_id="40" stage="10" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="115" st_id="41" stage="9" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="116" st_id="42" stage="8" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="117" st_id="43" stage="7" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="118" st_id="44" stage="6" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="119" st_id="45" stage="5" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="120" st_id="46" stage="4" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="121" st_id="47" stage="3" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="122" st_id="48" stage="2" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="123" st_id="49" stage="1" lat="44">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:0  %udiv_ln1148 = udiv i40 545460846592, %max_val_V_0_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>

<operation id="124" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="56" op_0_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:1  %zext_ln135 = zext i40 %udiv_ln1148 to i56

]]></Node>
<StgValue><ssdm name="zext_ln135"/></StgValue>
</operation>

<operation id="125" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0:2  br label %0

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="126" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %j1_0_0 = phi i11 [ 0, %_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0 ], [ %add_ln135, %_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv ]

]]></Node>
<StgValue><ssdm name="j1_0_0"/></StgValue>
</operation>

<operation id="127" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %icmp_ln135 = icmp eq i11 %j1_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="128" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="129" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %add_ln135 = add i11 %j1_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln135"/></StgValue>
</operation>

<operation id="130" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln135, label %QUANTIZE_ACTIVATION_LOOP_1_end, label %_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="131" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:1  %zext_ln136 = zext i11 %j1_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="132" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="40" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:2  %input_0_V_addr_6 = getelementptr [1536 x i40]* %input_0_V, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="input_0_V_addr_6"/></StgValue>
</operation>

<operation id="133" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:3  %input_0_V_load = load i40* %input_0_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name="input_0_V_load"/></StgValue>
</operation>

<operation id="134" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
QUANTIZE_ACTIVATION_LOOP_1_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([27 x i8]* @p_str1840, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="135" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="40">
<![CDATA[
QUANTIZE_ACTIVATION_LOOP_1_end:1  ret i40 %udiv_ln1148

]]></Node>
<StgValue><ssdm name="ret_ln141"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="136" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="40" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:3  %input_0_V_load = load i40* %input_0_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name="input_0_V_load"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="137" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="56" op_0_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:4  %sext_ln1118 = sext i40 %input_0_V_load to i56

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="138" st_id="52" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:5  %mul_ln1118 = mul i56 %zext_ln135, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="139" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="40" op_0_bw="40" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:6  %p_Val2_9 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %mul_ln1118, i32 16, i32 55)

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="140" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:7  %icmp_ln1494_26 = icmp sgt i40 %p_Val2_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_26"/></StgValue>
</operation>

<operation id="141" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:8  %select_ln108 = select i1 %icmp_ln1494_26, i40 32768, i40 -32768

]]></Node>
<StgValue><ssdm name="select_ln108"/></StgValue>
</operation>

<operation id="142" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:9  %add_ln108 = add i40 %p_Val2_9, %select_ln108

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="143" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:10  %p_Result_s = call i24 @_ssdm_op_PartSelect.i24.i40.i32.i32(i40 %add_ln108, i32 16, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="144" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:11  %tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %add_ln108, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="145" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="40">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:12  %trunc_ln851 = trunc i40 %add_ln108 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln851"/></StgValue>
</operation>

<operation id="146" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:13  %icmp_ln851 = icmp eq i16 %trunc_ln851, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851"/></StgValue>
</operation>

<operation id="147" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:14  %add_ln700 = add i24 1, %p_Result_s

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="148" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:15  %select_ln851 = select i1 %icmp_ln851, i24 %p_Result_s, i24 %add_ln700

]]></Node>
<StgValue><ssdm name="select_ln851"/></StgValue>
</operation>

<operation id="149" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:16  %select_ln850 = select i1 %tmp_75, i24 %select_ln851, i24 %p_Result_s

]]></Node>
<StgValue><ssdm name="select_ln850"/></StgValue>
</operation>

<operation id="150" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="17" op_0_bw="17" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:18  %tmp_76 = call i17 @_ssdm_op_PartSelect.i17.i24.i32.i32(i24 %select_ln850, i32 7, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="151" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str1842) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln135"/></StgValue>
</operation>

<operation id="152" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:17  %icmp_ln887 = icmp slt i24 %select_ln850, -128

]]></Node>
<StgValue><ssdm name="icmp_ln887"/></StgValue>
</operation>

<operation id="153" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:19  %icmp_ln895 = icmp sgt i17 %tmp_76, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="154" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:20  %trunc_ln137 = trunc i24 %select_ln850 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln137"/></StgValue>
</operation>

<operation id="155" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:21  %select_ln887 = select i1 %icmp_ln887, i8 -128, i8 127

]]></Node>
<StgValue><ssdm name="select_ln887"/></StgValue>
</operation>

<operation id="156" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:22  %or_ln887 = or i1 %icmp_ln887, %icmp_ln895

]]></Node>
<StgValue><ssdm name="or_ln887"/></StgValue>
</operation>

<operation id="157" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:23  %select_ln887_1 = select i1 %or_ln887, i8 %select_ln887, i8 %trunc_ln137

]]></Node>
<StgValue><ssdm name="select_ln887_1"/></StgValue>
</operation>

<operation id="158" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:24  %output_states_0_V_a = getelementptr [1536 x i8]* %output_states_0_V, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="output_states_0_V_a"/></StgValue>
</operation>

<operation id="159" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:25  store i8 %select_ln887_1, i8* %output_states_0_V_a, align 1

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="160" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi80ELi48ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:26  br label %0

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
