Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jun 14 17:38:03 2023
| Host         : DESKTOP-F1T6GG3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     10          
TIMING-16  Warning           Large setup violation           23          
TIMING-20  Warning           Non-clocked latch               32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (169)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (51)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (169)
--------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_P3/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: Inst_P3/a_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_contr/sreg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_contr/sreg_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_contr/sreg_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (51)
-------------------------------------------------
 There are 51 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.740      -36.958                     32                   32        0.182        0.000                      0                   32       -1.155       -1.155                       1                    33  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK2   {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK2               -1.740      -36.958                     32                   32        0.182        0.000                      0                   32       -1.155       -1.155                       1                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        CLK2                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK2
  To Clock:  CLK2

Setup :           32  Failing Endpoints,  Worst Slack       -1.740ns,  Total Violation      -36.958ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -1.155ns,  Total Violation       -1.155ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.740ns  (required time - arrival time)
  Source:                 Inst_P3/k_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK2 rise@1.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 2.034ns (77.330%)  route 0.596ns (22.670%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.647ns = ( 5.647 - 1.000 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.042    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  Inst_P3/k_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.498 r  Inst_P3/k_reg[5]/Q
                         net (fo=4, routed)           0.596     6.094    Inst_P3/k_reg[5]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.768 r  Inst_P3/k_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    Inst_P3/k_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  Inst_P3/k_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    Inst_P3/k_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  Inst_P3/k_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    Inst_P3/k_reg[12]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  Inst_P3/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    Inst_P3/k_reg[16]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  Inst_P3/k_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    Inst_P3/k_reg[20]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  Inst_P3/k_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.338    Inst_P3/k_reg[24]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.672 r  Inst_P3/k_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.672    Inst_P3/k_reg[28]_i_1_n_6
    SLICE_X52Y100        FDRE                                         r  Inst_P3/k_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       1.000     1.000 r  
    C9                                                0.000     1.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     1.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.869     1.869 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.198     4.067    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.158 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.489     5.647    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  Inst_P3/k_reg[29]/C
                         clock pessimism              0.258     5.905    
                         clock uncertainty           -0.035     5.870    
    SLICE_X52Y100        FDRE (Setup_fdre_C_D)        0.062     5.932    Inst_P3/k_reg[29]
  -------------------------------------------------------------------
                         required time                          5.932    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                 -1.740    

Slack (VIOLATED) :        -1.645ns  (required time - arrival time)
  Source:                 Inst_P3/k_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK2 rise@1.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 1.939ns (76.481%)  route 0.596ns (23.519%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.647ns = ( 5.647 - 1.000 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.042    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  Inst_P3/k_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.498 r  Inst_P3/k_reg[5]/Q
                         net (fo=4, routed)           0.596     6.094    Inst_P3/k_reg[5]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.768 r  Inst_P3/k_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    Inst_P3/k_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  Inst_P3/k_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    Inst_P3/k_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  Inst_P3/k_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    Inst_P3/k_reg[12]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  Inst_P3/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    Inst_P3/k_reg[16]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  Inst_P3/k_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    Inst_P3/k_reg[20]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  Inst_P3/k_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.338    Inst_P3/k_reg[24]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.577 r  Inst_P3/k_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.577    Inst_P3/k_reg[28]_i_1_n_5
    SLICE_X52Y100        FDRE                                         r  Inst_P3/k_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       1.000     1.000 r  
    C9                                                0.000     1.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     1.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.869     1.869 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.198     4.067    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.158 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.489     5.647    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  Inst_P3/k_reg[30]/C
                         clock pessimism              0.258     5.905    
                         clock uncertainty           -0.035     5.870    
    SLICE_X52Y100        FDRE (Setup_fdre_C_D)        0.062     5.932    Inst_P3/k_reg[30]
  -------------------------------------------------------------------
                         required time                          5.932    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                 -1.645    

Slack (VIOLATED) :        -1.629ns  (required time - arrival time)
  Source:                 Inst_P3/k_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK2 rise@1.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 1.923ns (76.331%)  route 0.596ns (23.669%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.647ns = ( 5.647 - 1.000 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.042    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  Inst_P3/k_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.498 r  Inst_P3/k_reg[5]/Q
                         net (fo=4, routed)           0.596     6.094    Inst_P3/k_reg[5]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.768 r  Inst_P3/k_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    Inst_P3/k_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  Inst_P3/k_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    Inst_P3/k_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  Inst_P3/k_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    Inst_P3/k_reg[12]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  Inst_P3/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    Inst_P3/k_reg[16]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  Inst_P3/k_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    Inst_P3/k_reg[20]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  Inst_P3/k_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.338    Inst_P3/k_reg[24]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.561 r  Inst_P3/k_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.561    Inst_P3/k_reg[28]_i_1_n_7
    SLICE_X52Y100        FDRE                                         r  Inst_P3/k_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       1.000     1.000 r  
    C9                                                0.000     1.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     1.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.869     1.869 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.198     4.067    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.158 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.489     5.647    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  Inst_P3/k_reg[28]/C
                         clock pessimism              0.258     5.905    
                         clock uncertainty           -0.035     5.870    
    SLICE_X52Y100        FDRE (Setup_fdre_C_D)        0.062     5.932    Inst_P3/k_reg[28]
  -------------------------------------------------------------------
                         required time                          5.932    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                 -1.629    

Slack (VIOLATED) :        -1.513ns  (required time - arrival time)
  Source:                 Inst_P3/k_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK2 rise@1.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 1.920ns (76.324%)  route 0.596ns (23.676%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 5.664 - 1.000 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.042    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  Inst_P3/k_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.498 r  Inst_P3/k_reg[5]/Q
                         net (fo=4, routed)           0.596     6.094    Inst_P3/k_reg[5]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.768 r  Inst_P3/k_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    Inst_P3/k_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  Inst_P3/k_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    Inst_P3/k_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  Inst_P3/k_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    Inst_P3/k_reg[12]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  Inst_P3/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    Inst_P3/k_reg[16]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  Inst_P3/k_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    Inst_P3/k_reg[20]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.558 r  Inst_P3/k_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.558    Inst_P3/k_reg[24]_i_1_n_6
    SLICE_X52Y99         FDRE                                         r  Inst_P3/k_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       1.000     1.000 r  
    C9                                                0.000     1.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     1.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.869     1.869 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.198     4.067    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.158 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505     5.664    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  Inst_P3/k_reg[25]/C
                         clock pessimism              0.354     6.018    
                         clock uncertainty           -0.035     5.983    
    SLICE_X52Y99         FDRE (Setup_fdre_C_D)        0.062     6.045    Inst_P3/k_reg[25]
  -------------------------------------------------------------------
                         required time                          6.045    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                 -1.513    

Slack (VIOLATED) :        -1.492ns  (required time - arrival time)
  Source:                 Inst_P3/k_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK2 rise@1.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 1.899ns (76.125%)  route 0.596ns (23.875%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 5.664 - 1.000 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.042    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  Inst_P3/k_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.498 r  Inst_P3/k_reg[5]/Q
                         net (fo=4, routed)           0.596     6.094    Inst_P3/k_reg[5]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.768 r  Inst_P3/k_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    Inst_P3/k_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  Inst_P3/k_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    Inst_P3/k_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  Inst_P3/k_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    Inst_P3/k_reg[12]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  Inst_P3/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    Inst_P3/k_reg[16]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  Inst_P3/k_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    Inst_P3/k_reg[20]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.537 r  Inst_P3/k_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.537    Inst_P3/k_reg[24]_i_1_n_4
    SLICE_X52Y99         FDRE                                         r  Inst_P3/k_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       1.000     1.000 r  
    C9                                                0.000     1.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     1.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.869     1.869 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.198     4.067    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.158 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505     5.664    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  Inst_P3/k_reg[27]/C
                         clock pessimism              0.354     6.018    
                         clock uncertainty           -0.035     5.983    
    SLICE_X52Y99         FDRE (Setup_fdre_C_D)        0.062     6.045    Inst_P3/k_reg[27]
  -------------------------------------------------------------------
                         required time                          6.045    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                 -1.492    

Slack (VIOLATED) :        -1.418ns  (required time - arrival time)
  Source:                 Inst_P3/k_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK2 rise@1.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 1.825ns (75.395%)  route 0.596ns (24.605%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 5.664 - 1.000 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.042    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  Inst_P3/k_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.498 r  Inst_P3/k_reg[5]/Q
                         net (fo=4, routed)           0.596     6.094    Inst_P3/k_reg[5]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.768 r  Inst_P3/k_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    Inst_P3/k_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  Inst_P3/k_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    Inst_P3/k_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  Inst_P3/k_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    Inst_P3/k_reg[12]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  Inst_P3/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    Inst_P3/k_reg[16]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  Inst_P3/k_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    Inst_P3/k_reg[20]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.463 r  Inst_P3/k_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.463    Inst_P3/k_reg[24]_i_1_n_5
    SLICE_X52Y99         FDRE                                         r  Inst_P3/k_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       1.000     1.000 r  
    C9                                                0.000     1.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     1.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.869     1.869 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.198     4.067    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.158 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505     5.664    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  Inst_P3/k_reg[26]/C
                         clock pessimism              0.354     6.018    
                         clock uncertainty           -0.035     5.983    
    SLICE_X52Y99         FDRE (Setup_fdre_C_D)        0.062     6.045    Inst_P3/k_reg[26]
  -------------------------------------------------------------------
                         required time                          6.045    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                 -1.418    

Slack (VIOLATED) :        -1.402ns  (required time - arrival time)
  Source:                 Inst_P3/k_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK2 rise@1.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 1.809ns (75.231%)  route 0.596ns (24.769%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 5.664 - 1.000 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.042    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  Inst_P3/k_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.498 r  Inst_P3/k_reg[5]/Q
                         net (fo=4, routed)           0.596     6.094    Inst_P3/k_reg[5]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.768 r  Inst_P3/k_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    Inst_P3/k_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  Inst_P3/k_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    Inst_P3/k_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  Inst_P3/k_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    Inst_P3/k_reg[12]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  Inst_P3/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    Inst_P3/k_reg[16]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  Inst_P3/k_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    Inst_P3/k_reg[20]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.447 r  Inst_P3/k_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.447    Inst_P3/k_reg[24]_i_1_n_7
    SLICE_X52Y99         FDRE                                         r  Inst_P3/k_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       1.000     1.000 r  
    C9                                                0.000     1.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     1.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.869     1.869 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.198     4.067    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.158 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505     5.664    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  Inst_P3/k_reg[24]/C
                         clock pessimism              0.354     6.018    
                         clock uncertainty           -0.035     5.983    
    SLICE_X52Y99         FDRE (Setup_fdre_C_D)        0.062     6.045    Inst_P3/k_reg[24]
  -------------------------------------------------------------------
                         required time                          6.045    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                 -1.402    

Slack (VIOLATED) :        -1.399ns  (required time - arrival time)
  Source:                 Inst_P3/k_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK2 rise@1.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        2.402ns  (logic 1.806ns (75.200%)  route 0.596ns (24.800%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 5.664 - 1.000 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.042    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  Inst_P3/k_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.498 r  Inst_P3/k_reg[5]/Q
                         net (fo=4, routed)           0.596     6.094    Inst_P3/k_reg[5]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.768 r  Inst_P3/k_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    Inst_P3/k_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  Inst_P3/k_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    Inst_P3/k_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  Inst_P3/k_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    Inst_P3/k_reg[12]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  Inst_P3/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    Inst_P3/k_reg[16]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.444 r  Inst_P3/k_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.444    Inst_P3/k_reg[20]_i_1_n_6
    SLICE_X52Y98         FDRE                                         r  Inst_P3/k_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       1.000     1.000 r  
    C9                                                0.000     1.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     1.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.869     1.869 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.198     4.067    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.158 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505     5.664    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  Inst_P3/k_reg[21]/C
                         clock pessimism              0.354     6.018    
                         clock uncertainty           -0.035     5.983    
    SLICE_X52Y98         FDRE (Setup_fdre_C_D)        0.062     6.045    Inst_P3/k_reg[21]
  -------------------------------------------------------------------
                         required time                          6.045    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                 -1.399    

Slack (VIOLATED) :        -1.378ns  (required time - arrival time)
  Source:                 Inst_P3/k_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK2 rise@1.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 1.785ns (74.981%)  route 0.596ns (25.019%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 5.664 - 1.000 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.042    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  Inst_P3/k_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.498 r  Inst_P3/k_reg[5]/Q
                         net (fo=4, routed)           0.596     6.094    Inst_P3/k_reg[5]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.768 r  Inst_P3/k_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    Inst_P3/k_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  Inst_P3/k_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    Inst_P3/k_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  Inst_P3/k_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    Inst_P3/k_reg[12]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  Inst_P3/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    Inst_P3/k_reg[16]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.423 r  Inst_P3/k_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.423    Inst_P3/k_reg[20]_i_1_n_4
    SLICE_X52Y98         FDRE                                         r  Inst_P3/k_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       1.000     1.000 r  
    C9                                                0.000     1.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     1.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.869     1.869 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.198     4.067    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.158 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505     5.664    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  Inst_P3/k_reg[23]/C
                         clock pessimism              0.354     6.018    
                         clock uncertainty           -0.035     5.983    
    SLICE_X52Y98         FDRE (Setup_fdre_C_D)        0.062     6.045    Inst_P3/k_reg[23]
  -------------------------------------------------------------------
                         required time                          6.045    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                 -1.378    

Slack (VIOLATED) :        -1.304ns  (required time - arrival time)
  Source:                 Inst_P3/k_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK2 rise@1.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 1.711ns (74.179%)  route 0.596ns (25.821%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 5.664 - 1.000 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.042    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  Inst_P3/k_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.498 r  Inst_P3/k_reg[5]/Q
                         net (fo=4, routed)           0.596     6.094    Inst_P3/k_reg[5]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.768 r  Inst_P3/k_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    Inst_P3/k_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  Inst_P3/k_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    Inst_P3/k_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  Inst_P3/k_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    Inst_P3/k_reg[12]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  Inst_P3/k_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    Inst_P3/k_reg[16]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.349 r  Inst_P3/k_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.349    Inst_P3/k_reg[20]_i_1_n_5
    SLICE_X52Y98         FDRE                                         r  Inst_P3/k_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       1.000     1.000 r  
    C9                                                0.000     1.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     1.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.869     1.869 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.198     4.067    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.158 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.505     5.664    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  Inst_P3/k_reg[22]/C
                         clock pessimism              0.354     6.018    
                         clock uncertainty           -0.035     5.983    
    SLICE_X52Y98         FDRE (Setup_fdre_C_D)        0.062     6.045    Inst_P3/k_reg[22]
  -------------------------------------------------------------------
                         required time                          6.045    
                         arrival time                          -7.349    
  -------------------------------------------------------------------
                         slack                                 -1.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Inst_P3/k_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2 rise@0.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.355ns (64.458%)  route 0.196ns (35.542%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.630    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  Inst_P3/k_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  Inst_P3/k_reg[27]/Q
                         net (fo=4, routed)           0.195     1.966    Inst_P3/k_reg[27]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.126 r  Inst_P3/k_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.127    Inst_P3/k_reg[24]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.181 r  Inst_P3/k_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.181    Inst_P3/k_reg[28]_i_1_n_7
    SLICE_X52Y100        FDRE                                         r  Inst_P3/k_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.828     2.149    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  Inst_P3/k_reg[28]/C
                         clock pessimism             -0.255     1.894    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.999    Inst_P3/k_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Inst_P3/k_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2 rise@0.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.366ns (65.154%)  route 0.196ns (34.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.630    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  Inst_P3/k_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  Inst_P3/k_reg[27]/Q
                         net (fo=4, routed)           0.195     1.966    Inst_P3/k_reg[27]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.126 r  Inst_P3/k_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.127    Inst_P3/k_reg[24]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.192 r  Inst_P3/k_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.192    Inst_P3/k_reg[28]_i_1_n_5
    SLICE_X52Y100        FDRE                                         r  Inst_P3/k_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.828     2.149    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  Inst_P3/k_reg[30]/C
                         clock pessimism             -0.255     1.894    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.999    Inst_P3/k_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Inst_P3/k_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2 rise@0.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.391ns (66.639%)  route 0.196ns (33.361%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.630    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  Inst_P3/k_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  Inst_P3/k_reg[27]/Q
                         net (fo=4, routed)           0.195     1.966    Inst_P3/k_reg[27]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.126 r  Inst_P3/k_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.127    Inst_P3/k_reg[24]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.217 r  Inst_P3/k_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.217    Inst_P3/k_reg[28]_i_1_n_6
    SLICE_X52Y100        FDRE                                         r  Inst_P3/k_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.828     2.149    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  Inst_P3/k_reg[29]/C
                         clock pessimism             -0.255     1.894    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.999    Inst_P3/k_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Inst_P3/k_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2 rise@0.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.292ns (80.525%)  route 0.071ns (19.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.564     1.629    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  Inst_P3/k_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  Inst_P3/k_reg[4]/Q
                         net (fo=4, routed)           0.071     1.841    Inst_P3/k_reg[4]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.992 r  Inst_P3/k_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.992    Inst_P3/k_reg[4]_i_1_n_6
    SLICE_X52Y94         FDRE                                         r  Inst_P3/k_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     2.154    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  Inst_P3/k_reg[5]/C
                         clock pessimism             -0.512     1.642    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.105     1.747    Inst_P3/k_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Inst_P3/k_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2 rise@0.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.564     1.629    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  Inst_P3/k_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  Inst_P3/k_reg[10]/Q
                         net (fo=4, routed)           0.134     1.904    Inst_P3/k_reg[10]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.015 r  Inst_P3/k_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.015    Inst_P3/k_reg[8]_i_1_n_5
    SLICE_X52Y95         FDRE                                         r  Inst_P3/k_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     2.154    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  Inst_P3/k_reg[10]/C
                         clock pessimism             -0.525     1.629    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.105     1.734    Inst_P3/k_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Inst_P3/k_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2 rise@0.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.564     1.629    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  Inst_P3/k_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  Inst_P3/k_reg[14]/Q
                         net (fo=4, routed)           0.134     1.904    Inst_P3/k_reg[14]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.015 r  Inst_P3/k_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.015    Inst_P3/k_reg[12]_i_1_n_5
    SLICE_X52Y96         FDRE                                         r  Inst_P3/k_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     2.154    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  Inst_P3/k_reg[14]/C
                         clock pessimism             -0.525     1.629    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.105     1.734    Inst_P3/k_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Inst_P3/k_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2 rise@0.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.630    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  Inst_P3/k_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  Inst_P3/k_reg[18]/Q
                         net (fo=4, routed)           0.134     1.905    Inst_P3/k_reg[18]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.016 r  Inst_P3/k_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.016    Inst_P3/k_reg[16]_i_1_n_5
    SLICE_X52Y97         FDRE                                         r  Inst_P3/k_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.835     2.155    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  Inst_P3/k_reg[18]/C
                         clock pessimism             -0.525     1.630    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.105     1.735    Inst_P3/k_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Inst_P3/k_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2 rise@0.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.564     1.629    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  Inst_P3/k_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  Inst_P3/k_reg[2]/Q
                         net (fo=4, routed)           0.134     1.904    Inst_P3/k_reg[2]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.015 r  Inst_P3/k_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.015    Inst_P3/k_reg[0]_i_1_n_5
    SLICE_X52Y93         FDRE                                         r  Inst_P3/k_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     2.154    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  Inst_P3/k_reg[2]/C
                         clock pessimism             -0.525     1.629    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.105     1.734    Inst_P3/k_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Inst_P3/k_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2 rise@0.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.564     1.629    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  Inst_P3/k_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  Inst_P3/k_reg[6]/Q
                         net (fo=4, routed)           0.134     1.904    Inst_P3/k_reg[6]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.015 r  Inst_P3/k_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.015    Inst_P3/k_reg[4]_i_1_n_5
    SLICE_X52Y94         FDRE                                         r  Inst_P3/k_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     2.154    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  Inst_P3/k_reg[6]/C
                         clock pessimism             -0.525     1.629    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.105     1.734    Inst_P3/k_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 Inst_P3/k_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/k_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK2 rise@0.000ns - CLK2 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.352ns (83.290%)  route 0.071ns (16.710%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.564     1.629    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  Inst_P3/k_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  Inst_P3/k_reg[4]/Q
                         net (fo=4, routed)           0.071     1.841    Inst_P3/k_reg[4]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.211     2.052 r  Inst_P3/k_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.052    Inst_P3/k_reg[4]_i_1_n_4
    SLICE_X52Y94         FDRE                                         r  Inst_P3/k_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.292    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.321 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     2.154    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  Inst_P3/k_reg[7]/C
                         clock pessimism             -0.512     1.642    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.105     1.747    Inst_P3/k_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK2
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { CLK2 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         1.000       -1.155     BUFGCTRL_X0Y16  CLK2_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         1.000       0.000      SLICE_X53Y93    Inst_P3/k_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.000       0.000      SLICE_X52Y95    Inst_P3/k_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.000       0.000      SLICE_X52Y95    Inst_P3/k_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.000       0.000      SLICE_X52Y96    Inst_P3/k_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.000       0.000      SLICE_X52Y96    Inst_P3/k_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.000       0.000      SLICE_X52Y96    Inst_P3/k_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.000       0.000      SLICE_X52Y96    Inst_P3/k_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.000       0.000      SLICE_X52Y97    Inst_P3/k_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         1.000       0.000      SLICE_X52Y97    Inst_P3/k_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X53Y93    Inst_P3/k_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X53Y93    Inst_P3/k_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X52Y95    Inst_P3/k_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X52Y95    Inst_P3/k_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X52Y95    Inst_P3/k_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X52Y95    Inst_P3/k_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X52Y96    Inst_P3/k_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X52Y96    Inst_P3/k_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X52Y96    Inst_P3/k_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X52Y96    Inst_P3/k_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X53Y93    Inst_P3/k_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X53Y93    Inst_P3/k_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X52Y95    Inst_P3/k_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X52Y95    Inst_P3/k_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X52Y95    Inst_P3/k_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X52Y95    Inst_P3/k_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X52Y96    Inst_P3/k_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X52Y96    Inst_P3/k_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X52Y96    Inst_P3/k_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         0.500       0.000      SLICE_X52Y96    Inst_P3/k_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LUZ_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.971ns  (logic 4.364ns (48.648%)  route 4.607ns (51.352%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[2]/C
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_P3/FSM_onehot_current_state_reg[2]/Q
                         net (fo=5, routed)           0.682     1.138    Inst_P3/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X48Y95         LUT3 (Prop_lut3_I0_O)        0.152     1.290 r  Inst_P3/LUZ_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.924     5.215    LUZ_R_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         3.756     8.971 r  LUZ_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.971    LUZ_R[1]
    V14                                                               r  LUZ_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LUZ_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.383ns  (logic 4.235ns (50.526%)  route 4.147ns (49.474%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[3]/C
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_P3/FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           0.870     1.289    Inst_P3/Q[2]
    SLICE_X48Y95         LUT3 (Prop_lut3_I1_O)        0.296     1.585 r  Inst_P3/LUZ_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.277     4.862    LUZ_R_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     8.383 r  LUZ_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.383    LUZ_R[0]
    H17                                                               r  LUZ_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LUZ_V[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.978ns  (logic 4.160ns (52.142%)  route 3.818ns (47.858%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[3]/C
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Inst_P3/FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           3.818     4.237    LUZ_V_OBUF[1]
    V11                  OBUF (Prop_obuf_I_O)         3.741     7.978 r  LUZ_V_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.978    LUZ_V[1]
    V11                                                               r  LUZ_V[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LUZ_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.934ns  (logic 4.026ns (50.746%)  route 3.908ns (49.254%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[4]/C
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_P3/FSM_onehot_current_state_reg[4]/Q
                         net (fo=4, routed)           3.908     4.364    LUZ_A_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         3.570     7.934 r  LUZ_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.934    LUZ_A[1]
    V12                                                               r  LUZ_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            LUZ_V[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.156ns  (logic 4.009ns (56.020%)  route 3.147ns (43.980%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDSE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[0]/C
    SLICE_X49Y95         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Inst_P3/FSM_onehot_current_state_reg[0]/Q
                         net (fo=5, routed)           3.147     3.603    LUZ_V_OBUF[0]
    J13                  OBUF (Prop_obuf_I_O)         3.553     7.156 r  LUZ_V_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.156    LUZ_V[0]
    J13                                                               r  LUZ_V[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LUZ_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.070ns  (logic 3.991ns (56.454%)  route 3.079ns (43.546%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[1]/C
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Inst_P3/FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           3.079     3.535    LUZ_A_OBUF[0]
    K15                  OBUF (Prop_obuf_I_O)         3.535     7.070 r  LUZ_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.070    LUZ_A[0]
    K15                                                               r  LUZ_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/tiempo_inicio_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.820ns  (logic 2.425ns (35.558%)  route 4.395ns (64.442%))
  Logic Levels:           11  (CARRY4=6 LDCE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         LDCE                         0.000     0.000 r  Inst_P3/tiempo_inicio_reg[11]/G
    SLICE_X51Y95         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_P3/tiempo_inicio_reg[11]/Q
                         net (fo=1, routed)           0.860     1.419    Inst_P3/tiempo_inicio[11]
    SLICE_X51Y95         LUT2 (Prop_lut2_I1_O)        0.124     1.543 r  Inst_P3/i__carry__0_i_15/O
                         net (fo=1, routed)           0.000     1.543    Inst_P3/i__carry__0_i_15_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.944 r  Inst_P3/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.944    Inst_P3/i__carry__0_i_10_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.058 r  Inst_P3/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.058    Inst_P3/i__carry__0_i_9_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.172 r  Inst_P3/i__carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.172    Inst_P3/i__carry__1_i_10_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.286 r  Inst_P3/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.286    Inst_P3/i__carry__1_i_9_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.400 r  Inst_P3/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.001     2.401    Inst_P3/i__carry__2_i_10_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.735 f  Inst_P3/i__carry__2_i_9/O[1]
                         net (fo=3, routed)           0.977     3.712    Inst_P3/next_state2[29]
    SLICE_X50Y99         LUT6 (Prop_lut6_I1_O)        0.303     4.015 f  Inst_P3/FSM_onehot_current_state[4]_i_11/O
                         net (fo=1, routed)           1.105     5.119    Inst_P3/FSM_onehot_current_state[4]_i_11_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     5.243 f  Inst_P3/FSM_onehot_current_state[4]_i_3/O
                         net (fo=3, routed)           0.659     5.902    Inst_P3/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X49Y95         LUT3 (Prop_lut3_I0_O)        0.124     6.026 r  Inst_P3/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.794     6.820    Inst_P3/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X49Y95         FDSE                                         r  Inst_P3/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/tiempo_inicio_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.631ns  (logic 2.425ns (36.572%)  route 4.206ns (63.428%))
  Logic Levels:           11  (CARRY4=6 LDCE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         LDCE                         0.000     0.000 r  Inst_P3/tiempo_inicio_reg[11]/G
    SLICE_X51Y95         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_P3/tiempo_inicio_reg[11]/Q
                         net (fo=1, routed)           0.860     1.419    Inst_P3/tiempo_inicio[11]
    SLICE_X51Y95         LUT2 (Prop_lut2_I1_O)        0.124     1.543 r  Inst_P3/i__carry__0_i_15/O
                         net (fo=1, routed)           0.000     1.543    Inst_P3/i__carry__0_i_15_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.944 r  Inst_P3/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.944    Inst_P3/i__carry__0_i_10_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.058 r  Inst_P3/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.058    Inst_P3/i__carry__0_i_9_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.172 r  Inst_P3/i__carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.172    Inst_P3/i__carry__1_i_10_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.286 r  Inst_P3/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.286    Inst_P3/i__carry__1_i_9_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.400 r  Inst_P3/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.001     2.401    Inst_P3/i__carry__2_i_10_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.735 f  Inst_P3/i__carry__2_i_9/O[1]
                         net (fo=3, routed)           0.977     3.712    Inst_P3/next_state2[29]
    SLICE_X50Y99         LUT6 (Prop_lut6_I1_O)        0.303     4.015 f  Inst_P3/FSM_onehot_current_state[4]_i_11/O
                         net (fo=1, routed)           1.105     5.119    Inst_P3/FSM_onehot_current_state[4]_i_11_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     5.243 f  Inst_P3/FSM_onehot_current_state[4]_i_3/O
                         net (fo=3, routed)           0.659     5.902    Inst_P3/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X49Y95         LUT3 (Prop_lut3_I0_O)        0.124     6.026 r  Inst_P3/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.605     6.631    Inst_P3/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X48Y95         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/tiempo_inicio_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.631ns  (logic 2.425ns (36.572%)  route 4.206ns (63.428%))
  Logic Levels:           11  (CARRY4=6 LDCE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         LDCE                         0.000     0.000 r  Inst_P3/tiempo_inicio_reg[11]/G
    SLICE_X51Y95         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_P3/tiempo_inicio_reg[11]/Q
                         net (fo=1, routed)           0.860     1.419    Inst_P3/tiempo_inicio[11]
    SLICE_X51Y95         LUT2 (Prop_lut2_I1_O)        0.124     1.543 r  Inst_P3/i__carry__0_i_15/O
                         net (fo=1, routed)           0.000     1.543    Inst_P3/i__carry__0_i_15_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.944 r  Inst_P3/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.944    Inst_P3/i__carry__0_i_10_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.058 r  Inst_P3/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.058    Inst_P3/i__carry__0_i_9_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.172 r  Inst_P3/i__carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.172    Inst_P3/i__carry__1_i_10_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.286 r  Inst_P3/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.286    Inst_P3/i__carry__1_i_9_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.400 r  Inst_P3/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.001     2.401    Inst_P3/i__carry__2_i_10_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.735 f  Inst_P3/i__carry__2_i_9/O[1]
                         net (fo=3, routed)           0.977     3.712    Inst_P3/next_state2[29]
    SLICE_X50Y99         LUT6 (Prop_lut6_I1_O)        0.303     4.015 f  Inst_P3/FSM_onehot_current_state[4]_i_11/O
                         net (fo=1, routed)           1.105     5.119    Inst_P3/FSM_onehot_current_state[4]_i_11_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     5.243 f  Inst_P3/FSM_onehot_current_state[4]_i_3/O
                         net (fo=3, routed)           0.659     5.902    Inst_P3/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X49Y95         LUT3 (Prop_lut3_I0_O)        0.124     6.026 r  Inst_P3/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.605     6.631    Inst_P3/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X48Y95         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/tiempo_inicio_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.631ns  (logic 2.425ns (36.572%)  route 4.206ns (63.428%))
  Logic Levels:           11  (CARRY4=6 LDCE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         LDCE                         0.000     0.000 r  Inst_P3/tiempo_inicio_reg[11]/G
    SLICE_X51Y95         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_P3/tiempo_inicio_reg[11]/Q
                         net (fo=1, routed)           0.860     1.419    Inst_P3/tiempo_inicio[11]
    SLICE_X51Y95         LUT2 (Prop_lut2_I1_O)        0.124     1.543 r  Inst_P3/i__carry__0_i_15/O
                         net (fo=1, routed)           0.000     1.543    Inst_P3/i__carry__0_i_15_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.944 r  Inst_P3/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.944    Inst_P3/i__carry__0_i_10_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.058 r  Inst_P3/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.058    Inst_P3/i__carry__0_i_9_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.172 r  Inst_P3/i__carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.172    Inst_P3/i__carry__1_i_10_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.286 r  Inst_P3/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.286    Inst_P3/i__carry__1_i_9_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.400 r  Inst_P3/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.001     2.401    Inst_P3/i__carry__2_i_10_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.735 f  Inst_P3/i__carry__2_i_9/O[1]
                         net (fo=3, routed)           0.977     3.712    Inst_P3/next_state2[29]
    SLICE_X50Y99         LUT6 (Prop_lut6_I1_O)        0.303     4.015 f  Inst_P3/FSM_onehot_current_state[4]_i_11/O
                         net (fo=1, routed)           1.105     5.119    Inst_P3/FSM_onehot_current_state[4]_i_11_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     5.243 f  Inst_P3/FSM_onehot_current_state[4]_i_3/O
                         net (fo=3, routed)           0.659     5.902    Inst_P3/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X49Y95         LUT3 (Prop_lut3_I0_O)        0.124     6.026 r  Inst_P3/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.605     6.631    Inst_P3/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X48Y95         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_syncro/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_syncro/s_out_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE                         0.000     0.000 r  Inst_syncro/sreg_reg[0]/C
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_syncro/sreg_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    Inst_syncro/sreg_reg_n_0_[0]
    SLICE_X46Y97         SRL16E                                       r  Inst_syncro/s_out_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.128ns (42.945%)  route 0.170ns (57.055%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[3]/C
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Inst_P3/FSM_onehot_current_state_reg[3]/Q
                         net (fo=4, routed)           0.170     0.298    Inst_P3/Q[2]
    SLICE_X48Y95         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.186ns (48.875%)  route 0.195ns (51.125%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[4]/C
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_P3/FSM_onehot_current_state_reg[4]/Q
                         net (fo=4, routed)           0.195     0.336    Inst_P3/Q[3]
    SLICE_X48Y95         LUT2 (Prop_lut2_I1_O)        0.045     0.381 r  Inst_P3/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.381    Inst_P3/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X48Y95         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.141ns (34.184%)  route 0.271ns (65.816%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDSE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[0]/C
    SLICE_X49Y95         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  Inst_P3/FSM_onehot_current_state_reg[0]/Q
                         net (fo=5, routed)           0.271     0.412    Inst_P3/Q[0]
    SLICE_X48Y95         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_contr/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_contr/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.148ns (33.813%)  route 0.290ns (66.187%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         FDRE                         0.000     0.000 r  Inst_contr/sreg_reg[0]/C
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  Inst_contr/sreg_reg[0]/Q
                         net (fo=3, routed)           0.290     0.438    Inst_contr/sreg[0]
    SLICE_X51Y97         FDRE                                         r  Inst_contr/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_syncro/s_out_reg_srl2/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            Inst_contr/sreg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97         SRL16E                       0.000     0.000 r  Inst_syncro/s_out_reg_srl2/CLK
    SLICE_X46Y97         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     0.488 r  Inst_syncro/s_out_reg_srl2/Q
                         net (fo=1, routed)           0.000     0.488    Inst_contr/sreg_reg[0]_0
    SLICE_X46Y97         FDRE                                         r  Inst_contr/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_contr/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_contr/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.507ns  (logic 0.141ns (27.832%)  route 0.366ns (72.168%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE                         0.000     0.000 r  Inst_contr/sreg_reg[1]/C
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_contr/sreg_reg[1]/Q
                         net (fo=3, routed)           0.366     0.507    Inst_contr/sreg[1]
    SLICE_X51Y96         FDRE                                         r  Inst_contr/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.608ns  (logic 0.183ns (30.104%)  route 0.425ns (69.896%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[2]/C
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_P3/FSM_onehot_current_state_reg[2]/Q
                         net (fo=5, routed)           0.366     0.507    Inst_P3/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X48Y95         LUT3 (Prop_lut3_I2_O)        0.042     0.549 r  Inst_P3/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.059     0.608    Inst_P3/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X49Y95         FDSE                                         r  Inst_P3/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.631ns  (logic 0.186ns (29.458%)  route 0.445ns (70.542%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE                         0.000     0.000 r  Inst_P3/FSM_onehot_current_state_reg[2]/C
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_P3/FSM_onehot_current_state_reg[2]/Q
                         net (fo=5, routed)           0.245     0.386    Inst_P3/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X48Y95         LUT3 (Prop_lut3_I0_O)        0.045     0.431 r  Inst_P3/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.200     0.631    Inst_P3/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X48Y95         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_contr/sreg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_P3/FSM_onehot_current_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.798ns  (logic 0.231ns (28.930%)  route 0.567ns (71.070%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE                         0.000     0.000 r  Inst_contr/sreg_reg[2]/C
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_contr/sreg_reg[2]/Q
                         net (fo=2, routed)           0.157     0.298    Inst_contr/sreg[2]
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.343 r  Inst_contr/FSM_onehot_current_state[4]_i_5/O
                         net (fo=2, routed)           0.210     0.553    Inst_P3/FSM_onehot_current_state_reg[0]_0
    SLICE_X49Y95         LUT3 (Prop_lut3_I2_O)        0.045     0.598 r  Inst_P3/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.201     0.798    Inst_P3/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X48Y95         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK2
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_P3/k_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/FSM_onehot_current_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.953ns  (logic 2.585ns (37.178%)  route 4.368ns (62.822%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.042    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  Inst_P3/k_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.498 r  Inst_P3/k_reg[5]/Q
                         net (fo=4, routed)           0.834     6.332    Inst_P3/k_reg[5]
    SLICE_X51Y94         LUT2 (Prop_lut2_I0_O)        0.124     6.456 r  Inst_P3/i__carry_i_15/O
                         net (fo=1, routed)           0.000     6.456    Inst_P3/i__carry_i_15_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.006 r  Inst_P3/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.006    Inst_P3/i__carry_i_8_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  Inst_P3/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.120    Inst_P3/i__carry__0_i_10_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  Inst_P3/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.234    Inst_P3/i__carry__0_i_9_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  Inst_P3/i__carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.348    Inst_P3/i__carry__1_i_10_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  Inst_P3/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.462    Inst_P3/i__carry__1_i_9_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  Inst_P3/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.576    Inst_P3/i__carry__2_i_10_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.910 f  Inst_P3/i__carry__2_i_9/O[1]
                         net (fo=3, routed)           0.977     8.887    Inst_P3/next_state2[29]
    SLICE_X50Y99         LUT6 (Prop_lut6_I1_O)        0.303     9.190 f  Inst_P3/FSM_onehot_current_state[4]_i_11/O
                         net (fo=1, routed)           1.105    10.294    Inst_P3/FSM_onehot_current_state[4]_i_11_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.418 f  Inst_P3/FSM_onehot_current_state[4]_i_3/O
                         net (fo=3, routed)           0.659    11.077    Inst_P3/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X49Y95         LUT3 (Prop_lut3_I0_O)        0.124    11.201 r  Inst_P3/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.794    11.995    Inst_P3/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X49Y95         FDSE                                         r  Inst_P3/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/FSM_onehot_current_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.764ns  (logic 2.585ns (38.218%)  route 4.179ns (61.782%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.042    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  Inst_P3/k_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.498 r  Inst_P3/k_reg[5]/Q
                         net (fo=4, routed)           0.834     6.332    Inst_P3/k_reg[5]
    SLICE_X51Y94         LUT2 (Prop_lut2_I0_O)        0.124     6.456 r  Inst_P3/i__carry_i_15/O
                         net (fo=1, routed)           0.000     6.456    Inst_P3/i__carry_i_15_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.006 r  Inst_P3/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.006    Inst_P3/i__carry_i_8_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  Inst_P3/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.120    Inst_P3/i__carry__0_i_10_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  Inst_P3/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.234    Inst_P3/i__carry__0_i_9_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  Inst_P3/i__carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.348    Inst_P3/i__carry__1_i_10_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  Inst_P3/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.462    Inst_P3/i__carry__1_i_9_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  Inst_P3/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.576    Inst_P3/i__carry__2_i_10_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.910 f  Inst_P3/i__carry__2_i_9/O[1]
                         net (fo=3, routed)           0.977     8.887    Inst_P3/next_state2[29]
    SLICE_X50Y99         LUT6 (Prop_lut6_I1_O)        0.303     9.190 f  Inst_P3/FSM_onehot_current_state[4]_i_11/O
                         net (fo=1, routed)           1.105    10.294    Inst_P3/FSM_onehot_current_state[4]_i_11_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.418 f  Inst_P3/FSM_onehot_current_state[4]_i_3/O
                         net (fo=3, routed)           0.659    11.077    Inst_P3/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X49Y95         LUT3 (Prop_lut3_I0_O)        0.124    11.201 r  Inst_P3/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.605    11.806    Inst_P3/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X48Y95         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/FSM_onehot_current_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.764ns  (logic 2.585ns (38.218%)  route 4.179ns (61.782%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.042    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  Inst_P3/k_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.498 r  Inst_P3/k_reg[5]/Q
                         net (fo=4, routed)           0.834     6.332    Inst_P3/k_reg[5]
    SLICE_X51Y94         LUT2 (Prop_lut2_I0_O)        0.124     6.456 r  Inst_P3/i__carry_i_15/O
                         net (fo=1, routed)           0.000     6.456    Inst_P3/i__carry_i_15_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.006 r  Inst_P3/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.006    Inst_P3/i__carry_i_8_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  Inst_P3/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.120    Inst_P3/i__carry__0_i_10_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  Inst_P3/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.234    Inst_P3/i__carry__0_i_9_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  Inst_P3/i__carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.348    Inst_P3/i__carry__1_i_10_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  Inst_P3/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.462    Inst_P3/i__carry__1_i_9_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  Inst_P3/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.576    Inst_P3/i__carry__2_i_10_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.910 f  Inst_P3/i__carry__2_i_9/O[1]
                         net (fo=3, routed)           0.977     8.887    Inst_P3/next_state2[29]
    SLICE_X50Y99         LUT6 (Prop_lut6_I1_O)        0.303     9.190 f  Inst_P3/FSM_onehot_current_state[4]_i_11/O
                         net (fo=1, routed)           1.105    10.294    Inst_P3/FSM_onehot_current_state[4]_i_11_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.418 f  Inst_P3/FSM_onehot_current_state[4]_i_3/O
                         net (fo=3, routed)           0.659    11.077    Inst_P3/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X49Y95         LUT3 (Prop_lut3_I0_O)        0.124    11.201 r  Inst_P3/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.605    11.806    Inst_P3/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X48Y95         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/FSM_onehot_current_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.764ns  (logic 2.585ns (38.218%)  route 4.179ns (61.782%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.042    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  Inst_P3/k_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.498 r  Inst_P3/k_reg[5]/Q
                         net (fo=4, routed)           0.834     6.332    Inst_P3/k_reg[5]
    SLICE_X51Y94         LUT2 (Prop_lut2_I0_O)        0.124     6.456 r  Inst_P3/i__carry_i_15/O
                         net (fo=1, routed)           0.000     6.456    Inst_P3/i__carry_i_15_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.006 r  Inst_P3/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.006    Inst_P3/i__carry_i_8_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  Inst_P3/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.120    Inst_P3/i__carry__0_i_10_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  Inst_P3/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.234    Inst_P3/i__carry__0_i_9_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  Inst_P3/i__carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.348    Inst_P3/i__carry__1_i_10_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  Inst_P3/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.462    Inst_P3/i__carry__1_i_9_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  Inst_P3/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.576    Inst_P3/i__carry__2_i_10_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.910 f  Inst_P3/i__carry__2_i_9/O[1]
                         net (fo=3, routed)           0.977     8.887    Inst_P3/next_state2[29]
    SLICE_X50Y99         LUT6 (Prop_lut6_I1_O)        0.303     9.190 f  Inst_P3/FSM_onehot_current_state[4]_i_11/O
                         net (fo=1, routed)           1.105    10.294    Inst_P3/FSM_onehot_current_state[4]_i_11_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.418 f  Inst_P3/FSM_onehot_current_state[4]_i_3/O
                         net (fo=3, routed)           0.659    11.077    Inst_P3/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X49Y95         LUT3 (Prop_lut3_I0_O)        0.124    11.201 r  Inst_P3/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.605    11.806    Inst_P3/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X48Y95         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/FSM_onehot_current_state_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.764ns  (logic 2.585ns (38.218%)  route 4.179ns (61.782%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.042    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  Inst_P3/k_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.498 r  Inst_P3/k_reg[5]/Q
                         net (fo=4, routed)           0.834     6.332    Inst_P3/k_reg[5]
    SLICE_X51Y94         LUT2 (Prop_lut2_I0_O)        0.124     6.456 r  Inst_P3/i__carry_i_15/O
                         net (fo=1, routed)           0.000     6.456    Inst_P3/i__carry_i_15_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.006 r  Inst_P3/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.006    Inst_P3/i__carry_i_8_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  Inst_P3/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.120    Inst_P3/i__carry__0_i_10_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  Inst_P3/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.234    Inst_P3/i__carry__0_i_9_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  Inst_P3/i__carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.348    Inst_P3/i__carry__1_i_10_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  Inst_P3/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.462    Inst_P3/i__carry__1_i_9_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  Inst_P3/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.576    Inst_P3/i__carry__2_i_10_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.910 f  Inst_P3/i__carry__2_i_9/O[1]
                         net (fo=3, routed)           0.977     8.887    Inst_P3/next_state2[29]
    SLICE_X50Y99         LUT6 (Prop_lut6_I1_O)        0.303     9.190 f  Inst_P3/FSM_onehot_current_state[4]_i_11/O
                         net (fo=1, routed)           1.105    10.294    Inst_P3/FSM_onehot_current_state[4]_i_11_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.418 f  Inst_P3/FSM_onehot_current_state[4]_i_3/O
                         net (fo=3, routed)           0.659    11.077    Inst_P3/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X49Y95         LUT3 (Prop_lut3_I0_O)        0.124    11.201 r  Inst_P3/FSM_onehot_current_state[4]_i_2/O
                         net (fo=5, routed)           0.605    11.806    Inst_P3/FSM_onehot_current_state[4]_i_2_n_0
    SLICE_X48Y95         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/FSM_onehot_current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.709ns  (logic 2.585ns (38.529%)  route 4.124ns (61.471%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.042    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  Inst_P3/k_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.498 r  Inst_P3/k_reg[5]/Q
                         net (fo=4, routed)           0.834     6.332    Inst_P3/k_reg[5]
    SLICE_X51Y94         LUT2 (Prop_lut2_I0_O)        0.124     6.456 r  Inst_P3/i__carry_i_15/O
                         net (fo=1, routed)           0.000     6.456    Inst_P3/i__carry_i_15_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.006 r  Inst_P3/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.006    Inst_P3/i__carry_i_8_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  Inst_P3/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.120    Inst_P3/i__carry__0_i_10_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  Inst_P3/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.234    Inst_P3/i__carry__0_i_9_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  Inst_P3/i__carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.348    Inst_P3/i__carry__1_i_10_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  Inst_P3/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.462    Inst_P3/i__carry__1_i_9_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  Inst_P3/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.576    Inst_P3/i__carry__2_i_10_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.910 f  Inst_P3/i__carry__2_i_9/O[1]
                         net (fo=3, routed)           0.977     8.887    Inst_P3/next_state2[29]
    SLICE_X50Y99         LUT6 (Prop_lut6_I1_O)        0.303     9.190 f  Inst_P3/FSM_onehot_current_state[4]_i_11/O
                         net (fo=1, routed)           1.105    10.294    Inst_P3/FSM_onehot_current_state[4]_i_11_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.418 f  Inst_P3/FSM_onehot_current_state[4]_i_3/O
                         net (fo=3, routed)           0.597    11.015    Inst_P3/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X48Y95         LUT3 (Prop_lut3_I1_O)        0.124    11.139 r  Inst_P3/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.612    11.751    Inst_P3/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X48Y95         FDRE                                         r  Inst_P3/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/FSM_onehot_current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.554ns  (logic 2.615ns (39.901%)  route 3.939ns (60.099%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.042    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  Inst_P3/k_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.498 r  Inst_P3/k_reg[5]/Q
                         net (fo=4, routed)           0.834     6.332    Inst_P3/k_reg[5]
    SLICE_X51Y94         LUT2 (Prop_lut2_I0_O)        0.124     6.456 r  Inst_P3/i__carry_i_15/O
                         net (fo=1, routed)           0.000     6.456    Inst_P3/i__carry_i_15_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.006 r  Inst_P3/i__carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.006    Inst_P3/i__carry_i_8_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.120 r  Inst_P3/i__carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.120    Inst_P3/i__carry__0_i_10_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.234 r  Inst_P3/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.234    Inst_P3/i__carry__0_i_9_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  Inst_P3/i__carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.348    Inst_P3/i__carry__1_i_10_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  Inst_P3/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.462    Inst_P3/i__carry__1_i_9_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  Inst_P3/i__carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.001     7.576    Inst_P3/i__carry__2_i_10_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.910 r  Inst_P3/i__carry__2_i_9/O[1]
                         net (fo=3, routed)           0.977     8.887    Inst_P3/next_state2[29]
    SLICE_X50Y99         LUT6 (Prop_lut6_I1_O)        0.303     9.190 r  Inst_P3/FSM_onehot_current_state[4]_i_11/O
                         net (fo=1, routed)           1.105    10.294    Inst_P3/FSM_onehot_current_state[4]_i_11_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.418 r  Inst_P3/FSM_onehot_current_state[4]_i_3/O
                         net (fo=3, routed)           0.830    11.249    Inst_P3/FSM_onehot_current_state[4]_i_3_n_0
    SLICE_X48Y95         LUT3 (Prop_lut3_I0_O)        0.154    11.403 r  Inst_P3/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.193    11.596    Inst_P3/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X49Y95         FDSE                                         r  Inst_P3/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/tiempo_inicio_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.488ns  (logic 0.456ns (30.643%)  route 1.032ns (69.357%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.042    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  Inst_P3/k_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.498 r  Inst_P3/k_reg[11]/Q
                         net (fo=4, routed)           1.032     6.530    Inst_P3/k_reg[11]
    SLICE_X51Y95         LDCE                                         r  Inst_P3/tiempo_inicio_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/tiempo_inicio_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.312ns  (logic 0.456ns (34.769%)  route 0.856ns (65.231%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.042    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  Inst_P3/k_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.498 r  Inst_P3/k_reg[8]/Q
                         net (fo=4, routed)           0.856     6.354    Inst_P3/k_reg[8]
    SLICE_X51Y95         LDCE                                         r  Inst_P3/tiempo_inicio_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/tiempo_inicio_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.303ns  (logic 0.456ns (34.986%)  route 0.847ns (65.014%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         1.003     1.003 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.321    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.417 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.042    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  Inst_P3/k_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.498 r  Inst_P3/k_reg[9]/Q
                         net (fo=4, routed)           0.847     6.345    Inst_P3/k_reg[9]
    SLICE_X51Y95         LDCE                                         r  Inst_P3/tiempo_inicio_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_P3/k_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/tiempo_inicio_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.282%)  route 0.145ns (50.718%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.559     1.624    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  Inst_P3/k_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.141     1.765 r  Inst_P3/k_reg[29]/Q
                         net (fo=4, routed)           0.145     1.910    Inst_P3/k_reg[29]
    SLICE_X51Y100        LDCE                                         r  Inst_P3/tiempo_inicio_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/tiempo_inicio_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.551%)  route 0.144ns (50.449%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.564     1.629    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  Inst_P3/k_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  Inst_P3/k_reg[5]/Q
                         net (fo=4, routed)           0.144     1.914    Inst_P3/k_reg[5]
    SLICE_X51Y94         LDCE                                         r  Inst_P3/tiempo_inicio_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/tiempo_inicio_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.603%)  route 0.143ns (50.397%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.630    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  Inst_P3/k_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  Inst_P3/k_reg[23]/Q
                         net (fo=4, routed)           0.143     1.914    Inst_P3/k_reg[23]
    SLICE_X51Y98         LDCE                                         r  Inst_P3/tiempo_inicio_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/tiempo_inicio_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.289%)  route 0.145ns (50.711%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.564     1.629    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  Inst_P3/k_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  Inst_P3/k_reg[12]/Q
                         net (fo=4, routed)           0.145     1.915    Inst_P3/k_reg[12]
    SLICE_X50Y96         LDCE                                         r  Inst_P3/tiempo_inicio_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/tiempo_inicio_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.229%)  route 0.145ns (50.771%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.564     1.629    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  Inst_P3/k_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  Inst_P3/k_reg[7]/Q
                         net (fo=4, routed)           0.145     1.916    Inst_P3/k_reg[7]
    SLICE_X51Y94         LDCE                                         r  Inst_P3/tiempo_inicio_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/tiempo_inicio_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.282%)  route 0.145ns (50.718%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.630    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  Inst_P3/k_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  Inst_P3/k_reg[21]/Q
                         net (fo=4, routed)           0.145     1.916    Inst_P3/k_reg[21]
    SLICE_X51Y98         LDCE                                         r  Inst_P3/tiempo_inicio_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/tiempo_inicio_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.282%)  route 0.145ns (50.718%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.630    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  Inst_P3/k_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  Inst_P3/k_reg[25]/Q
                         net (fo=4, routed)           0.145     1.916    Inst_P3/k_reg[25]
    SLICE_X51Y99         LDCE                                         r  Inst_P3/tiempo_inicio_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/tiempo_inicio_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.245%)  route 0.145ns (50.755%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.630    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  Inst_P3/k_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  Inst_P3/k_reg[27]/Q
                         net (fo=4, routed)           0.145     1.916    Inst_P3/k_reg[27]
    SLICE_X51Y99         LDCE                                         r  Inst_P3/tiempo_inicio_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/tiempo_inicio_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.059%)  route 0.152ns (51.941%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.564     1.629    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  Inst_P3/k_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.770 r  Inst_P3/k_reg[14]/Q
                         net (fo=4, routed)           0.152     1.922    Inst_P3/k_reg[14]
    SLICE_X50Y96         LDCE                                         r  Inst_P3/tiempo_inicio_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_P3/k_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK2  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            Inst_P3/tiempo_inicio_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.141ns (48.059%)  route 0.152ns (51.941%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK2 rise edge)       0.000     0.000 r  
    C9                                                0.000     0.000 r  CLK2 (IN)
                         net (fo=0)                   0.000     0.000    CLK2
    C9                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  CLK2_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.039    CLK2_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.065 r  CLK2_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.565     1.630    Inst_P3/CLK2_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  Inst_P3/k_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.771 r  Inst_P3/k_reg[18]/Q
                         net (fo=4, routed)           0.152     1.923    Inst_P3/k_reg[18]
    SLICE_X50Y97         LDCE                                         r  Inst_P3/tiempo_inicio_reg[18]/D
  -------------------------------------------------------------------    -------------------





