
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.100197                       # Number of seconds simulated
sim_ticks                                100196645742                       # Number of ticks simulated
final_tick                               628273355244                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 114100                       # Simulator instruction rate (inst/s)
host_op_rate                                   144110                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5209633                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887640                       # Number of bytes of host memory used
host_seconds                                 19232.96                       # Real time elapsed on the host
sim_insts                                  2194484087                       # Number of instructions simulated
sim_ops                                    2771661878                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1507456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2172800                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3683712                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1932800                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1932800                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        11777                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16975                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28779                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15100                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15100                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        17885                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     15044975                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16607                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21685357                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                36764824                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        17885                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16607                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              34492                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          19290067                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               19290067                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          19290067                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        17885                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     15044975                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16607                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21685357                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               56054890                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               240279727                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21503675                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17432588                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1979447                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8754780                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8145447                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2334214                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93659                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186311891                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119891596                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21503675                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10479661                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26386544                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6033326                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4684064                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         11511594                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1977524                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221410876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.665063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.024402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       195024332     88.08%     88.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1837817      0.83%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3336040      1.51%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3089722      1.40%     91.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1964564      0.89%     92.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1615856      0.73%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          924460      0.42%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          955896      0.43%     94.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12662189      5.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221410876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089494                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.498967                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184405484                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6607376                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26323823                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        46078                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4028114                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3734217                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147156682                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1293                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4028114                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184877919                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1229325                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4286201                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25869016                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1120300                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     147033233                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        193565                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       478592                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    208569430                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    684896922                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    684896922                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704513                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        36864908                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33815                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16908                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4115281                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13863677                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183342                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81834                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1597415                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146072979                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33815                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137966738                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       116793                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22011025                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46243251                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    221410876                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.623125                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.296897                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    161919213     73.13%     73.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25183084     11.37%     84.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13543200      6.12%     90.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6867280      3.10%     93.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8184635      3.70%     97.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2647960      1.20%     98.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2484126      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       438706      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       142672      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221410876                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         416909     59.74%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        143149     20.51%     80.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137837     19.75%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116021030     84.09%     84.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978185      1.43%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16907      0.01%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12789847      9.27%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160769      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137966738                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.574192                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             697895                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005058                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    498159039                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168118028                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134982952                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138664633                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       268127                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2670256                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          209                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        92314                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4028114                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         830322                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       114532                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146106797                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8492                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13863677                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183342                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16908                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         98925                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          209                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1056818                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1102215                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2159033                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135976570                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12339504                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1990167                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19500129                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19195733                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160625                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.565909                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134982997                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134982952                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         77882996                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        216944147                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.561774                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.359000                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129333                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22977855                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2004584                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    217382762                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.566417                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.366114                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165530366     76.15%     76.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23868637     10.98%     87.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12380906      5.70%     92.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3980794      1.83%     94.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5464170      2.51%     97.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1836650      0.84%     98.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1057585      0.49%     98.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       938170      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2325484      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    217382762                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129333                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284449                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193421                       # Number of loads committed
system.switch_cpus0.commit.membars              16907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539549                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2325484                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           361164466                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296242520                       # The number of ROB writes
system.switch_cpus0.timesIdled                2883720                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               18868851                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.402797                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.402797                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.416182                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.416182                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611586318                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188900389                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      135815857                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               240279390                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19481349                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15927772                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1898401                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7972638                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7640485                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1995284                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86024                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    187566257                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             109463601                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19481349                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9635769                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22799537                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5274421                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5596890                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11492076                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1899571                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    219307113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.612043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.954944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       196507576     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1096059      0.50%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1666797      0.76%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2278770      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2341805      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1958692      0.89%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1112420      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1635628      0.75%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10709366      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    219307113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081078                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.455568                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       185416119                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7764991                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22737833                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        43966                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3344195                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3215169                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     134113755                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3344195                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       185942650                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1332954                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5103585                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22264259                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1319461                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     134027909                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1157                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        300452                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       525555                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1529                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    186251039                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    623768140                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    623768140                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    160889864                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25361095                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36800                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21094                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3837548                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12726284                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6975763                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       123498                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1515108                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         133841120                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36785                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        126907615                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25058                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15287953                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36346550                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5373                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    219307113                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.578675                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.268292                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    165647902     75.53%     75.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21872379      9.97%     85.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11315093      5.16%     90.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8526347      3.89%     94.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6627823      3.02%     97.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2662019      1.21%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1691926      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       855926      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       107698      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    219307113                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          22599     10.06%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         83077     36.98%     47.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       119004     52.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    106325219     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1968753      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15706      0.01%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11675135      9.20%     94.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6922802      5.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     126907615                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.528167                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             224680                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001770                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    473372081                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    149166183                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    124998886                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     127132295                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       297021                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2109252                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          325                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       170583                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           79                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3344195                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1077961                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       121888                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    133877905                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61314                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12726284                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6975763                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21079                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         89164                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          325                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1103311                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1082242                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2185553                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    125178197                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11008151                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1729418                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17929432                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17693751                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6921281                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.520969                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             124999070                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            124998886                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         71956717                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        192755753                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.520223                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373305                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94225372                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    115806731                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18077683                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31412                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1929404                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    215962918                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.536234                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.385817                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    168619072     78.08%     78.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23343455     10.81%     88.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8873364      4.11%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4279095      1.98%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3542575      1.64%     96.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2116380      0.98%     97.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1795707      0.83%     98.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       793339      0.37%     98.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2599931      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    215962918                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94225372                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     115806731                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17422201                       # Number of memory references committed
system.switch_cpus1.commit.loads             10617028                       # Number of loads committed
system.switch_cpus1.commit.membars              15706                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16609193                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        104384237                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2362937                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2599931                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           347247401                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          271113339                       # The number of ROB writes
system.switch_cpus1.timesIdled                2924377                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20972277                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94225372                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            115806731                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94225372                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.550050                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.550050                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392149                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392149                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       564173842                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      173443163                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      124814950                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31412                       # number of misc regfile writes
system.l20.replacements                         11799                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          184483                       # Total number of references to valid blocks.
system.l20.sampled_refs                         13847                       # Sample count of references to valid blocks.
system.l20.avg_refs                         13.322958                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           24.697015                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.607141                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1531.042333                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           490.653511                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012059                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000785                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.747579                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.239577                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        27161                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  27161                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8966                       # number of Writeback hits
system.l20.Writeback_hits::total                 8966                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        27161                       # number of demand (read+write) hits
system.l20.demand_hits::total                   27161                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        27161                       # number of overall hits
system.l20.overall_hits::total                  27161                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        11777                       # number of ReadReq misses
system.l20.ReadReq_misses::total                11791                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        11777                       # number of demand (read+write) misses
system.l20.demand_misses::total                 11791                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        11777                       # number of overall misses
system.l20.overall_misses::total                11791                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2652897                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2420381457                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2423034354                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2652897                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2420381457                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2423034354                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2652897                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2420381457                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2423034354                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38938                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38952                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8966                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8966                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38938                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38952                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38938                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38952                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.302455                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.302706                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.302455                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.302706                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.302455                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.302706                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 189492.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 205517.657893                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 205498.630650                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 189492.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 205517.657893                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 205498.630650                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 189492.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 205517.657893                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 205498.630650                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5291                       # number of writebacks
system.l20.writebacks::total                     5291                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        11777                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           11791                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        11777                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            11791                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        11777                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           11791                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1815520                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1714152296                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1715967816                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1815520                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1714152296                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1715967816                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1815520                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1714152296                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1715967816                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.302455                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.302706                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.302455                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.302706                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.302455                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.302706                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       129680                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145550.844527                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 145532.000339                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       129680                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 145550.844527                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 145532.000339                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       129680                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 145550.844527                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 145532.000339                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16993                       # number of replacements
system.l21.tagsinuse                      2047.984832                       # Cycle average of tags in use
system.l21.total_refs                          214474                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19041                       # Sample count of references to valid blocks.
system.l21.avg_refs                         11.263799                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           23.742949                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     1.072807                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1645.563773                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           377.605302                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.011593                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000524                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.803498                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.184378                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999993                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        32515                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  32515                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           18392                       # number of Writeback hits
system.l21.Writeback_hits::total                18392                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        32515                       # number of demand (read+write) hits
system.l21.demand_hits::total                   32515                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        32515                       # number of overall hits
system.l21.overall_hits::total                  32515                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16972                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16985                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16975                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16988                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16975                       # number of overall misses
system.l21.overall_misses::total                16988                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2498981                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3465707147                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3468206128                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       533869                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       533869                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2498981                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3466241016                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3468739997                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2498981                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3466241016                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3468739997                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        49487                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              49500                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        18392                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            18392                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        49490                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               49503                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        49490                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              49503                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.342959                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.343131                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.342999                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.343171                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.342999                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.343171                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 192229.307692                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 204201.458107                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 204192.294848                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 177956.333333                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 177956.333333                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 192229.307692                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 204196.819794                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 204187.661702                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 192229.307692                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 204196.819794                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 204187.661702                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                9810                       # number of writebacks
system.l21.writebacks::total                     9810                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16972                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16985                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16975                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16988                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16975                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16988                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1715177                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2444082364                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2445797541                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       352961                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       352961                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1715177                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2444435325                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2446150502                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1715177                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2444435325                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2446150502                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.342959                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.343131                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.342999                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.343171                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.342999                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.343171                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 131936.692308                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 144006.738393                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143997.500206                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 117653.666667                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 117653.666667                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 131936.692308                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 144002.081001                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143992.848010                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 131936.692308                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 144002.081001                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143992.848010                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.997020                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011519229                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2184706.758099                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.997020                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022431                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11511578                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11511578                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11511578                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11511578                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11511578                       # number of overall hits
system.cpu0.icache.overall_hits::total       11511578                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3250876                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3250876                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3250876                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3250876                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3250876                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3250876                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11511594                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11511594                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11511594                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11511594                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11511594                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11511594                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 203179.750000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 203179.750000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 203179.750000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 203179.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 203179.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 203179.750000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2769097                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2769097                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2769097                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2769097                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2769097                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2769097                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 197792.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 197792.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 197792.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 197792.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 197792.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 197792.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38938                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168089121                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39194                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4288.644206                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   232.582553                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    23.417447                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.908526                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.091474                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9271888                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9271888                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7058902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7058902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16908                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16908                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16330790                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16330790                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16330790                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16330790                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117427                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117427                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117427                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117427                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117427                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117427                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14975736449                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14975736449                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14975736449                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14975736449                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14975736449                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14975736449                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9389315                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9389315                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16448217                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16448217                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16448217                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16448217                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012506                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012506                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007139                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007139                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007139                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007139                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 127532.309000                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 127532.309000                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 127532.309000                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 127532.309000                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 127532.309000                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 127532.309000                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8966                       # number of writebacks
system.cpu0.dcache.writebacks::total             8966                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78489                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78489                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78489                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78489                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78489                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78489                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38938                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38938                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4285806942                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4285806942                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4285806942                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4285806942                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4285806942                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4285806942                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004147                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004147                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002367                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002367                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002367                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002367                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 110067.464739                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 110067.464739                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 110067.464739                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 110067.464739                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 110067.464739                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 110067.464739                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997405                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1011758394                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2052248.263692                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997405                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790060                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11492060                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11492060                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11492060                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11492060                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11492060                       # number of overall hits
system.cpu1.icache.overall_hits::total       11492060                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3092580                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3092580                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3092580                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3092580                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3092580                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3092580                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11492076                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11492076                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11492076                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11492076                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11492076                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11492076                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 193286.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 193286.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 193286.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 193286.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 193286.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 193286.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2607090                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2607090                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2607090                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2607090                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2607090                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2607090                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 200545.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 200545.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 200545.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 200545.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 200545.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 200545.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 49489                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170969403                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 49745                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3436.916333                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.264130                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.735870                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911188                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088812                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8078735                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8078735                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6769973                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6769973                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16484                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16484                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15706                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15706                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14848708                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14848708                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14848708                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14848708                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       139915                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       139915                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2833                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2833                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       142748                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        142748                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       142748                       # number of overall misses
system.cpu1.dcache.overall_misses::total       142748                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18796604510                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18796604510                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    502495726                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    502495726                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19299100236                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19299100236                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19299100236                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19299100236                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8218650                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8218650                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6772806                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6772806                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15706                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15706                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     14991456                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14991456                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     14991456                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14991456                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017024                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017024                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000418                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000418                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009522                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009522                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009522                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009522                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 134343.026194                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 134343.026194                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 177372.300035                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 177372.300035                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 135196.992154                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 135196.992154                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 135196.992154                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 135196.992154                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       864184                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 123454.857143                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        18392                       # number of writebacks
system.cpu1.dcache.writebacks::total            18392                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        90428                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        90428                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2830                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2830                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        93258                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        93258                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        93258                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        93258                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49487                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49487                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        49490                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        49490                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        49490                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        49490                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5745566107                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5745566107                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       558769                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       558769                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5746124876                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5746124876                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5746124876                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5746124876                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006021                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006021                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003301                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003301                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003301                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003301                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 116102.534140                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 116102.534140                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 186256.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 186256.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 116106.786745                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 116106.786745                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 116106.786745                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 116106.786745                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
