





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="vgaregs-style.css">
    <title>VGA registers » VGA » Regs</title>
    <meta name="description" content="VGA registers">
    <link rel="prev" href="vgaregs-6031.html">
    <link rel="next" href="vgaregs-8737.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="vgaregs-about.html">About</a></li>


          

<li><a href="vgaregs-6031.html">Previous</a></li>


          

<li><a href="index.html">Up</a></li>


          

<li><a href="vgaregs-8737.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>VGA</li>
            <ul>
              <li><a href="index.html">Regs</a></li>
              <li><a href="vgaregs-43932.html">ASM</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">Clocking mode reg.     index 01h  SEQU</span></span><br /><span class="line"></span><br /><span class="line">Layout  b7,b6       Reserved</span><br /><span class="line">        b5     SO   Screen off</span><br /><span class="line">        b4     S4   Shift 4</span><br /><span class="line">        b3     DC   Dot clock</span><br /><span class="line">        b2     SL   Shift load</span><br /><span class="line">        b1     BW   (EGA only)</span><br /><span class="line">        b0     8/9  8/9 dot clocks</span><br /><span class="line"></span><br /><span class="line">- Screen off (bit 5)</span><br /><span class="line">        Turns the screen off along with the picture generating logic.</span><br /><span class="line">        Because no time is spent refreshing the screen, the video</span><br /><span class="line">        processor has direct control of the video memory, which</span><br /><span class="line">        facilitates rapid memory access.</span><br /><span class="line"></span><br /><span class="line">        0 : Screen is turned on.</span><br /><span class="line">        1 : Screen is turned off.</span><br /><span class="line"></span><br /><span class="line">- Shift four (bit 4) (see bit 2)</span><br /><span class="line">        0 : Load the serializers every character clock cycle.</span><br /><span class="line">        1 : Load the serializers every fourth character clock cycle.</span><br /><span class="line"></span><br /><span class="line">- Dot clock (bit 3)</span><br /><span class="line">        This is the basic graphics clock for the system and is</span><br /><span class="line">        generated from the master clock output. High resolution</span><br /><span class="line">        graphics are achieved when the dot clock is triggered every</span><br /><span class="line">        input clock, but if the dot clock is triggered by the master</span><br /><span class="line">        clock divided by two, then this slows down the system and</span><br /><span class="line">        stretches out the other timing signals. This divide-by-two</span><br /><span class="line">        mode is used to generate the 320 and 360 horizontal</span><br /><span class="line">        resolutions on the VGA, and can also be used to force</span><br /><span class="line">        non-standard VGA modes.</span><br /><span class="line"></span><br /><span class="line">        0 : Set the dot clock to the same frequency as the master</span><br /><span class="line">            clock.</span><br /><span class="line">        1 : Divide the master clock by 2 to derive the dot clock</span><br /><span class="line">            (used in some 320- or 360-column modes).</span><br /><span class="line"></span><br /><span class="line">- Shift load (bit 2)</span><br /><span class="line">        The display memory is organized in parallel words. The display</span><br /><span class="line">        output, however, requires a serial output stream. A device</span><br /><span class="line">        called a video serializer converts this parallel data.</span><br /><span class="line"></span><br /><span class="line">                b4 b2   Load serializers</span><br /><span class="line">                0  0    every char. clock cycle</span><br /><span class="line">                0  1    every other char. clock cycle</span><br /><span class="line">                1  ?    every fourth char. clock cycle</span><br /><span class="line"></span><br /><span class="line">- 8/9 dot clocks (bit 0)</span><br /><span class="line">        0 : Character clocks 8 dots wide are generated. Used in all</span><br /><span class="line">            modes in which there are 320 or 640 horizontal dots.</span><br /><span class="line">        1 : Character clocks 9 dots wide are generated. Used in the</span><br /><span class="line">            monochrome mode 7 in which there are 720 horizontal dots.</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li><a href="vgaregs-3024.html">Misc. output</a></li>
        
          <li><a href="vgaregs-6031.html">Reset</a></li>
        
      </ul>
    </nav>
  


      </article>

    </section>

  </body>

</html>

