[['method', 'used_for', 'treating an atom'], ['treating an atom', 'located_on', 'substrate'], ['method', 'includes', 'operation of ionizing an etchant'], ['ionized etchant', 'is', 'positively charged']]
[['method', 'includes', 'operation'], ['operation', 'includes', 'attaching'], ['attaching', 'target', 'ionized etchant'], ['ionized etchant', 'attach_to', 'atom']]
[['method', 'includes', 'operation'], ['operation', 'includes', 'bonding'], ['bonding', 'includes', 'atom'], ['atom', 'attach_to', 'etchant'], ['bonding', 'result_in', 'compound']]
[['method', 'includes', 'sputtering the substrate'], ['sputtering the substrate', 'use', 'charged particle'], ['method', 'includes', 'operation'], ['operation', 'apply', 'bias'], ['bias', 'apply_on', 'water']]
[['integrated circuit device', 'provided_as', 'follows']]
[['fin-type active region', 'located_on', 'substrate'], ['fin-type active region', 'oriented_in', 'first horizontal direction']]
[['gate line', 'oriented_in', 'fin-type active region'], ['second horizontal direction', 'intersecting', 'first horizontal direction']]
[['source/drain region', 'located_in', 'fin-type active region'], ['source/drain region', 'located_in', 'one side of the gate line']]
[['insulating cover', 'extends_parallel_to', 'substrate'], ['gate line', 'arranged_between', 'insulating cover'], ['gate line', 'arranged_between', 'substrate'], ['source/drain region', 'arranged_between', 'insulating cover'], ['source/drain region', 'arranged_between', 'substrate']]
[['source/drain contact', 'extends_through', 'insulating cover'], ['source/drain contact', 'has', 'first sidewall'], ['first sidewall', 'covered_with', 'insulating cover'], ['source/drain contact', 'attach_to', 'source/drain region']]
[['fin isolation insulating unit', 'extends_through', 'insulating cover'], ['fin isolation insulating unit', 'extends_through', 'fin-type active region']]
[['source/drain region', 'arranged_between', 'fin isolation insulating unit'], ['source/drain region', 'arranged_between', 'gate line']]
[['Structures', 'used_for', 'field-effect transistor'], ['methods', 'used_for', 'fabricating a structure'], ['fabricating a structure', 'used_for', 'field-effect transistor']]
[['first epitaxial layer', 'has', 'first surface'], ['first epitaxial layer', 'has', 'second surface'], ['second surface', 'oriented_in', 'first surface']]
[['surface layer', 'arranged_on', 'first surface'], ['surface layer', 'arranged_on', 'second surface'], ['first surface', 'arranged_on', 'first epitaxial layer'], ['second surface', 'part_of', 'first epitaxial layer']]
[['second epitaxial layer', 'located_on', 'surface layer'], ['surface layer', 'located_on', 'first surface'], ['surface layer', 'located_on', 'second surface'], ['first surface', 'part_of', 'first epitaxial layer'], ['second surface', 'part_of', 'first epitaxial layer']]
[['portion of the first epitaxial layer', 'defines', 'interface'], ['interface', 'located_in', 'surface layer']]
[['portion of the first epitaxial layer', 'includes', 'first concentration of a dopant']]
[['surface layer', 'includes', 'second concentration of the dopant'], ['second concentration of the dopant', 'greater_than', 'first concentration of the dopant'], ['first concentration of the dopant', 'located_in', 'portion of the first epitaxial layer']]
[['semiconductor device', 'includes', 'semiconductor substrate'], ['semiconductor device', 'includes', 'gate electrode'], ['semiconductor device', 'includes', 'channel region'], ['semiconductor device', 'includes', 'source/drain regions'], ['semiconductor device', 'includes', 'threshold voltage adjusting region']]
[['gate electrode', 'located_on', 'semiconductor substrate']]
[['channel region', 'located_between', 'semiconductor substrate'], ['channel region', 'located_between', 'gate electrode']]
[['channel region', 'includes', 'pair of first sides'], ['pair of first sides', 'oriented_in', 'each other'], ['pair of first sides', 'located_in', 'channel length direction'], ['channel region', 'includes', 'pair of second sides'], ['pair of second sides', 'oriented_in', 'each other'], ['pair of second sides', 'located_in', 'channel width direction']]
[['source/drain regions', 'adjacent_to', 'pair of first sides'], ['pair of first sides', 'located_in', 'channel region'], ['pair of first sides', 'oriented_in', 'channel length direction']]
[['threshold voltage adjusting region', 'covers', 'pair of second sides of the channel region'], ['pair of second sides of the channel region', 'located_in', 'channel width direction'], ['threshold voltage adjusting region', 'exposes', 'pair of first sides of the channel region'], ['pair of first sides of the channel region', 'located_in', 'channel length direction']]
[['semiconductor device', 'simplify', 'manufacturing process'], ['semiconductor device', 'simplify', 'width of separation'], ['width of separation', 'located_between', 'first MOS transistor area'], ['width of separation', 'located_between', 'second MOS transistor area'], ['method', 'used_for', 'manufacturing the semiconductor device']]
[['first MOS transistor', 'defines', 'bidirectional switch'], ['second MOS transistor', 'configure', 'bidirectional switch']]
[['first MOS transistor', 'has', 'vertical trench structure'], ['second MOS transistor', 'has', 'vertical trench structure']]
[['first impurity region', 'abuts_on', 'side wall'], ['side wall', 'located_in', 'first gate trench'], ['first gate trench', 'located_in', 'first MOS transistor element'], ['first MOS transistor element', 'located_in', 'outside the first MOS transistor area'], ['first impurity region', 'electrically coupled to', 'first source region']]
[['embodiment', 'is', 'method'], ['method', 'used_for', 'manufacturing'], ['method', 'used_for', 'semiconductor device']]
[['method', 'includes', 'forming a fin'], ['fin', 'located_on', 'substrate']]
[['gate structure', 'formed_over', 'fin']]
[['recess', 'located_in', 'fin'], ['recess', 'adjacent_to', 'gate structure']]
[['gradient doped region', 'formed_in', 'fin'], ['gradient doped region', 'is', 'p-type dopant']]
[['gradient doped region', 'extends_from', 'bottom surface of the recess'], ['gradient doped region', 'extends_to', 'vertical depth below the recess'], ['gradient doped region', 'located_in', 'fin']]
[['source/drain region', 'formed_in', 'recess'], ['source/drain region', 'located_on', 'gradient doped regions']]
[['Thermal atomic layer etching processes', 'disclosed_in', 'text']]
[['methods', 'includes', 'etch cycle'], ['etch cycle', 'includes', 'substrate'], ['substrate', 'exposed_to', 'first vapor phase halide reactant'], ['substrate', 'exposed_to', 'second vapor halide reactant']]
[['first reactant', 'includes', 'organic halide compound']]
[['thermal ALE cycle', 'occur_during', 'substrate'], ['substrate', 'exposed_to', 'plasma reactant']]
[['Thermal atomic layer etching processes', 'disclosed_in', 'text']]
[['methods', 'comprise', 'etch cycle'], ['etch cycle', 'comprise', 'substrate'], ['substrate', 'exposed_to', 'first vapor phase halide reactant'], ['substrate', 'exposed_to', 'second vapor halide reactant']]
[['first reactant', 'comprise', 'organic halide compound']]
[['thermal ALE cycle', 'occur_during', 'substrate'], ['substrate', 'exposed_to', 'plasma reactant']]
[['trench-type metal-oxide-semiconductor field-effect transistor (MOSFET) device', 'related_to', 'fabrication method']]
[['semiconductor substrate', 'have', 'first conductivity type']]
[['first trenches', 'oriented_in', 'first stripe layout'], ['first stripe layout', 'oriented_in', 'first direction'], ['first trenches', 'located_in', 'first preset area'], ['first preset area', 'located_in', 'semiconductor substrate']]
[['second trenches', 'arranged_in', 'second stripe layout'], ['second stripe layout', 'oriented_in', 'second direction'], ['second direction', 'intersecting', 'first direction'], ['second trenches', 'located_in', 'second preset area'], ['second preset area', 'located_in', 'semiconductor substrate']]
[['first trenches', 'formed_in', 'conductive material'], ['second trenches', 'includes', 'conductive material'], ['conductive material', 'form', 'control gates']]
[['integrated circuit device', 'provided_as', 'follows']]
[['fin-type active region', 'extends_on', 'substrate'], ['fin-type active region', 'extends_in', 'first horizontal direction']]
[['gate line', 'extends_on', 'fin-type active region'], ['second horizontal direction', 'intersecting', 'first horizontal direction']]
[['source/drain region', 'located_in', 'fin-type active region'], ['source/drain region', 'located_on', 'one side of the gate line']]
[['insulating cover', 'extends_parallel_to', 'substrate'], ['gate line', 'arranged_between', 'insulating cover'], ['gate line', 'arranged_between', 'substrate'], ['source/drain region', 'arranged_between', 'insulating cover'], ['source/drain region', 'arranged_between', 'substrate']]
[['source/drain contact', 'extends_through', 'insulating cover'], ['source/drain contact', 'has', 'first sidewall'], ['first sidewall', 'covered_with', 'insulating cover'], ['source/drain contact', 'abuts_on', 'source/drain region']]
[['fin isolation insulating unit', 'extends_through', 'insulating cover'], ['fin isolation insulating unit', 'extends_into', 'fin-type active region']]
[['source/drain region', 'arranged_between', 'fin isolation insulating unit'], ['source/drain region', 'arranged_between', 'gate line']]
[['Methods', 'used_for', 'etching cobalt'], ['etching cobalt', 'located_on', 'substrates']]
[['methods', 'use', 'exposing the substrate'], ['exposing the substrate', 'exposed_to', 'boron-containing halide gas'], ['exposing the substrate', 'exposed_to', 'additive'], ['exposing the substrate', 'exposed_to', 'activation gas'], ['exposing the substrate', 'exposed_to', 'plasma']]
[['Additives', 'improve', 'selectively depositing'], ['selectively depositing', 'result_in', 'thicker layer'], ['thicker layer', 'located_on', 'surface of a mask'], ['thicker layer', 'less_than', 'surface of a metal'], ['thicker layer', 'composed_of', 'boron-containing halide material']]
[['Additives', 'comprise', 'H2'], ['Additives', 'comprise', 'CH4'], ['Additives', 'comprise', 'CF4'], ['Additives', 'comprise', 'NF3'], ['Additives', 'comprise', 'Cl2']]
[['Boron-containing halide gases', 'comprise', 'BCl3'], ['Boron-containing halide gases', 'comprise', 'BBr3'], ['Boron-containing halide gases', 'comprise', 'BF3'], ['Boron-containing halide gases', 'comprise', 'BI3']]
[['Exposures', 'occur_during', 'two or more cycles'], ['variations', 'involve', 'durations'], ['variations', 'involve', 'bias power'], ['each exposure', 'occur_during', 'two or more cycles']]
[['Embodiments', 'provide', 'methods'], ['Embodiments', 'provide', 'apparatus'], ['methods', 'used_for', 'control'], ['apparatus', 'used_for', 'control'], ['control', 'target', 'processing result profile'], ['processing result profile', 'defines', 'circumferential edge'], ['circumferential edge', 'part_of', 'substrate'], ['plasma assisted processing', 'applied_to', 'substrate']]
[['substrate support assembly', 'has', 'first base plate'], ['substrate support assembly', 'has', 'second base plate'], ['second base plate', 'circumscribe', 'first base plate']]
[['first base plates', 'have', 'first cooling'], ['second base plates', 'have', 'second cooling']]
[['substrate support assembly', 'comprise', 'substrate support'], ['substrate support', 'disposed_on', 'first base plate'], ['substrate support', 'thermally coupled to', 'first base plate'], ['substrate support assembly', 'feature', 'biasing ring'], ['biasing ring', 'disposed_on', 'second base plate'], ['biasing ring', 'thermally coupled to', 'second base plate']]
[['substrate support', 'composed_of', 'dielectric material'], ['biasing ring', 'composed_of', 'dielectric material']]
[['substrate support assembly', 'comprise', 'edge ring biasing electrode'], ['edge ring biasing electrode', 'embedded_in', 'dielectric material'], ['edge ring', 'located_on', 'biasing ring']]
[['method', 'used_for', 'cleaning'], ['method', 'applied_to', 'processing chamber']]
[['method', 'apply', 'introducing processing gas'], ['processing gas', 'introduced_into', 'processing chamber'], ['by-product', 'arranged_in', 'sidewalls of processing chamber']]
[['plasma', 'result_in', 'processing gas'], ['plasma', 'result_in', 'radio frequency signal']]
[['lower electrode', 'electrically coupled to', 'first electric potential']]
[['bias voltage', 'have', 'second electric potential'], ['bias voltage', 'applied_to', 'sidewall electrode'], ['sidewall electrode', 'induce', 'ion bombardment'], ['ion bombardment', 'target', 'by-product'], ['second electric potential', 'have', 'larger magnitude'], ['larger magnitude', 'compared_to', 'first electric potential']]
[['processing gas', 'evacuated_from', 'processing chamber']]
[['method', 'used_for', 'processing a substrate'], ['method', 'used_in', 'processing chamber'], ['method', 'use', 'time trace based prediction model']]
[['substrate', 'undergoes', 'dry processing'], ['dry processing', 'result_in', 'gas by-product']]
[['concentration', 'measured_in', 'gas by-product']]
[['time trace', 'measure', 'concentration'], ['concentration', 'related_to', 'at least one gas by-product']]
[['time trace of the concentration', 'provided_as', 'input'], ['input', 'used_for', 'time trace based prediction model'], ['time trace based prediction model', 'obtain', 'process output']]
[['process output', 'used_to', 'adjust process parameter']]
[['semiconductor device', 'comprise', 'substrate'], ['semiconductor device', 'comprise', 'isolation structure'], ['semiconductor device', 'comprise', 'barrier structure'], ['semiconductor device', 'comprise', 'first conductive layer'], ['semiconductor device', 'comprise', 'second conductive layer'], ['semiconductor device', 'comprise', 'first gate dielectric layer'], ['semiconductor device', 'comprise', 'second gate dielectric layer']]
[['substrate', 'has', 'first region'], ['substrate', 'has', 'second region']]
[['barrier structure', 'located_on', 'isolation structure']]
[['first conductive layer', 'located_on', 'first region']]
[['second conductive layer', 'located_on', 'second region']]
[['first gate dielectric layer', 'located_between', 'first conductive layer'], ['first gate dielectric layer', 'located_between', 'substrate'], ['first gate dielectric layer', 'located_in', 'first region']]
[['second gate dielectric layer', 'located_between', 'second conductive layer'], ['second gate dielectric layer', 'located_between', 'substrate'], ['second gate dielectric layer', 'located_in', 'second region']]
[['first gate dielectric layer', 'separated_by', 'isolation structure'], ['second gate dielectric layer', 'separated_by', 'isolation structure']]
[['method', 'used_for', 'manufacturing'], ['method', 'related_to', 'semiconductor device']]
[['memory device', 'comprise', 'non-volatile memory (NVM) transistor'], ['non-volatile memory (NVM) transistor', 'located_in', 'first region'], ['first region', 'part_of', 'substrate']]
[['NVM transistor', 'includes', 'first gate'], ['first gate', 'includes', 'first type of conductor material']]
[['memory device', 'includes', 'low voltage field-effect transistor (LV FET)'], ['memory device', 'includes', 'input/output field-effect transistor (I/O FET)'], ['low voltage field-effect transistor (LV FET)', 'located_in', 'second region of the substrate'], ['input/output field-effect transistor (I/O FET)', 'located_in', 'second region of the substrate']]
[['LV FET', 'includes', 'second gate'], ['second gate', 'comprise', 'second type of conductor material'], ['I/O FET', 'includes', 'third gate'], ['third gate', 'comprise', 'second type of conductor material'], ['first conductor material', 'different_from', 'second conductor material']]
[['embodiments', 'disclosed_in', 'text']]
[['Image sensors', 'provided_as', 'provided']]
[['image sensor', 'includes', 'substrate'], ['substrate', 'includes', 'pixel areas']]
[['substrate', 'have', 'first surface'], ['substrate', 'have', 'second surface'], ['second surface', 'opposite_to', 'first surface']]
[['image sensor', 'includes', 'deep pixel isolation region'], ['deep pixel isolation region', 'extends_from', 'second surface of the substrate'], ['deep pixel isolation region', 'defines', 'first surface of the substrate'], ['deep pixel isolation region', 'defines', 'plurality of pixel areas']]
[['image sensor', 'includes', 'amorphous region'], ['amorphous region', 'adjacent_to', 'sidewall'], ['sidewall', 'part_of', 'deep pixel isolation region']]
[['image sensor', 'includes', 'electron suppression region'], ['electron suppression region', 'located_between', 'amorphous region'], ['electron suppression region', 'located_between', 'sidewall of the deep pixel isolation region']]
[['semiconductor device', 'is', 'disclosed']]
[['semiconductor device', 'include', 'substrate structure'], ['semiconductor device', 'include', 'gate structure'], ['semiconductor device', 'include', 'drift region'], ['semiconductor device', 'include', 'drain region'], ['drain region', 'located_in', 'substrate structure'], ['semiconductor device', 'include', 'isolation structures'], ['isolation structures', 'located_at', 'opposite sides of the drift region'], ['drift region', 'have', 'first width'], ['isolation structure', 'have', 'second width'], ['ratio of the first width to the second width', 'in_range', '1 to 4']]
[['semiconductor device', 'include', 'super-junction doped structure'], ['super-junction doped structure', 'located_in', 'drift region'], ['super-junction doped structure', 'include', 'first-conductive-type doped sub-regions'], ['super-junction doped structure', 'include', 'second-conductive-type doped sub-regions'], ['first-conductive-type doped sub-regions', 'arranged_in', 'alternately'], ['second-conductive-type doped sub-regions', 'arranged_in', 'alternately']]
[['first-conductive-type doped sub-regions', 'decrease_from', 'gate structure'], ['first-conductive-type doped sub-regions', 'decrease_to', 'drain region'], ['second-conductive-type doped sub-regions', 'decrease_from', 'gate structure'], ['second-conductive-type doped sub-regions', 'decrease_to', 'drain region']]
[['first insulating layer', 'disposed_on', 'second surface'], ['second surface', 'part_of', 'semiconductor substrate'], ['first insulating layer', 'have', 'opening']]
[['second insulating layer', 'disposed_on', 'second surface'], ['second insulating layer', 'separated_by', 'first insulating layer']]
[['stack', 'includes', 'side n-type epitaxial layer'], ['stack', 'includes', 'first p-type epitaxial layer'], ['stack', 'includes', 'second p-type epitaxial layer'], ['side n-type epitaxial layer', 'located_on', 'second surface'], ['first p-type epitaxial layer', 'located_on', 'second surface'], ['second p-type epitaxial layer', 'located_on', 'second surface'], ['side n-type epitaxial layer', 'composed_of', 'gallium-nitride-based material'], ['first p-type epitaxial layer', 'composed_of', 'gallium-nitride-based material'], ['second p-type epitaxial layer', 'composed_of', 'gallium-nitride-based material']]
[['stack', 'have', 'outer side wall'], ['outer side wall', 'comprise', 'second p-type epitaxial layer'], ['stack', 'have', 'inner side wall'], ['inner side wall', 'extending_from', 'second insulating layer'], ['stack', 'have', 'top surface']]
[['n-type contact layer', 'disposed_on', 'top surface']]
[['source electrode portion', 'abuts_on', 'n-type contact layer'], ['source electrode portion', 'located_on', 'top surface'], ['source electrode portion', 'abuts_on', 'second p-type epitaxial layer'], ['second p-type epitaxial layer', 'located_on', 'outer side wall']]
[['gate insulating film', 'disposed_on', 'inner side wall']]
[['methods', 'used_for', 'fabricating a contact'], ['structures', 'used_for', 'fabricating a contact'], ['contact', 'used_for', 'semiconductor FET'], ['contact', 'used_for', 'FinFET device']]
[['semiconductor FET structure', 'includes', 'substrate'], ['semiconductor FET structure', 'includes', 'source/drain region layer'], ['semiconductor FET structure', 'includes', 'source/drain contact']]
[['First gate spacer', 'adjacent_to', 'first opposing side'], ['Second gate spacer', 'adjacent_to', 'second opposing side'], ['first opposing side', 'part_of', 'source/drain contact'], ['second opposing side', 'part_of', 'source/drain contact']]
[['source/drain contact', 'disposed_on', 'source/drain region layer'], ['source/drain contact', 'abuts_on', 'entire source/drain region layer'], ['source/drain contact', 'located_at', 'vertical level'], ['source/drain contact', 'recessed_to', 'limited horizontal area'], ['limited horizontal area', 'continuing_from', 'vertical level']]
[['limited horizontal area', 'extend_along', 'vertical sidewall'], ['limited horizontal area', 'extend_along', 'first gate spacers'], ['limited horizontal area', 'extend_along', 'second gate spacers'], ['limited horizontal area', 'cover', 'source/drain region layer']]
[['method', 'use', 'reverse contact mask'], ['reverse contact mask', 'form', 'shape of the source/drain contact'], ['shape of the source/drain contact', 'into', 'inverted “T” shape']]
[['sensing apparatus', 'used_for', 'sensing target materials'], ['target materials', 'include', 'biological molecules'], ['target materials', 'include', 'chemical molecules'], ['target materials', 'located_in', 'fluid']]
[['apparatus', 'includes', 'semiconductor-on-insulator (SOI) structure'], ['semiconductor-on-insulator (SOI) structure', 'have', 'electrically-insulating layer'], ['fluidic channel', 'supported_by', 'SOI structure'], ['fluidic channel', 'configured_to', 'receive fluid'], ['fluidic channel', 'configured_to', 'pass fluid'], ['fluid', 'include', 'target materials'], ['semiconductor device', 'include', 'at least three electrically-contiguous semiconductor regions'], ['semiconductor regions', 'doped_to', 'exhibit common polarity']]
[['semiconductor regions', 'include', 'sandwiched region'], ['sandwiched region', 'located_between', 'two semiconductor regions'], ['sandwiched region', 'adjacent_to', 'fluidic channel'], ['sandwiched region', 'directed_toward', 'fluidic channel'], ['sandwiched region', 'coupling_to', 'target materials'], ['sandwiched region', 'responding_to', 'bias voltage']]
[['sensing apparatus', 'includes', 'amplification circuit'], ['amplification circuit', 'located_in', 'SOI'], ['amplification circuit', 'facilitate', 'sensing of the target material'], ['target material', 'located_near', 'fluidic channel']]
[['processing chambers', 'include', 'chamber housing'], ['chamber housing', 'defines', 'interior region'], ['interior region', 'located_in', 'semiconductor processing chamber']]
[['chamber', 'include', 'showerhead'], ['showerhead', 'located_in', 'chamber housing'], ['showerhead', 'divide', 'interior region'], ['interior region', 'divide', 'remote region'], ['interior region', 'divide', 'processing region'], ['substrate', 'located_in', 'processing region']]
[['chamber', 'include', 'inductively coupled plasma source'], ['inductively coupled plasma source', 'located_between', 'showerhead'], ['inductively coupled plasma source', 'located_between', 'processing region']]
[['inductively coupled plasma source', 'include', 'conductive material'], ['conductive material', 'located_in', 'dielectric material']]
[['plasma processing apparatus', 'includes', 'support structure'], ['support structure', 'configured_to', 'support a workpiece'], ['plasma processing apparatus', 'includes', 'first drive device'], ['first drive device', 'configured_to', 'rotate the support structure'], ['support structure', 'rotate_about', 'first axis'], ['first axis', 'extend_in', 'direction orthogonal to a vertical direction']]
[['support structure', 'includes', 'holding unit'], ['holding unit', 'includes', 'electrostatic chuck'], ['container', 'located_under', 'holding unit']]
[['container', 'includes', 'tubular container body'], ['container', 'includes', 'bottom cover'], ['bottom cover', 'configured_to', 'close bottom side opening'], ['bottom cover', 'detachable_from', 'container body']]
[['maintenance method', 'include', 'rotating support structure'], ['support structure', 'rotate_about', 'first axis'], ['bottom cover', 'positioned_above', 'electrostatic chuck'], ['maintenance method', 'include', 'removing bottom cover'], ['bottom cover', 'part_of', 'container body'], ['maintenance method', 'include', 'maintaining component'], ['component', 'provided_in', 'container body']]
[['method', 'used_for', 'etching features'], ['etching features', 'located_in', 'silicon containing layer'], ['method', 'comprise', 'performing a plurality of cycles'], ['performing a plurality of cycles', 'located_in', 'plasma processing chamber']]
[['cycle', 'include', 'deposition phase'], ['cycle', 'include', 'activation phase']]
[['deposition phase', 'includes', 'flowing a precursor'], ['flowing a precursor', 'occurs_in', 'plasma processing chamber'], ['flowing a precursor', 'form', 'self-limiting monolayer'], ['precursor', 'comprises', 'head group component'], ['precursor', 'comprises', 'tail group component'], ['tail group component', 'comprises', 'fluorine'], ['tail group component', 'comprises', 'carbon'], ['deposition phase', 'comprises', 'stopping the flow of the precursor']]
[['activation phase', 'comprises', 'flowing activation gas'], ['activation gas', 'comprises', 'ion bombardment gas'], ['activation gas', 'flow_into', 'plasma processing chamber'], ['plasma', 'created_from', 'activation gas'], ['activation bias', 'result_in', 'ion bombardment'], ['ion bombardment', 'induce', 'fluorine'], ['fluorine', 'etch', 'silicon containing layer'], ['activation phase', 'comprises', 'stopping flow of activation gas']]
[['method', 'used_for', 'forming CMOS devices'], ['method', 'include', 'masking first portion'], ['method', 'include', 'doping second portion'], ['method', 'include', 'growing undoped silicon layer'], ['first portion', 'part_of', 'tensile-strained silicon layer'], ['tensile-strained silicon layer', 'part_of', 'SOI substrate'], ['second portion', 'located_outside', 'first portion'], ['undoped silicon layer', 'grown_on', 'doped portion'], ['undoped silicon layer', 'grown_on', 'first portion']]
[['undoped silicon layer', 'undergoes', 'tensile-strained']]
[['strain', 'located_in', 'undoped silicon layer'], ['undoped silicon layer', 'located_over', 'doped portion'], ['doped portion', 'converted_to', 'porous silicon'], ['porous silicon', 'form', 'relaxed silicon layer'], ['strain', 'relaxed_by', 'relaxed silicon layer']]
[['porous silicon', 'converted_to', 'oxide']]
[['oxidized', 'converted_to', 'relaxed silicon layer'], ['relaxed silicon layer', 'converted_to', 'compressed SiGe layer']]
[['Fins', 'formed_in', 'first portion'], ['Fins', 'formed_in', 'second portion'], ['first portion', 'composed_of', 'tensile-strained silicon layer'], ['first portion', 'composed_of', 'undoped silicon layer'], ['second portion', 'composed_of', 'compressed SiGe layer']]
[['semiconductor die', 'fabricated_by', 'process']]
[['semiconductor die', 'have', 'substrate'], ['silicon carbide (SiC) epitaxial structure', 'located_on', 'substrate']]
[['SiC epitaxial structure', 'includes', 'first N-type SiC layer'], ['SiC epitaxial structure', 'includes', 'first P-type SiC layer'], ['SiC epitaxial structure', 'includes', 'carbon vacancy reduction material'], ['carbon vacancy reduction material', 'embedded_in', 'surface of the SiC epitaxial structure']]
[['SiC epitaxial structure', 'has_been', 'annealed'], ['carbon vacancy reduction material', 'induce', 'carbon atoms'], ['carbon atoms', 'diffuse_throughout', 'SiC epitaxial structure'], ['SiC epitaxial structure', 'improve', 'average carrier lifetime']]
[['method', 'used_for', 'fabricating a semiconductor device'], ['fabricating a semiconductor device', 'include', 'providing a base substrate'], ['fabricating a semiconductor device', 'include', 'forming a plurality of doped regions'], ['doped regions', 'located_in', 'base substrate'], ['fabricating a semiconductor device', 'include', 'forming an initial capping layer'], ['initial capping layer', 'cover', 'surfaces of the plurality of doped regions'], ['fabricating a semiconductor device', 'include', 'forming a dielectric layer'], ['dielectric layer', 'located_on', 'initial capping layer'], ['dielectric layer', 'located_on', 'base substrate'], ['fabricating a semiconductor device', 'include', 'forming a plurality of vias'], ['vias', 'located_in', 'dielectric layer'], ['vias', 'exposes', 'surface portion of the initial capping layer'], ['fabricating a semiconductor device', 'include', 'etching the exposed surface portion of the initial capping layer'], ['surface portion of the initial capping layer', 'located_at', 'bottom of each via'], ['etching', 'form', 'silicide region'], ['silicide region', 'exposed_at', 'bottom of the via']]
[['silicide region', 'have', 'reduced thickness'], ['reduced thickness', 'compared_to', 'thickness of the initial capping layer']]
[['method', 'include', 'forming a metal silicide layer'], ['forming a metal silicide layer', 'performed_by', 'self-aligned silicide process'], ['self-aligned silicide process', 'performed_on', 'entire silicide region']]
[['metal silicide layer', 'in_contact_with', 'plurality of doped regions']]
[['Techniques', 'related_to', 'boosted vertical field effect transistor'], ['Techniques', 'related_to', 'method of fabricating'], ['boosted vertical field effect transistor', 'fabricated_by', 'method']]
[['logic device', 'comprise', 'vertical field effect transistor'], ['vertical field effect transistor', 'comprise', 'substrate'], ['vertical field effect transistor', 'comprise', 'first epitaxial layer'], ['vertical field effect transistor', 'comprise', 'second epitaxial layer']]
[['bottom source/drain contact', 'located_between', 'top surface'], ['bottom source/drain contact', 'located_between', 'first epitaxial layer'], ['top source/drain contact', 'located_between', 'top surface'], ['top source/drain contact', 'located_between', 'second epitaxial layer'], ['bottom source/drain contact', 'located_at', 'first portions of vertical fins'], ['top source/drain contact', 'located_at', 'first portions of vertical fins']]
[['logic device', 'comprise', 'boosted bipolar junction transistor']]
[['bipolar junction transistor contact', 'located_between', 'top surface'], ['bipolar junction transistor contact', 'located_between', 'second epitaxial layer'], ['bipolar junction transistor contact', 'located_at', 'second portions'], ['second portions', 'located_in', 'one or more vertical fins']]
[['first portions', 'opposite', 'second portions'], ['first portions', 'part_of', 'vertical fins'], ['second portions', 'part_of', 'vertical fins']]
[['method', 'used_for', 'plasma-based processing'], ['apparatus', 'used_for', 'plasma-based processing'], ['plasma source', 'have', 'first electrode'], ['plasma source', 'have', 'second electrode'], ['plasma source', 'have', 'third electrode'], ['electrodes', 'located_above', 'pedestal'], ['plasma-based processing', 'applied_to', 'substrate']]
[['second electrode', 'located_between', 'first electrode'], ['second electrode', 'located_between', 'third electrode']]
[['first gap', 'located_between', 'first electrode'], ['first gap', 'located_between', 'pedestal'], ['first gap', 'located_between', 'third electrode']]
[['second gap', 'located_between', 'first electrode'], ['second gap', 'located_between', 'second electrode'], ['third gap', 'located_between', 'second electrode'], ['third gap', 'located_between', 'third electrode']]
[['first radio frequency (RF) power supply', 'configured_to', 'first electrode'], ['first radio frequency (RF) power supply', 'connected_to', 'third electrode'], ['first radio frequency (RF) power supply', 'provide', 'power'], ['power', 'provide', 'plasmas'], ['plasmas', 'located_in', 'first gap']]
[['second RF power supply', 'connected_to', 'second electrode'], ['second RF power supply', 'provide', 'power'], ['power', 'provide', 'plasmas'], ['plasmas', 'located_in', 'second gap'], ['plasmas', 'located_in', 'third gap']]
[['power density', 'located_in', 'plasmas'], ['plasmas', 'located_in', 'first gap'], ['power density', 'controlled_relative_to', 'power density'], ['plasmas', 'located_in', 'second gap'], ['plasmas', 'located_in', 'third gap']]
[['ion source', 'have', 'ion generation container'], ['ion generation container', 'configured_to', 'generate ions'], ['ionized gas', 'introduced_into', 'ion generation container'], ['ionized gas', 'configured_to', 'tubular gas introduction pipe'], ['ion source material', 'emitted_in', 'ion generation container']]
[['gas introduction pipe', 'configured_to', 'introduce ionized gas'], ['ionized gas', 'introduced_into', 'inner space of gas introduction pipe'], ['ionized gas', 'configured_to', 'gas supply pipe']]
[['detachable cooling trap member', 'located_in', 'inner space of the gas introduction pipe'], ['detachable cooling trap member', 'include', 'cooling trap portion'], ['cooling trap portion', 'used_for', 'cool'], ['cooling trap portion', 'used_for', 'trap byproduct'], ['byproduct', 'produced_in', 'ion generation container']]
[['cooling trap portion', 'located_near', 'supply-side leading end'], ['supply-side leading end', 'located_in', 'gas supply pipe'], ['cooling trap portion', 'located_in', 'inner space'], ['inner space', 'located_in', 'gas introduction pipe'], ['cooling trap portion', 'not_contact', 'interior wall face'], ['interior wall face', 'located_in', 'gas introduction pipe']]
[['apparatus', 'include', 'upper electrode'], ['apparatus', 'include', 'lower electrode'], ['lower electrode', 'support', 'wafer'], ['upper electrode', 'opposite', 'lower electrode'], ['upper electrode', 'located_in', 'process chamber'], ['lower electrode', 'located_in', 'process chamber'], ['wafer', 'located_in', 'process chamber']]
[['first RF power supply', 'configured_to', 'apply first RF power'], ['first RF power', 'have', 'higher frequency'], ['second RF power supply', 'configured_to', 'apply second RF power'], ['second RF power', 'have', 'lower frequency'], ['second RF power supply', 'connected_to', 'lower electrode']]
[['variable DC power supply', 'connected_to', 'upper electrode']]
[['process gas', 'supplied_into', 'process chamber'], ['process gas', 'supplied_into', 'plasma'], ['plasma', 'used_for', 'plasma etching']]
[['Trench gate power MOSFET', 'have', 'on-region']]
[['Cells', 'located_in', 'on-region'], ['Cells', 'include', 'first epitaxial layer'], ['Cells', 'include', 'channel region']]
[['First trenches', 'connected_to', 'polysilicon gates'], ['First trenches', 'extends_into', 'channel region'], ['polysilicon gate', 'etched_to_form', 'groove'], ['groove', 'located_in', 'top'], ['grooves', 'filled_with', 'interlayer film']]
[['source region', 'grown_on', 'side faces'], ['side faces', 'located_in', 'grooves'], ['source region', 'grown_on', 'angled ion implantation'], ['source region', 'formed_in', 'self-aligned mode']]
[['source region', 'part_of', 'side structure'], ['surface', 'part_of', 'portion'], ['portion', 'located_between', 'first trenches'], ['channel region', 'part_of', 'portion'], ['channel region', 'formed_with', 'well contact region']]
[['front metal layer', 'result_in', 'surfaces of the cells'], ['surfaces of the cells', 'located_in', 'on-region'], ['front metal layer', 'leads_out', 'source']]
[['front metal layer', 'connected_to', 'well contact region'], ['front metal layer', 'connected_to', 'source region'], ['front metal layer', 'form', 'connection structure'], ['connection structure', 'without', 'contact holes']]
[['substrate', 'include', 'insulating layer'], ['substrate', 'include', 'semiconductor layer'], ['substrate', 'include', 'insulating film'], ['insulating film', 'stacked_on', 'semiconductor substrate'], ['trench', 'filled_with', 'element isolation portion']]
[['insulating film', 'removed_from', 'bulk region'], ['first dry etching', 'used_for', 'removal of insulating film'], ['semiconductor layer', 'removed_from', 'bulk region'], ['second dry etching', 'used_for', 'removal of semiconductor layer']]
[['insulating film', 'located_in', 'SOI region'], ['insulating layer', 'located_in', 'bulk region'], ['insulating film', 'removed_from', 'SOI region'], ['insulating layer', 'removed_from', 'bulk region']]
[['gas', 'comprises', 'fluorocarbon gas'], ['gas', 'used_for', 'first dry etching']]
[['etching thickness', 'related_to', 'element isolation portion'], ['etching thickness', 'achieved_by', 'first dry etching'], ['etching thickness', 'equal_to', 'sum of the thicknesses'], ['sum of the thicknesses', 'include', 'thicknesses of the insulating film'], ['sum of the thicknesses', 'include', 'semiconductor layer'], ['thicknesses of the insulating film', 'measured_in', 'just before starting the first dry etching'], ['semiconductor layer', 'measured_in', 'just before starting the first dry etching']]
[['oxygen plasma treatment', 'performed_after', 'first dry etching'], ['oxygen plasma treatment', 'performed_before', 'second dry etching']]
[['method', 'used_for', 'forming'], ['forming', 'target', 'integrated circuit (IC) chips']]
[['layer', 'masked_with', 'material'], ['layer', 'undergoes', 'atomic layer etch (ALE)']]
[['ALE', 'measure', 'calorimetric probe'], ['etch effluent', 'measure', 'calorimetric probe']]
[['calorimetric probe results', 'reflect', 'species of particles'], ['species of particles', 'resulting_from', 'etching the material']]
[['measured etch results', 'checked_until', 'results indicate'], ['particle content', 'below', 'threshold value']]
[['content', 'below', 'threshold'], ['ALE', 'complete', 'content'], ['IC chip fabrication', 'continues', 'normally']]
[['method', 'used_for', 'forming a semiconductor device'], ['structures', 'have', 'shallow tin (Sn) extension implant junction'], ['structures', 'have', 'abrupt tin (Sn) extension implant junction'], ['structures', 'have', 'highly activated tin (Sn) extension implant junction']]
[['method', 'include', 'forming'], ['forming', 'result_in', 'semiconductor fin'], ['semiconductor fin', 'located_on', 'substrate']]
[['gate', 'formed_over', 'channel region'], ['channel region', 'located_in', 'semiconductor fin']]
[['Sn extension implant junction', 'located_on', 'surface'], ['surface', 'located_on', 'semiconductor fin'], ['semiconductor fin', 'located_in', 'channel region']]
[['trench VDMOS transistor', 'comprises', 'n− epi-layer'], ['trench VDMOS transistor', 'comprises', 'n+ substrate'], ['trench gates', 'formed_in', 'n− epi-layer'], ['trench gates', 'formed_in', 'n+ substrate'], ['trench gates', 'have', 'trench oxide layer'], ['trench oxide layer', 'formed_with', 'first poly-Si layer']]
[['MOS structure', 'grown_on', 'mesas']]
[['doubled diffused source regions', 'formed_asides', 'MOS structure']]
[['inter-metal dielectric layer', 'located_on', 'resulted surfaces']]
[['interconnecting metal layer', 'arranged_in', 'two'], ['interconnecting metal layer', 'grown_on', 'inter-metal dielectric layer']]
[['source regions', 'connected_to', 'source contact plugs'], ['first poly-Si layer', 'connected_to', 'source contact plugs'], ['gate', 'electrically coupled to', 'gate contact plugs']]
[['trenches', 'filled_with', 'stack layer'], ['stack layer', 'composed_of', 'first oxide layer'], ['stack layer', 'composed_of', 'first poly-Si layer']]
[['MOS gates', 'have', 'second poly-Si layer'], ['second poly-Si layer', 'arranged_in', 'rows'], ['MOS gates', 'arranged_in', 'first oxide layer'], ['MOS gates', 'arranged_in', 'mesas']]
[['inter-metal dielectric layer', 'located_on', 'resulted surfaces']]
[['interconnecting metal layer', 'formed_on', 'inter-metal dielectric layer'], ['interconnecting metal layer', 'formed_through', 'source contact plugs'], ['source contact plugs', 'connect', 'source regions'], ['source contact plugs', 'connect', 'first poly-Si layer']]
[['drain electrode', 'formed_on', 'rear surface'], ['rear surface', 'part_of', 'n+ substrate'], ['n+ substrate', 'used_for', 'both embodiments']]
[['high-voltage semiconductor device', 'is', 'disclosed']]
[['high-voltage semiconductor device', 'includes', 'gate structure'], ['gate structure', 'located_on', 'substrate structure']]
[['drain doped region', 'adjacent_to', 'gate structure'], ['source doped region', 'adjacent_to', 'gate structure'], ['drain doped region', 'located_opposite_to', 'source doped region']]
[['source doped region', 'located_near', 'top surface of the substrate structure'], ['gate structure', 'located_near', 'top surface of the substrate structure'], ['drain doped region', 'located_near', 'top surface of the substrate structure']]
[['super junction doped structure', 'adjacent_to', 'drain doped region']]
[['super junction doped structure', 'include', 'plurality of first conductive type doped sub-regions'], ['plurality of first conductive type doped sub-regions', 'extend_along', 'first direction'], ['plurality of first conductive type doped sub-regions', 'oriented_in', 'second direction']]
[['second conductive type doped sub-regions', 'extend_along', 'first direction'], ['second conductive type doped sub-regions', 'arranged_in', 'first conductive type doped sub-regions']]
[['first conductive type doped sub-regions', 'have', 'widths'], ['second conductive type doped sub-regions', 'have', 'widths'], ['widths', 'decrease_to', 'second direction']]
[['method of plasma etching', 'used_in', 'fabricating a semiconductor device']]
[['method of plasma etching', 'include', 'loading a substrate'], ['substrate', 'include', 'etch target'], ['substrate', 'loaded_onto', 'first electrode'], ['chamber', 'include', 'first electrode'], ['chamber', 'include', 'second electrode'], ['first electrode', 'directed_toward', 'second electrode'], ['method of plasma etching', 'include', 'etching the target']]
[['etching', 'include', 'applying RF powers'], ['applying RF powers', 'to', 'first electrode'], ['applying RF powers', 'to', 'second electrode']]
[['plurality of RF powers', 'include', 'first RF power'], ['first RF power', 'have', 'first frequency'], ['first frequency', 'in_range', '40 MHz'], ['first frequency', 'in_range', '300 MHz'], ['plurality of RF powers', 'include', 'second RF power'], ['second RF power', 'have', 'second frequency'], ['second frequency', 'in_range', '100 kHz'], ['second frequency', 'in_range', '10 MHz'], ['plurality of RF powers', 'include', 'third RF power'], ['third RF power', 'have', 'third frequency'], ['third frequency', 'in_range', '10 kHz'], ['third frequency', 'in_range', '5 MHz']]
[['segmented edge protection shield', 'used_for', 'plasma dicing'], ['plasma dicing', 'used_for', 'wafer']]
[['segmented edge protection shield', 'includes', 'outer structure'], ['segmented edge protection shield', 'includes', 'plasma shield edge segments']]
[['outer structure', 'defines', 'interior annular edge'], ['interior annular edge', 'configured_to', 'circumferential edge of the wafer']]
[['plasma shield edge segments', 'defines', 'inner edge'], ['plasma shield edge segments', 'defines', 'side edges']]
[['inner edge', 'embedded_in', 'annular edge'], ['inner edge', 'concentric to', 'annular edge'], ['annular edge', 'part_of', 'outer structure']]
[['side edges', 'extends_to', 'inner edge'], ['side edges', 'extends_to', 'annular edge']]
[['apparatus', 'used_for', 'cleaning'], ['method', 'used_for', 'cleaning'], ['cleaning', 'target', 'component'], ['component', 'part_of', 'substrate dry processing apparatus']]
[['method', 'used_for', 'cleaning component'], ['component', 'part_of', 'substrate dry processing apparatus'], ['method', 'include', 'dipping component'], ['component', 'dipped_in', 'cleaning solution'], ['cleaning solution', 'located_in', 'cleaning bath'], ['method', 'include', 'generating radicals'], ['radicals', 'generated_from', 'cleaning solution'], ['method', 'include', 'cleaning component'], ['component', 'cleaned_with', 'radicals']]
[['component', 'cleaned_with', 'hydrogen radicals (H2*)'], ['component', 'cleaned_with', 'hydroxyl radicals (OH*)'], ['hydrogen radicals (H2*)', 'generated_from', 'ozone water'], ['hydroxyl radicals (OH*)', 'generated_from', 'ozone water']]
[['carbon (C)', 'removed_from', 'component'], ['fluorine (F)', 'removed_from', 'component'], ['possible', 'remove', 'carbon (C)'], ['possible', 'remove', 'fluorine (F)']]
[['semiconductor device', 'provided_for', 'method for manufacturing']]
[['N-type semiconductor layer', 'formed_from', 'high resistance N-type substrate'], ['P-type well diffusion layer', 'formed_in', 'N-type semiconductor layer'], ['P-type extraction layer', 'formed_in', 'N-type semiconductor layer'], ['P-type well diffusion layer', 'fixed_to', 'ground potential'], ['P-type extraction layer', 'fixed_to', 'ground potential']]
[['depletion layer', 'extends_on', 'P-type well diffusion layer side'], ['depletion layer', 'not_reach', 'interlayer boundary'], ['interlayer boundary', 'not_reach', 'P-type well diffusion layer'], ['interlayer boundary', 'not_reach', 'buried oxide film']]
[['potential', 'located_around', 'surface'], ['surface', 'part_of', 'P-type well diffusion layer'], ['potential', 'located_at', 'ground potential']]
[['voltages', 'applied_to', 'backside of the N-type semiconductor layer'], ['voltages', 'applied_to', 'cathode electrode'], ['channel region', 'located_in', 'MOS-type semiconductor'], ['MOS-type semiconductor', 'formed_as', 'P-type semiconductor layer'], ['channel region', 'not activated', 'voltages']]
[['leakage current', 'occur', 'independently of a control'], ['leakage current', 'result_in', 'gate electrode'], ['gate electrode', 'part_of', 'transistor'], ['leakage current', 'can be', 'suppressed']]
[['Non-planar semiconductor devices', 'have', 'doped sub-fin regions'], ['methods', 'used_for', 'fabricating non-planar semiconductor devices'], ['methods', 'used_for', 'doped sub-fin regions']]
[['method', 'used_for', 'fabricating a semiconductor structure'], ['fabricating a semiconductor structure', 'achieved_by', 'forming a plurality of semiconductor fins'], ['semiconductor fins', 'located_above', 'semiconductor substrate']]
[['solid state dopant source layer', 'formed_over', 'semiconductor substrate'], ['solid state dopant source layer', 'formed_as', 'plurality of semiconductor fins']]
[['dielectric layer', 'located_above', 'solid state dopant source layer']]
[['dielectric layer', 'recessed_to', 'same level'], ['solid state dopant source layer', 'recessed_to', 'same level'], ['same level', 'located_under', 'top surface'], ['top surface', 'located_on', 'plurality of semiconductor fins'], ['protruding portions', 'exposed_above', 'sub-fin regions'], ['sub-fin regions', 'part_of', 'plurality of semiconductor fins']]
[['method', 'involve', 'driving dopants'], ['driving dopants', 'from', 'solid state dopant source layer'], ['driving dopants', 'into', 'sub-fin regions'], ['sub-fin regions', 'part_of', 'semiconductor fins']]
[['high voltage MOS device', 'include', 'first drift region'], ['first drift region', 'have', 'first conductive type'], ['high voltage MOS device', 'include', 'body region'], ['body region', 'have', 'second conductive type'], ['high voltage MOS device', 'include', 'plural second drift regions'], ['plural second drift regions', 'have', 'second conductive type'], ['high voltage MOS device', 'include', 'gate'], ['high voltage MOS device', 'include', 'source region'], ['source region', 'have', 'first conductive type'], ['high voltage MOS device', 'include', 'drain'], ['drain', 'have', 'first conductive type'], ['high voltage MOS device', 'include', 'body contact region'], ['body contact region', 'have', 'second conductive type']]
[['plural second drift regions', 'contact', 'body region'], ['plural second drift regions', 'located_in', 'width direction']]
[['neighboring two second drift regions', 'separated_by', 'each other']]
[['second drift regions', 'separated_by', 'drain'], ['second drift regions', 'separated_by', 'first drift region']]
[['Metal-Oxide-Semiconductor (MOS) controlled semiconductor devices', 'have', 'methods of making']]
[['devices', 'include', 'gate'], ['gate', 'controls', 'current flow'], ['channel regions', 'positioned_between', 'source/emitter'], ['channel regions', 'positioned_between', 'drain regions'], ['channel regions', 'part_of', 'device']]
[['devices', 'include', 'gate oxide layer'], ['gate oxide layer', 'have', 'variable thickness']]
[['thickness', 'located_under', 'edge of the gate'], ['thickness', 'located_over', 'source/emitter regions'], ['thickness', 'different_from', 'thickness over the channel regions'], ['thickness over the channel regions', 'located_in', 'device']]
[['oxide layer thickness', 'abuts_on', 'edge of the gate'], ['oxide layer thickness', 'greater_than', 'oxide layer thickness over the channel regions']]
[['source/emitter regions', 'doped_to', 'enhanced oxide growth'], ['enhanced oxide growth', 'occur_during', 'gate oxide formation']]
[['source/emitter region', 'include', 'regions'], ['regions', 'used_for', 'enhanced oxide growth'], ['enhanced oxide growth', 'occur_during', 'gate oxide formation'], ['regions', 'not_used_for', 'enhanced oxide growth'], ['enhanced oxide growth', 'not_occur_during', 'gate oxide formation']]
[['devices', 'can_be', 'SiC devices'], ['SiC devices', 'such_as', 'SiC MOSFETs'], ['SiC devices', 'such_as', 'SiC IGBTs']]
[['plasma abatement process', 'obtain', 'effluent'], ['effluent', 'from', 'processing chamber'], ['effluent', 'exposed_to', 'water vapor reagent'], ['plasma source', 'located_in', 'foreline'], ['water vapor reagent', 'injected_into', 'foreline'], ['water vapor reagent', 'injected_into', 'plasma source']]
[['materials', 'feature', 'effluent'], ['water vapor reagent', 'energized_by', 'plasma source'], ['materials', 'converted_into', 'gas species'], ['gas species', 'such_as', 'HF'], ['HF', 'scrubbed_by', 'water scrubbing abatement technology']]
[['oxygen containing gas', 'injected_into', 'foreline'], ['oxygen containing gas', 'injected_into', 'plasma source'], ['injection', 'relative_to', 'water vapor injection'], ['injection', 'used_for', 'reduce generation of solid particles'], ['injection', 'used_for', 'avoid generation of solid particles']]
[['abatement process', 'have', 'good destruction removal efficiency (DRE)'], ['abatement process', 'minimize', 'solid particle generation']]
[['method', 'used_for', 'cleaning'], ['cleaning', 'target', 'bevel edge'], ['bevel edge', 'part_of', 'semiconductor substrate']]
[['semiconductor substrate', 'located_on', 'substrate support'], ['substrate support', 'located_in', 'reaction chamber'], ['reaction chamber', 'part_of', 'plasma processing apparatus']]
[['substrate', 'have', 'dielectric layer'], ['dielectric layer', 'located_above', 'top surface'], ['dielectric layer', 'located_above', 'bevel edge'], ['dielectric layer', 'located_above', 'apex of the bevel edge'], ['dielectric layer', 'extending_below', 'apex of the bevel edge']]
[['process gas', 'introduced_into', 'reaction chamber'], ['process gas', 'energized_by', 'plasma']]
[['bevel edge', 'cleaned_with', 'plasma'], ['plasma', 'remove', 'layer below the apex'], ['plasma', 'not_remove', 'layer above the apex']]
[['method', 'used_for', 'forming'], ['forming', 'used_for', 'semiconductor device']]
[['substrate', 'is', 'provided']]
[['epitaxial layer', 'formed_on', 'substrate']]
[['insulation region', 'defines', 'upper surface'], ['active region', 'defines', 'upper surface'], ['upper surface', 'part_of', 'epitaxial layer']]
[['insulation structure', 'formed_within', 'insulation region'], ['insulation structure', 'formed_by', 'ion implantation process'], ['insulation structure', 'formed_by', 'etching process'], ['insulation structure', 'includes', 'first insulation structure'], ['insulation structure', 'includes', 'second insulation structure']]
[['gate', 'formed_on', 'epitaxial layer'], ['gate', 'located_in', 'active region']]
[['source', 'formed_on', 'opposite sides of the gate'], ['drain', 'formed_on', 'opposite sides of the gate'], ['source', 'located_in', 'active region'], ['drain', 'located_in', 'active region']]
[['semiconductor device', 'is', 'provided']]
[['Integrated circuits', 'include', 'electrostatic discharge device'], ['methods', 'used_for', 'forming the integrated circuits']]
[['integrated circuit', 'includes', 'n-type epitaxy layer'], ['integrated circuit', 'includes', 'segmented p-well'], ['integrated circuit', 'includes', 'p-type buried layer'], ['integrated circuit', 'includes', 'collector region']]
[['segmented p-well', 'formed_in', 'n-type epitaxy layer']]
[['segmented p-well', 'defines', 'spacing region'], ['segmented p-well', 'circumscribe', 'spacing region'], ['spacing region', 'located_in', 'n-type epitaxy layer']]
[['p-type buried layer', 'formed_in', 'spacing region']]
[['p-type buried layer', 'extends_into', 'segmented p-well'], ['p-type buried layer', 'located_in', 'spacing region'], ['p-type buried layer', 'impedes', 'current flow'], ['current flow', 'located_in', 'underlying portion of the n-type epitaxy layer'], ['current flow', 'related_to', 'p-type buried layer'], ['current flow', 'located_in', 'overlying portion of the n-type epitaxy layer'], ['overlying portion of the n-type epitaxy layer', 'located_in', 'spacing region']]
[['collector region', 'formed_in', 'overlying portion'], ['collector region', 'formed_in', 'n-type epitaxy layer'], ['collector region', 'located_in', 'spacing region']]
[['semiconductor device', 'includes', 'semiconductor substrate'], ['semiconductor device', 'includes', 'trench isolations'], ['semiconductor device', 'includes', 'sacrificial layer'], ['semiconductor device', 'includes', 'first resist protect oxide (RPO) layer'], ['semiconductor device', 'includes', 'second RPO layer'], ['semiconductor device', 'includes', 'silicide layer']]
[['semiconductor substrate', 'have', 'first portions'], ['semiconductor substrate', 'have', 'second portions'], ['first portions', 'comprises', 'second portions'], ['second portions', 'include', 'first resist region'], ['second portions', 'include', 'second resist region'], ['second portions', 'include', 'silicide region'], ['first resist region', 'have', 'first resistance'], ['second resist region', 'have', 'second resistance']]
[['second resistance', 'greater_than', 'first resistance']]
[['trench isolations', 'located_in', 'first portions']]
[['sacrificial layer', 'located_on', 'first resist region']]
[['first RPO layer', 'located_on', 'sacrificial layer']]
[['first RPO layer', 'together_with', 'sacrificial layer'], ['first RPO layer', 'have', 'first thickness'], ['sacrificial layer', 'have', 'first thickness']]
[['second RPO layer', 'located_on', 'second resist region'], ['second RPO layer', 'have', 'second thickness'], ['second thickness', 'less_than', 'first thickness']]
[['silicide layer', 'located_on', 'silicide region']]
[['semiconductor structure', 'includes', 'plurality of stacks'], ['semiconductor structure', 'includes', 'plurality of active pillars'], ['semiconductor structure', 'includes', 'insulating material']]
[['stacks', 'separated_by', 'trenches']]
[['active pillars', 'located_in', 'trenches'], ['active pillars', 'separated_by', 'each other']]
[['active pillars', 'comprise', 'n-type heavily doped portions'], ['n-type heavily doped portions', 'located_at', 'two sides']]
[['n-type heavily doped portions', 'extends_in', 'vertical direction']]
[['n-type heavily doped portions', 'connect', 'two stacks'], ['two stacks', 'part_of', 'plurality of stack']]
[['insulating material', 'located_in', 'remaining spaces'], ['remaining spaces', 'located_in', 'trenches'], ['trenches', 'located_between', 'active pillars']]
[['insulating material', 'is', 'silicon glass'], ['silicon glass', 'comprise', 'element'], ['element', 'comprises', 'n-type dopant']]
