Loading plugins phase: Elapsed time ==> 0s.207ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\MS\HDA\Embedded\EOS\LabAssignments\Lab2\Reaction_Game_Final\Reaction_Game_Erika.cydsn\Reaction_Game_Erika.cyprj -d CY8C5888LTQ-LP097 -s D:\MS\HDA\Embedded\EOS\LabAssignments\Lab2\Reaction_Game_Final\Reaction_Game_Erika.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.597ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.076ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Reaction_Game_Erika.v
Program  :   D:\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\MS\HDA\Embedded\EOS\LabAssignments\Lab2\Reaction_Game_Final\Reaction_Game_Erika.cydsn\Reaction_Game_Erika.cyprj -dcpsoc3 Reaction_Game_Erika.v -verilog
======================================================================

======================================================================
Compiling:  Reaction_Game_Erika.v
Program  :   D:\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\MS\HDA\Embedded\EOS\LabAssignments\Lab2\Reaction_Game_Final\Reaction_Game_Erika.cydsn\Reaction_Game_Erika.cyprj -dcpsoc3 Reaction_Game_Erika.v -verilog
======================================================================

======================================================================
Compiling:  Reaction_Game_Erika.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\MS\HDA\Embedded\EOS\LabAssignments\Lab2\Reaction_Game_Final\Reaction_Game_Erika.cydsn\Reaction_Game_Erika.cyprj -dcpsoc3 -verilog Reaction_Game_Erika.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Feb 04 18:58:00 2025


======================================================================
Compiling:  Reaction_Game_Erika.v
Program  :   vpp
Options  :    -yv2 -q10 Reaction_Game_Erika.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Feb 04 18:58:00 2025

Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Reaction_Game_Erika.ctl'.
D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Reaction_Game_Erika.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\MS\HDA\Embedded\EOS\LabAssignments\Lab2\Reaction_Game_Final\Reaction_Game_Erika.cydsn\Reaction_Game_Erika.cyprj -dcpsoc3 -verilog Reaction_Game_Erika.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Feb 04 18:58:00 2025

Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\MS\HDA\Embedded\EOS\LabAssignments\Lab2\Reaction_Game_Final\Reaction_Game_Erika.cydsn\codegentemp\Reaction_Game_Erika.ctl'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\MS\HDA\Embedded\EOS\LabAssignments\Lab2\Reaction_Game_Final\Reaction_Game_Erika.cydsn\codegentemp\Reaction_Game_Erika.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Reaction_Game_Erika.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\MS\HDA\Embedded\EOS\LabAssignments\Lab2\Reaction_Game_Final\Reaction_Game_Erika.cydsn\Reaction_Game_Erika.cyprj -dcpsoc3 -verilog Reaction_Game_Erika.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Feb 04 18:58:01 2025

Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\MS\HDA\Embedded\EOS\LabAssignments\Lab2\Reaction_Game_Final\Reaction_Game_Erika.cydsn\codegentemp\Reaction_Game_Erika.ctl'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\MS\HDA\Embedded\EOS\LabAssignments\Lab2\Reaction_Game_Final\Reaction_Game_Erika.cydsn\codegentemp\Reaction_Game_Erika.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'D:\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_LOG:BUART:reset_sr\
	Net_23
	Net_10
	\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_6
	\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_LOG:BUART:sRX:MODULE_5:lt\
	\UART_LOG:BUART:sRX:MODULE_5:eq\
	\UART_LOG:BUART:sRX:MODULE_5:gt\
	\UART_LOG:BUART:sRX:MODULE_5:gte\
	\UART_LOG:BUART:sRX:MODULE_5:lte\
	\PWM_red:PWMUDB:km_run\
	\PWM_red:PWMUDB:ctrl_cmpmode2_2\
	\PWM_red:PWMUDB:ctrl_cmpmode2_1\
	\PWM_red:PWMUDB:ctrl_cmpmode2_0\
	\PWM_red:PWMUDB:ctrl_cmpmode1_2\
	\PWM_red:PWMUDB:ctrl_cmpmode1_1\
	\PWM_red:PWMUDB:ctrl_cmpmode1_0\
	\PWM_red:PWMUDB:capt_rising\
	\PWM_red:PWMUDB:capt_falling\
	\PWM_red:PWMUDB:trig_rise\
	\PWM_red:PWMUDB:trig_fall\
	\PWM_red:PWMUDB:sc_kill\
	\PWM_red:PWMUDB:min_kill\
	\PWM_red:PWMUDB:km_tc\
	\PWM_red:PWMUDB:db_tc\
	\PWM_red:PWMUDB:dith_sel\
	\PWM_red:PWMUDB:compare2\
	\PWM_red:Net_101\
	Net_929
	Net_930
	\PWM_red:PWMUDB:MODULE_6:b_31\
	\PWM_red:PWMUDB:MODULE_6:b_30\
	\PWM_red:PWMUDB:MODULE_6:b_29\
	\PWM_red:PWMUDB:MODULE_6:b_28\
	\PWM_red:PWMUDB:MODULE_6:b_27\
	\PWM_red:PWMUDB:MODULE_6:b_26\
	\PWM_red:PWMUDB:MODULE_6:b_25\
	\PWM_red:PWMUDB:MODULE_6:b_24\
	\PWM_red:PWMUDB:MODULE_6:b_23\
	\PWM_red:PWMUDB:MODULE_6:b_22\
	\PWM_red:PWMUDB:MODULE_6:b_21\
	\PWM_red:PWMUDB:MODULE_6:b_20\
	\PWM_red:PWMUDB:MODULE_6:b_19\
	\PWM_red:PWMUDB:MODULE_6:b_18\
	\PWM_red:PWMUDB:MODULE_6:b_17\
	\PWM_red:PWMUDB:MODULE_6:b_16\
	\PWM_red:PWMUDB:MODULE_6:b_15\
	\PWM_red:PWMUDB:MODULE_6:b_14\
	\PWM_red:PWMUDB:MODULE_6:b_13\
	\PWM_red:PWMUDB:MODULE_6:b_12\
	\PWM_red:PWMUDB:MODULE_6:b_11\
	\PWM_red:PWMUDB:MODULE_6:b_10\
	\PWM_red:PWMUDB:MODULE_6:b_9\
	\PWM_red:PWMUDB:MODULE_6:b_8\
	\PWM_red:PWMUDB:MODULE_6:b_7\
	\PWM_red:PWMUDB:MODULE_6:b_6\
	\PWM_red:PWMUDB:MODULE_6:b_5\
	\PWM_red:PWMUDB:MODULE_6:b_4\
	\PWM_red:PWMUDB:MODULE_6:b_3\
	\PWM_red:PWMUDB:MODULE_6:b_2\
	\PWM_red:PWMUDB:MODULE_6:b_1\
	\PWM_red:PWMUDB:MODULE_6:b_0\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:a_31\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:a_30\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:a_29\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:a_28\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:a_27\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:a_26\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:a_25\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:a_24\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_31\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_30\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_29\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_28\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_27\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_26\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_25\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_24\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_23\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_22\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_21\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_20\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_19\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_18\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_17\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_16\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_15\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_14\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_13\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_12\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_11\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_10\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_9\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_8\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_7\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_6\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_5\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_4\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_3\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_2\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_1\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:b_0\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_31\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_30\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_29\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_28\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_27\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_26\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_25\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_24\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_23\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_22\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_21\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_20\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_19\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_18\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_17\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_16\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_15\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_14\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_13\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_12\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_11\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_10\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_9\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_8\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_7\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_6\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_5\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_4\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_3\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:s_2\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_924
	Net_932
	\PWM_red:Net_113\
	\PWM_red:Net_107\
	\PWM_red:Net_114\
	\PWM_yellow:PWMUDB:km_run\
	\PWM_yellow:PWMUDB:ctrl_cmpmode2_2\
	\PWM_yellow:PWMUDB:ctrl_cmpmode2_1\
	\PWM_yellow:PWMUDB:ctrl_cmpmode2_0\
	\PWM_yellow:PWMUDB:ctrl_cmpmode1_2\
	\PWM_yellow:PWMUDB:ctrl_cmpmode1_1\
	\PWM_yellow:PWMUDB:ctrl_cmpmode1_0\
	\PWM_yellow:PWMUDB:capt_rising\
	\PWM_yellow:PWMUDB:capt_falling\
	\PWM_yellow:PWMUDB:trig_rise\
	\PWM_yellow:PWMUDB:trig_fall\
	\PWM_yellow:PWMUDB:sc_kill\
	\PWM_yellow:PWMUDB:min_kill\
	\PWM_yellow:PWMUDB:km_tc\
	\PWM_yellow:PWMUDB:db_tc\
	\PWM_yellow:PWMUDB:dith_sel\
	\PWM_yellow:PWMUDB:compare2\
	\PWM_yellow:Net_101\
	Net_971
	Net_972
	\PWM_yellow:PWMUDB:MODULE_7:b_31\
	\PWM_yellow:PWMUDB:MODULE_7:b_30\
	\PWM_yellow:PWMUDB:MODULE_7:b_29\
	\PWM_yellow:PWMUDB:MODULE_7:b_28\
	\PWM_yellow:PWMUDB:MODULE_7:b_27\
	\PWM_yellow:PWMUDB:MODULE_7:b_26\
	\PWM_yellow:PWMUDB:MODULE_7:b_25\
	\PWM_yellow:PWMUDB:MODULE_7:b_24\
	\PWM_yellow:PWMUDB:MODULE_7:b_23\
	\PWM_yellow:PWMUDB:MODULE_7:b_22\
	\PWM_yellow:PWMUDB:MODULE_7:b_21\
	\PWM_yellow:PWMUDB:MODULE_7:b_20\
	\PWM_yellow:PWMUDB:MODULE_7:b_19\
	\PWM_yellow:PWMUDB:MODULE_7:b_18\
	\PWM_yellow:PWMUDB:MODULE_7:b_17\
	\PWM_yellow:PWMUDB:MODULE_7:b_16\
	\PWM_yellow:PWMUDB:MODULE_7:b_15\
	\PWM_yellow:PWMUDB:MODULE_7:b_14\
	\PWM_yellow:PWMUDB:MODULE_7:b_13\
	\PWM_yellow:PWMUDB:MODULE_7:b_12\
	\PWM_yellow:PWMUDB:MODULE_7:b_11\
	\PWM_yellow:PWMUDB:MODULE_7:b_10\
	\PWM_yellow:PWMUDB:MODULE_7:b_9\
	\PWM_yellow:PWMUDB:MODULE_7:b_8\
	\PWM_yellow:PWMUDB:MODULE_7:b_7\
	\PWM_yellow:PWMUDB:MODULE_7:b_6\
	\PWM_yellow:PWMUDB:MODULE_7:b_5\
	\PWM_yellow:PWMUDB:MODULE_7:b_4\
	\PWM_yellow:PWMUDB:MODULE_7:b_3\
	\PWM_yellow:PWMUDB:MODULE_7:b_2\
	\PWM_yellow:PWMUDB:MODULE_7:b_1\
	\PWM_yellow:PWMUDB:MODULE_7:b_0\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_966
	Net_974
	\PWM_yellow:Net_113\
	\PWM_yellow:Net_107\
	\PWM_yellow:Net_114\
	\PWM_green:PWMUDB:km_run\
	\PWM_green:PWMUDB:ctrl_cmpmode2_2\
	\PWM_green:PWMUDB:ctrl_cmpmode2_1\
	\PWM_green:PWMUDB:ctrl_cmpmode2_0\
	\PWM_green:PWMUDB:ctrl_cmpmode1_2\
	\PWM_green:PWMUDB:ctrl_cmpmode1_1\
	\PWM_green:PWMUDB:ctrl_cmpmode1_0\
	\PWM_green:PWMUDB:capt_rising\
	\PWM_green:PWMUDB:capt_falling\
	\PWM_green:PWMUDB:trig_rise\
	\PWM_green:PWMUDB:trig_fall\
	\PWM_green:PWMUDB:sc_kill\
	\PWM_green:PWMUDB:min_kill\
	\PWM_green:PWMUDB:km_tc\
	\PWM_green:PWMUDB:db_tc\
	\PWM_green:PWMUDB:dith_sel\
	\PWM_green:PWMUDB:compare2\
	\PWM_green:Net_101\
	Net_999
	Net_1000
	\PWM_green:PWMUDB:MODULE_8:b_31\
	\PWM_green:PWMUDB:MODULE_8:b_30\
	\PWM_green:PWMUDB:MODULE_8:b_29\
	\PWM_green:PWMUDB:MODULE_8:b_28\
	\PWM_green:PWMUDB:MODULE_8:b_27\
	\PWM_green:PWMUDB:MODULE_8:b_26\
	\PWM_green:PWMUDB:MODULE_8:b_25\
	\PWM_green:PWMUDB:MODULE_8:b_24\
	\PWM_green:PWMUDB:MODULE_8:b_23\
	\PWM_green:PWMUDB:MODULE_8:b_22\
	\PWM_green:PWMUDB:MODULE_8:b_21\
	\PWM_green:PWMUDB:MODULE_8:b_20\
	\PWM_green:PWMUDB:MODULE_8:b_19\
	\PWM_green:PWMUDB:MODULE_8:b_18\
	\PWM_green:PWMUDB:MODULE_8:b_17\
	\PWM_green:PWMUDB:MODULE_8:b_16\
	\PWM_green:PWMUDB:MODULE_8:b_15\
	\PWM_green:PWMUDB:MODULE_8:b_14\
	\PWM_green:PWMUDB:MODULE_8:b_13\
	\PWM_green:PWMUDB:MODULE_8:b_12\
	\PWM_green:PWMUDB:MODULE_8:b_11\
	\PWM_green:PWMUDB:MODULE_8:b_10\
	\PWM_green:PWMUDB:MODULE_8:b_9\
	\PWM_green:PWMUDB:MODULE_8:b_8\
	\PWM_green:PWMUDB:MODULE_8:b_7\
	\PWM_green:PWMUDB:MODULE_8:b_6\
	\PWM_green:PWMUDB:MODULE_8:b_5\
	\PWM_green:PWMUDB:MODULE_8:b_4\
	\PWM_green:PWMUDB:MODULE_8:b_3\
	\PWM_green:PWMUDB:MODULE_8:b_2\
	\PWM_green:PWMUDB:MODULE_8:b_1\
	\PWM_green:PWMUDB:MODULE_8:b_0\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:a_31\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:a_30\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:a_29\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:a_28\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:a_27\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:a_26\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:a_25\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:a_24\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_31\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_30\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_29\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_28\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_27\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_26\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_25\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_24\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_23\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_22\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_21\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_20\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_19\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_18\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_17\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_16\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_15\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_14\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_13\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_12\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_11\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_10\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_9\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_8\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_7\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_6\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_5\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_4\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_3\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_2\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_1\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:b_0\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_31\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_30\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_29\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_28\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_27\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_26\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_25\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_24\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_23\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_22\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_21\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_20\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_19\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_18\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_17\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_16\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_15\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_14\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_13\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_12\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_11\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_10\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_9\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_8\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_7\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_6\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_5\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_4\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_3\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:s_2\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_994
	Net_1002
	\PWM_green:Net_113\
	\PWM_green:Net_107\
	\PWM_green:Net_114\
	\RGB_PWM_red:PWMUDB:km_run\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_red:PWMUDB:capt_rising\
	\RGB_PWM_red:PWMUDB:capt_falling\
	\RGB_PWM_red:PWMUDB:trig_rise\
	\RGB_PWM_red:PWMUDB:trig_fall\
	\RGB_PWM_red:PWMUDB:sc_kill\
	\RGB_PWM_red:PWMUDB:min_kill\
	\RGB_PWM_red:PWMUDB:km_tc\
	\RGB_PWM_red:PWMUDB:db_tc\
	\RGB_PWM_red:PWMUDB:dith_sel\
	\RGB_PWM_red:PWMUDB:compare2\
	\RGB_PWM_red:Net_101\
	Net_1317
	Net_1318
	\RGB_PWM_red:PWMUDB:MODULE_9:b_31\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_30\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_29\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_28\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_27\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_26\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_25\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_24\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_23\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_22\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_21\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_20\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_19\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_18\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_17\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_16\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_15\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_14\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_13\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_12\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_11\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_10\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_9\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_8\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_7\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_6\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_5\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_4\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_3\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_2\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_1\
	\RGB_PWM_red:PWMUDB:MODULE_9:b_0\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_31\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_30\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_29\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_28\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_27\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_26\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_25\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_24\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_31\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_30\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_29\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_28\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_27\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_26\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_25\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_24\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_23\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_22\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_21\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_20\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_19\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_18\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_17\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_16\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_15\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_14\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_13\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_12\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_11\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_10\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_9\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_8\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_7\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_6\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_5\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_4\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_3\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_2\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_1\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:b_0\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_31\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_30\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_29\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_28\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_27\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_26\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_25\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_24\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_23\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_22\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_21\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_20\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_19\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_18\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_17\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_16\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_15\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_14\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_13\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_12\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_11\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_10\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_9\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_8\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_7\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_6\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_5\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_4\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_3\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_2\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1313
	Net_1320
	\RGB_PWM_red:Net_113\
	\RGB_PWM_red:Net_107\
	\RGB_PWM_red:Net_114\
	\RGB_PWM_green:PWMUDB:km_run\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_green:PWMUDB:capt_rising\
	\RGB_PWM_green:PWMUDB:capt_falling\
	\RGB_PWM_green:PWMUDB:trig_rise\
	\RGB_PWM_green:PWMUDB:trig_fall\
	\RGB_PWM_green:PWMUDB:sc_kill\
	\RGB_PWM_green:PWMUDB:min_kill\
	\RGB_PWM_green:PWMUDB:km_tc\
	\RGB_PWM_green:PWMUDB:db_tc\
	\RGB_PWM_green:PWMUDB:dith_sel\
	\RGB_PWM_green:PWMUDB:compare2\
	\RGB_PWM_green:Net_101\
	Net_1353
	Net_1354
	\RGB_PWM_green:PWMUDB:MODULE_10:b_31\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_30\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_29\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_28\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_27\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_26\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_25\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_24\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_23\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_22\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_21\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_20\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_19\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_18\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_17\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_16\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_15\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_14\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_13\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_12\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_11\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_10\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_9\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_8\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_7\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_6\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_5\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_4\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_3\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_2\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_1\
	\RGB_PWM_green:PWMUDB:MODULE_10:b_0\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_31\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_30\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_29\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_28\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_27\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_26\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_25\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_24\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_31\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_30\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_29\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_28\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_27\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_26\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_25\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_24\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_23\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_22\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_21\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_20\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_19\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_18\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_17\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_16\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_15\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_14\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_13\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_12\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_11\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_10\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_9\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_8\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_7\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_6\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_5\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_4\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_3\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_2\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_1\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:b_0\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_31\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_30\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_29\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_28\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_27\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_26\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_25\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_24\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_23\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_22\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_21\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_20\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_19\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_18\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_17\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_16\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_15\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_14\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_13\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_12\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_11\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_10\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_9\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_8\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_7\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_6\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_5\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_4\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_3\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_2\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1349
	Net_1356
	\RGB_PWM_green:Net_113\
	\RGB_PWM_green:Net_107\
	\RGB_PWM_green:Net_114\
	\RGB_PWM_blue:PWMUDB:km_run\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_blue:PWMUDB:capt_rising\
	\RGB_PWM_blue:PWMUDB:capt_falling\
	\RGB_PWM_blue:PWMUDB:trig_rise\
	\RGB_PWM_blue:PWMUDB:trig_fall\
	\RGB_PWM_blue:PWMUDB:sc_kill\
	\RGB_PWM_blue:PWMUDB:min_kill\
	\RGB_PWM_blue:PWMUDB:km_tc\
	\RGB_PWM_blue:PWMUDB:db_tc\
	\RGB_PWM_blue:PWMUDB:dith_sel\
	\RGB_PWM_blue:PWMUDB:compare2\
	\RGB_PWM_blue:Net_101\
	Net_1377
	Net_1378
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_31\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_30\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_29\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_28\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_27\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_26\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_25\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_24\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_23\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_22\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_21\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_20\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_19\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_18\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_17\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_16\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_15\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_14\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_13\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_12\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_11\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_10\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_9\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_8\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_7\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_6\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_5\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_4\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_3\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_2\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_1\
	\RGB_PWM_blue:PWMUDB:MODULE_11:b_0\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_31\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_30\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_29\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_28\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_27\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_26\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_25\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_24\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_31\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_30\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_29\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_28\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_27\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_26\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_25\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_24\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_23\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_22\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_21\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_20\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_19\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_18\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_17\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_16\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_15\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_14\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_13\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_12\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_11\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_10\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_9\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_8\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_7\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_6\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_5\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_4\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_3\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_2\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_1\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:b_0\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_31\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_30\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_29\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_28\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_27\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_26\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_25\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_24\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_23\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_22\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_21\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_20\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_19\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_18\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_17\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_16\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_15\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_14\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_13\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_12\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_11\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_10\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_9\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_8\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_7\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_6\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_5\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_4\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_3\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_2\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1373
	Net_1380
	\RGB_PWM_blue:Net_113\
	\RGB_PWM_blue:Net_107\
	\RGB_PWM_blue:Net_114\

    Synthesized names
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_31\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_30\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_29\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_28\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_27\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_26\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_25\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_24\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_23\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_22\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_21\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_20\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_19\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_18\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_17\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_16\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_15\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_14\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_13\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_12\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_11\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_10\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_9\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_8\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_7\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_6\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_5\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_4\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_3\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_6_2\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_2\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_31\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_30\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_29\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_28\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_27\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_26\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_25\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_24\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_23\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_22\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_21\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_20\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_19\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_18\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_17\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_16\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_15\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_14\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_13\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_12\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_11\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_10\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_9\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_8\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_7\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_6\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_5\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_4\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_3\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_8_2\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_31\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_30\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_29\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_28\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_27\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_26\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_25\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_24\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_23\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_22\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_21\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_20\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_19\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_18\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_17\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_16\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_15\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_14\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_13\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_12\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_11\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_10\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_9\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_8\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_7\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_6\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_5\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_4\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_3\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_2\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_31\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_30\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_29\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_28\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_27\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_26\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_25\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_24\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_23\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_22\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_21\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_20\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_19\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_18\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_17\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_16\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_15\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_14\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_13\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_12\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_11\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_10\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_9\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_8\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_7\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_6\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_5\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_4\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_3\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_2\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_31\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_30\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_29\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_28\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_27\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_26\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_25\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_24\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_23\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_22\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_21\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_20\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_19\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_18\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_17\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_16\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_15\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_14\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_13\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_12\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_11\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_10\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_9\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_8\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_7\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_6\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_5\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_4\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_3\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_2\

Deleted 831 User equations/components.
Deleted 180 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \SEVEN_reg:rst\ to \SEVEN_reg:clk\
Aliasing zero to \SEVEN_reg:clk\
Aliasing one to tmpOE__SEVEN_DP_net_0
Aliasing tmpOE__SEVEN_G_net_0 to tmpOE__SEVEN_DP_net_0
Aliasing tmpOE__SEVEN_F_net_0 to tmpOE__SEVEN_DP_net_0
Aliasing tmpOE__SEVEN_E_net_0 to tmpOE__SEVEN_DP_net_0
Aliasing tmpOE__SEVEN_D_net_0 to tmpOE__SEVEN_DP_net_0
Aliasing tmpOE__SEVEN_C_net_0 to tmpOE__SEVEN_DP_net_0
Aliasing tmpOE__SEVEN_B_net_0 to tmpOE__SEVEN_DP_net_0
Aliasing tmpOE__SEVEN_A_net_0 to tmpOE__SEVEN_DP_net_0
Aliasing \UART_LOG:BUART:tx_hd_send_break\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:HalfDuplexSend\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:FinalParityType_1\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:FinalParityType_0\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:FinalAddrMode_2\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:FinalAddrMode_1\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:FinalAddrMode_0\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:tx_ctrl_mark\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:tx_status_6\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:tx_status_5\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:tx_status_4\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:rx_count7_bit8_wire\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SEVEN_DP_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN2_1\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN2_0\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__SEVEN_DP_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN3_1\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN3_0\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__SEVEN_DP_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:rx_status_1\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__SEVEN_DP_net_0
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__SEVEN_DP_net_0
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__SEVEN_DP_net_0
Aliasing tmpOE__Rx_LOG_net_0 to tmpOE__SEVEN_DP_net_0
Aliasing tmpOE__Tx_LOG_net_0 to tmpOE__SEVEN_DP_net_0
Aliasing tmpOE__SEVEN_SELECT_net_0 to tmpOE__SEVEN_DP_net_0
Aliasing tmpOE__Button_1_net_0 to tmpOE__SEVEN_DP_net_0
Aliasing tmpOE__Button_2_net_0 to tmpOE__SEVEN_DP_net_0
Aliasing \PWM_red:PWMUDB:hwCapture\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:trig_out\ to tmpOE__SEVEN_DP_net_0
Aliasing \PWM_red:PWMUDB:runmode_enable\\R\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:runmode_enable\\S\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:ltch_kill_reg\\R\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:ltch_kill_reg\\S\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:min_kill_reg\\R\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:min_kill_reg\\S\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:final_kill\ to tmpOE__SEVEN_DP_net_0
Aliasing \PWM_red:PWMUDB:dith_count_1\\R\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:dith_count_1\\S\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:dith_count_0\\R\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:dith_count_0\\S\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:reset\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:status_6\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:status_4\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:cmp2\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:cmp1_status_reg\\R\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:cmp1_status_reg\\S\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:cmp2_status_reg\\R\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:cmp2_status_reg\\S\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:final_kill_reg\\R\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:final_kill_reg\\S\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:cs_addr_0\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:pwm1_i\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:pwm2_i\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:MODULE_6:g2:a0:a_23\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:MODULE_6:g2:a0:a_22\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:MODULE_6:g2:a0:a_21\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:MODULE_6:g2:a0:a_20\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:MODULE_6:g2:a0:a_19\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:MODULE_6:g2:a0:a_18\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:MODULE_6:g2:a0:a_17\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:MODULE_6:g2:a0:a_16\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:MODULE_6:g2:a0:a_15\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:MODULE_6:g2:a0:a_14\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:MODULE_6:g2:a0:a_13\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:MODULE_6:g2:a0:a_12\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:MODULE_6:g2:a0:a_11\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:MODULE_6:g2:a0:a_10\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:MODULE_6:g2:a0:a_9\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:MODULE_6:g2:a0:a_8\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:MODULE_6:g2:a0:a_7\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:MODULE_6:g2:a0:a_6\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:MODULE_6:g2:a0:a_5\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:MODULE_6:g2:a0:a_4\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:MODULE_6:g2:a0:a_3\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:MODULE_6:g2:a0:a_2\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SEVEN_DP_net_0
Aliasing \PWM_yellow:PWMUDB:hwCapture\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:trig_out\ to tmpOE__SEVEN_DP_net_0
Aliasing \PWM_yellow:PWMUDB:runmode_enable\\R\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:runmode_enable\\S\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:ltch_kill_reg\\R\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:ltch_kill_reg\\S\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:min_kill_reg\\R\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:min_kill_reg\\S\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:final_kill\ to tmpOE__SEVEN_DP_net_0
Aliasing \PWM_yellow:PWMUDB:dith_count_1\\R\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:dith_count_1\\S\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:dith_count_0\\R\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:dith_count_0\\S\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:reset\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:status_6\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:status_4\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:cmp2\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:cmp1_status_reg\\R\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:cmp1_status_reg\\S\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:cmp2_status_reg\\R\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:cmp2_status_reg\\S\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:final_kill_reg\\R\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:final_kill_reg\\S\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:cs_addr_0\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:pwm1_i\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:pwm2_i\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_23\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_22\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_21\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_20\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_19\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_18\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_17\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_16\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_15\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_14\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_13\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_12\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_11\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_10\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_9\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_8\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_7\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_6\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_5\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_4\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_3\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_2\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SEVEN_DP_net_0
Aliasing \PWM_green:PWMUDB:hwCapture\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:trig_out\ to tmpOE__SEVEN_DP_net_0
Aliasing \PWM_green:PWMUDB:runmode_enable\\R\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:runmode_enable\\S\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:ltch_kill_reg\\R\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:ltch_kill_reg\\S\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:min_kill_reg\\R\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:min_kill_reg\\S\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:final_kill\ to tmpOE__SEVEN_DP_net_0
Aliasing \PWM_green:PWMUDB:dith_count_1\\R\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:dith_count_1\\S\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:dith_count_0\\R\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:dith_count_0\\S\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:reset\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:status_6\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:status_4\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:cmp2\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:cmp1_status_reg\\R\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:cmp1_status_reg\\S\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:cmp2_status_reg\\R\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:cmp2_status_reg\\S\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:final_kill_reg\\R\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:final_kill_reg\\S\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:cs_addr_0\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:pwm1_i\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:pwm2_i\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:MODULE_8:g2:a0:a_23\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:MODULE_8:g2:a0:a_22\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:MODULE_8:g2:a0:a_21\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:MODULE_8:g2:a0:a_20\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:MODULE_8:g2:a0:a_19\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:MODULE_8:g2:a0:a_18\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:MODULE_8:g2:a0:a_17\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:MODULE_8:g2:a0:a_16\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:MODULE_8:g2:a0:a_15\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:MODULE_8:g2:a0:a_14\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:MODULE_8:g2:a0:a_13\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:MODULE_8:g2:a0:a_12\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:MODULE_8:g2:a0:a_11\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:MODULE_8:g2:a0:a_10\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:MODULE_8:g2:a0:a_9\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:MODULE_8:g2:a0:a_8\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:MODULE_8:g2:a0:a_7\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:MODULE_8:g2:a0:a_6\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:MODULE_8:g2:a0:a_5\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:MODULE_8:g2:a0:a_4\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:MODULE_8:g2:a0:a_3\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:MODULE_8:g2:a0:a_2\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SEVEN_DP_net_0
Aliasing tmpOE__Pin_red_net_0 to tmpOE__SEVEN_DP_net_0
Aliasing tmpOE__Pin_yellow_net_0 to tmpOE__SEVEN_DP_net_0
Aliasing tmpOE__Pin_green_net_0 to tmpOE__SEVEN_DP_net_0
Aliasing \RGB_PWM_red:PWMUDB:hwCapture\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:trig_out\ to tmpOE__SEVEN_DP_net_0
Aliasing \RGB_PWM_red:PWMUDB:runmode_enable\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:runmode_enable\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:ltch_kill_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:ltch_kill_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:min_kill_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:min_kill_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:final_kill\ to tmpOE__SEVEN_DP_net_0
Aliasing \RGB_PWM_red:PWMUDB:dith_count_1\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:dith_count_1\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:dith_count_0\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:dith_count_0\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:reset\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:status_6\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:status_4\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:cmp2\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:cmp1_status_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:cmp1_status_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:cmp2_status_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:cmp2_status_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:final_kill_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:final_kill_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:cs_addr_0\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:pwm1_i\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:pwm2_i\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_23\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_22\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_21\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_20\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_19\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_18\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_17\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_16\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_15\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_14\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_13\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_12\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_11\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_10\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_9\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_8\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_7\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_6\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_5\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_4\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_3\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_2\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SEVEN_DP_net_0
Aliasing \RGB_PWM_green:PWMUDB:hwCapture\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:trig_out\ to tmpOE__SEVEN_DP_net_0
Aliasing \RGB_PWM_green:PWMUDB:runmode_enable\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:runmode_enable\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:ltch_kill_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:ltch_kill_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:min_kill_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:min_kill_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:final_kill\ to tmpOE__SEVEN_DP_net_0
Aliasing \RGB_PWM_green:PWMUDB:dith_count_1\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:dith_count_1\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:dith_count_0\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:dith_count_0\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:reset\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:status_6\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:status_4\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:cmp2\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:cmp1_status_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:cmp1_status_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:cmp2_status_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:cmp2_status_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:final_kill_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:final_kill_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:cs_addr_0\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:pwm1_i\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:pwm2_i\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_23\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_22\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_21\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_20\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_19\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_18\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_17\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_16\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_15\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_14\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_13\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_12\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_11\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_10\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_9\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_8\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_7\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_6\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_5\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_4\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_3\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_2\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SEVEN_DP_net_0
Aliasing \RGB_PWM_blue:PWMUDB:hwCapture\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:trig_out\ to tmpOE__SEVEN_DP_net_0
Aliasing \RGB_PWM_blue:PWMUDB:runmode_enable\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:runmode_enable\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:min_kill_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:min_kill_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:final_kill\ to tmpOE__SEVEN_DP_net_0
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_1\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_1\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_0\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_0\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:reset\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:status_6\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:status_4\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:cmp2\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:final_kill_reg\\R\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:final_kill_reg\\S\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:cs_addr_0\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:pwm1_i\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:pwm2_i\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_23\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_22\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_21\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_20\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_19\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_18\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_17\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_16\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_15\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_14\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_13\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_12\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_11\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_10\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_9\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_8\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_7\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_6\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_5\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_4\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_3\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_2\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SEVEN_DP_net_0
Aliasing tmpOE__RGB_R_net_0 to tmpOE__SEVEN_DP_net_0
Aliasing tmpOE__RGB_G_net_0 to tmpOE__SEVEN_DP_net_0
Aliasing tmpOE__RGB_B_net_0 to tmpOE__SEVEN_DP_net_0
Aliasing \UART_LOG:BUART:reset_reg\\D\ to \SEVEN_reg:clk\
Aliasing \UART_LOG:BUART:rx_break_status\\D\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:min_kill_reg\\D\ to tmpOE__SEVEN_DP_net_0
Aliasing \PWM_red:PWMUDB:prevCapture\\D\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:trig_last\\D\ to \SEVEN_reg:clk\
Aliasing \PWM_red:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SEVEN_DP_net_0
Aliasing \PWM_red:PWMUDB:prevCompare1\\D\ to \PWM_red:PWMUDB:pwm_temp\
Aliasing \PWM_red:PWMUDB:tc_i_reg\\D\ to \PWM_red:PWMUDB:status_2\
Aliasing \PWM_yellow:PWMUDB:min_kill_reg\\D\ to tmpOE__SEVEN_DP_net_0
Aliasing \PWM_yellow:PWMUDB:prevCapture\\D\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:trig_last\\D\ to \SEVEN_reg:clk\
Aliasing \PWM_yellow:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SEVEN_DP_net_0
Aliasing \PWM_yellow:PWMUDB:prevCompare1\\D\ to \PWM_yellow:PWMUDB:pwm_temp\
Aliasing \PWM_yellow:PWMUDB:tc_i_reg\\D\ to \PWM_yellow:PWMUDB:status_2\
Aliasing \PWM_green:PWMUDB:min_kill_reg\\D\ to tmpOE__SEVEN_DP_net_0
Aliasing \PWM_green:PWMUDB:prevCapture\\D\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:trig_last\\D\ to \SEVEN_reg:clk\
Aliasing \PWM_green:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SEVEN_DP_net_0
Aliasing \PWM_green:PWMUDB:prevCompare1\\D\ to \PWM_green:PWMUDB:pwm_temp\
Aliasing \PWM_green:PWMUDB:tc_i_reg\\D\ to \PWM_green:PWMUDB:status_2\
Aliasing \RGB_PWM_red:PWMUDB:min_kill_reg\\D\ to tmpOE__SEVEN_DP_net_0
Aliasing \RGB_PWM_red:PWMUDB:prevCapture\\D\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:trig_last\\D\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_red:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SEVEN_DP_net_0
Aliasing \RGB_PWM_red:PWMUDB:prevCompare1\\D\ to \RGB_PWM_red:PWMUDB:pwm_temp\
Aliasing \RGB_PWM_red:PWMUDB:tc_i_reg\\D\ to \RGB_PWM_red:PWMUDB:status_2\
Aliasing \RGB_PWM_green:PWMUDB:min_kill_reg\\D\ to tmpOE__SEVEN_DP_net_0
Aliasing \RGB_PWM_green:PWMUDB:prevCapture\\D\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:trig_last\\D\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_green:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SEVEN_DP_net_0
Aliasing \RGB_PWM_green:PWMUDB:prevCompare1\\D\ to \RGB_PWM_green:PWMUDB:pwm_temp\
Aliasing \RGB_PWM_green:PWMUDB:tc_i_reg\\D\ to \RGB_PWM_green:PWMUDB:status_2\
Aliasing \RGB_PWM_blue:PWMUDB:min_kill_reg\\D\ to tmpOE__SEVEN_DP_net_0
Aliasing \RGB_PWM_blue:PWMUDB:prevCapture\\D\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:trig_last\\D\ to \SEVEN_reg:clk\
Aliasing \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SEVEN_DP_net_0
Aliasing \RGB_PWM_blue:PWMUDB:prevCompare1\\D\ to \RGB_PWM_blue:PWMUDB:pwm_temp\
Aliasing \RGB_PWM_blue:PWMUDB:tc_i_reg\\D\ to \RGB_PWM_blue:PWMUDB:status_2\
Removing Lhs of wire \SEVEN_reg:rst\[1] = \SEVEN_reg:clk\[0]
Removing Rhs of wire Net_11[2] = \SEVEN_reg:control_out_0\[3]
Removing Rhs of wire Net_11[2] = \SEVEN_reg:control_0\[26]
Removing Rhs of wire Net_12[4] = \SEVEN_reg:control_out_1\[5]
Removing Rhs of wire Net_12[4] = \SEVEN_reg:control_1\[25]
Removing Rhs of wire Net_13[6] = \SEVEN_reg:control_out_2\[7]
Removing Rhs of wire Net_13[6] = \SEVEN_reg:control_2\[24]
Removing Rhs of wire Net_14[8] = \SEVEN_reg:control_out_3\[9]
Removing Rhs of wire Net_14[8] = \SEVEN_reg:control_3\[23]
Removing Rhs of wire Net_15[10] = \SEVEN_reg:control_out_4\[11]
Removing Rhs of wire Net_15[10] = \SEVEN_reg:control_4\[22]
Removing Rhs of wire Net_16[12] = \SEVEN_reg:control_out_5\[13]
Removing Rhs of wire Net_16[12] = \SEVEN_reg:control_5\[21]
Removing Rhs of wire Net_17[14] = \SEVEN_reg:control_out_6\[15]
Removing Rhs of wire Net_17[14] = \SEVEN_reg:control_6\[20]
Removing Rhs of wire Net_18[16] = \SEVEN_reg:control_out_7\[17]
Removing Rhs of wire Net_18[16] = \SEVEN_reg:control_7\[19]
Removing Rhs of wire zero[32] = \SEVEN_reg:clk\[0]
Removing Lhs of wire one[33] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire tmpOE__SEVEN_G_net_0[36] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire tmpOE__SEVEN_F_net_0[42] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire tmpOE__SEVEN_E_net_0[48] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire tmpOE__SEVEN_D_net_0[54] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire tmpOE__SEVEN_C_net_0[60] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire tmpOE__SEVEN_B_net_0[66] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire tmpOE__SEVEN_A_net_0[72] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \UART_LOG:Net_61\[79] = \UART_LOG:Net_9\[78]
Removing Lhs of wire \UART_LOG:BUART:tx_hd_send_break\[83] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:HalfDuplexSend\[84] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_1\[85] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_0\[86] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_2\[87] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_1\[88] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_0\[89] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark\[90] = zero[32]
Removing Rhs of wire \UART_LOG:BUART:tx_bitclk_enable_pre\[102] = \UART_LOG:BUART:tx_bitclk_dp\[138]
Removing Lhs of wire \UART_LOG:BUART:tx_counter_tc\[148] = \UART_LOG:BUART:tx_counter_dp\[139]
Removing Lhs of wire \UART_LOG:BUART:tx_status_6\[149] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:tx_status_5\[150] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:tx_status_4\[151] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:tx_status_1\[153] = \UART_LOG:BUART:tx_fifo_empty\[116]
Removing Lhs of wire \UART_LOG:BUART:tx_status_3\[155] = \UART_LOG:BUART:tx_fifo_notfull\[115]
Removing Lhs of wire \UART_LOG:BUART:rx_count7_bit8_wire\[215] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[223] = \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[234]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[225] = \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[235]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[226] = \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[251]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[227] = \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[265]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[228] = \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\[229]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\[229] = \UART_LOG:BUART:pollcount_1\[221]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[230] = \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\[231]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\[231] = \UART_LOG:BUART:pollcount_0\[224]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[237] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[238] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[239] = \UART_LOG:BUART:pollcount_1\[221]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN2_1\[240] = \UART_LOG:BUART:pollcount_1\[221]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[241] = \UART_LOG:BUART:pollcount_0\[224]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN2_0\[242] = \UART_LOG:BUART:pollcount_0\[224]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[243] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[244] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[245] = \UART_LOG:BUART:pollcount_1\[221]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[246] = \UART_LOG:BUART:pollcount_0\[224]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[247] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[248] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[253] = \UART_LOG:BUART:pollcount_1\[221]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN3_1\[254] = \UART_LOG:BUART:pollcount_1\[221]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[255] = \UART_LOG:BUART:pollcount_0\[224]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN3_0\[256] = \UART_LOG:BUART:pollcount_0\[224]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[257] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[258] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[259] = \UART_LOG:BUART:pollcount_1\[221]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[260] = \UART_LOG:BUART:pollcount_0\[224]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[261] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[262] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:rx_status_1\[269] = zero[32]
Removing Rhs of wire \UART_LOG:BUART:rx_status_2\[270] = \UART_LOG:BUART:rx_parity_error_status\[271]
Removing Rhs of wire \UART_LOG:BUART:rx_status_3\[272] = \UART_LOG:BUART:rx_stop_bit_error\[273]
Removing Lhs of wire \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_4\[283] = \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\[332]
Removing Lhs of wire \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_5\[287] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:xneq\[354]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_6\[288] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_5\[289] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_4\[290] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_3\[291] = \UART_LOG:BUART:sRX:MODIN4_6\[292]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_6\[292] = \UART_LOG:BUART:rx_count_6\[210]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_2\[293] = \UART_LOG:BUART:sRX:MODIN4_5\[294]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_5\[294] = \UART_LOG:BUART:rx_count_5\[211]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_1\[295] = \UART_LOG:BUART:sRX:MODIN4_4\[296]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_4\[296] = \UART_LOG:BUART:rx_count_4\[212]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_0\[297] = \UART_LOG:BUART:sRX:MODIN4_3\[298]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_3\[298] = \UART_LOG:BUART:rx_count_3\[213]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_6\[299] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_5\[300] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_4\[301] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_3\[302] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_2\[303] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_1\[304] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_0\[305] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_6\[306] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_5\[307] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_4\[308] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_3\[309] = \UART_LOG:BUART:rx_count_6\[210]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_2\[310] = \UART_LOG:BUART:rx_count_5\[211]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_1\[311] = \UART_LOG:BUART:rx_count_4\[212]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_0\[312] = \UART_LOG:BUART:rx_count_3\[213]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_6\[313] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_5\[314] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_4\[315] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_3\[316] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_2\[317] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_1\[318] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_0\[319] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:newa_0\[334] = \UART_LOG:BUART:rx_postpoll\[169]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:newb_0\[335] = \UART_LOG:BUART:rx_parity_bit\[286]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:dataa_0\[336] = \UART_LOG:BUART:rx_postpoll\[169]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:datab_0\[337] = \UART_LOG:BUART:rx_parity_bit\[286]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[338] = \UART_LOG:BUART:rx_postpoll\[169]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[339] = \UART_LOG:BUART:rx_parity_bit\[286]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[341] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[342] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[340]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[343] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[340]
Removing Lhs of wire tmpOE__Rx_LOG_net_0[365] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire tmpOE__Tx_LOG_net_0[370] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire tmpOE__SEVEN_SELECT_net_0[376] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire tmpOE__Button_1_net_0[383] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire tmpOE__Button_2_net_0[389] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \PWM_red:PWMUDB:ctrl_enable\[410] = \PWM_red:PWMUDB:control_7\[402]
Removing Lhs of wire \PWM_red:PWMUDB:hwCapture\[420] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:hwEnable\[421] = \PWM_red:PWMUDB:control_7\[402]
Removing Lhs of wire \PWM_red:PWMUDB:trig_out\[425] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \PWM_red:PWMUDB:runmode_enable\\R\[427] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:runmode_enable\\S\[428] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:final_enable\[429] = \PWM_red:PWMUDB:runmode_enable\[426]
Removing Lhs of wire \PWM_red:PWMUDB:ltch_kill_reg\\R\[433] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:ltch_kill_reg\\S\[434] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:min_kill_reg\\R\[435] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:min_kill_reg\\S\[436] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:final_kill\[439] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \PWM_red:PWMUDB:add_vi_vv_MODGEN_6_1\[443] = \PWM_red:PWMUDB:MODULE_6:g2:a0:s_1\[683]
Removing Lhs of wire \PWM_red:PWMUDB:add_vi_vv_MODGEN_6_0\[445] = \PWM_red:PWMUDB:MODULE_6:g2:a0:s_0\[684]
Removing Lhs of wire \PWM_red:PWMUDB:dith_count_1\\R\[446] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:dith_count_1\\S\[447] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:dith_count_0\\R\[448] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:dith_count_0\\S\[449] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:reset\[452] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:status_6\[453] = zero[32]
Removing Rhs of wire \PWM_red:PWMUDB:status_5\[454] = \PWM_red:PWMUDB:final_kill_reg\[468]
Removing Lhs of wire \PWM_red:PWMUDB:status_4\[455] = zero[32]
Removing Rhs of wire \PWM_red:PWMUDB:status_3\[456] = \PWM_red:PWMUDB:fifo_full\[475]
Removing Rhs of wire \PWM_red:PWMUDB:status_1\[458] = \PWM_red:PWMUDB:cmp2_status_reg\[467]
Removing Rhs of wire \PWM_red:PWMUDB:status_0\[459] = \PWM_red:PWMUDB:cmp1_status_reg\[466]
Removing Lhs of wire \PWM_red:PWMUDB:cmp2_status\[464] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:cmp2\[465] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:cmp1_status_reg\\R\[469] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:cmp1_status_reg\\S\[470] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:cmp2_status_reg\\R\[471] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:cmp2_status_reg\\S\[472] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:final_kill_reg\\R\[473] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:final_kill_reg\\S\[474] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:cs_addr_2\[476] = \PWM_red:PWMUDB:tc_i\[431]
Removing Lhs of wire \PWM_red:PWMUDB:cs_addr_1\[477] = \PWM_red:PWMUDB:runmode_enable\[426]
Removing Lhs of wire \PWM_red:PWMUDB:cs_addr_0\[478] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:compare1\[511] = \PWM_red:PWMUDB:cmp1_less\[482]
Removing Lhs of wire \PWM_red:PWMUDB:pwm1_i\[516] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:pwm2_i\[518] = zero[32]
Removing Rhs of wire \PWM_red:Net_96\[521] = \PWM_red:PWMUDB:pwm_i_reg\[513]
Removing Lhs of wire \PWM_red:PWMUDB:pwm_temp\[524] = \PWM_red:PWMUDB:cmp1\[462]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_6:g2:a0:a_23\[565] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_6:g2:a0:a_22\[566] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_6:g2:a0:a_21\[567] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_6:g2:a0:a_20\[568] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_6:g2:a0:a_19\[569] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_6:g2:a0:a_18\[570] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_6:g2:a0:a_17\[571] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_6:g2:a0:a_16\[572] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_6:g2:a0:a_15\[573] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_6:g2:a0:a_14\[574] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_6:g2:a0:a_13\[575] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_6:g2:a0:a_12\[576] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_6:g2:a0:a_11\[577] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_6:g2:a0:a_10\[578] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_6:g2:a0:a_9\[579] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_6:g2:a0:a_8\[580] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_6:g2:a0:a_7\[581] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_6:g2:a0:a_6\[582] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_6:g2:a0:a_5\[583] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_6:g2:a0:a_4\[584] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_6:g2:a0:a_3\[585] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_6:g2:a0:a_2\[586] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_6:g2:a0:a_1\[587] = \PWM_red:PWMUDB:MODIN5_1\[588]
Removing Lhs of wire \PWM_red:PWMUDB:MODIN5_1\[588] = \PWM_red:PWMUDB:dith_count_1\[442]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_6:g2:a0:a_0\[589] = \PWM_red:PWMUDB:MODIN5_0\[590]
Removing Lhs of wire \PWM_red:PWMUDB:MODIN5_0\[590] = \PWM_red:PWMUDB:dith_count_0\[444]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[722] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[723] = tmpOE__SEVEN_DP_net_0[28]
Removing Rhs of wire Net_1387[724] = \PWM_red:Net_96\[521]
Removing Lhs of wire \PWM_yellow:PWMUDB:ctrl_enable\[743] = \PWM_yellow:PWMUDB:control_7\[735]
Removing Lhs of wire \PWM_yellow:PWMUDB:hwCapture\[753] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:hwEnable\[754] = \PWM_yellow:PWMUDB:control_7\[735]
Removing Lhs of wire \PWM_yellow:PWMUDB:trig_out\[758] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \PWM_yellow:PWMUDB:runmode_enable\\R\[760] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:runmode_enable\\S\[761] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:final_enable\[762] = \PWM_yellow:PWMUDB:runmode_enable\[759]
Removing Lhs of wire \PWM_yellow:PWMUDB:ltch_kill_reg\\R\[766] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:ltch_kill_reg\\S\[767] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:min_kill_reg\\R\[768] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:min_kill_reg\\S\[769] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:final_kill\[772] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_1\[776] = \PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_1\[1016]
Removing Lhs of wire \PWM_yellow:PWMUDB:add_vi_vv_MODGEN_7_0\[778] = \PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_0\[1017]
Removing Lhs of wire \PWM_yellow:PWMUDB:dith_count_1\\R\[779] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:dith_count_1\\S\[780] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:dith_count_0\\R\[781] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:dith_count_0\\S\[782] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:reset\[785] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:status_6\[786] = zero[32]
Removing Rhs of wire \PWM_yellow:PWMUDB:status_5\[787] = \PWM_yellow:PWMUDB:final_kill_reg\[801]
Removing Lhs of wire \PWM_yellow:PWMUDB:status_4\[788] = zero[32]
Removing Rhs of wire \PWM_yellow:PWMUDB:status_3\[789] = \PWM_yellow:PWMUDB:fifo_full\[808]
Removing Rhs of wire \PWM_yellow:PWMUDB:status_1\[791] = \PWM_yellow:PWMUDB:cmp2_status_reg\[800]
Removing Rhs of wire \PWM_yellow:PWMUDB:status_0\[792] = \PWM_yellow:PWMUDB:cmp1_status_reg\[799]
Removing Lhs of wire \PWM_yellow:PWMUDB:cmp2_status\[797] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:cmp2\[798] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:cmp1_status_reg\\R\[802] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:cmp1_status_reg\\S\[803] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:cmp2_status_reg\\R\[804] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:cmp2_status_reg\\S\[805] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:final_kill_reg\\R\[806] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:final_kill_reg\\S\[807] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:cs_addr_2\[809] = \PWM_yellow:PWMUDB:tc_i\[764]
Removing Lhs of wire \PWM_yellow:PWMUDB:cs_addr_1\[810] = \PWM_yellow:PWMUDB:runmode_enable\[759]
Removing Lhs of wire \PWM_yellow:PWMUDB:cs_addr_0\[811] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:compare1\[844] = \PWM_yellow:PWMUDB:cmp1_less\[815]
Removing Lhs of wire \PWM_yellow:PWMUDB:pwm1_i\[849] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:pwm2_i\[851] = zero[32]
Removing Rhs of wire \PWM_yellow:Net_96\[854] = \PWM_yellow:PWMUDB:pwm_i_reg\[846]
Removing Lhs of wire \PWM_yellow:PWMUDB:pwm_temp\[857] = \PWM_yellow:PWMUDB:cmp1\[795]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_23\[898] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_22\[899] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_21\[900] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_20\[901] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_19\[902] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_18\[903] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_17\[904] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_16\[905] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_15\[906] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_14\[907] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_13\[908] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_12\[909] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_11\[910] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_10\[911] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_9\[912] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_8\[913] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_7\[914] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_6\[915] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_5\[916] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_4\[917] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_3\[918] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_2\[919] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_1\[920] = \PWM_yellow:PWMUDB:MODIN6_1\[921]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODIN6_1\[921] = \PWM_yellow:PWMUDB:dith_count_1\[775]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_7:g2:a0:a_0\[922] = \PWM_yellow:PWMUDB:MODIN6_0\[923]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODIN6_0\[923] = \PWM_yellow:PWMUDB:dith_count_0\[777]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1055] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1056] = tmpOE__SEVEN_DP_net_0[28]
Removing Rhs of wire Net_1388[1057] = \PWM_yellow:Net_96\[854]
Removing Lhs of wire \PWM_green:PWMUDB:ctrl_enable\[1076] = \PWM_green:PWMUDB:control_7\[1068]
Removing Lhs of wire \PWM_green:PWMUDB:hwCapture\[1086] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:hwEnable\[1087] = \PWM_green:PWMUDB:control_7\[1068]
Removing Lhs of wire \PWM_green:PWMUDB:trig_out\[1091] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \PWM_green:PWMUDB:runmode_enable\\R\[1093] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:runmode_enable\\S\[1094] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:final_enable\[1095] = \PWM_green:PWMUDB:runmode_enable\[1092]
Removing Lhs of wire \PWM_green:PWMUDB:ltch_kill_reg\\R\[1099] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:ltch_kill_reg\\S\[1100] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:min_kill_reg\\R\[1101] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:min_kill_reg\\S\[1102] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:final_kill\[1105] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \PWM_green:PWMUDB:add_vi_vv_MODGEN_8_1\[1109] = \PWM_green:PWMUDB:MODULE_8:g2:a0:s_1\[1349]
Removing Lhs of wire \PWM_green:PWMUDB:add_vi_vv_MODGEN_8_0\[1111] = \PWM_green:PWMUDB:MODULE_8:g2:a0:s_0\[1350]
Removing Lhs of wire \PWM_green:PWMUDB:dith_count_1\\R\[1112] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:dith_count_1\\S\[1113] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:dith_count_0\\R\[1114] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:dith_count_0\\S\[1115] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:reset\[1118] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:status_6\[1119] = zero[32]
Removing Rhs of wire \PWM_green:PWMUDB:status_5\[1120] = \PWM_green:PWMUDB:final_kill_reg\[1134]
Removing Lhs of wire \PWM_green:PWMUDB:status_4\[1121] = zero[32]
Removing Rhs of wire \PWM_green:PWMUDB:status_3\[1122] = \PWM_green:PWMUDB:fifo_full\[1141]
Removing Rhs of wire \PWM_green:PWMUDB:status_1\[1124] = \PWM_green:PWMUDB:cmp2_status_reg\[1133]
Removing Rhs of wire \PWM_green:PWMUDB:status_0\[1125] = \PWM_green:PWMUDB:cmp1_status_reg\[1132]
Removing Lhs of wire \PWM_green:PWMUDB:cmp2_status\[1130] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:cmp2\[1131] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:cmp1_status_reg\\R\[1135] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:cmp1_status_reg\\S\[1136] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:cmp2_status_reg\\R\[1137] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:cmp2_status_reg\\S\[1138] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:final_kill_reg\\R\[1139] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:final_kill_reg\\S\[1140] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:cs_addr_2\[1142] = \PWM_green:PWMUDB:tc_i\[1097]
Removing Lhs of wire \PWM_green:PWMUDB:cs_addr_1\[1143] = \PWM_green:PWMUDB:runmode_enable\[1092]
Removing Lhs of wire \PWM_green:PWMUDB:cs_addr_0\[1144] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:compare1\[1177] = \PWM_green:PWMUDB:cmp1_less\[1148]
Removing Lhs of wire \PWM_green:PWMUDB:pwm1_i\[1182] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:pwm2_i\[1184] = zero[32]
Removing Rhs of wire \PWM_green:Net_96\[1187] = \PWM_green:PWMUDB:pwm_i_reg\[1179]
Removing Lhs of wire \PWM_green:PWMUDB:pwm_temp\[1190] = \PWM_green:PWMUDB:cmp1\[1128]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_8:g2:a0:a_23\[1231] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_8:g2:a0:a_22\[1232] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_8:g2:a0:a_21\[1233] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_8:g2:a0:a_20\[1234] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_8:g2:a0:a_19\[1235] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_8:g2:a0:a_18\[1236] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_8:g2:a0:a_17\[1237] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_8:g2:a0:a_16\[1238] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_8:g2:a0:a_15\[1239] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_8:g2:a0:a_14\[1240] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_8:g2:a0:a_13\[1241] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_8:g2:a0:a_12\[1242] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_8:g2:a0:a_11\[1243] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_8:g2:a0:a_10\[1244] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_8:g2:a0:a_9\[1245] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_8:g2:a0:a_8\[1246] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_8:g2:a0:a_7\[1247] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_8:g2:a0:a_6\[1248] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_8:g2:a0:a_5\[1249] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_8:g2:a0:a_4\[1250] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_8:g2:a0:a_3\[1251] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_8:g2:a0:a_2\[1252] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_8:g2:a0:a_1\[1253] = \PWM_green:PWMUDB:MODIN7_1\[1254]
Removing Lhs of wire \PWM_green:PWMUDB:MODIN7_1\[1254] = \PWM_green:PWMUDB:dith_count_1\[1108]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_8:g2:a0:a_0\[1255] = \PWM_green:PWMUDB:MODIN7_0\[1256]
Removing Lhs of wire \PWM_green:PWMUDB:MODIN7_0\[1256] = \PWM_green:PWMUDB:dith_count_0\[1110]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1388] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1389] = tmpOE__SEVEN_DP_net_0[28]
Removing Rhs of wire Net_1389[1390] = \PWM_green:Net_96\[1187]
Removing Lhs of wire tmpOE__Pin_red_net_0[1397] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire tmpOE__Pin_yellow_net_0[1403] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire tmpOE__Pin_green_net_0[1409] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ctrl_enable\[1429] = \RGB_PWM_red:PWMUDB:control_7\[1421]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:hwCapture\[1439] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:hwEnable\[1440] = \RGB_PWM_red:PWMUDB:control_7\[1421]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:trig_out\[1444] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:runmode_enable\\R\[1446] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:runmode_enable\\S\[1447] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_enable\[1448] = \RGB_PWM_red:PWMUDB:runmode_enable\[1445]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ltch_kill_reg\\R\[1452] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ltch_kill_reg\\S\[1453] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:min_kill_reg\\R\[1454] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:min_kill_reg\\S\[1455] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_kill\[1458] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_1\[1462] = \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_1\[1702]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_9_0\[1464] = \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_0\[1703]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_1\\R\[1465] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_1\\S\[1466] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_0\\R\[1467] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_0\\S\[1468] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:reset\[1471] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:status_6\[1472] = zero[32]
Removing Rhs of wire \RGB_PWM_red:PWMUDB:status_5\[1473] = \RGB_PWM_red:PWMUDB:final_kill_reg\[1487]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:status_4\[1474] = zero[32]
Removing Rhs of wire \RGB_PWM_red:PWMUDB:status_3\[1475] = \RGB_PWM_red:PWMUDB:fifo_full\[1494]
Removing Rhs of wire \RGB_PWM_red:PWMUDB:status_1\[1477] = \RGB_PWM_red:PWMUDB:cmp2_status_reg\[1486]
Removing Rhs of wire \RGB_PWM_red:PWMUDB:status_0\[1478] = \RGB_PWM_red:PWMUDB:cmp1_status_reg\[1485]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp2_status\[1483] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp2\[1484] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp1_status_reg\\R\[1488] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp1_status_reg\\S\[1489] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp2_status_reg\\R\[1490] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp2_status_reg\\S\[1491] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_kill_reg\\R\[1492] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_kill_reg\\S\[1493] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cs_addr_2\[1495] = \RGB_PWM_red:PWMUDB:tc_i\[1450]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cs_addr_1\[1496] = \RGB_PWM_red:PWMUDB:runmode_enable\[1445]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cs_addr_0\[1497] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:compare1\[1530] = \RGB_PWM_red:PWMUDB:cmp1_less\[1501]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm1_i\[1535] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm2_i\[1537] = zero[32]
Removing Rhs of wire \RGB_PWM_red:Net_96\[1540] = \RGB_PWM_red:PWMUDB:pwm_i_reg\[1532]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm_temp\[1543] = \RGB_PWM_red:PWMUDB:cmp1\[1481]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_23\[1584] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_22\[1585] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_21\[1586] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_20\[1587] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_19\[1588] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_18\[1589] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_17\[1590] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_16\[1591] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_15\[1592] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_14\[1593] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_13\[1594] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_12\[1595] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_11\[1596] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_10\[1597] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_9\[1598] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_8\[1599] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_7\[1600] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_6\[1601] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_5\[1602] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_4\[1603] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_3\[1604] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_2\[1605] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_1\[1606] = \RGB_PWM_red:PWMUDB:MODIN8_1\[1607]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODIN8_1\[1607] = \RGB_PWM_red:PWMUDB:dith_count_1\[1461]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:a_0\[1608] = \RGB_PWM_red:PWMUDB:MODIN8_0\[1609]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODIN8_0\[1609] = \RGB_PWM_red:PWMUDB:dith_count_0\[1463]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1741] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1742] = tmpOE__SEVEN_DP_net_0[28]
Removing Rhs of wire Net_1385[1743] = \RGB_PWM_red:Net_96\[1540]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ctrl_enable\[1762] = \RGB_PWM_green:PWMUDB:control_7\[1754]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:hwCapture\[1772] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:hwEnable\[1773] = \RGB_PWM_green:PWMUDB:control_7\[1754]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:trig_out\[1777] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:runmode_enable\\R\[1779] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:runmode_enable\\S\[1780] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_enable\[1781] = \RGB_PWM_green:PWMUDB:runmode_enable\[1778]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ltch_kill_reg\\R\[1785] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ltch_kill_reg\\S\[1786] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:min_kill_reg\\R\[1787] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:min_kill_reg\\S\[1788] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_kill\[1791] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_1\[1795] = \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_1\[2035]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_10_0\[1797] = \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_0\[2036]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_1\\R\[1798] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_1\\S\[1799] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_0\\R\[1800] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_0\\S\[1801] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:reset\[1804] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:status_6\[1805] = zero[32]
Removing Rhs of wire \RGB_PWM_green:PWMUDB:status_5\[1806] = \RGB_PWM_green:PWMUDB:final_kill_reg\[1820]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:status_4\[1807] = zero[32]
Removing Rhs of wire \RGB_PWM_green:PWMUDB:status_3\[1808] = \RGB_PWM_green:PWMUDB:fifo_full\[1827]
Removing Rhs of wire \RGB_PWM_green:PWMUDB:status_1\[1810] = \RGB_PWM_green:PWMUDB:cmp2_status_reg\[1819]
Removing Rhs of wire \RGB_PWM_green:PWMUDB:status_0\[1811] = \RGB_PWM_green:PWMUDB:cmp1_status_reg\[1818]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp2_status\[1816] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp2\[1817] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp1_status_reg\\R\[1821] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp1_status_reg\\S\[1822] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp2_status_reg\\R\[1823] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp2_status_reg\\S\[1824] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_kill_reg\\R\[1825] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_kill_reg\\S\[1826] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cs_addr_2\[1828] = \RGB_PWM_green:PWMUDB:tc_i\[1783]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cs_addr_1\[1829] = \RGB_PWM_green:PWMUDB:runmode_enable\[1778]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cs_addr_0\[1830] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:compare1\[1863] = \RGB_PWM_green:PWMUDB:cmp1_less\[1834]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm1_i\[1868] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm2_i\[1870] = zero[32]
Removing Rhs of wire \RGB_PWM_green:Net_96\[1873] = \RGB_PWM_green:PWMUDB:pwm_i_reg\[1865]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm_temp\[1876] = \RGB_PWM_green:PWMUDB:cmp1\[1814]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_23\[1917] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_22\[1918] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_21\[1919] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_20\[1920] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_19\[1921] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_18\[1922] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_17\[1923] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_16\[1924] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_15\[1925] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_14\[1926] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_13\[1927] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_12\[1928] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_11\[1929] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_10\[1930] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_9\[1931] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_8\[1932] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_7\[1933] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_6\[1934] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_5\[1935] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_4\[1936] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_3\[1937] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_2\[1938] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_1\[1939] = \RGB_PWM_green:PWMUDB:MODIN9_1\[1940]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODIN9_1\[1940] = \RGB_PWM_green:PWMUDB:dith_count_1\[1794]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:a_0\[1941] = \RGB_PWM_green:PWMUDB:MODIN9_0\[1942]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODIN9_0\[1942] = \RGB_PWM_green:PWMUDB:dith_count_0\[1796]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\[2074] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\[2075] = tmpOE__SEVEN_DP_net_0[28]
Removing Rhs of wire Net_1386[2076] = \RGB_PWM_green:Net_96\[1873]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ctrl_enable\[2095] = \RGB_PWM_blue:PWMUDB:control_7\[2087]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:hwCapture\[2105] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:hwEnable\[2106] = \RGB_PWM_blue:PWMUDB:control_7\[2087]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:trig_out\[2110] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:runmode_enable\\R\[2112] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:runmode_enable\\S\[2113] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_enable\[2114] = \RGB_PWM_blue:PWMUDB:runmode_enable\[2111]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\R\[2118] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\S\[2119] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:min_kill_reg\\R\[2120] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:min_kill_reg\\S\[2121] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_kill\[2124] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_1\[2128] = \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_1\[2416]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_11_0\[2130] = \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_0\[2417]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_1\\R\[2131] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_1\\S\[2132] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_0\\R\[2133] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_0\\S\[2134] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:reset\[2137] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:status_6\[2138] = zero[32]
Removing Rhs of wire \RGB_PWM_blue:PWMUDB:status_5\[2139] = \RGB_PWM_blue:PWMUDB:final_kill_reg\[2153]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:status_4\[2140] = zero[32]
Removing Rhs of wire \RGB_PWM_blue:PWMUDB:status_3\[2141] = \RGB_PWM_blue:PWMUDB:fifo_full\[2160]
Removing Rhs of wire \RGB_PWM_blue:PWMUDB:status_1\[2143] = \RGB_PWM_blue:PWMUDB:cmp2_status_reg\[2152]
Removing Rhs of wire \RGB_PWM_blue:PWMUDB:status_0\[2144] = \RGB_PWM_blue:PWMUDB:cmp1_status_reg\[2151]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp2_status\[2149] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp2\[2150] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\R\[2154] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\S\[2155] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\R\[2156] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\S\[2157] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_kill_reg\\R\[2158] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_kill_reg\\S\[2159] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cs_addr_2\[2161] = \RGB_PWM_blue:PWMUDB:tc_i\[2116]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cs_addr_1\[2162] = \RGB_PWM_blue:PWMUDB:runmode_enable\[2111]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cs_addr_0\[2163] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:compare1\[2244] = \RGB_PWM_blue:PWMUDB:cmp1_less\[2215]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm1_i\[2249] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm2_i\[2251] = zero[32]
Removing Rhs of wire \RGB_PWM_blue:Net_96\[2254] = \RGB_PWM_blue:PWMUDB:pwm_i_reg\[2246]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm_temp\[2257] = \RGB_PWM_blue:PWMUDB:cmp1\[2147]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_23\[2298] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_22\[2299] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_21\[2300] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_20\[2301] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_19\[2302] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_18\[2303] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_17\[2304] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_16\[2305] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_15\[2306] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_14\[2307] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_13\[2308] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_12\[2309] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_11\[2310] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_10\[2311] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_9\[2312] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_8\[2313] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_7\[2314] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_6\[2315] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_5\[2316] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_4\[2317] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_3\[2318] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_2\[2319] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_1\[2320] = \RGB_PWM_blue:PWMUDB:MODIN10_1\[2321]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODIN10_1\[2321] = \RGB_PWM_blue:PWMUDB:dith_count_1\[2127]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:a_0\[2322] = \RGB_PWM_blue:PWMUDB:MODIN10_0\[2323]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODIN10_0\[2323] = \RGB_PWM_blue:PWMUDB:dith_count_0\[2129]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[2455] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[2456] = tmpOE__SEVEN_DP_net_0[28]
Removing Rhs of wire Net_1384[2457] = \RGB_PWM_blue:Net_96\[2254]
Removing Lhs of wire tmpOE__RGB_R_net_0[2464] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire tmpOE__RGB_G_net_0[2470] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire tmpOE__RGB_B_net_0[2476] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \UART_LOG:BUART:reset_reg\\D\[2482] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:rx_bitclk\\D\[2497] = \UART_LOG:BUART:rx_bitclk_pre\[204]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_pre\\D\[2506] = \UART_LOG:BUART:rx_parity_error_pre\[281]
Removing Lhs of wire \UART_LOG:BUART:rx_break_status\\D\[2507] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:min_kill_reg\\D\[2511] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \PWM_red:PWMUDB:prevCapture\\D\[2512] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:trig_last\\D\[2513] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:ltch_kill_reg\\D\[2516] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \PWM_red:PWMUDB:prevCompare1\\D\[2519] = \PWM_red:PWMUDB:cmp1\[462]
Removing Lhs of wire \PWM_red:PWMUDB:cmp1_status_reg\\D\[2520] = \PWM_red:PWMUDB:cmp1_status\[463]
Removing Lhs of wire \PWM_red:PWMUDB:cmp2_status_reg\\D\[2521] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:pwm_i_reg\\D\[2523] = \PWM_red:PWMUDB:pwm_i\[514]
Removing Lhs of wire \PWM_red:PWMUDB:pwm1_i_reg\\D\[2524] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:pwm2_i_reg\\D\[2525] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:tc_i_reg\\D\[2526] = \PWM_red:PWMUDB:status_2\[457]
Removing Lhs of wire \PWM_yellow:PWMUDB:min_kill_reg\\D\[2527] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \PWM_yellow:PWMUDB:prevCapture\\D\[2528] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:trig_last\\D\[2529] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:ltch_kill_reg\\D\[2532] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \PWM_yellow:PWMUDB:prevCompare1\\D\[2535] = \PWM_yellow:PWMUDB:cmp1\[795]
Removing Lhs of wire \PWM_yellow:PWMUDB:cmp1_status_reg\\D\[2536] = \PWM_yellow:PWMUDB:cmp1_status\[796]
Removing Lhs of wire \PWM_yellow:PWMUDB:cmp2_status_reg\\D\[2537] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:pwm_i_reg\\D\[2539] = \PWM_yellow:PWMUDB:pwm_i\[847]
Removing Lhs of wire \PWM_yellow:PWMUDB:pwm1_i_reg\\D\[2540] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:pwm2_i_reg\\D\[2541] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:tc_i_reg\\D\[2542] = \PWM_yellow:PWMUDB:status_2\[790]
Removing Lhs of wire \PWM_green:PWMUDB:min_kill_reg\\D\[2543] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \PWM_green:PWMUDB:prevCapture\\D\[2544] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:trig_last\\D\[2545] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:ltch_kill_reg\\D\[2548] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \PWM_green:PWMUDB:prevCompare1\\D\[2551] = \PWM_green:PWMUDB:cmp1\[1128]
Removing Lhs of wire \PWM_green:PWMUDB:cmp1_status_reg\\D\[2552] = \PWM_green:PWMUDB:cmp1_status\[1129]
Removing Lhs of wire \PWM_green:PWMUDB:cmp2_status_reg\\D\[2553] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:pwm_i_reg\\D\[2555] = \PWM_green:PWMUDB:pwm_i\[1180]
Removing Lhs of wire \PWM_green:PWMUDB:pwm1_i_reg\\D\[2556] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:pwm2_i_reg\\D\[2557] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:tc_i_reg\\D\[2558] = \PWM_green:PWMUDB:status_2\[1123]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:min_kill_reg\\D\[2559] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:prevCapture\\D\[2560] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:trig_last\\D\[2561] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ltch_kill_reg\\D\[2564] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:prevCompare1\\D\[2567] = \RGB_PWM_red:PWMUDB:cmp1\[1481]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp1_status_reg\\D\[2568] = \RGB_PWM_red:PWMUDB:cmp1_status\[1482]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp2_status_reg\\D\[2569] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm_i_reg\\D\[2571] = \RGB_PWM_red:PWMUDB:pwm_i\[1533]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm1_i_reg\\D\[2572] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm2_i_reg\\D\[2573] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:tc_i_reg\\D\[2574] = \RGB_PWM_red:PWMUDB:status_2\[1476]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:min_kill_reg\\D\[2575] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:prevCapture\\D\[2576] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:trig_last\\D\[2577] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ltch_kill_reg\\D\[2580] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:prevCompare1\\D\[2583] = \RGB_PWM_green:PWMUDB:cmp1\[1814]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp1_status_reg\\D\[2584] = \RGB_PWM_green:PWMUDB:cmp1_status\[1815]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp2_status_reg\\D\[2585] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm_i_reg\\D\[2587] = \RGB_PWM_green:PWMUDB:pwm_i\[1866]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm1_i_reg\\D\[2588] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm2_i_reg\\D\[2589] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:tc_i_reg\\D\[2590] = \RGB_PWM_green:PWMUDB:status_2\[1809]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:min_kill_reg\\D\[2591] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:prevCapture\\D\[2592] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:trig_last\\D\[2593] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\D\[2596] = tmpOE__SEVEN_DP_net_0[28]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:prevCompare1\\D\[2599] = \RGB_PWM_blue:PWMUDB:cmp1\[2147]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\D\[2600] = \RGB_PWM_blue:PWMUDB:cmp1_status\[2148]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\D\[2601] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm_i_reg\\D\[2603] = \RGB_PWM_blue:PWMUDB:pwm_i\[2247]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm1_i_reg\\D\[2604] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm2_i_reg\\D\[2605] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:tc_i_reg\\D\[2606] = \RGB_PWM_blue:PWMUDB:status_2\[2142]

------------------------------------------------------
Aliased 0 equations, 620 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__SEVEN_DP_net_0' (cost = 0):
tmpOE__SEVEN_DP_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_addressmatch\' (cost = 0):
\UART_LOG:BUART:rx_addressmatch\ <= (\UART_LOG:BUART:rx_addressmatch2\
	OR \UART_LOG:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre\' (cost = 1):
\UART_LOG:BUART:rx_bitclk_pre\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_LOG:BUART:rx_bitclk_pre16x\ <= ((not \UART_LOG:BUART:rx_count_2\ and \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit1\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit1\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit2\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit2\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:pollingrange\' (cost = 4):
\UART_LOG:BUART:pollingrange\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_LOG:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_LOG:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\)
	OR (not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\)
	OR (not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:cmp1\' (cost = 0):
\PWM_red:PWMUDB:cmp1\ <= (\PWM_red:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\PWM_red:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \PWM_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_red:PWMUDB:dith_count_1\ and \PWM_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:cmp1\' (cost = 0):
\PWM_yellow:PWMUDB:cmp1\ <= (\PWM_yellow:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_yellow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_yellow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_yellow:PWMUDB:dith_count_1\ and \PWM_yellow:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:cmp1\' (cost = 0):
\PWM_green:PWMUDB:cmp1\ <= (\PWM_green:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\PWM_green:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \PWM_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_green:PWMUDB:dith_count_1\ and \PWM_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:cmp1\' (cost = 0):
\RGB_PWM_red:PWMUDB:cmp1\ <= (\RGB_PWM_red:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \RGB_PWM_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_red:PWMUDB:dith_count_1\ and \RGB_PWM_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:cmp1\' (cost = 0):
\RGB_PWM_green:PWMUDB:cmp1\ <= (\RGB_PWM_green:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_0\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_0\ <= (not \RGB_PWM_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_green:PWMUDB:dith_count_1\ and \RGB_PWM_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:cmp1\' (cost = 0):
\RGB_PWM_blue:PWMUDB:cmp1\ <= (\RGB_PWM_blue:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_blue:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_0\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_0\ <= (not \RGB_PWM_blue:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_blue:PWMUDB:dith_count_1\ and \RGB_PWM_blue:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:pollcount_1\)
	OR (not \UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\PWM_red:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \PWM_red:PWMUDB:dith_count_0\ and \PWM_red:PWMUDB:dith_count_1\)
	OR (not \PWM_red:PWMUDB:dith_count_1\ and \PWM_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_yellow:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_yellow:PWMUDB:dith_count_0\ and \PWM_yellow:PWMUDB:dith_count_1\)
	OR (not \PWM_yellow:PWMUDB:dith_count_1\ and \PWM_yellow:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\PWM_green:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \PWM_green:PWMUDB:dith_count_0\ and \PWM_green:PWMUDB:dith_count_1\)
	OR (not \PWM_green:PWMUDB:dith_count_1\ and \PWM_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \RGB_PWM_red:PWMUDB:dith_count_0\ and \RGB_PWM_red:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_red:PWMUDB:dith_count_1\ and \RGB_PWM_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_1\' (cost = 2):
\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:s_1\ <= ((not \RGB_PWM_green:PWMUDB:dith_count_0\ and \RGB_PWM_green:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_green:PWMUDB:dith_count_1\ and \RGB_PWM_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_1\' (cost = 2):
\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:s_1\ <= ((not \RGB_PWM_blue:PWMUDB:dith_count_0\ and \RGB_PWM_blue:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_blue:PWMUDB:dith_count_1\ and \RGB_PWM_blue:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_postpoll\' (cost = 72):
\UART_LOG:BUART:rx_postpoll\ <= (\UART_LOG:BUART:pollcount_1\
	OR (Net_7 and \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_LOG:BUART:pollcount_1\ and not Net_7 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and not \UART_LOG:BUART:rx_parity_bit\)
	OR (\UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_7 and \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_LOG:BUART:pollcount_1\ and not Net_7 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and not \UART_LOG:BUART:rx_parity_bit\)
	OR (\UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_7 and \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 177 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_LOG:BUART:rx_status_0\ to zero
Aliasing \UART_LOG:BUART:rx_status_6\ to zero
Aliasing \PWM_red:PWMUDB:final_capture\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_yellow:PWMUDB:final_capture\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_green:PWMUDB:final_capture\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \RGB_PWM_red:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \RGB_PWM_green:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_LOG:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_red:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_yellow:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_green:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \RGB_PWM_red:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \RGB_PWM_green:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \UART_LOG:BUART:rx_bitclk_enable\[168] = \UART_LOG:BUART:rx_bitclk\[216]
Removing Lhs of wire \UART_LOG:BUART:rx_status_0\[267] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:rx_status_6\[276] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:final_capture\[480] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[693] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[703] = zero[32]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[713] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:final_capture\[813] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1026] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1036] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1046] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:final_capture\[1146] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1359] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1369] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1379] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_capture\[1499] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1712] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1722] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1732] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_capture\[1832] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\[2045] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\[2055] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\[2065] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_capture\[2165] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\[2426] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\[2436] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\[2446] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark_last\\D\[2489] = \UART_LOG:BUART:tx_ctrl_mark_last\[159]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_status\\D\[2501] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_status\\D\[2502] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:rx_addr_match_status\\D\[2504] = zero[32]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_pre\\D\[2505] = \UART_LOG:BUART:rx_markspace_pre\[280]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_bit\\D\[2510] = \UART_LOG:BUART:rx_parity_bit\[286]
Removing Lhs of wire \PWM_red:PWMUDB:runmode_enable\\D\[2514] = \PWM_red:PWMUDB:control_7\[402]
Removing Lhs of wire \PWM_red:PWMUDB:final_kill_reg\\D\[2522] = zero[32]
Removing Lhs of wire \PWM_yellow:PWMUDB:runmode_enable\\D\[2530] = \PWM_yellow:PWMUDB:control_7\[735]
Removing Lhs of wire \PWM_yellow:PWMUDB:final_kill_reg\\D\[2538] = zero[32]
Removing Lhs of wire \PWM_green:PWMUDB:runmode_enable\\D\[2546] = \PWM_green:PWMUDB:control_7\[1068]
Removing Lhs of wire \PWM_green:PWMUDB:final_kill_reg\\D\[2554] = zero[32]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:runmode_enable\\D\[2562] = \RGB_PWM_red:PWMUDB:control_7\[1421]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_kill_reg\\D\[2570] = zero[32]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:runmode_enable\\D\[2578] = \RGB_PWM_green:PWMUDB:control_7\[1754]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_kill_reg\\D\[2586] = zero[32]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:runmode_enable\\D\[2594] = \RGB_PWM_blue:PWMUDB:control_7\[2087]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_kill_reg\\D\[2602] = zero[32]

------------------------------------------------------
Aliased 0 equations, 45 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_LOG:BUART:rx_parity_bit\ and Net_7 and \UART_LOG:BUART:pollcount_0\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not Net_7 and \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:rx_parity_bit\ and \UART_LOG:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : D:\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : D:\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\MS\HDA\Embedded\EOS\LabAssignments\Lab2\Reaction_Game_Final\Reaction_Game_Erika.cydsn\Reaction_Game_Erika.cyprj -dcpsoc3 Reaction_Game_Erika.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.795ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Tuesday, 04 February 2025 18:58:02
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\MS\HDA\Embedded\EOS\LabAssignments\Lab2\Reaction_Game_Final\Reaction_Game_Erika.cydsn\Reaction_Game_Erika.cyprj -d CY8C5888LTQ-LP097 Reaction_Game_Erika.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.088ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_yellow:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_green:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_red:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_green:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_blue:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_LOG:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_red:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_red:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_red:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_red:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_red:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_red:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_yellow:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_yellow:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_yellow:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_yellow:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_yellow:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_yellow:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_green:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_green:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_green:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_green:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_green:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_green:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'UART_LOG_IntClock'. Fanout=1, Signal=\UART_LOG:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'PWM_Clock'. Fanout=3, Signal=Net_991
    Digital Clock 2: Automatic-assigning  clock 'RGB_PWM_Clock'. Fanout=3, Signal=Net_1016
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_LOG:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_LOG_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_LOG_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_red:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_yellow:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_green:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_red:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: RGB_PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: RGB_PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_green:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: RGB_PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: RGB_PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_blue:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: RGB_PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: RGB_PWM_Clock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_LOG:BUART:rx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:rx_address_detected\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_LOG:BUART:rx_parity_error_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_markspace_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_state_1\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_state_1\ (fanout=8)

    Removing \UART_LOG:BUART:tx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:tx_mark\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SEVEN_DP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_DP(0)__PA ,
            pin_input => Net_11 ,
            pad => SEVEN_DP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_G(0)__PA ,
            pin_input => Net_12 ,
            pad => SEVEN_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_F(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_F(0)__PA ,
            pin_input => Net_13 ,
            pad => SEVEN_F(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_E(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_E(0)__PA ,
            pin_input => Net_14 ,
            pad => SEVEN_E(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_D(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_D(0)__PA ,
            pin_input => Net_15 ,
            pad => SEVEN_D(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_C(0)__PA ,
            pin_input => Net_16 ,
            pad => SEVEN_C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_B(0)__PA ,
            pin_input => Net_17 ,
            pad => SEVEN_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_A(0)__PA ,
            pin_input => Net_18 ,
            pad => SEVEN_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_LOG(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_LOG(0)__PA ,
            fb => Net_7 ,
            pad => Rx_LOG(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_LOG(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_LOG(0)__PA ,
            pin_input => Net_19 ,
            pad => Tx_LOG(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_SELECT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_SELECT(0)__PA ,
            pad => SEVEN_SELECT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_1(0)__PA ,
            fb => Net_33 ,
            pad => Button_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Button_2(0)__PA ,
            fb => Net_34 ,
            pad => Button_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_red(0)__PA ,
            pin_input => Net_1387 ,
            pad => Pin_red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_yellow(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_yellow(0)__PA ,
            pin_input => Net_1388 ,
            pad => Pin_yellow(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_green(0)__PA ,
            pin_input => Net_1389 ,
            pad => Pin_green(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_R(0)__PA ,
            pin_input => Net_1385 ,
            pad => RGB_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_G(0)__PA ,
            pin_input => Net_1386 ,
            pad => RGB_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_B(0)__PA ,
            pin_input => Net_1384 ,
            pad => RGB_B(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_19, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_19 (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_LOG:BUART:pollcount_1\
            + Net_7 * \UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_30, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_33 * !Net_34
        );
        Output = Net_30 (fanout=1)

    MacroCell: Name=\PWM_red:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_red:PWMUDB:runmode_enable\ * \PWM_red:PWMUDB:tc_i\
        );
        Output = \PWM_red:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_yellow:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_yellow:PWMUDB:runmode_enable\ * \PWM_yellow:PWMUDB:tc_i\
        );
        Output = \PWM_yellow:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_green:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_green:PWMUDB:runmode_enable\ * \PWM_green:PWMUDB:tc_i\
        );
        Output = \PWM_green:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\RGB_PWM_red:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * \RGB_PWM_red:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_red:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\RGB_PWM_green:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_green:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\RGB_PWM_blue:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_blue:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !Net_7
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !Net_7 * 
              \UART_LOG:BUART:rx_last\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:pollcount_1\ * Net_7 * 
              \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !Net_7
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_LOG:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !Net_7 * \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              Net_7 * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !Net_7
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_red:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_red:PWMUDB:control_7\
        );
        Output = \PWM_red:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_red:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_red:PWMUDB:cmp1_less\
        );
        Output = \PWM_red:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_red:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_red:PWMUDB:prevCompare1\ * \PWM_red:PWMUDB:cmp1_less\
        );
        Output = \PWM_red:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1387, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_red:PWMUDB:runmode_enable\ * \PWM_red:PWMUDB:cmp1_less\
        );
        Output = Net_1387 (fanout=1)

    MacroCell: Name=\PWM_yellow:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_yellow:PWMUDB:control_7\
        );
        Output = \PWM_yellow:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_yellow:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_yellow:PWMUDB:cmp1_less\
        );
        Output = \PWM_yellow:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_yellow:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_yellow:PWMUDB:prevCompare1\ * 
              \PWM_yellow:PWMUDB:cmp1_less\
        );
        Output = \PWM_yellow:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1388, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_yellow:PWMUDB:runmode_enable\ * 
              \PWM_yellow:PWMUDB:cmp1_less\
        );
        Output = Net_1388 (fanout=1)

    MacroCell: Name=\PWM_green:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_green:PWMUDB:control_7\
        );
        Output = \PWM_green:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_green:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_green:PWMUDB:cmp1_less\
        );
        Output = \PWM_green:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_green:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_green:PWMUDB:prevCompare1\ * \PWM_green:PWMUDB:cmp1_less\
        );
        Output = \PWM_green:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1389, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_green:PWMUDB:runmode_enable\ * 
              \PWM_green:PWMUDB:cmp1_less\
        );
        Output = Net_1389 (fanout=1)

    MacroCell: Name=\RGB_PWM_red:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1016) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:control_7\
        );
        Output = \RGB_PWM_red:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\RGB_PWM_red:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1016) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_red:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\RGB_PWM_red:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1016) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_red:PWMUDB:prevCompare1\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_red:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1385, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1016) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = Net_1385 (fanout=1)

    MacroCell: Name=\RGB_PWM_green:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1016) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:control_7\
        );
        Output = \RGB_PWM_green:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\RGB_PWM_green:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1016) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_green:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\RGB_PWM_green:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1016) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_green:PWMUDB:prevCompare1\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_green:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1386, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1016) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = Net_1386 (fanout=1)

    MacroCell: Name=\RGB_PWM_blue:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1016) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:control_7\
        );
        Output = \RGB_PWM_blue:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\RGB_PWM_blue:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1016) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_blue:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\RGB_PWM_blue:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1016) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_blue:PWMUDB:prevCompare1\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_blue:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1384, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1016) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = Net_1384 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_LOG:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
            ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
            route_si => \UART_LOG:BUART:rx_postpoll\ ,
            f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_red:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_991 ,
            cs_addr_2 => \PWM_red:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_red:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_red:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_red:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_red:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_yellow:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_991 ,
            cs_addr_2 => \PWM_yellow:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_yellow:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_yellow:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_yellow:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_yellow:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_green:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_991 ,
            cs_addr_2 => \PWM_green:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_green:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_green:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_green:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_green:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1016 ,
            cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_red:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_red:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \RGB_PWM_red:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1016 ,
            cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_green:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_green:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \RGB_PWM_green:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1016 ,
            cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
            chain_out => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1016 ,
            cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_blue:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_blue:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \RGB_PWM_blue:PWMUDB:status_3\ ,
            chain_in => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_LOG:BUART:tx_status_2\ ,
            status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
            status_0 => \UART_LOG:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_5 => \UART_LOG:BUART:rx_status_5\ ,
            status_4 => \UART_LOG:BUART:rx_status_4\ ,
            status_3 => \UART_LOG:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_red:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_991 ,
            status_3 => \PWM_red:PWMUDB:status_3\ ,
            status_2 => \PWM_red:PWMUDB:status_2\ ,
            status_0 => \PWM_red:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_yellow:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_991 ,
            status_3 => \PWM_yellow:PWMUDB:status_3\ ,
            status_2 => \PWM_yellow:PWMUDB:status_2\ ,
            status_0 => \PWM_yellow:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_green:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_991 ,
            status_3 => \PWM_green:PWMUDB:status_3\ ,
            status_2 => \PWM_green:PWMUDB:status_2\ ,
            status_0 => \PWM_green:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RGB_PWM_red:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1016 ,
            status_3 => \RGB_PWM_red:PWMUDB:status_3\ ,
            status_2 => \RGB_PWM_red:PWMUDB:status_2\ ,
            status_0 => \RGB_PWM_red:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RGB_PWM_green:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1016 ,
            status_3 => \RGB_PWM_green:PWMUDB:status_3\ ,
            status_2 => \RGB_PWM_green:PWMUDB:status_2\ ,
            status_0 => \RGB_PWM_green:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RGB_PWM_blue:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1016 ,
            status_3 => \RGB_PWM_blue:PWMUDB:status_3\ ,
            status_2 => \RGB_PWM_blue:PWMUDB:status_2\ ,
            status_0 => \RGB_PWM_blue:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\SEVEN_reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_18 ,
            control_6 => Net_17 ,
            control_5 => Net_16 ,
            control_4 => Net_15 ,
            control_3 => Net_14 ,
            control_2 => Net_13 ,
            control_1 => Net_12 ,
            control_0 => Net_11 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_red:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_991 ,
            control_7 => \PWM_red:PWMUDB:control_7\ ,
            control_6 => \PWM_red:PWMUDB:control_6\ ,
            control_5 => \PWM_red:PWMUDB:control_5\ ,
            control_4 => \PWM_red:PWMUDB:control_4\ ,
            control_3 => \PWM_red:PWMUDB:control_3\ ,
            control_2 => \PWM_red:PWMUDB:control_2\ ,
            control_1 => \PWM_red:PWMUDB:control_1\ ,
            control_0 => \PWM_red:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_yellow:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_991 ,
            control_7 => \PWM_yellow:PWMUDB:control_7\ ,
            control_6 => \PWM_yellow:PWMUDB:control_6\ ,
            control_5 => \PWM_yellow:PWMUDB:control_5\ ,
            control_4 => \PWM_yellow:PWMUDB:control_4\ ,
            control_3 => \PWM_yellow:PWMUDB:control_3\ ,
            control_2 => \PWM_yellow:PWMUDB:control_2\ ,
            control_1 => \PWM_yellow:PWMUDB:control_1\ ,
            control_0 => \PWM_yellow:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_green:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_991 ,
            control_7 => \PWM_green:PWMUDB:control_7\ ,
            control_6 => \PWM_green:PWMUDB:control_6\ ,
            control_5 => \PWM_green:PWMUDB:control_5\ ,
            control_4 => \PWM_green:PWMUDB:control_4\ ,
            control_3 => \PWM_green:PWMUDB:control_3\ ,
            control_2 => \PWM_green:PWMUDB:control_2\ ,
            control_1 => \PWM_green:PWMUDB:control_1\ ,
            control_0 => \PWM_green:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1016 ,
            control_7 => \RGB_PWM_red:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_red:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_red:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_red:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_red:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_red:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_red:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_red:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1016 ,
            control_7 => \RGB_PWM_green:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_green:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_green:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_green:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_green:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_green:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_green:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_green:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1016 ,
            control_7 => \RGB_PWM_blue:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_blue:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_blue:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_blue:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_blue:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_blue:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_blue:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_blue:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            load => \UART_LOG:BUART:rx_counter_load\ ,
            count_6 => \UART_LOG:BUART:rx_count_6\ ,
            count_5 => \UART_LOG:BUART:rx_count_5\ ,
            count_4 => \UART_LOG:BUART:rx_count_4\ ,
            count_3 => \UART_LOG:BUART:rx_count_3\ ,
            count_2 => \UART_LOG:BUART:rx_count_2\ ,
            count_1 => \UART_LOG:BUART:rx_count_1\ ,
            count_0 => \UART_LOG:BUART:rx_count_0\ ,
            tc => \UART_LOG:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_Button
        PORT MAP (
            interrupt => Net_30 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   19 :   29 :   48 : 39.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   55 :  137 :  192 : 28.65 %
  Unique P-terms              :   75 :  309 :  384 : 19.53 %
  Total P-terms               :   84 :      :      :        
  Datapath Cells              :   10 :   14 :   24 : 41.67 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    StatusI Registers         :    8 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    8 :   16 :   24 : 33.33 %
    Control Registers         :    7 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.281ms
Tech Mapping phase: Elapsed time ==> 0s.424ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(0)][IoId=(3)] : Button_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Button_2(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Pin_green(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Pin_red(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Pin_yellow(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : RGB_B(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : RGB_G(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RGB_R(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_LOG(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : SEVEN_A(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : SEVEN_B(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : SEVEN_C(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : SEVEN_D(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : SEVEN_DP(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : SEVEN_E(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : SEVEN_F(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : SEVEN_G(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : SEVEN_SELECT(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_LOG(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.088ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.238ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   22 :   26 :   48 :  45.83%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.36
                   Pterms :            3.73
               Macrocells :            2.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.025ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.124ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :       9.17 :       4.58
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:pollcount_1\ * Net_7 * 
              \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !Net_7
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !Net_7 * \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              Net_7 * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_LOG:BUART:tx_status_2\ ,
        status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
        status_0 => \UART_LOG:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !Net_7
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !Net_7 * 
              \UART_LOG:BUART:rx_last\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1016 ,
        cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_blue:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_blue:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \RGB_PWM_blue:PWMUDB:status_3\ ,
        chain_in => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_5 => \UART_LOG:BUART:rx_status_5\ ,
        status_4 => \UART_LOG:BUART:rx_status_4\ ,
        status_3 => \UART_LOG:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\SEVEN_reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_18 ,
        control_6 => Net_17 ,
        control_5 => Net_16 ,
        control_4 => Net_15 ,
        control_3 => Net_14 ,
        control_2 => Net_13 ,
        control_1 => Net_12 ,
        control_0 => Net_11 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_LOG:BUART:pollcount_1\
            + Net_7 * \UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !Net_7
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
        route_si => \UART_LOG:BUART:rx_postpoll\ ,
        f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_yellow:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_991 ,
        status_3 => \PWM_yellow:PWMUDB:status_3\ ,
        status_2 => \PWM_yellow:PWMUDB:status_2\ ,
        status_0 => \PWM_yellow:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_yellow:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_yellow:PWMUDB:runmode_enable\ * \PWM_yellow:PWMUDB:tc_i\
        );
        Output = \PWM_yellow:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_green:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_green:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RGB_PWM_green:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1016 ,
        cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_green:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_green:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \RGB_PWM_green:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\RGB_PWM_green:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1016 ,
        status_3 => \RGB_PWM_green:PWMUDB:status_3\ ,
        status_2 => \RGB_PWM_green:PWMUDB:status_2\ ,
        status_0 => \RGB_PWM_green:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_yellow:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_yellow:PWMUDB:prevCompare1\ * 
              \PWM_yellow:PWMUDB:cmp1_less\
        );
        Output = \PWM_yellow:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_yellow:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_yellow:PWMUDB:cmp1_less\
        );
        Output = \PWM_yellow:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1388, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_yellow:PWMUDB:runmode_enable\ * 
              \PWM_yellow:PWMUDB:cmp1_less\
        );
        Output = Net_1388 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_yellow:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_yellow:PWMUDB:control_7\
        );
        Output = \PWM_yellow:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_1384, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1016) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = Net_1384 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\RGB_PWM_green:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1016) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_green:PWMUDB:prevCompare1\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_green:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1386, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1016) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = Net_1386 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_yellow:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_991 ,
        cs_addr_2 => \PWM_yellow:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_yellow:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_yellow:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_yellow:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_yellow:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_yellow:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_991 ,
        control_7 => \PWM_yellow:PWMUDB:control_7\ ,
        control_6 => \PWM_yellow:PWMUDB:control_6\ ,
        control_5 => \PWM_yellow:PWMUDB:control_5\ ,
        control_4 => \PWM_yellow:PWMUDB:control_4\ ,
        control_3 => \PWM_yellow:PWMUDB:control_3\ ,
        control_2 => \PWM_yellow:PWMUDB:control_2\ ,
        control_1 => \PWM_yellow:PWMUDB:control_1\ ,
        control_0 => \PWM_yellow:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_LOG:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1016 ,
        cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
        chain_out => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\

count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        load => \UART_LOG:BUART:rx_counter_load\ ,
        count_6 => \UART_LOG:BUART:rx_count_6\ ,
        count_5 => \UART_LOG:BUART:rx_count_5\ ,
        count_4 => \UART_LOG:BUART:rx_count_4\ ,
        count_3 => \UART_LOG:BUART:rx_count_3\ ,
        count_2 => \UART_LOG:BUART:rx_count_2\ ,
        count_1 => \UART_LOG:BUART:rx_count_1\ ,
        count_0 => \UART_LOG:BUART:rx_count_0\ ,
        tc => \UART_LOG:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_blue:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1016) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:control_7\
        );
        Output = \RGB_PWM_blue:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RGB_PWM_blue:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_blue:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_19, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_19 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1016 ,
        control_7 => \RGB_PWM_blue:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_blue:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_blue:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_blue:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_blue:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_blue:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_blue:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_blue:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_green:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1016) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_green:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_green:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1016) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:control_7\
        );
        Output = \RGB_PWM_green:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
        ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\RGB_PWM_blue:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1016 ,
        status_3 => \RGB_PWM_blue:PWMUDB:status_3\ ,
        status_2 => \RGB_PWM_blue:PWMUDB:status_2\ ,
        status_0 => \RGB_PWM_blue:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1016 ,
        control_7 => \RGB_PWM_green:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_green:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_green:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_green:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_green:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_green:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_green:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_green:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_red:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1016) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_red:PWMUDB:prevCompare1\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_red:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RGB_PWM_red:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1016) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:control_7\
        );
        Output = \RGB_PWM_red:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RGB_PWM_red:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * \RGB_PWM_red:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_red:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_blue:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1016) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_blue:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_1385, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1016) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = Net_1385 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\RGB_PWM_red:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1016) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_red:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_blue:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1016) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_blue:PWMUDB:prevCompare1\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_blue:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RGB_PWM_red:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1016 ,
        cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_red:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_red:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \RGB_PWM_red:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\RGB_PWM_red:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1016 ,
        status_3 => \RGB_PWM_red:PWMUDB:status_3\ ,
        status_2 => \RGB_PWM_red:PWMUDB:status_2\ ,
        status_0 => \RGB_PWM_red:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1016 ,
        control_7 => \RGB_PWM_red:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_red:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_red:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_red:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_red:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_red:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_red:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_red:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_green:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_green:PWMUDB:cmp1_less\
        );
        Output = \PWM_green:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_red:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_red:PWMUDB:prevCompare1\ * \PWM_red:PWMUDB:cmp1_less\
        );
        Output = \PWM_red:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_red:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_red:PWMUDB:control_7\
        );
        Output = \PWM_red:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_red:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_red:PWMUDB:runmode_enable\ * \PWM_red:PWMUDB:tc_i\
        );
        Output = \PWM_red:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_red:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_red:PWMUDB:cmp1_less\
        );
        Output = \PWM_red:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_green:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_green:PWMUDB:prevCompare1\ * \PWM_green:PWMUDB:cmp1_less\
        );
        Output = \PWM_green:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_red:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_991 ,
        cs_addr_2 => \PWM_red:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_red:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_red:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_red:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_red:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_red:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_991 ,
        status_3 => \PWM_red:PWMUDB:status_3\ ,
        status_2 => \PWM_red:PWMUDB:status_2\ ,
        status_0 => \PWM_red:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_red:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_991 ,
        control_7 => \PWM_red:PWMUDB:control_7\ ,
        control_6 => \PWM_red:PWMUDB:control_6\ ,
        control_5 => \PWM_red:PWMUDB:control_5\ ,
        control_4 => \PWM_red:PWMUDB:control_4\ ,
        control_3 => \PWM_red:PWMUDB:control_3\ ,
        control_2 => \PWM_red:PWMUDB:control_2\ ,
        control_1 => \PWM_red:PWMUDB:control_1\ ,
        control_0 => \PWM_red:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1387, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_red:PWMUDB:runmode_enable\ * \PWM_red:PWMUDB:cmp1_less\
        );
        Output = Net_1387 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1389, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_green:PWMUDB:runmode_enable\ * 
              \PWM_green:PWMUDB:cmp1_less\
        );
        Output = Net_1389 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_green:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_991) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_green:PWMUDB:control_7\
        );
        Output = \PWM_green:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_green:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_green:PWMUDB:runmode_enable\ * \PWM_green:PWMUDB:tc_i\
        );
        Output = \PWM_green:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_30, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_33 * !Net_34
        );
        Output = Net_30 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_green:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_991 ,
        cs_addr_2 => \PWM_green:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_green:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_green:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_green:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_green:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_green:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_991 ,
        status_3 => \PWM_green:PWMUDB:status_3\ ,
        status_2 => \PWM_green:PWMUDB:status_2\ ,
        status_0 => \PWM_green:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_green:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_991 ,
        control_7 => \PWM_green:PWMUDB:control_7\ ,
        control_6 => \PWM_green:PWMUDB:control_6\ ,
        control_5 => \PWM_green:PWMUDB:control_5\ ,
        control_4 => \PWM_green:PWMUDB:control_4\ ,
        control_3 => \PWM_green:PWMUDB:control_3\ ,
        control_2 => \PWM_green:PWMUDB:control_2\ ,
        control_1 => \PWM_green:PWMUDB:control_1\ ,
        control_0 => \PWM_green:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_Button
        PORT MAP (
            interrupt => Net_30 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=3]: 
Pin : Name = Button_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_1(0)__PA ,
        fb => Net_33 ,
        pad => Button_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Button_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Button_2(0)__PA ,
        fb => Net_34 ,
        pad => Button_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_red(0)__PA ,
        pin_input => Net_1387 ,
        pad => Pin_red(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_green(0)__PA ,
        pin_input => Net_1389 ,
        pad => Pin_green(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = SEVEN_DP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_DP(0)__PA ,
        pin_input => Net_11 ,
        pad => SEVEN_DP(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SEVEN_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_G(0)__PA ,
        pin_input => Net_12 ,
        pad => SEVEN_G(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SEVEN_F(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_F(0)__PA ,
        pin_input => Net_13 ,
        pad => SEVEN_F(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SEVEN_E(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_E(0)__PA ,
        pin_input => Net_14 ,
        pad => SEVEN_E(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SEVEN_D(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_D(0)__PA ,
        pin_input => Net_15 ,
        pad => SEVEN_D(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SEVEN_C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_C(0)__PA ,
        pin_input => Net_16 ,
        pad => SEVEN_C(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SEVEN_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_B(0)__PA ,
        pin_input => Net_17 ,
        pad => SEVEN_B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SEVEN_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_A(0)__PA ,
        pin_input => Net_18 ,
        pad => SEVEN_A(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_yellow(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_yellow(0)__PA ,
        pin_input => Net_1388 ,
        pad => Pin_yellow(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RGB_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_B(0)__PA ,
        pin_input => Net_1384 ,
        pad => RGB_B(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RGB_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_G(0)__PA ,
        pin_input => Net_1386 ,
        pad => RGB_G(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RGB_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_R(0)__PA ,
        pin_input => Net_1385 ,
        pad => RGB_R(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=5]: 
Pin : Name = SEVEN_SELECT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_SELECT(0)__PA ,
        pad => SEVEN_SELECT(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_LOG(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_LOG(0)__PA ,
        fb => Net_7 ,
        pad => Rx_LOG(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_LOG(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_LOG(0)__PA ,
        pin_input => Net_19 ,
        pad => Tx_LOG(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \UART_LOG:Net_9\ ,
            dclk_0 => \UART_LOG:Net_9_local\ ,
            dclk_glb_1 => Net_991 ,
            dclk_1 => Net_991_local ,
            dclk_glb_2 => Net_1016 ,
            dclk_2 => Net_1016_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+-------------
   0 |   3 |     * |      NONE |     HI_Z_DIGITAL |     Button_1(0) | FB(Net_33)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |     Button_2(0) | FB(Net_34)
     |   6 |     * |      NONE |         CMOS_OUT |      Pin_red(0) | In(Net_1387)
     |   7 |     * |      NONE |         CMOS_OUT |    Pin_green(0) | In(Net_1389)
-----+-----+-------+-----------+------------------+-----------------+-------------
   1 |   0 |     * |      NONE |         CMOS_OUT |     SEVEN_DP(0) | In(Net_11)
     |   1 |     * |      NONE |         CMOS_OUT |      SEVEN_G(0) | In(Net_12)
     |   2 |     * |      NONE |         CMOS_OUT |      SEVEN_F(0) | In(Net_13)
     |   3 |     * |      NONE |         CMOS_OUT |      SEVEN_E(0) | In(Net_14)
     |   4 |     * |      NONE |         CMOS_OUT |      SEVEN_D(0) | In(Net_15)
     |   5 |     * |      NONE |         CMOS_OUT |      SEVEN_C(0) | In(Net_16)
     |   6 |     * |      NONE |         CMOS_OUT |      SEVEN_B(0) | In(Net_17)
     |   7 |     * |      NONE |         CMOS_OUT |      SEVEN_A(0) | In(Net_18)
-----+-----+-------+-----------+------------------+-----------------+-------------
   2 |   0 |     * |      NONE |         CMOS_OUT |   Pin_yellow(0) | In(Net_1388)
     |   3 |     * |      NONE |         CMOS_OUT |        RGB_B(0) | In(Net_1384)
     |   4 |     * |      NONE |         CMOS_OUT |        RGB_G(0) | In(Net_1386)
     |   5 |     * |      NONE |         CMOS_OUT |        RGB_R(0) | In(Net_1385)
-----+-----+-------+-----------+------------------+-----------------+-------------
   3 |   5 |     * |      NONE |         CMOS_OUT | SEVEN_SELECT(0) | 
-----+-----+-------+-----------+------------------+-----------------+-------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |       Rx_LOG(0) | FB(Net_7)
     |   7 |     * |      NONE |         CMOS_OUT |       Tx_LOG(0) | In(Net_19)
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.056ms
Digital Placement phase: Elapsed time ==> 1s.436ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"D:\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "D:\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Reaction_Game_Erika_r.vh2" --pcf-path "Reaction_Game_Erika.pco" --des-name "Reaction_Game_Erika" --dsf-path "Reaction_Game_Erika.dsf" --sdc-path "Reaction_Game_Erika.sdc" --lib-path "Reaction_Game_Erika_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.509ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.264ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.066ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Reaction_Game_Erika_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.347ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.195ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.739ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.749ms
API generation phase: Elapsed time ==> 1s.700ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.002ms
