{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520300309915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520300309931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 05 17:38:28 2018 " "Processing started: Mon Mar 05 17:38:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520300309931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520300309931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LiveDesign -c LiveDesign " "Command: quartus_map --read_settings_files=on --write_settings_files=off LiveDesign -c LiveDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520300309931 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "mf_counter.qip " "Tcl Script File mf_counter.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE mf_counter.qip " "set_global_assignment -name QIP_FILE mf_counter.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1520300310072 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1520300310072 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "mf_count1.qip " "Tcl Script File mf_count1.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE mf_count1.qip " "set_global_assignment -name QIP_FILE mf_count1.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1520300310072 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1520300310072 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1520300310462 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1520300310462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "D:/Labs/Virgin/Lab_6/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520300318019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520300318019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7segment.tdf 1 1 " "Found 1 design units, including 1 entities, in source file 7segment.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 7segment " "Found entity 1: 7segment" {  } { { "7segment.tdf" "" { Text "D:/Labs/Virgin/Lab_6/7segment.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520300318019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520300318019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscillator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oscillator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oscillator-SYN " "Found design unit 1: oscillator-SYN" {  } { { "oscillator.vhd" "" { Text "D:/Labs/Virgin/Lab_6/oscillator.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520300318347 ""} { "Info" "ISGN_ENTITY_NAME" "1 oscillator " "Found entity 1: oscillator" {  } { { "oscillator.vhd" "" { Text "D:/Labs/Virgin/Lab_6/oscillator.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520300318347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520300318347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-SYN " "Found design unit 1: multiplexer-SYN" {  } { { "multiplexer.vhd" "" { Text "D:/Labs/Virgin/Lab_6/multiplexer.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520300318347 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer.vhd" "" { Text "D:/Labs/Virgin/Lab_6/multiplexer.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520300318347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520300318347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file const_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const_0-SYN " "Found design unit 1: const_0-SYN" {  } { { "const_0.vhd" "" { Text "D:/Labs/Virgin/Lab_6/const_0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520300318347 ""} { "Info" "ISGN_ENTITY_NAME" "1 const_0 " "Found entity 1: const_0" {  } { { "const_0.vhd" "" { Text "D:/Labs/Virgin/Lab_6/const_0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520300318347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520300318347 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1520300318441 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data2\[19..0\] data " "Bus \"data2\[19..0\]\" found using same base name as \"data\", which might lead to a name conflict." {  } { { "TopLevel.bdf" "" { Schematic "D:/Labs/Virgin/Lab_6/TopLevel.bdf" { { 96 528 616 113 "data2\[19..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1520300318441 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data2\[14\] data " "Bus \"data2\[14\]\" found using same base name as \"data\", which might lead to a name conflict." {  } { { "TopLevel.bdf" "" { Schematic "D:/Labs/Virgin/Lab_6/TopLevel.bdf" { { 560 560 640 577 "data2\[14\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1520300318441 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data " "Converted elements in bus name \"data\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[0\] data0 " "Converted element name(s) from \"data\[0\]\" to \"data0\"" {  } { { "TopLevel.bdf" "" { Schematic "D:/Labs/Virgin/Lab_6/TopLevel.bdf" { { 272 256 360 289 "data\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318441 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[1\] data1 " "Converted element name(s) from \"data\[1\]\" to \"data1\"" {  } { { "TopLevel.bdf" "" { Schematic "D:/Labs/Virgin/Lab_6/TopLevel.bdf" { { 304 256 360 321 "data\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318441 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[2\] data2 " "Converted element name(s) from \"data\[2\]\" to \"data2\"" {  } { { "TopLevel.bdf" "" { Schematic "D:/Labs/Virgin/Lab_6/TopLevel.bdf" { { 336 256 360 353 "data\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318441 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[3\] data3 " "Converted element name(s) from \"data\[3\]\" to \"data3\"" {  } { { "TopLevel.bdf" "" { Schematic "D:/Labs/Virgin/Lab_6/TopLevel.bdf" { { 376 256 360 393 "data\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318441 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[4\] data4 " "Converted element name(s) from \"data\[4\]\" to \"data4\"" {  } { { "TopLevel.bdf" "" { Schematic "D:/Labs/Virgin/Lab_6/TopLevel.bdf" { { 416 256 360 433 "data\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318441 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[6\] data6 " "Converted element name(s) from \"data\[6\]\" to \"data6\"" {  } { { "TopLevel.bdf" "" { Schematic "D:/Labs/Virgin/Lab_6/TopLevel.bdf" { { 488 256 360 505 "data\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318441 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[7\] data7 " "Converted element name(s) from \"data\[7\]\" to \"data7\"" {  } { { "TopLevel.bdf" "" { Schematic "D:/Labs/Virgin/Lab_6/TopLevel.bdf" { { 536 256 360 553 "data\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318441 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[5\] data5 " "Converted element name(s) from \"data\[5\]\" to \"data5\"" {  } { { "TopLevel.bdf" "" { Schematic "D:/Labs/Virgin/Lab_6/TopLevel.bdf" { { 448 256 360 465 "data\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318441 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[7..0\] data7..0 " "Converted element name(s) from \"data\[7..0\]\" to \"data7..0\"" {  } { { "TopLevel.bdf" "" { Schematic "D:/Labs/Virgin/Lab_6/TopLevel.bdf" { { 416 472 568 433 "data\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318441 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[3\] data3 " "Converted element name(s) from \"data\[3\]\" to \"data3\"" {  } { { "TopLevel.bdf" "" { Schematic "D:/Labs/Virgin/Lab_6/TopLevel.bdf" { { 696 712 776 713 "data\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318441 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[4\] data4 " "Converted element name(s) from \"data\[4\]\" to \"data4\"" {  } { { "TopLevel.bdf" "" { Schematic "D:/Labs/Virgin/Lab_6/TopLevel.bdf" { { 728 712 776 745 "data\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318441 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[5\] data5 " "Converted element name(s) from \"data\[5\]\" to \"data5\"" {  } { { "TopLevel.bdf" "" { Schematic "D:/Labs/Virgin/Lab_6/TopLevel.bdf" { { 760 712 776 777 "data\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318441 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[6\] data6 " "Converted element name(s) from \"data\[6\]\" to \"data6\"" {  } { { "TopLevel.bdf" "" { Schematic "D:/Labs/Virgin/Lab_6/TopLevel.bdf" { { 792 712 776 809 "data\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318441 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[1\] data1 " "Converted element name(s) from \"data\[1\]\" to \"data1\"" {  } { { "TopLevel.bdf" "" { Schematic "D:/Labs/Virgin/Lab_6/TopLevel.bdf" { { 632 712 776 649 "data\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318441 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[2\] data2 " "Converted element name(s) from \"data\[2\]\" to \"data2\"" {  } { { "TopLevel.bdf" "" { Schematic "D:/Labs/Virgin/Lab_6/TopLevel.bdf" { { 664 712 776 681 "data\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318441 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[0\] data0 " "Converted element name(s) from \"data\[0\]\" to \"data0\"" {  } { { "TopLevel.bdf" "" { Schematic "D:/Labs/Virgin/Lab_6/TopLevel.bdf" { { 600 712 776 617 "data\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318441 ""}  } { { "TopLevel.bdf" "" { Schematic "D:/Labs/Virgin/Lab_6/TopLevel.bdf" { { 272 256 360 289 "data\[0\]" "" } { 304 256 360 321 "data\[1\]" "" } { 336 256 360 353 "data\[2\]" "" } { 376 256 360 393 "data\[3\]" "" } { 416 256 360 433 "data\[4\]" "" } { 488 256 360 505 "data\[6\]" "" } { 536 256 360 553 "data\[7\]" "" } { 448 256 360 465 "data\[5\]" "" } { 416 472 568 433 "data\[7..0\]" "" } { 696 712 776 713 "data\[3\]" "" } { 728 712 776 745 "data\[4\]" "" } { 760 712 776 777 "data\[5\]" "" } { 792 712 776 809 "data\[6\]" "" } { 632 712 776 649 "data\[1\]" "" } { 664 712 776 681 "data\[2\]" "" } { 600 712 776 617 "data\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1520300318441 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data2 " "Converted elements in bus name \"data2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data2\[19..0\] data219..0 " "Converted element name(s) from \"data2\[19..0\]\" to \"data219..0\"" {  } { { "TopLevel.bdf" "" { Schematic "D:/Labs/Virgin/Lab_6/TopLevel.bdf" { { 96 528 616 113 "data2\[19..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318456 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data2\[14\] data214 " "Converted element name(s) from \"data2\[14\]\" to \"data214\"" {  } { { "TopLevel.bdf" "" { Schematic "D:/Labs/Virgin/Lab_6/TopLevel.bdf" { { 560 560 640 577 "data2\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318456 ""}  } { { "TopLevel.bdf" "" { Schematic "D:/Labs/Virgin/Lab_6/TopLevel.bdf" { { 96 528 616 113 "data2\[19..0\]" "" } { 560 560 640 577 "data2\[14\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1520300318456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer multiplexer:inst1 " "Elaborating entity \"multiplexer\" for hierarchy \"multiplexer:inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "D:/Labs/Virgin/Lab_6/TopLevel.bdf" { { 392 568 712 472 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520300318503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX multiplexer:inst1\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"multiplexer:inst1\|LPM_MUX:LPM_MUX_component\"" {  } { { "multiplexer.vhd" "LPM_MUX_component" { Text "D:/Labs/Virgin/Lab_6/multiplexer.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520300318519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplexer:inst1\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"multiplexer:inst1\|LPM_MUX:LPM_MUX_component\"" {  } { { "multiplexer.vhd" "" { Text "D:/Labs/Virgin/Lab_6/multiplexer.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520300318519 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplexer:inst1\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"multiplexer:inst1\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318534 ""}  } { { "multiplexer.vhd" "" { Text "D:/Labs/Virgin/Lab_6/multiplexer.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1520300318534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_p7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_p7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_p7e " "Found entity 1: mux_p7e" {  } { { "db/mux_p7e.tdf" "" { Text "D:/Labs/Virgin/Lab_6/db/mux_p7e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520300318566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520300318566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_p7e multiplexer:inst1\|LPM_MUX:LPM_MUX_component\|mux_p7e:auto_generated " "Elaborating entity \"mux_p7e\" for hierarchy \"multiplexer:inst1\|LPM_MUX:LPM_MUX_component\|mux_p7e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520300318566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oscillator oscillator:inst " "Elaborating entity \"oscillator\" for hierarchy \"oscillator:inst\"" {  } { { "TopLevel.bdf" "inst" { Schematic "D:/Labs/Virgin/Lab_6/TopLevel.bdf" { { 56 384 528 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520300318566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter oscillator:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"oscillator:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "oscillator.vhd" "LPM_COUNTER_component" { Text "D:/Labs/Virgin/Lab_6/oscillator.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520300318597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "oscillator:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"oscillator:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "oscillator.vhd" "" { Text "D:/Labs/Virgin/Lab_6/oscillator.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520300318597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "oscillator:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"oscillator:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 20 " "Parameter \"lpm_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318597 ""}  } { { "oscillator.vhd" "" { Text "D:/Labs/Virgin/Lab_6/oscillator.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1520300318597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_13j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_13j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_13j " "Found entity 1: cntr_13j" {  } { { "db/cntr_13j.tdf" "" { Text "D:/Labs/Virgin/Lab_6/db/cntr_13j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520300318628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520300318628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_13j oscillator:inst\|lpm_counter:LPM_COUNTER_component\|cntr_13j:auto_generated " "Elaborating entity \"cntr_13j\" for hierarchy \"oscillator:inst\|lpm_counter:LPM_COUNTER_component\|cntr_13j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520300318628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_0 const_0:inst3 " "Elaborating entity \"const_0\" for hierarchy \"const_0:inst3\"" {  } { { "TopLevel.bdf" "inst3" { Schematic "D:/Labs/Virgin/Lab_6/TopLevel.bdf" { { 600 232 344 648 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520300318628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant const_0:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"const_0:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "const_0.vhd" "LPM_CONSTANT_component" { Text "D:/Labs/Virgin/Lab_6/const_0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520300318644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "const_0:inst3\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"const_0:inst3\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "const_0.vhd" "" { Text "D:/Labs/Virgin/Lab_6/const_0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520300318644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "const_0:inst3\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"const_0:inst3\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1520300318644 ""}  } { { "const_0.vhd" "" { Text "D:/Labs/Virgin/Lab_6/const_0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1520300318644 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1520300319472 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1520300319941 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1520300319941 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1520300320222 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1520300320222 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1520300320222 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1520300320222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "732 " "Peak virtual memory: 732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520300320363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 05 17:38:40 2018 " "Processing ended: Mon Mar 05 17:38:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520300320363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520300320363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520300320363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520300320363 ""}
