NDFramePage.OnPageTitleLoaded("File3:mvau_tb_v1.sv","mvau_tb_v1.sv");NDSummary.OnSummaryLoaded("File3:mvau_tb_v1.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Groups","Group"],["Initial blocks","Initial"],["Signals","Signal"],["Testbench","Testbench"]],[[94,0,1,"Testbench","Testbench"],[95,0,4,"<span class=\"Qualifier\">mvau_tb_v1.</span>&#8203;sv (testbench)","mvau_tb_v1.sv"],[96,0,1,"Signals","Signals"],[97,0,3,"rst_n","rst_n"],[98,0,3,"out_v","out_v"],[99,0,3,"out","out"],[100,0,3,"out_packed","out_packed"],[101,0,3,"in_v","in_v"],[102,0,3,"weights","weights"],[103,0,3,"in_mat","in_mat"],[104,0,3,"in","in"],[105,0,3,"mvau_beh","mvau_beh"],[106,0,3,"test_count","test_count"],[107,0,3,"do_comp","do_comp"],[108,0,1,"Initial blocks","Initial_blocks"],[109,0,2,"CLK_RST_GEN","CLK_RST_GEN"],[110,0,1,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[111,0,0,"CLK_GEN","CLK_GEN"],[112,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[113,0,0,"INP_MAT_GEN","INP_MAT_GEN"]]);