

================================================================
== Vivado HLS Report for 'aqed_out'
================================================================
* Date:           Fri Apr 10 23:59:18 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        aes_aqed_bug3
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     4.986|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   181|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|    99|
|Register         |        -|      -|     62|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      0|     62|   280|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      0|   ~0  |     3|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |tmp_4_fu_296_p2                  |     +    |      0|  0|  23|          16|           1|
    |or_cond_fu_215_p2                |    and   |      0|  0|   8|           1|           1|
    |val_assign_5_fu_280_p2           |    and   |      0|  0|   8|           1|           1|
    |tmp_1_fu_264_p2                  |   icmp   |      0|  0|  11|           8|           8|
    |tmp_2_fu_274_p2                  |   icmp   |      0|  0|  11|           8|           8|
    |tmp_3_fu_292_p2                  |   icmp   |      0|  0|  13|          16|          16|
    |tmp_not_fu_150_p2                |   icmp   |      0|  0|  13|          16|          16|
    |tmp_s_fu_210_p2                  |   icmp   |      0|  0|  13|          16|          16|
    |ult_fu_132_p2                    |   icmp   |      0|  0|  13|          16|          16|
    |brmerge1_fu_227_p2               |    or    |      0|  0|   8|           1|           1|
    |brmerge_fu_156_p2                |    or    |      0|  0|   8|           1|           1|
    |o2_qed_done_V_fu_312_p2          |    or    |      0|  0|   8|           1|           1|
    |p_0110_sum_fu_179_p2             |    or    |      0|  0|  10|           3|           1|
    |p_056_sum_fu_249_p2              |    or    |      0|  0|  10|           3|           1|
    |p_state_qed_done_V_fl_fu_307_p2  |    or    |      0|  0|   8|           1|           1|
    |or_cond_not_fu_221_p2            |    xor   |      0|  0|   8|           1|           2|
    |rev1_fu_138_p2                   |    xor   |      0|  0|   8|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 181|         110|          93|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  27|          5|    1|          5|
    |ap_return_0                  |   9|          2|    1|          2|
    |ap_return_1                  |   9|          2|    1|          2|
    |bmc_in_address0              |  15|          3|    4|         12|
    |bmc_in_address1              |  15|          3|    4|         12|
    |state_orig_done_V            |  15|          3|    1|          3|
    |state_qed_done_V_loc_reg_97  |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  99|         20|   13|         38|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   4|   0|    4|          0|
    |ap_return_0_preg              |   1|   0|    1|          0|
    |ap_return_1_preg              |   1|   0|    1|          0|
    |brmerge1_reg_376              |   1|   0|    1|          0|
    |brmerge_reg_357               |   1|   0|    1|          0|
    |state_orig_out_V_0            |   8|   0|    8|          0|
    |state_orig_out_V_1            |   8|   0|    8|          0|
    |state_out_count_V             |  16|   0|   16|          0|
    |state_out_count_V_lo_reg_343  |  16|   0|   16|          0|
    |state_qed_check_V             |   1|   0|    1|          0|
    |state_qed_done_V              |   1|   0|    1|          0|
    |state_qed_done_V_fla_reg_81   |   1|   0|    1|          0|
    |state_qed_done_V_loa_reg_350  |   1|   0|    1|          0|
    |state_qed_done_V_loc_reg_97   |   1|   0|    1|          0|
    |tmp_3_reg_390                 |   1|   0|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  62|   0|   62|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |       aqed_out      | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |       aqed_out      | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |       aqed_out      | return value |
|ap_done                   | out |    1| ap_ctrl_hs |       aqed_out      | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |       aqed_out      | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |       aqed_out      | return value |
|ap_return_0               | out |    1| ap_ctrl_hs |       aqed_out      | return value |
|ap_return_1               | out |    1| ap_ctrl_hs |       aqed_out      | return value |
|state_orig_issued_V       |  in |    1|   ap_none  | state_orig_issued_V |    pointer   |
|state_orig_in_V           |  in |   16|   ap_none  |   state_orig_in_V   |    pointer   |
|state_orig_done_V         | out |    1|   ap_vld   |  state_orig_done_V  |    pointer   |
|state_orig_done_V_ap_vld  | out |    1|   ap_vld   |  state_orig_done_V  |    pointer   |
|state_orig_idx_V          |  in |    2|   ap_none  |   state_orig_idx_V  |    pointer   |
|bmc_in_address0           | out |    4|  ap_memory |        bmc_in       |     array    |
|bmc_in_ce0                | out |    1|  ap_memory |        bmc_in       |     array    |
|bmc_in_q0                 |  in |    8|  ap_memory |        bmc_in       |     array    |
|bmc_in_address1           | out |    4|  ap_memory |        bmc_in       |     array    |
|bmc_in_ce1                | out |    1|  ap_memory |        bmc_in       |     array    |
|bmc_in_q1                 |  in |    8|  ap_memory |        bmc_in       |     array    |
|state_dup_in_V            |  in |   16|   ap_none  |    state_dup_in_V   |    pointer   |
|state_dup_issued_V        |  in |    1|   ap_none  |  state_dup_issued_V |    pointer   |
|state_dup_idx_V           |  in |    2|   ap_none  |   state_dup_idx_V   |    pointer   |
+--------------------------+-----+-----+------------+---------------------+--------------+

