# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/bonfire_axi4l2wb/bonfire_axi4l2wb.vhd" \

# Do not sort compile order
nosort
