
          Lattice Mapping Report File for Design Module 'top_level'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     PUF_impl1.ngd -o PUF_impl1_map.ncd -pr PUF_impl1.prf -mp PUF_impl1.mrp -lpf
     /home/damiano/Documenti/Esami/Tesi/PUF/FPGA/impl1/PUF_impl1.lpf -lpf
     /home/damiano/Documenti/Esami/Tesi/PUF/FPGA/PUF.lpf -c 0 -gui -msgset
     /home/damiano/Documenti/Esami/Tesi/PUF/FPGA/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  05/03/21  11:33:48

Design Summary
--------------

   Number of registers:     10 out of  7209 (0%)
      PFU registers:           10 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:         6 out of  3432 (0%)
      SLICEs as Logic/ROM:      6 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:         11 out of  6864 (0%)
      Number used as logic LUTs:         11
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 13 + 4(JTAG) out of 115 (15%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net cpu_fpga_clk_c: 6 loads, 6 rising, 0 falling (Driver: PIO cpu_fpga_clk
     )
   Number of Clock Enables:  2

                                    Page 1




Design:  top_level                                     Date:  05/03/21  11:33:48

Design Summary (cont)
---------------------
     Net STATE_1: 1 loads, 1 LSLICEs
     Net cpu_fpga_clk_c_enable_8: 4 loads, 4 LSLICEs
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net cpu_fpga_clk_c_enable_8: 4 loads
     Net cpu_fpga_bus_nwe_c: 3 loads
     Net STATE_1: 3 loads
     Net STATE_0: 2 loads
     Net cpu_fpga_bus_d_c_3: 1 loads
     Net cpu_fpga_bus_ne1_c: 1 loads
     Net fpga_io_gp_c_2: 1 loads
     Net fpga_io_gp_c_6: 1 loads
     Net n18: 1 loads
     Net n20: 1 loads




   Number of warnings:  30
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: input pad net 'cpu_fpga_bus_a[5]' has no legal load.
WARNING - map: input pad net 'cpu_fpga_bus_a[4]' has no legal load.
WARNING - map: input pad net 'cpu_fpga_bus_a[3]' has no legal load.
WARNING - map: input pad net 'cpu_fpga_bus_a[2]' has no legal load.
WARNING - map: input pad net 'cpu_fpga_bus_a[1]' has no legal load.
WARNING - map: input pad net 'cpu_fpga_bus_a[0]' has no legal load.
WARNING - map: input pad net 'cpu_fpga_bus_d[15]' has no legal load.
WARNING - map: input pad net 'cpu_fpga_bus_d[14]' has no legal load.
WARNING - map: input pad net 'cpu_fpga_bus_d[13]' has no legal load.
WARNING - map: input pad net 'cpu_fpga_bus_d[12]' has no legal load.
WARNING - map: input pad net 'cpu_fpga_bus_d[11]' has no legal load.
WARNING - map: input pad net 'cpu_fpga_bus_d[10]' has no legal load.
WARNING - map: input pad net 'cpu_fpga_bus_d[9]' has no legal load.
WARNING - map: input pad net 'cpu_fpga_bus_d[8]' has no legal load.
WARNING - map: input pad net 'cpu_fpga_bus_noe' has no legal load.
WARNING - map: IO buffer missing for top level port
     cpu_fpga_bus_a[5:0](5)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     cpu_fpga_bus_a[5:0](4)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     cpu_fpga_bus_a[5:0](3)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     cpu_fpga_bus_a[5:0](2)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     cpu_fpga_bus_a[5:0](1)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     cpu_fpga_bus_a[5:0](0)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     cpu_fpga_bus_d[15:0](15)...logic will be discarded.
WARNING - map: IO buffer missing for top level port

                                    Page 2




Design:  top_level                                     Date:  05/03/21  11:33:48

Design Errors/Warnings (cont)
-----------------------------
     cpu_fpga_bus_d[15:0](14)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     cpu_fpga_bus_d[15:0](13)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     cpu_fpga_bus_d[15:0](12)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     cpu_fpga_bus_d[15:0](11)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     cpu_fpga_bus_d[15:0](10)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     cpu_fpga_bus_d[15:0](9)...logic will be discarded.
WARNING - map: IO buffer missing for top level port
     cpu_fpga_bus_d[15:0](8)...logic will be discarded.
WARNING - map: IO buffer missing for top level port cpu_fpga_bus_noe...logic
     will be discarded.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| fpga_io_gp[2]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| fpga_io_gp[6]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| fpga_io_gp[7]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| fpga_io_gp[3]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_int_n      | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| fpga_io_gp[4]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| fpga_io_gp[5]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| fpga_io_gp[1]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| fpga_io_gp[0]       | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_d[7]   | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_d[6]   | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_d[5]   | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_d[4]   | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_d[3]   | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_d[2]   | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_d[1]   | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_d[0]   | INPUT     | LVCMOS33  |            |

                                    Page 3




Design:  top_level                                     Date:  05/03/21  11:33:48

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_nwe    | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_bus_ne1    | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_clk        | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| cpu_fpga_rst        | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i109 undriven or does not drive anything - clipped.
Signal n179 was merged into signal cpu_fpga_rst_c
Signal VCC_net undriven or does not drive anything - clipped.
Block i91_1_lut was optimized away.

     

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is
        'cpu_fpga_rst_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 263 MB
        















                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
