<module name="VPAC0_COMMON_0_IVPAC_TOP_0_CFG_SLV_DRU_UTC_VPAC0_DRU_MMR_CFG_DRU_DRU_CHRT" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="IVPAC_TOP_0__CFG_SLV__DRU_UTC_VPAC0__DRU_MMR_CFG__DRU_DRU_DRU_CHRT_chrt_ctl" acronym="IVPAC_TOP_0__CFG_SLV__DRU_UTC_VPAC0__DRU_MMR_CFG__DRU_DRU_DRU_CHRT_chrt_ctl" offset="0x0" width="64" description="The channel realtime control register contains real-time cotrol and status information for the DMA Channel. The fields in this regsiter can be changed while the channel is in operation.">
		<bitfield id="ENABLE" width="1" begin="31" end="31" resetval="0x0" description="This field enables or disables the channel.  Disabling a channel halts operation on the channel after the current block transfer is completed.  Disabling a channel in the middle of a packet transfer may result in underflow conditions in the attached application block and data loss.  This field is encoded as follows: 0 = channel is disabled 1 = channel is enabled This field will be cleared after a channel teardown is complete." range="31" rwaccess="R/W"/> 
		<bitfield id="TEARDOWN" width="1" begin="30" end="30" resetval="0x0" description="Channel teardown: Setting this bit will request the channel to be torn down.  This field will remain set after a channel teardown is complete." range="30" rwaccess="R/W"/> 
		<bitfield id="PAUSE" width="1" begin="29" end="29" resetval="0x0" description="Channel pause: Setting this bit will request the channel to pause processing at the next packet boundary.  This is a more graceful method of halting processing than disabling the channel as it will not allow any current packets to underflow." range="29" rwaccess="R/W"/> 
		<bitfield id="FORCED_TEARDOWN" width="1" begin="28" end="28" resetval="0x0" description="Channel forced teardown: Setting this bit will request the channel to be torn down forcefulyy.  This field will clear after a channel teardown is complete." range="28" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__DRU_UTC_VPAC0__DRU_MMR_CFG__DRU_DRU_DRU_CHRT_chrt_swtrig" acronym="IVPAC_TOP_0__CFG_SLV__DRU_UTC_VPAC0__DRU_MMR_CFG__DRU_DRU_DRU_CHRT_chrt_swtrig" offset="0x8" width="64" description="The Software Trigger Register provides a mechanism by which software can directly trigger the channel in a secure way.">
		<bitfield id="LOCAL_TRIGGER0" width="1" begin="2" end="2" resetval="0x0" description="Trigger: writing this bit with a value of 1 will cause the trigger event to be sent to this channel. This will trigger LOCAL Event" range="2" rwaccess="R/W"/> 
		<bitfield id="GLOBAL_TRIGGER1" width="1" begin="1" end="1" resetval="0x0" description="Trigger: writing this bit with a value of 1 will cause the trigger event to be sent to this channel. This will trigger Global Event 1" range="1" rwaccess="R/W"/> 
		<bitfield id="GLOBAL_TRIGGER0" width="1" begin="0" end="0" resetval="0x0" description="Trigger: writing this bit with a value of 1 will cause the trigger event to be sent to this channel. This will trigger Global Event 0" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__DRU_UTC_VPAC0__DRU_MMR_CFG__DRU_DRU_DRU_CHRT_chrt_status_det" acronym="IVPAC_TOP_0__CFG_SLV__DRU_UTC_VPAC0__DRU_MMR_CFG__DRU_DRU_DRU_CHRT_chrt_status_det" offset="0x10" width="64" description="The channel status details">
		<bitfield id="CH_ACTIVE" width="1" begin="63" end="63" resetval="0x0" description="The channel has some active work" range="63" rwaccess="R"/> 
		<bitfield id="WR_ACTIVE" width="1" begin="62" end="62" resetval="0x0" description="The top TR has submitted a sub-TR to the write portion of the queue" range="62" rwaccess="R"/> 
		<bitfield id="RD_ACTIVE" width="1" begin="61" end="61" resetval="0x0" description="The top TR has submitted a sub-TR to the read portion of the queue" range="61" rwaccess="R"/> 
		<bitfield id="TR_IN_QUEUE_CNT" width="8" begin="31" end="24" resetval="0x0" description="The number of TRs for the channel that are in the queue FIFO" range="31 - 24" rwaccess="R"/> 
		<bitfield id="TR_CNT" width="8" begin="23" end="16" resetval="0x0" description="The number of TRs in the channel FIFO" range="23 - 16" rwaccess="R"/> 
		<bitfield id="CMD_ID" width="8" begin="15" end="8" resetval="0x0" description="The last cmd_id given to the write queue" range="15 - 8" rwaccess="R"/> 
		<bitfield id="INFO" width="4" begin="7" end="4" resetval="0x0" description="The info of the error that was received" range="7 - 4" rwaccess="R"/> 
		<bitfield id="STATUS_TYPE" width="4" begin="3" end="0" resetval="0x0" description="The type of error that was received" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__DRU_UTC_VPAC0__DRU_MMR_CFG__DRU_DRU_DRU_CHRT_chrt_status_cnt" acronym="IVPAC_TOP_0__CFG_SLV__DRU_UTC_VPAC0__DRU_MMR_CFG__DRU_DRU_DRU_CHRT_chrt_status_cnt" offset="0x18" width="64" description="The channel count details">
		<bitfield id="ICNT3" width="16" begin="63" end="48" resetval="0x0" description="The last icnt3 given to the write queue" range="63 - 48" rwaccess="R"/> 
		<bitfield id="ICNT2" width="16" begin="47" end="32" resetval="0x0" description="The last icnt2 given to the write queue" range="47 - 32" rwaccess="R"/> 
		<bitfield id="ICNT1" width="16" begin="31" end="16" resetval="0x0" description="The last icnt1 given to the write queue" range="31 - 16" rwaccess="R"/> 
		<bitfield id="ICNT0" width="16" begin="15" end="0" resetval="0x0" description="The last icnt0 given to the write queue" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__DRU_UTC_VPAC0__DRU_MMR_CFG__DRU_DRU_DRU_CHRT_chrt_ring_fwd_db" acronym="IVPAC_TOP_0__CFG_SLV__DRU_UTC_VPAC0__DRU_MMR_CFG__DRU_DRU_DRU_CHRT_chrt_ring_fwd_db" offset="0x20" width="64" description="The Ring N Doorbell Register is written by software to increment or decrement the number of entries on a Ring.  One or more entries as specified by the entry_cnt field can be added to a ring with a single write operation.">
		<bitfield id="ENTRY_CNT" width="8" begin="7" end="0" resetval="0x0" description="Signed number of entries by which to increment the ring occupancy. For normal Tx Ring operation, this value should be a positive number.  This occ value for the ring is increased by this value each time the doorbell register is written (occ absolute value will increase or decrease based on the sign of the tentry_cnt)." range="7 - 0" rwaccess="W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__DRU_UTC_VPAC0__DRU_MMR_CFG__DRU_DRU_DRU_CHRT_chrt_ring_fwd_occ" acronym="IVPAC_TOP_0__CFG_SLV__DRU_UTC_VPAC0__DRU_MMR_CFG__DRU_DRU_DRU_CHRT_chrt_ring_fwd_occ" offset="0x28" width="64" description="The Ring N Occupancy Register can be read by software to determine the total number of valid entries on a ring.  The contents of each of these registers are unary ORed in order to create a pending signal for the ring which can be used for triggering hardware operations and/or for generating interrupts to the host.">
		<bitfield id="OCC" width="17" begin="16" end="0" resetval="0x0" description="Total number of valid entries on the ring.  This value is generally intended to be incremented by doorbell pokes from software and is decremented by the DMA engine as entries are completed." range="16 - 0" rwaccess="R"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__DRU_UTC_VPAC0__DRU_MMR_CFG__DRU_DRU_DRU_CHRT_chrt_ring_rvrs_db" acronym="IVPAC_TOP_0__CFG_SLV__DRU_UTC_VPAC0__DRU_MMR_CFG__DRU_DRU_DRU_CHRT_chrt_ring_rvrs_db" offset="0x40" width="64" description="The Ring N Doorbell Register is written by software to increment or decrement the number of entries on a Ring.  One or more entries as specified by the entry_cnt field can be added to a ring with a single write operation.">
		<bitfield id="TDOWN_ACK" width="1" begin="31" end="31" resetval="0x0" description="This bit is set to 1 to ackowledge (and clear) the tdown_complete bit in the corresponding Ring N Occupancy Register.  this bit is only valid on the reverse rings (rings consumed by the Host SW) " range="31" rwaccess="W"/> 
		<bitfield id="ENTRY_CNT" width="8" begin="7" end="0" resetval="0x0" description="Signed number of entries by which to increment the ring occupancy. For normal Tx Ring operation, this value should be a positive number.  This occ value for the ring is increased by this value each time the doorbell register is written (occ absolute value will increase or decrease based on the sign of the tentry_cnt)." range="7 - 0" rwaccess="W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__DRU_UTC_VPAC0__DRU_MMR_CFG__DRU_DRU_DRU_CHRT_chrt_ring_rvrs_occ" acronym="IVPAC_TOP_0__CFG_SLV__DRU_UTC_VPAC0__DRU_MMR_CFG__DRU_DRU_DRU_CHRT_chrt_ring_rvrs_occ" offset="0x48" width="64" description="The Ring N Occupancy Register can be read by software to determine the total number of valid entries on a ring.  The contents of each of these registers are unary ORed in order to create a pending signal for the ring which can be used for triggering hardware operations and/or for generating interrupts to the host.">
		<bitfield id="TDOWN_COMPLETE" width="1" begin="31" end="31" resetval="0x0" description="This bit when set indicates that a teardown is complete on the channel.  This bit is cleared anytime the tdown_ack bit is written as a 1 in the corresponding Ring N Doorbell Register.  This bit is only valid on the reverse rings (rings consumed by the Host SW)." range="31" rwaccess="R"/> 
		<bitfield id="OCC" width="17" begin="16" end="0" resetval="0x0" description="Total number of valid entries on the ring.  This value is generally intended to be incremented by doorbell pokes from software and is decremented by the DMA engine as entries are completed." range="16 - 0" rwaccess="R"/>
	</register>
</module>