{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1726100922543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1726100922550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 21:28:42 2024 " "Processing started: Wed Sep 11 21:28:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1726100922550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1726100922550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off registrador_32bits -c registrador_32bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off registrador_32bits -c registrador_32bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1726100922550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1726100923777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_32bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador_32bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_32bits " "Found entity 1: registrador_32bits" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726100923917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726100923917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "registrador_32bits " "Elaborating entity \"registrador_32bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1726100924000 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst inst~_emulated inst~1 " "Register \"inst\" is converted into an equivalent circuit using register \"inst~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 360 424 200 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst1 inst1~_emulated inst~1 " "Register \"inst1\" is converted into an equivalent circuit using register \"inst1~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 472 536 200 "inst1" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst2 inst2~_emulated inst~1 " "Register \"inst2\" is converted into an equivalent circuit using register \"inst2~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 584 648 200 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst3 inst3~_emulated inst~1 " "Register \"inst3\" is converted into an equivalent circuit using register \"inst3~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 696 760 200 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst4 inst4~_emulated inst~1 " "Register \"inst4\" is converted into an equivalent circuit using register \"inst4~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 808 872 200 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst5 inst5~_emulated inst~1 " "Register \"inst5\" is converted into an equivalent circuit using register \"inst5~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 920 984 200 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst6 inst6~_emulated inst~1 " "Register \"inst6\" is converted into an equivalent circuit using register \"inst6~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 1032 1096 200 "inst6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst7 inst7~_emulated inst~1 " "Register \"inst7\" is converted into an equivalent circuit using register \"inst7~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 1144 1208 200 "inst7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst16 inst16~_emulated inst~1 " "Register \"inst16\" is converted into an equivalent circuit using register \"inst16~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 1256 1320 200 "inst16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst17 inst17~_emulated inst~1 " "Register \"inst17\" is converted into an equivalent circuit using register \"inst17~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 1368 1432 200 "inst17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst18 inst18~_emulated inst~1 " "Register \"inst18\" is converted into an equivalent circuit using register \"inst18~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 1480 1544 200 "inst18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst19 inst19~_emulated inst~1 " "Register \"inst19\" is converted into an equivalent circuit using register \"inst19~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 1592 1656 200 "inst19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst20 inst20~_emulated inst~1 " "Register \"inst20\" is converted into an equivalent circuit using register \"inst20~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 1704 1768 200 "inst20" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst21 inst21~_emulated inst~1 " "Register \"inst21\" is converted into an equivalent circuit using register \"inst21~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 1816 1880 200 "inst21" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst22 inst22~_emulated inst~1 " "Register \"inst22\" is converted into an equivalent circuit using register \"inst22~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 1928 1992 200 "inst22" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst22"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst23 inst23~_emulated inst~1 " "Register \"inst23\" is converted into an equivalent circuit using register \"inst23~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 120 2040 2104 200 "inst23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst31 inst31~_emulated inst~1 " "Register \"inst31\" is converted into an equivalent circuit using register \"inst31~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 2040 2104 328 "inst31" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst31"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst8 inst8~_emulated inst~1 " "Register \"inst8\" is converted into an equivalent circuit using register \"inst8~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 360 424 328 "inst8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst9 inst9~_emulated inst~1 " "Register \"inst9\" is converted into an equivalent circuit using register \"inst9~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 472 536 328 "inst9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst10 inst10~_emulated inst~1 " "Register \"inst10\" is converted into an equivalent circuit using register \"inst10~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 584 648 328 "inst10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst11 inst11~_emulated inst~1 " "Register \"inst11\" is converted into an equivalent circuit using register \"inst11~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 696 760 328 "inst11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst12 inst12~_emulated inst~1 " "Register \"inst12\" is converted into an equivalent circuit using register \"inst12~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 808 872 328 "inst12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst13 inst13~_emulated inst~1 " "Register \"inst13\" is converted into an equivalent circuit using register \"inst13~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 920 984 328 "inst13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst14 inst14~_emulated inst~1 " "Register \"inst14\" is converted into an equivalent circuit using register \"inst14~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 1032 1096 328 "inst14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst15 inst15~_emulated inst~1 " "Register \"inst15\" is converted into an equivalent circuit using register \"inst15~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 1144 1208 328 "inst15" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst24 inst24~_emulated inst~1 " "Register \"inst24\" is converted into an equivalent circuit using register \"inst24~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 1256 1320 328 "inst24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst25 inst25~_emulated inst~1 " "Register \"inst25\" is converted into an equivalent circuit using register \"inst25~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 1368 1432 328 "inst25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst26 inst26~_emulated inst~1 " "Register \"inst26\" is converted into an equivalent circuit using register \"inst26~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 1480 1544 328 "inst26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst27 inst27~_emulated inst~1 " "Register \"inst27\" is converted into an equivalent circuit using register \"inst27~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 1592 1656 328 "inst27" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst27"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst28 inst28~_emulated inst~1 " "Register \"inst28\" is converted into an equivalent circuit using register \"inst28~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 1704 1768 328 "inst28" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst28"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst29 inst29~_emulated inst~1 " "Register \"inst29\" is converted into an equivalent circuit using register \"inst29~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 1816 1880 328 "inst29" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst29"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst30 inst30~_emulated inst~1 " "Register \"inst30\" is converted into an equivalent circuit using register \"inst30~_emulated\" and latch \"inst~1\"" {  } { { "registrador_32bits.bdf" "" { Schematic "G:/Outros computadores/Meu laptop/CEFET/2° Semestre/Arquitetura e Organização de Computadores/Quartus/MIC-1/registrador_32bits/registrador_32bits.bdf" { { 248 1928 1992 328 "inst30" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1726100926165 "|registrador_32bits|inst30"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1726100926165 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1726100926337 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1726100927599 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726100927599 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1726100928458 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1726100928458 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1726100928458 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1726100928458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1726100929077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 21:28:49 2024 " "Processing ended: Wed Sep 11 21:28:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1726100929077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1726100929077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1726100929077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1726100929077 ""}
