Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Sat Nov 18 12:57:30 2023
| Host             : LAPTOP-UV5HGDQN running 64-bit major release  (build 9200)
| Command          : report_power -file energy_detection_fixed_th_power_routed.rpt -pb energy_detection_fixed_th_power_summary_routed.pb -rpx energy_detection_fixed_th_power_routed.rpx
| Design           : energy_detection_fixed_th
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.152        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.060        |
| Device Static (W)        | 0.091        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 83.3         |
| Junction Temperature (C) | 26.7         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.016 |        4 |       --- |             --- |
| Slice Logic              |     0.009 |    23147 |       --- |             --- |
|   LUT as Logic           |     0.006 |     5975 |     17600 |           33.95 |
|   Register               |     0.001 |    10152 |     35200 |           28.84 |
|   LUT as Shift Register  |    <0.001 |     1485 |      6000 |           24.75 |
|   CARRY4                 |    <0.001 |      790 |      4400 |           17.95 |
|   LUT as Distributed RAM |    <0.001 |      184 |      6000 |            3.07 |
|   F7/F8 Muxes            |    <0.001 |      137 |     17600 |            0.78 |
|   Others                 |     0.000 |     1964 |       --- |             --- |
| Signals                  |     0.013 |    14557 |       --- |             --- |
| Block RAM                |     0.015 |     15.5 |        60 |           25.83 |
| DSPs                     |     0.008 |       17 |        80 |           21.25 |
| I/O                      |    <0.001 |        2 |       100 |            2.00 |
| Static Power             |     0.091 |          |           |                 |
| Total                    |     0.152 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.064 |       0.059 |      0.004 |
| Vccaux    |       1.800 |     0.005 |       0.000 |      0.005 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| sys_clk                                                                                    | sys_clk                                                              |            20.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------+-----------+
| Name                                                                                         | Power (W) |
+----------------------------------------------------------------------------------------------+-----------+
| energy_detection_fixed_th                                                                    |     0.060 |
|   dbg_hub                                                                                    |     0.002 |
|     inst                                                                                     |     0.002 |
|       BSCANID.u_xsdbm_id                                                                     |     0.002 |
|         CORE_XSDB.UUT_MASTER                                                                 |     0.001 |
|           U_ICON_INTERFACE                                                                   |     0.001 |
|             U_CMD1                                                                           |    <0.001 |
|             U_CMD2                                                                           |    <0.001 |
|             U_CMD3                                                                           |    <0.001 |
|             U_CMD4                                                                           |    <0.001 |
|             U_CMD5                                                                           |    <0.001 |
|             U_CMD6_RD                                                                        |    <0.001 |
|               U_RD_FIFO                                                                      |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                        |    <0.001 |
|                   inst_fifo_gen                                                              |    <0.001 |
|                     gconvfifo.rf                                                             |    <0.001 |
|                       grf.rf                                                                 |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                           |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                             |    <0.001 |
|                           gr1.gr1_int.rfwft                                                  |    <0.001 |
|                           gras.rsts                                                          |    <0.001 |
|                           rpntr                                                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                           gwas.wsts                                                          |    <0.001 |
|                           wpntr                                                              |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                |    <0.001 |
|                           gdm.dm_gen.dm                                                      |    <0.001 |
|                             RAM_reg_0_15_0_5                                                 |    <0.001 |
|                             RAM_reg_0_15_12_15                                               |    <0.001 |
|                             RAM_reg_0_15_6_11                                                |    <0.001 |
|                         rstblk                                                               |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst           |    <0.001 |
|             U_CMD6_WR                                                                        |    <0.001 |
|               U_WR_FIFO                                                                      |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                        |    <0.001 |
|                   inst_fifo_gen                                                              |    <0.001 |
|                     gconvfifo.rf                                                             |    <0.001 |
|                       grf.rf                                                                 |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                           |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                               |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                             |    <0.001 |
|                           gras.rsts                                                          |    <0.001 |
|                           rpntr                                                              |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                           gwas.wsts                                                          |    <0.001 |
|                           wpntr                                                              |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                |    <0.001 |
|                           gdm.dm_gen.dm                                                      |    <0.001 |
|                             RAM_reg_0_15_0_5                                                 |    <0.001 |
|                             RAM_reg_0_15_12_15                                               |    <0.001 |
|                             RAM_reg_0_15_6_11                                                |    <0.001 |
|                         rstblk                                                               |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst           |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst           |    <0.001 |
|             U_CMD7_CTL                                                                       |    <0.001 |
|             U_CMD7_STAT                                                                      |    <0.001 |
|             U_STATIC_STATUS                                                                  |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                          |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                     |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                              |    <0.001 |
|             U_RD_ABORT_FLAG                                                                  |    <0.001 |
|             U_RD_REQ_FLAG                                                                    |    <0.001 |
|             U_TIMER                                                                          |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                      |    <0.001 |
|             U_RD_DIN_BUS_MUX                                                                 |    <0.001 |
|         CORE_XSDB.U_ICON                                                                     |    <0.001 |
|           U_CMD                                                                              |    <0.001 |
|           U_STAT                                                                             |    <0.001 |
|           U_SYNC                                                                             |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                        |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                      |    <0.001 |
|   energy_detection_module_inst                                                               |     0.005 |
|     control_unit_ed_inst                                                                     |    <0.001 |
|       cu_detection                                                                           |    <0.001 |
|       cu_packing                                                                             |    <0.001 |
|     datapath_unit_ed_inst                                                                    |     0.005 |
|       accumulator_inst                                                                       |    <0.001 |
|         U0                                                                                   |    <0.001 |
|           i_synth                                                                            |    <0.001 |
|             i_baseip.i_xbip_accum                                                            |    <0.001 |
|               dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |    <0.001 |
|                 i_synth_option.i_synth_model                                                 |    <0.001 |
|                   opt_vx5.i_uniwrap                                                          |    <0.001 |
|       counter_mod_10_inst_0                                                                  |    <0.001 |
|         U0                                                                                   |    <0.001 |
|           i_synth                                                                            |    <0.001 |
|             i_baseip.i_xbip_counter                                                          |    <0.001 |
|               i_dsp48.i_dsp                                                                  |    <0.001 |
|                 i_vx7.i_dsp48e_wrap                                                          |    <0.001 |
|       counter_mod_10_inst_1                                                                  |    <0.001 |
|         U0                                                                                   |    <0.001 |
|           i_synth                                                                            |    <0.001 |
|             i_baseip.i_xbip_counter                                                          |    <0.001 |
|               i_dsp48.i_dsp                                                                  |    <0.001 |
|                 i_vx7.i_dsp48e_wrap                                                          |    <0.001 |
|       ffd_en_inst                                                                            |    <0.001 |
|       fifo_inst_0                                                                            |     0.002 |
|         U0                                                                                   |     0.002 |
|           inst_fifo_gen                                                                      |     0.002 |
|             gconvfifo.rf                                                                     |     0.002 |
|               gbi.bi                                                                         |     0.002 |
|                 g7ser_birst.rstbt                                                            |    <0.001 |
|                 v7_bi_fifo.fblk                                                              |     0.002 |
|                   gextw[1].gnll_fifo.inst_extd                                               |     0.002 |
|                     gonep.inst_prim                                                          |     0.002 |
|       fifo_inst_1                                                                            |     0.002 |
|         U0                                                                                   |     0.002 |
|           inst_fifo_gen                                                                      |     0.002 |
|             gconvfifo.rf                                                                     |     0.002 |
|               gbi.bi                                                                         |     0.002 |
|                 g7ser_birst.rstbt                                                            |    <0.001 |
|                 v7_bi_fifo.fblk                                                              |     0.002 |
|                   gextw[1].gnll_fifo.inst_extd                                               |     0.002 |
|                     gonep.inst_prim                                                          |     0.002 |
|     ffd_inst                                                                                 |    <0.001 |
|   fft_t_inst                                                                                 |     0.037 |
|     control_unit_fft_inst                                                                    |    <0.001 |
|       cu_fft_controller_inst                                                                 |    <0.001 |
|       datapath_fft_controller_inst                                                           |    <0.001 |
|         counter_mod_10_inst                                                                  |    <0.001 |
|           U0                                                                                 |    <0.001 |
|             i_synth                                                                          |    <0.001 |
|               i_baseip.i_xbip_counter                                                        |    <0.001 |
|                 i_dsp48.i_dsp                                                                |    <0.001 |
|                   i_vx7.i_dsp48e_wrap                                                        |    <0.001 |
|     rom_32x1024_inst                                                                         |     0.001 |
|       U0                                                                                     |     0.001 |
|         inst_blk_mem_gen                                                                     |     0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                               |     0.001 |
|             valid.cstr                                                                       |     0.001 |
|               ramloop[0].ram.r                                                               |     0.001 |
|                 prim_init.ram                                                                |     0.001 |
|     xfft_0_inst                                                                              |     0.036 |
|       U0                                                                                     |     0.036 |
|         i_synth                                                                              |     0.036 |
|           axi_wrapper                                                                        |     0.002 |
|             config_channel_fifo                                                              |    <0.001 |
|               gen_non_real_time.data_in_fifo_pt1                                             |    <0.001 |
|                 fifo0                                                                        |    <0.001 |
|             data_in_channel_fifo                                                             |    <0.001 |
|               gen_non_real_time.data_in_fifo_pt1                                             |    <0.001 |
|                 fifo0                                                                        |    <0.001 |
|             data_out_channel                                                                 |    <0.001 |
|               gen_non_real_time.fifo                                                         |    <0.001 |
|                 fifo0                                                                        |    <0.001 |
|             gen_status_channel.status_fifo                                                   |    <0.001 |
|               gen_non_real_time.fifo                                                         |    <0.001 |
|                 fifo0                                                                        |    <0.001 |
|           xfft_inst                                                                          |     0.034 |
|             non_floating_point.arch_d.xfft_inst                                              |     0.034 |
|               DOUT_CNT_CTRL_0                                                                |    <0.001 |
|                 cnt                                                                          |    <0.001 |
|                   cnt_addsub                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                           i_q.i_simple.qreg                                                  |    <0.001 |
|                   i_tc_compare_new                                                           |    <0.001 |
|               FLOW                                                                           |    <0.001 |
|                 proc0_counter                                                                |    <0.001 |
|                   cnt_addsub                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                           i_q.i_simple.qreg                                                  |    <0.001 |
|                   i_tc_compare_new                                                           |    <0.001 |
|                 proc_cnt_start                                                               |    <0.001 |
|                 reset_sustain.delay_reset_3                                                  |    <0.001 |
|                   counter_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 reset_sustain.delay_reset_7                                                  |    <0.001 |
|                   counter_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 reset_sustain.resets_4_pes[0].delay_reset_pe                                 |    <0.001 |
|                   counter_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 reset_sustain.resets_4_pes[1].delay_reset_pe                                 |    <0.001 |
|                   counter_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 reset_sustain.resets_4_pes[2].delay_reset_pe                                 |    <0.001 |
|                   counter_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   tc_compare                                                                 |    <0.001 |
|                 reset_sustain.resets_4_pes[3].delay_reset_pe                                 |    <0.001 |
|                   counter_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   tc_compare                                                                 |    <0.001 |
|                 reset_sustain.resets_4_pes[4].delay_reset_pe                                 |    <0.001 |
|                   counter_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                 start_reg_delay                                                              |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|               has_bit_reverse.REG3                                                           |    <0.001 |
|               has_bit_reverse.delay_DV                                                       |    <0.001 |
|                 need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                   i_bb_inst                                                                  |    <0.001 |
|               has_bit_reverse.delay_addr_r_MSB                                               |    <0.001 |
|               has_bit_reverse.delay_addr_w_MSB                                               |    <0.001 |
|               has_bit_reverse.delay_done_int                                                 |    <0.001 |
|                 need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                   i_bb_inst                                                                  |    <0.001 |
|               has_bit_reverse.delay_reorder_write_addr                                       |    <0.001 |
|               has_bit_reverse.dig_rev_mem                                                    |    <0.001 |
|                 blk_ram.use_bram_only.mem                                                    |    <0.001 |
|               has_bit_reverse.dout_rev_we_delay                                              |    <0.001 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram     |    <0.001 |
|                   i_bb_inst                                                                  |    <0.001 |
|               has_bit_reverse.fixed_pt_size_muxed_addresses.read_addr_fixed_nfft_delay       |    <0.001 |
|               has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1                    |    <0.001 |
|                 cnt                                                                          |    <0.001 |
|                   cnt_addsub                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                           i_q.i_simple.qreg                                                  |    <0.001 |
|                   i_tc_compare_new                                                           |    <0.001 |
|               has_bit_reverse.pe_out_reg                                                     |    <0.001 |
|               has_bit_reverse.unshifted_read_addr.read_addr_delay                            |    <0.001 |
|               has_overflow.natural_ovflo.DOUT_DONE_E_CNT                                     |    <0.001 |
|                 cnt_async                                                                    |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                               |    <0.001 |
|                     no_pipelining.the_addsub                                                 |    <0.001 |
|                       i_lut6.i_lut6_addsub                                                   |    <0.001 |
|                 threshold                                                                    |    <0.001 |
|               has_overflow.natural_ovflo.delay_ovflo_bit_rev                                 |    <0.001 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram     |    <0.001 |
|                   i_bb_inst                                                                  |    <0.001 |
|               input_delay_im                                                                 |    <0.001 |
|               input_delay_re                                                                 |    <0.001 |
|               pe0_bf1_addr_gen                                                               |    <0.001 |
|               pe0_bf2_start_gen                                                              |    <0.001 |
|               pe_gen[0].natural_order_input.OVFLO_FIFO                                       |    <0.001 |
|               pe_gen[0].natural_order_input.PE                                               |     0.009 |
|                 FB_1.BF_1                                                                    |     0.002 |
|                   BTFLY0                                                                     |    <0.001 |
|                     logic_bfly_byp.add_i                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.add_r                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_i                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_r                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                   MEM                                                                        |     0.001 |
|                     blk_ram.use_bram_only.mem                                                |     0.001 |
|                   mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mux_sel_reg                                                                |    <0.001 |
|                   no_nfft.bypass_reg                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   no_twos_cmp.REG_lower_im                                                   |    <0.001 |
|                   no_twos_cmp.REG_lower_re                                                   |    <0.001 |
|                   wr_addr_del                                                                |    <0.001 |
|                 delay_addr_bf2                                                               |    <0.001 |
|                 delay_addr_tw                                                                |    <0.001 |
|                 has_TW_mult.MULT                                                             |     0.003 |
|                   i_cmpy                                                                     |     0.003 |
|                     three_mult_structure.use_dsp.i_dsp48                                     |     0.003 |
|                       dsp_preadder_1.reg_mult1_preadd_d                                      |    <0.001 |
|                       mult1_preadder_d_plus_a.mult1                                          |    <0.001 |
|                         mult                                                                 |    <0.001 |
|                           use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       mult2_preadder_d_plus_a.mult2                                          |    <0.001 |
|                         mult                                                                 |    <0.001 |
|                       mult3_preadder_d_minus_a.mult3                                         |    <0.001 |
|                         mult                                                                 |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       optionally_negate_inputs                                               |    <0.001 |
|                 has_TW_mult.TW                                                               |    <0.001 |
|                   ADD0                                                                       |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   MUX0                                                                       |    <0.001 |
|                   delay_tw_addr_msb                                                          |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twiddle_generator                                                          |    <0.001 |
|                     tw0.twgen0                                                               |    <0.001 |
|                 has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                     |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                    |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                             |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                     |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_ovflo_control.delay_ovflo_start                                          |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_ovflo_control.delay_ovflo_valid                                          |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                       |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                          |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 hasbf2.FB_2.BF_2                                                             |     0.003 |
|                   BTFLY0                                                                     |    <0.001 |
|                     logic_bfly_byp.add_i                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.add_r                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_i                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_r                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                   MEM                                                                        |     0.001 |
|                     blk_ram.use_bram_only.mem                                                |     0.001 |
|                   mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mux_sel_reg                                                                |    <0.001 |
|                   no_nfft.bypass_reg                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twos_cmp.REG_lower_im                                                      |    <0.001 |
|                   twos_cmp.REG_lower_re                                                      |    <0.001 |
|                   twos_cmp.delay_fwdinv                                                      |    <0.001 |
|                   twos_cmp.im_cmp                                                            |    <0.001 |
|                   twos_cmp.re_cmp                                                            |    <0.001 |
|                   wr_addr_del                                                                |    <0.001 |
|                 overflow.OVFLO_CNT                                                           |    <0.001 |
|                   cnt_async                                                                  |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   threshold                                                                  |    <0.001 |
|                 overflow.ovflo_out_we_reg                                                    |    <0.001 |
|                 scaling2bits.scaler_im                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|                 scaling2bits.scaler_re                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|               pe_gen[1].natural_order_input.OVFLO_FIFO                                       |    <0.001 |
|               pe_gen[1].natural_order_input.PE                                               |     0.008 |
|                 FB_1.BF_1                                                                    |     0.002 |
|                   BTFLY0                                                                     |    <0.001 |
|                     logic_bfly_byp.add_i                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.add_r                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_i                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_r                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                   MEM                                                                        |     0.001 |
|                     blk_ram.use_bram_only.mem                                                |     0.001 |
|                   mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mux_sel_reg                                                                |    <0.001 |
|                   no_nfft.bypass_reg                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   no_twos_cmp.REG_lower_im                                                   |    <0.001 |
|                   no_twos_cmp.REG_lower_re                                                   |    <0.001 |
|                   wr_addr_del                                                                |    <0.001 |
|                 delay_addr_bf2                                                               |    <0.001 |
|                 has_TW_mult.MULT                                                             |     0.003 |
|                   i_cmpy                                                                     |     0.003 |
|                     three_mult_structure.use_dsp.i_dsp48                                     |     0.003 |
|                       dsp_preadder_1.reg_mult1_preadd_d                                      |    <0.001 |
|                       mult1_preadder_d_plus_a.mult1                                          |    <0.001 |
|                         mult                                                                 |    <0.001 |
|                           use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       mult2_preadder_d_plus_a.mult2                                          |    <0.001 |
|                         mult                                                                 |    <0.001 |
|                       mult3_preadder_d_minus_a.mult3                                         |    <0.001 |
|                         mult                                                                 |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       optionally_negate_inputs                                               |    <0.001 |
|                 has_TW_mult.TW                                                               |    <0.001 |
|                   ADD0                                                                       |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   MUX0                                                                       |    <0.001 |
|                   delay_tw_addr_msb                                                          |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twiddle_generator                                                          |    <0.001 |
|                     tw2.twgen2                                                               |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_0_0                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_10_10                            |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_11_11                            |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_12_12                            |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_13_13                            |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_14_14                            |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_15_15                            |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_1_1                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_2_2                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_3_3                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_4_4                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_5_5                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_6_6                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_7_7                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_8_8                              |    <0.001 |
|                       dist_ram.first_quarter_table_reg_0_63_9_9                              |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_0_0                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_10_10                           |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_11_11                           |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_12_12                           |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_13_13                           |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_14_14                           |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_15_15                           |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_1_1                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_2_2                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_3_3                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_4_4                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_5_5                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_6_6                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_7_7                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_8_8                             |    <0.001 |
|                       dist_ram.second_quarter_table_reg_0_63_9_9                             |    <0.001 |
|                 has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                     |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                    |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                             |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                     |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_ovflo_control.delay_ovflo_start                                          |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_ovflo_control.delay_ovflo_valid                                          |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                       |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                          |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 hasbf2.FB_2.BF_2                                                             |     0.002 |
|                   BTFLY0                                                                     |    <0.001 |
|                     logic_bfly_byp.add_i                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.add_r                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_i                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_r                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                   MEM                                                                        |    <0.001 |
|                     dist_ram.srlram.ram                                                      |    <0.001 |
|                       fixed_length.shift_ram                                                 |    <0.001 |
|                         i_bb_inst                                                            |    <0.001 |
|                   mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mux_sel_reg                                                                |    <0.001 |
|                   no_nfft.bypass_reg                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twos_cmp.REG_lower_im                                                      |    <0.001 |
|                   twos_cmp.REG_lower_re                                                      |    <0.001 |
|                   twos_cmp.delay_fwdinv                                                      |    <0.001 |
|                   twos_cmp.im_cmp                                                            |    <0.001 |
|                   twos_cmp.re_cmp                                                            |    <0.001 |
|                 overflow.OVFLO_CNT                                                           |    <0.001 |
|                   cnt_async                                                                  |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   threshold                                                                  |    <0.001 |
|                 overflow.ovflo_out_we_reg                                                    |    <0.001 |
|                 scaling2bits.scaler_im                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|                 scaling2bits.scaler_re                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|               pe_gen[2].natural_order_input.OVFLO_FIFO                                       |    <0.001 |
|               pe_gen[2].natural_order_input.PE                                               |     0.007 |
|                 FB_1.BF_1                                                                    |     0.001 |
|                   BTFLY0                                                                     |    <0.001 |
|                     logic_bfly_byp.add_i                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.add_r                                                     |    <0.001 |
|                       adder                                                                  |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_i                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                     logic_bfly_byp.sub_r                                                     |    <0.001 |
|                       sub                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|                   MEM                                                                        |    <0.001 |
|                     dist_ram.srlram.ram                                                      |    <0.001 |
|                       fixed_length.shift_ram                                                 |    <0.001 |
|                         i_bb_inst                                                            |    <0.001 |
|                   mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                     slicel_slicem_implementation.mux                                         |    <0.001 |
|                   mux_sel_reg                                                                |    <0.001 |
|                   no_nfft.bypass_reg                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   no_twos_cmp.REG_lower_im                                                   |    <0.001 |
|                   no_twos_cmp.REG_lower_re                                                   |    <0.001 |
|                 delay_addr_bf2                                                               |    <0.001 |
|                 has_TW_mult.MULT                                                             |     0.003 |
|                   i_cmpy                                                                     |     0.003 |
|                     three_mult_structure.use_dsp.i_dsp48                                     |     0.003 |
|                       dsp_preadder_1.reg_mult1_preadd_d                                      |    <0.001 |
|                       mult1_preadder_d_plus_a.mult1                                          |    <0.001 |
|                         mult                                                                 |    <0.001 |
|                           use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       mult2_preadder_d_plus_a.mult2                                          |    <0.001 |
|                         mult                                                                 |    <0.001 |
|                       mult3_preadder_d_minus_a.mult3                                         |    <0.001 |
|                         mult                                                                 |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       optionally_negate_inputs                                               |    <0.001 |
|                 has_TW_mult.TW                                                               |    <0.001 |
|                   ADD0                                                                       |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   MUX0                                                                       |    <0.001 |
|                   delay_tw_addr_msb                                                          |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twiddle_generator                                                          |    <0.001 |
|                     tw2.twgen2                                                               |    <0.001 |
|                 has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                    |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                             |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                     |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_ovflo_control.delay_ovflo_start                                          |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_ovflo_control.delay_ovflo_valid                                          |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                       |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                          |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 hasbf2.FW_2.BF_2                                                             |     0.001 |
|                   add_subs.add_i                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   add_subs.add_r                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   in_comm_ctr_del                                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   in_commutator_A                                                            |    <0.001 |
|                   in_commutator_B                                                            |    <0.001 |
|                   logic_twoscomp.im_cmp                                                      |    <0.001 |
|                   logic_twoscomp.re_cmp                                                      |    <0.001 |
|                   mux_in_A                                                                   |    <0.001 |
|                   mux_in_B                                                                   |    <0.001 |
|                   mux_out_A                                                                  |    <0.001 |
|                   mux_out_B                                                                  |    <0.001 |
|                   out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_comm_ctr_del_2                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_commutator_A                                                           |    <0.001 |
|                   out_commutator_B                                                           |    <0.001 |
|                   sign_sel_gen.fwd_inv_reg                                                   |    <0.001 |
|                 overflow.OVFLO_CNT                                                           |    <0.001 |
|                   cnt_async                                                                  |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   threshold                                                                  |    <0.001 |
|                 overflow.ovflo_out_we_reg                                                    |    <0.001 |
|                 scaling2bits.scaler_im                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|                 scaling2bits.scaler_re                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|               pe_gen[3].natural_order_input.OVFLO_FIFO                                       |    <0.001 |
|               pe_gen[3].natural_order_input.PE                                               |     0.006 |
|                 FW_1.BF_1                                                                    |    <0.001 |
|                   add_subs.add_i                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   add_subs.add_r                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   in_commutator_A                                                            |    <0.001 |
|                   in_commutator_B                                                            |    <0.001 |
|                   mux_in_A                                                                   |    <0.001 |
|                   mux_in_B                                                                   |    <0.001 |
|                   mux_out_A                                                                  |    <0.001 |
|                   mux_out_B                                                                  |    <0.001 |
|                   out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                          |    <0.001 |
|                   out_comm_ctr_del_2                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_commutator_A                                                           |    <0.001 |
|                   out_commutator_B                                                           |    <0.001 |
|                 delay_addr_bf2                                                               |    <0.001 |
|                 has_TW_mult.MULT                                                             |     0.003 |
|                   i_cmpy                                                                     |     0.003 |
|                     three_mult_structure.use_dsp.i_dsp48                                     |     0.003 |
|                       dsp_preadder_1.reg_mult1_preadd_d                                      |    <0.001 |
|                       mult1_preadder_d_plus_a.mult1                                          |    <0.001 |
|                         mult                                                                 |    <0.001 |
|                           use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       mult2_preadder_d_plus_a.mult2                                          |    <0.001 |
|                         mult                                                                 |    <0.001 |
|                       mult3_preadder_d_minus_a.mult3                                         |    <0.001 |
|                         mult                                                                 |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                       optionally_negate_inputs                                               |    <0.001 |
|                 has_TW_mult.TW                                                               |    <0.001 |
|                   ADD0                                                                       |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   MUX0                                                                       |    <0.001 |
|                   delay_tw_addr_msb                                                          |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   twiddle_generator                                                          |    <0.001 |
|                     tw2.twgen2                                                               |    <0.001 |
|                 has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                     |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                    |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                             |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                     |    <0.001 |
|                   cnt                                                                        |    <0.001 |
|                     cnt_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                     i_tc_compare_new                                                         |    <0.001 |
|                   output_cnt.next_start_int_equ                                              |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_ovflo_control.delay_ovflo_start                                          |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_ovflo_control.delay_ovflo_valid                                          |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                       |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                          |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 hasbf2.FW_2.BF_2                                                             |     0.001 |
|                   add_subs.add_i                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   add_subs.add_r                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   in_comm_ctr_del                                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   in_commutator_A                                                            |    <0.001 |
|                   in_commutator_B                                                            |    <0.001 |
|                   logic_twoscomp.im_cmp                                                      |    <0.001 |
|                   logic_twoscomp.re_cmp                                                      |    <0.001 |
|                   mux_in_A                                                                   |    <0.001 |
|                   mux_in_B                                                                   |    <0.001 |
|                   mux_out_A                                                                  |    <0.001 |
|                   mux_out_B                                                                  |    <0.001 |
|                   out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_comm_ctr_del_2                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_commutator_A                                                           |    <0.001 |
|                   out_commutator_B                                                           |    <0.001 |
|                   sign_sel_gen.fwd_inv_reg                                                   |    <0.001 |
|                 overflow.OVFLO_CNT                                                           |    <0.001 |
|                   cnt_async                                                                  |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   threshold                                                                  |    <0.001 |
|                 overflow.ovflo_out_we_reg                                                    |    <0.001 |
|                 scaling2bits.scaler_im                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|                 scaling2bits.scaler_re                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|               pe_gen[4].natural_order_input.PE                                               |     0.003 |
|                 FW_1.BF_1                                                                    |    <0.001 |
|                   add_subs.add_i                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   add_subs.add_r                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   in_commutator_A                                                            |    <0.001 |
|                   in_commutator_B                                                            |    <0.001 |
|                   mux_in_A                                                                   |    <0.001 |
|                   mux_in_B                                                                   |    <0.001 |
|                   mux_out_A                                                                  |    <0.001 |
|                   mux_out_B                                                                  |    <0.001 |
|                   out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                          |    <0.001 |
|                   out_comm_ctr_del_2                                                         |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_commutator_A                                                           |    <0.001 |
|                   out_commutator_B                                                           |    <0.001 |
|                 delay_addr_bf2                                                               |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_ovflo_control.delay_ovflo_start                                          |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_ovflo_control.delay_ovflo_valid                                          |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 has_ovflo_control.last_ovflo_start.OVFLO_CNT                                 |    <0.001 |
|                   cnt_async                                                                  |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   threshold                                                                  |    <0.001 |
|                 has_scale_pipelining.has_tw_scale_delay.fixed_tw_scale_delay.tw_scale_delay  |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                          |    <0.001 |
|                 hasbf2.FW_2.BF_2                                                             |     0.001 |
|                   add_subs.add_i                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   add_subs.add_r                                                             |    <0.001 |
|                     adder                                                                    |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|                   in_comm_ctr_del                                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   in_commutator_A                                                            |    <0.001 |
|                   in_commutator_B                                                            |    <0.001 |
|                   logic_twoscomp.im_cmp                                                      |    <0.001 |
|                   logic_twoscomp.re_cmp                                                      |    <0.001 |
|                   mux_in_A                                                                   |    <0.001 |
|                   mux_in_B                                                                   |    <0.001 |
|                   mux_out_A                                                                  |    <0.001 |
|                   mux_out_B                                                                  |    <0.001 |
|                   out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                       i_bb_inst                                                              |    <0.001 |
|                   out_comm_ctr_del_2                                                         |    <0.001 |
|                   out_commutator_A                                                           |    <0.001 |
|                   out_commutator_B                                                           |    <0.001 |
|                   sign_sel_gen.fwd_inv_reg                                                   |    <0.001 |
|                 no_addr_gen.final_next_bf2_start_delay                                       |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 no_addr_gen.fixed_bf2_start_delay.bf2_start_delay                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                     i_bb_inst                                                                |    <0.001 |
|                 scaling2bits.scaler_im                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|                 scaling2bits.scaler_re                                                       |    <0.001 |
|                   scale_mux                                                                  |    <0.001 |
|   ila_0_inst                                                                                 |     0.016 |
|     inst                                                                                     |     0.016 |
|       ila_core_inst                                                                          |     0.016 |
|         ADV_TRIG.u_adv_trig                                                                  |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_0_2                                                       |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_12_14                                                     |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_15_17                                                     |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_18_20                                                     |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_21_23                                                     |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_3_5                                                       |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_6_8                                                       |    <0.001 |
|           fsm_mem_data_reg_r1_0_63_9_11                                                      |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_0_2                                                     |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_12_14                                                   |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_15_17                                                   |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_18_20                                                   |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_21_23                                                   |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_3_5                                                     |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_6_8                                                     |    <0.001 |
|           fsm_mem_data_reg_r1_64_127_9_11                                                    |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_0_2                                                       |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_12_14                                                     |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_15_17                                                     |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_18_20                                                     |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_21_23                                                     |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_3_5                                                       |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_6_8                                                       |    <0.001 |
|           fsm_mem_data_reg_r2_0_63_9_11                                                      |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_0_2                                                     |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_12_14                                                   |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_15_17                                                   |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_18_20                                                   |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_21_23                                                   |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_3_5                                                     |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_6_8                                                     |    <0.001 |
|           fsm_mem_data_reg_r2_64_127_9_11                                                    |    <0.001 |
|         ADV_TRIG_MEM_READ.u_fsm_memory_read_inst                                             |    <0.001 |
|         COUNTER.u_count                                                                      |    <0.001 |
|           G_COUNTER[0].U_COUNTER                                                             |    <0.001 |
|           G_COUNTER[1].U_COUNTER                                                             |    <0.001 |
|           G_COUNTER[2].U_COUNTER                                                             |    <0.001 |
|           G_COUNTER[3].U_COUNTER                                                             |    <0.001 |
|         ila_trace_memory_inst                                                                |     0.006 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                           |     0.006 |
|             inst_blk_mem_gen                                                                 |     0.006 |
|               gnbram.gnativebmg.native_blk_mem_gen                                           |     0.006 |
|                 valid.cstr                                                                   |     0.006 |
|                   ramloop[0].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[1].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[2].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[3].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[4].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[5].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[6].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[7].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[8].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|                   ramloop[9].ram.r                                                           |    <0.001 |
|                     prim_noinit.ram                                                          |    <0.001 |
|         u_ila_cap_ctrl                                                                       |    <0.001 |
|           U_CDONE                                                                            |    <0.001 |
|           U_NS0                                                                              |    <0.001 |
|           U_NS1                                                                              |    <0.001 |
|           u_cap_addrgen                                                                      |    <0.001 |
|             U_CMPRESET                                                                       |    <0.001 |
|             u_cap_sample_counter                                                             |    <0.001 |
|               U_SCE                                                                          |    <0.001 |
|               U_SCMPCE                                                                       |    <0.001 |
|               U_SCRST                                                                        |    <0.001 |
|               u_scnt_cmp                                                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                   DUT                                                                        |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|             u_cap_window_counter                                                             |    <0.001 |
|               U_WCE                                                                          |    <0.001 |
|               U_WHCMPCE                                                                      |    <0.001 |
|               U_WLCMPCE                                                                      |    <0.001 |
|               u_wcnt_hcmp                                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                   DUT                                                                        |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|               u_wcnt_lcmp                                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                   DUT                                                                        |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                       u_srlA                                                                 |    <0.001 |
|                       u_srlB                                                                 |    <0.001 |
|                       u_srlC                                                                 |    <0.001 |
|                       u_srlD                                                                 |    <0.001 |
|         u_ila_regs                                                                           |     0.005 |
|           ADV_TRIG_STREAM.reg_stream_ffc                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           ADV_TRIG_STREAM_READBACK.reg_stream_ffb                                            |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           CNT.CNT_SRL[0].cnt_srl_reg                                                         |    <0.001 |
|           CNT.CNT_SRL[1].cnt_srl_reg                                                         |    <0.001 |
|           CNT.CNT_SRL[2].cnt_srl_reg                                                         |    <0.001 |
|           CNT.CNT_SRL[3].cnt_srl_reg                                                         |    <0.001 |
|           MU_SRL[0].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[16].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[17].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[18].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[19].mu_srl_reg                                                              |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                               |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                               |    <0.001 |
|           STRG_QUAL.qual_strg_srl_reg                                                        |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                               |    <0.001 |
|           TC_SRL[10].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[11].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[12].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[13].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[14].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[15].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[16].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[17].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[18].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[19].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[1].tc_srl_reg                                                               |    <0.001 |
|           TC_SRL[20].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[21].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[22].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[23].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[24].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[25].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[26].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[27].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[28].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[29].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[2].tc_srl_reg                                                               |    <0.001 |
|           TC_SRL[30].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[31].tc_srl_reg                                                              |    <0.001 |
|           TC_SRL[3].tc_srl_reg                                                               |    <0.001 |
|           TC_SRL[4].tc_srl_reg                                                               |    <0.001 |
|           TC_SRL[5].tc_srl_reg                                                               |    <0.001 |
|           TC_SRL[6].tc_srl_reg                                                               |    <0.001 |
|           TC_SRL[7].tc_srl_reg                                                               |    <0.001 |
|           TC_SRL[8].tc_srl_reg                                                               |    <0.001 |
|           TC_SRL[9].tc_srl_reg                                                               |    <0.001 |
|           U_XSDB_SLAVE                                                                       |    <0.001 |
|           reg_15                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_16                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_17                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_18                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_19                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_1a                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_6                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_7                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_8                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           reg_80                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_81                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_82                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_83                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_84                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_85                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_887                                                                            |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           reg_88d                                                                            |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           reg_88f                                                                            |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           reg_890                                                                            |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           reg_892                                                                            |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           reg_9                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|           reg_srl_fff                                                                        |    <0.001 |
|           reg_stream_ffd                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|           reg_stream_ffe                                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|         u_ila_reset_ctrl                                                                     |    <0.001 |
|           arm_detection_inst                                                                 |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                         |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                        |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                        |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                       |    <0.001 |
|           halt_detection_inst                                                                |    <0.001 |
|         u_trig                                                                               |     0.003 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                     |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[10].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[11].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[12].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[13].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[14].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[15].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[16].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[17].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[18].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[19].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[1].U_TC                                                     |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[20].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[21].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[22].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[23].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[24].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[25].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[26].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[27].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[28].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[29].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[2].U_TC                                                     |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[30].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[31].U_TC                                                    |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[3].U_TC                                                     |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[4].U_TC                                                     |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[5].U_TC                                                     |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[6].U_TC                                                     |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[7].U_TC                                                     |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[8].U_TC                                                     |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[9].U_TC                                                     |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           STRG_QUAL.U_STRG_QUAL                                                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|               DUT                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                   u_srlA                                                                     |    <0.001 |
|                   u_srlB                                                                     |    <0.001 |
|                   u_srlC                                                                     |    <0.001 |
|                   u_srlD                                                                     |    <0.001 |
|           U_TM                                                                               |     0.002 |
|             N_DDR_MODE.G_NMU[0].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[12].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[14].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[15].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[16].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[17].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[18].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[19].U_M                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                 DUT                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |    <0.001 |
|                     u_srlA                                                                   |    <0.001 |
|                     u_srlB                                                                   |    <0.001 |
|                     u_srlC                                                                   |    <0.001 |
|                     u_srlD                                                                   |    <0.001 |
|         xsdb_memory_read_inst                                                                |    <0.001 |
|   square_mag_inst                                                                            |    <0.001 |
|     adder_inst                                                                               |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         xst_addsub                                                                           |    <0.001 |
|           xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub                    |    <0.001 |
|             addsub_usecase.i_addsub                                                          |    <0.001 |
|               i_synth_option.i_synth_model                                                   |    <0.001 |
|                 opt_vx7.i_uniwrap                                                            |    <0.001 |
|     ffd_inst_0                                                                               |    <0.001 |
|     ffd_inst_1                                                                               |    <0.001 |
|     multiplier_inst_0                                                                        |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         i_mult                                                                               |    <0.001 |
|           gLUT.gLUT_speed.iLUT                                                               |    <0.001 |
|     multiplier_inst_1                                                                        |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         i_mult                                                                               |    <0.001 |
|           gLUT.gLUT_speed.iLUT                                                               |    <0.001 |
|   vio_0_inst                                                                                 |    <0.001 |
|     inst                                                                                     |    <0.001 |
|       DECODER_INST                                                                           |    <0.001 |
|       PROBE_OUT_ALL_INST                                                                     |    <0.001 |
|         G_PROBE_OUT[0].PROBE_OUT0_INST                                                       |    <0.001 |
|         G_PROBE_OUT[1].PROBE_OUT0_INST                                                       |    <0.001 |
|       U_XSDB_SLAVE                                                                           |    <0.001 |
+----------------------------------------------------------------------------------------------+-----------+


