#! 
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323a-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\MBRANC~1\Desktop\CompArch\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "C:\Users\MBRANC~1\Desktop\CompArch\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\MBRANC~1\Desktop\CompArch\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\MBRANC~1\Desktop\CompArch\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\MBRANC~1\Desktop\CompArch\OSS-CA~1\lib\ivl\va_math.vpi";
:vpi_module "C:\Users\MBRANC~1\Desktop\CompArch\OSS-CA~1\lib\ivl\v2009.vpi";
S_0000026b5b666760 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000026b5b667c50 .scope module, "tb_min" "tb_min" 3 2;
 .timescale -9 -12;
L_0000026b5b64b700 .functor NOT 1, L_0000026b5b64be70, C4<0>, C4<0>, C4<0>;
L_0000026b5b64be00 .functor NOT 1, L_0000026b5b64bf50, C4<0>, C4<0>, C4<0>;
L_0000026b5b64bfc0 .functor NOT 1, L_0000026b5b64b8c0, C4<0>, C4<0>, C4<0>;
v0000026b5b6bc2f0_0 .net "LED", 0 0, v0000026b5b6bdab0_0;  1 drivers
v0000026b5b6bc570_0 .net "RGB_B", 0 0, L_0000026b5b64b8c0;  1 drivers
v0000026b5b6bd830_0 .net "RGB_G", 0 0, L_0000026b5b64bf50;  1 drivers
v0000026b5b6bddd0_0 .net "RGB_R", 0 0, L_0000026b5b64be70;  1 drivers
v0000026b5b6bc750_0 .var "SW", 0 0;
v0000026b5b6bdc90_0 .var "clk", 0 0;
v0000026b5b6bd650_0 .net "pwm_blue", 0 0, L_0000026b5b64bfc0;  1 drivers
v0000026b5b6bc930_0 .net "pwm_green", 0 0, L_0000026b5b64be00;  1 drivers
v0000026b5b6bc9d0_0 .net "pwm_red", 0 0, L_0000026b5b64b700;  1 drivers
S_0000026b5b667de0 .scope module, "dut" "top" 3 19, 4 22 0, S_0000026b5b667c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "SW";
    .port_info 2 /OUTPUT 1 "RGB_R";
    .port_info 3 /OUTPUT 1 "RGB_G";
    .port_info 4 /OUTPUT 1 "RGB_B";
    .port_info 5 /OUTPUT 1 "LED";
P_0000026b5b6458c0 .param/l "CYCLES_PER_STATE" 1 4 46, +C4<00000000000111101000010010000000>;
P_0000026b5b6458f8 .param/l "INC_DEC_INTERVAL" 0 4 25, +C4<00000000000000000010011100010000>;
P_0000026b5b645930 .param/l "INC_DEC_MAX" 0 4 26, +C4<00000000000000000000000011001000>;
P_0000026b5b645968 .param/l "PWM_INTERVAL" 0 4 30, +C4<00000000000000000000010010110000>;
P_0000026b5b6459a0 .param/l "STATE_COUNT" 0 4 27, +C4<00000000000000000000000000000110>;
P_0000026b5b6459d8 .param/l "STEP_VAL" 0 4 31, +C4<00000000000000000000000000000110>;
L_0000026b5b64bb60 .functor BUFZ 1, v0000026b5b6bc750_0, C4<0>, C4<0>, C4<0>;
L_0000026b5b64be70 .functor NOT 1, L_0000026b5b6bc070, C4<0>, C4<0>, C4<0>;
L_0000026b5b64bf50 .functor NOT 1, L_0000026b5b6bcbb0, C4<0>, C4<0>, C4<0>;
L_0000026b5b64b8c0 .functor NOT 1, L_0000026b5b6bd290, C4<0>, C4<0>, C4<0>;
v0000026b5b6bdab0_0 .var "LED", 0 0;
v0000026b5b6bc250_0 .net "RGB_B", 0 0, L_0000026b5b64b8c0;  alias, 1 drivers
v0000026b5b6bc610_0 .net "RGB_G", 0 0, L_0000026b5b64bf50;  alias, 1 drivers
v0000026b5b6bc7f0_0 .net "RGB_R", 0 0, L_0000026b5b64be70;  alias, 1 drivers
v0000026b5b6bd010_0 .net "SW", 0 0, v0000026b5b6bc750_0;  1 drivers
v0000026b5b6bd0b0_0 .net "clk", 0 0, v0000026b5b6bdc90_0;  1 drivers
v0000026b5b6bcd90_0 .net "ms_tick_b", 0 0, L_0000026b5b6bd470;  1 drivers
v0000026b5b6bd5b0_0 .net "ms_tick_g", 0 0, L_0000026b5b6bcb10;  1 drivers
v0000026b5b6bc390_0 .net "ms_tick_r", 0 0, L_0000026b5b6bca70;  1 drivers
v0000026b5b6bbf30_0 .net "pwm_blue", 0 0, L_0000026b5b6bd290;  1 drivers
v0000026b5b6bda10_0 .net "pwm_green", 0 0, L_0000026b5b6bcbb0;  1 drivers
v0000026b5b6bc6b0_0 .net "pwm_red", 0 0, L_0000026b5b6bc070;  1 drivers
v0000026b5b6bd3d0_0 .net "rst_n", 0 0, L_0000026b5b64bb60;  1 drivers
v0000026b5b6bd1f0_0 .net "state_b", 2 0, v0000026b5b660390_0;  1 drivers
v0000026b5b6bbfd0_0 .net "state_g", 2 0, v0000026b5b65f670_0;  1 drivers
v0000026b5b6bdbf0_0 .net "state_r", 2 0, v0000026b5b6bd150_0;  1 drivers
S_0000026b5b645a20 .scope module, "blue_engine" "pwm_duty_engine" 4 136, 5 2 0, S_0000026b5b667de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "ms_tick";
    .port_info 3 /INPUT 3 "current_state";
    .port_info 4 /OUTPUT 1 "variable_duty_pwm";
P_0000026b5b628a30 .param/l "DUTY_W" 1 5 13, +C4<00000000000000000000000000001011>;
P_0000026b5b628a68 .param/l "PWM_INTERVAL" 0 5 3, +C4<00000000000000000000010010110000>;
P_0000026b5b628aa0 .param/l "STEP_VAL" 0 5 4, +C4<00000000000000000000000000000110>;
v0000026b5b65ed10_0 .net "base_duty", 11 0, v0000026b5b65edb0_0;  1 drivers
v0000026b5b65f850_0 .net "clk", 0 0, v0000026b5b6bdc90_0;  alias, 1 drivers
v0000026b5b65f8f0_0 .net "current_state", 2 0, v0000026b5b660390_0;  alias, 1 drivers
v0000026b5b65ee50_0 .var "duty_value", 10 0;
v0000026b5b660610_0 .net "ms_tick", 0 0, L_0000026b5b6bd470;  alias, 1 drivers
v0000026b5b6601b0_0 .var "pwm_counter", 10 0;
v0000026b5b65f170_0 .net "ramp_enable", 0 0, v0000026b5b65fcb0_0;  1 drivers
v0000026b5b65f990_0 .net "rst_n", 0 0, L_0000026b5b64bb60;  alias, 1 drivers
v0000026b5b65e770_0 .net "variable_duty_pwm", 0 0, L_0000026b5b6bd290;  alias, 1 drivers
E_0000026b5b663320/0 .event negedge, v0000026b5b65f990_0;
E_0000026b5b663320/1 .event posedge, v0000026b5b65f850_0;
E_0000026b5b663320 .event/or E_0000026b5b663320/0, E_0000026b5b663320/1;
L_0000026b5b6bd290 .cmp/gt 11, v0000026b5b65ee50_0, v0000026b5b6601b0_0;
S_0000026b5b645bb0 .scope module, "LUT_I" "pwm_state_lookup" 5 23, 6 2 0, S_0000026b5b645a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "state";
    .port_info 1 /OUTPUT 12 "base_duty";
    .port_info 2 /OUTPUT 1 "ramp_enable";
P_0000026b5b662ee0 .param/l "STATE_COUNT" 0 6 3, +C4<00000000000000000000000000000110>;
v0000026b5b65edb0_0 .var "base_duty", 11 0;
v0000026b5b65fcb0_0 .var "ramp_enable", 0 0;
v0000026b5b6602f0_0 .net "state", 2 0, v0000026b5b660390_0;  alias, 1 drivers
E_0000026b5b6630a0 .event anyedge, v0000026b5b6602f0_0;
S_0000026b5b63d810 .scope module, "blue_timebase" "state_timebase" 4 125, 7 2 0, S_0000026b5b667de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 3 "initial_state";
    .port_info 3 /OUTPUT 1 "ms_tick";
    .port_info 4 /OUTPUT 3 "current_state";
P_0000026b5b630b80 .param/l "INC_DEC_INTERVAL" 0 7 3, +C4<00000000000000000010011100010000>;
P_0000026b5b630bb8 .param/l "INC_DEC_MAX" 0 7 4, +C4<00000000000000000000000011001000>;
P_0000026b5b630bf0 .param/l "STATE_COUNT" 0 7 5, +C4<00000000000000000000000000000110>;
v0000026b5b65eef0_0 .net *"_ivl_0", 31 0, L_0000026b5b6bc110;  1 drivers
L_0000026b5b790238 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026b5b65ea90_0 .net *"_ivl_3", 17 0, L_0000026b5b790238;  1 drivers
L_0000026b5b790280 .functor BUFT 1, C4<00000000000000000010011100001111>, C4<0>, C4<0>, C4<0>;
v0000026b5b65e950_0 .net/2u *"_ivl_4", 31 0, L_0000026b5b790280;  1 drivers
v0000026b5b65f210_0 .net "clk", 0 0, v0000026b5b6bdc90_0;  alias, 1 drivers
v0000026b5b660390_0 .var "current_state", 2 0;
v0000026b5b65e810_0 .var "inc_dec_counter", 7 0;
L_0000026b5b7902c8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000026b5b660430_0 .net "initial_state", 2 0, L_0000026b5b7902c8;  1 drivers
v0000026b5b65fd50_0 .net "ms_tick", 0 0, L_0000026b5b6bd470;  alias, 1 drivers
v0000026b5b65f350_0 .net "rst_n", 0 0, L_0000026b5b64bb60;  alias, 1 drivers
v0000026b5b65eb30_0 .var "tick_counter", 13 0;
L_0000026b5b6bc110 .concat [ 14 18 0 0], v0000026b5b65eb30_0, L_0000026b5b790238;
L_0000026b5b6bd470 .cmp/eq 32, L_0000026b5b6bc110, L_0000026b5b790280;
S_0000026b5b63d9a0 .scope module, "green_engine" "pwm_duty_engine" 4 108, 5 2 0, S_0000026b5b667de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "ms_tick";
    .port_info 3 /INPUT 3 "current_state";
    .port_info 4 /OUTPUT 1 "variable_duty_pwm";
P_0000026b5b626b70 .param/l "DUTY_W" 1 5 13, +C4<00000000000000000000000000001011>;
P_0000026b5b626ba8 .param/l "PWM_INTERVAL" 0 5 3, +C4<00000000000000000000010010110000>;
P_0000026b5b626be0 .param/l "STEP_VAL" 0 5 4, +C4<00000000000000000000000000000110>;
v0000026b5b65f530_0 .net "base_duty", 11 0, v0000026b5b65f3f0_0;  1 drivers
v0000026b5b65f710_0 .net "clk", 0 0, v0000026b5b6bdc90_0;  alias, 1 drivers
v0000026b5b65fad0_0 .net "current_state", 2 0, v0000026b5b65f670_0;  alias, 1 drivers
v0000026b5b65e9f0_0 .var "duty_value", 10 0;
v0000026b5b65ec70_0 .net "ms_tick", 0 0, L_0000026b5b6bcb10;  alias, 1 drivers
v0000026b5b65ef90_0 .var "pwm_counter", 10 0;
v0000026b5b660570_0 .net "ramp_enable", 0 0, v0000026b5b65f490_0;  1 drivers
v0000026b5b65f7b0_0 .net "rst_n", 0 0, L_0000026b5b64bb60;  alias, 1 drivers
v0000026b5b6604d0_0 .net "variable_duty_pwm", 0 0, L_0000026b5b6bcbb0;  alias, 1 drivers
L_0000026b5b6bcbb0 .cmp/gt 11, v0000026b5b65e9f0_0, v0000026b5b65ef90_0;
S_0000026b5b63db30 .scope module, "LUT_I" "pwm_state_lookup" 5 23, 6 2 0, S_0000026b5b63d9a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "state";
    .port_info 1 /OUTPUT 12 "base_duty";
    .port_info 2 /OUTPUT 1 "ramp_enable";
P_0000026b5b662e60 .param/l "STATE_COUNT" 0 6 3, +C4<00000000000000000000000000000110>;
v0000026b5b65f3f0_0 .var "base_duty", 11 0;
v0000026b5b65f490_0 .var "ramp_enable", 0 0;
v0000026b5b65fa30_0 .net "state", 2 0, v0000026b5b65f670_0;  alias, 1 drivers
E_0000026b5b662920 .event anyedge, v0000026b5b65fa30_0;
S_0000026b5b6b9880 .scope module, "green_timebase" "state_timebase" 4 97, 7 2 0, S_0000026b5b667de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 3 "initial_state";
    .port_info 3 /OUTPUT 1 "ms_tick";
    .port_info 4 /OUTPUT 3 "current_state";
P_0000026b5b636950 .param/l "INC_DEC_INTERVAL" 0 7 3, +C4<00000000000000000010011100010000>;
P_0000026b5b636988 .param/l "INC_DEC_MAX" 0 7 4, +C4<00000000000000000000000011001000>;
P_0000026b5b6369c0 .param/l "STATE_COUNT" 0 7 5, +C4<00000000000000000000000000000110>;
v0000026b5b65fb70_0 .net *"_ivl_0", 31 0, L_0000026b5b6bce30;  1 drivers
L_0000026b5b790160 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026b5b65ff30_0 .net *"_ivl_3", 17 0, L_0000026b5b790160;  1 drivers
L_0000026b5b7901a8 .functor BUFT 1, C4<00000000000000000010011100001111>, C4<0>, C4<0>, C4<0>;
v0000026b5b65fdf0_0 .net/2u *"_ivl_4", 31 0, L_0000026b5b7901a8;  1 drivers
v0000026b5b65fe90_0 .net "clk", 0 0, v0000026b5b6bdc90_0;  alias, 1 drivers
v0000026b5b65f670_0 .var "current_state", 2 0;
v0000026b5b65fc10_0 .var "inc_dec_counter", 7 0;
L_0000026b5b7901f0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000026b5b65ffd0_0 .net "initial_state", 2 0, L_0000026b5b7901f0;  1 drivers
v0000026b5b65f0d0_0 .net "ms_tick", 0 0, L_0000026b5b6bcb10;  alias, 1 drivers
v0000026b5b660110_0 .net "rst_n", 0 0, L_0000026b5b64bb60;  alias, 1 drivers
v0000026b5b65f030_0 .var "tick_counter", 13 0;
L_0000026b5b6bce30 .concat [ 14 18 0 0], v0000026b5b65f030_0, L_0000026b5b790160;
L_0000026b5b6bcb10 .cmp/eq 32, L_0000026b5b6bce30, L_0000026b5b7901a8;
S_0000026b5b6b9a10 .scope module, "red_engine" "pwm_duty_engine" 4 80, 5 2 0, S_0000026b5b667de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "ms_tick";
    .port_info 3 /INPUT 3 "current_state";
    .port_info 4 /OUTPUT 1 "variable_duty_pwm";
P_0000026b5b651f80 .param/l "DUTY_W" 1 5 13, +C4<00000000000000000000000000001011>;
P_0000026b5b651fb8 .param/l "PWM_INTERVAL" 0 5 3, +C4<00000000000000000000010010110000>;
P_0000026b5b651ff0 .param/l "STEP_VAL" 0 5 4, +C4<00000000000000000000000000000110>;
v0000026b5b652a70_0 .net "base_duty", 11 0, v0000026b5b65f5d0_0;  1 drivers
v0000026b5b6521b0_0 .net "clk", 0 0, v0000026b5b6bdc90_0;  alias, 1 drivers
v0000026b5b652610_0 .net "current_state", 2 0, v0000026b5b6bd150_0;  alias, 1 drivers
v0000026b5b652750_0 .var "duty_value", 10 0;
v0000026b5b652b10_0 .net "ms_tick", 0 0, L_0000026b5b6bca70;  alias, 1 drivers
v0000026b5b652930_0 .var "pwm_counter", 10 0;
v0000026b5b6527f0_0 .net "ramp_enable", 0 0, v0000026b5b652570_0;  1 drivers
v0000026b5b652bb0_0 .net "rst_n", 0 0, L_0000026b5b64bb60;  alias, 1 drivers
v0000026b5b652390_0 .net "variable_duty_pwm", 0 0, L_0000026b5b6bc070;  alias, 1 drivers
L_0000026b5b6bc070 .cmp/gt 11, v0000026b5b652750_0, v0000026b5b652930_0;
S_0000026b5b6babb0 .scope module, "LUT_I" "pwm_state_lookup" 5 23, 6 2 0, S_0000026b5b6b9a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "state";
    .port_info 1 /OUTPUT 12 "base_duty";
    .port_info 2 /OUTPUT 1 "ramp_enable";
P_0000026b5b6631a0 .param/l "STATE_COUNT" 0 6 3, +C4<00000000000000000000000000000110>;
v0000026b5b65f5d0_0 .var "base_duty", 11 0;
v0000026b5b652570_0 .var "ramp_enable", 0 0;
v0000026b5b6522f0_0 .net "state", 2 0, v0000026b5b6bd150_0;  alias, 1 drivers
E_0000026b5b663520 .event anyedge, v0000026b5b6522f0_0;
S_0000026b5b6bad40 .scope module, "red_timebase" "state_timebase" 4 69, 7 2 0, S_0000026b5b667de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 3 "initial_state";
    .port_info 3 /OUTPUT 1 "ms_tick";
    .port_info 4 /OUTPUT 3 "current_state";
P_0000026b5b6bb810 .param/l "INC_DEC_INTERVAL" 0 7 3, +C4<00000000000000000010011100010000>;
P_0000026b5b6bb848 .param/l "INC_DEC_MAX" 0 7 4, +C4<00000000000000000000000011001000>;
P_0000026b5b6bb880 .param/l "STATE_COUNT" 0 7 5, +C4<00000000000000000000000000000110>;
v0000026b5b652e30_0 .net *"_ivl_0", 31 0, L_0000026b5b6bcf70;  1 drivers
L_0000026b5b790088 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026b5b6bc430_0 .net *"_ivl_3", 17 0, L_0000026b5b790088;  1 drivers
L_0000026b5b7900d0 .functor BUFT 1, C4<00000000000000000010011100001111>, C4<0>, C4<0>, C4<0>;
v0000026b5b6bc1b0_0 .net/2u *"_ivl_4", 31 0, L_0000026b5b7900d0;  1 drivers
v0000026b5b6bd330_0 .net "clk", 0 0, v0000026b5b6bdc90_0;  alias, 1 drivers
v0000026b5b6bd150_0 .var "current_state", 2 0;
v0000026b5b6bc4d0_0 .var "inc_dec_counter", 7 0;
L_0000026b5b790118 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000026b5b6bdb50_0 .net "initial_state", 2 0, L_0000026b5b790118;  1 drivers
v0000026b5b6bced0_0 .net "ms_tick", 0 0, L_0000026b5b6bca70;  alias, 1 drivers
v0000026b5b6bc890_0 .net "rst_n", 0 0, L_0000026b5b64bb60;  alias, 1 drivers
v0000026b5b6bdd30_0 .var "tick_counter", 13 0;
L_0000026b5b6bcf70 .concat [ 14 18 0 0], v0000026b5b6bdd30_0, L_0000026b5b790088;
L_0000026b5b6bca70 .cmp/eq 32, L_0000026b5b6bcf70, L_0000026b5b7900d0;
    .scope S_0000026b5b6bad40;
T_0 ;
    %wait E_0000026b5b663320;
    %load/vec4 v0000026b5b6bc890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000026b5b6bdd30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026b5b6bc4d0_0, 0;
    %load/vec4 v0000026b5b6bdb50_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %mod;
    %pad/u 3;
    %assign/vec4 v0000026b5b6bd150_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026b5b6bdd30_0;
    %pad/u 32;
    %cmpi/u 9999, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0000026b5b6bdd30_0;
    %addi 1, 0, 14;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 0, 0, 14;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0000026b5b6bdd30_0, 0;
    %load/vec4 v0000026b5b6bced0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000026b5b6bc4d0_0;
    %pad/u 32;
    %cmpi/u 199, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_0.6, 8;
    %load/vec4 v0000026b5b6bc4d0_0;
    %addi 1, 0, 8;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %assign/vec4 v0000026b5b6bc4d0_0, 0;
    %load/vec4 v0000026b5b6bc4d0_0;
    %pad/u 32;
    %cmpi/e 199, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v0000026b5b6bd150_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %load/vec4 v0000026b5b6bd150_0;
    %addi 1, 0, 3;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %assign/vec4 v0000026b5b6bd150_0, 0;
T_0.8 ;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026b5b6babb0;
T_1 ;
Ewait_0 .event/or E_0000026b5b663520, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000026b5b6522f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000026b5b65f5d0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026b5b652570_0, 0, 1;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000026b5b65f5d0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026b5b652570_0, 0, 1;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000026b5b65f5d0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026b5b652570_0, 0, 1;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 1200, 0, 12;
    %store/vec4 v0000026b5b65f5d0_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026b5b652570_0, 0, 1;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1200, 0, 12;
    %store/vec4 v0000026b5b65f5d0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026b5b652570_0, 0, 1;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 1200, 0, 12;
    %store/vec4 v0000026b5b65f5d0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026b5b652570_0, 0, 1;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000026b5b65f5d0_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026b5b652570_0, 0, 1;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000026b5b6b9a10;
T_2 ;
    %wait E_0000026b5b663320;
    %load/vec4 v0000026b5b652bb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000026b5b652930_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000026b5b652930_0;
    %pad/u 32;
    %cmpi/u 1199, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_2.2, 8;
    %load/vec4 v0000026b5b652930_0;
    %addi 1, 0, 11;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %pushi/vec4 0, 0, 11;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %assign/vec4 v0000026b5b652930_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026b5b6b9a10;
T_3 ;
    %wait E_0000026b5b663320;
    %load/vec4 v0000026b5b652bb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000026b5b652750_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000026b5b652b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000026b5b6527f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000026b5b652750_0;
    %pad/u 12;
    %load/vec4 v0000026b5b652a70_0;
    %cmp/u;
    %jmp/0xz  T_3.6, 5;
    %load/vec4 v0000026b5b652750_0;
    %pad/u 32;
    %addi 6, 0, 32;
    %pad/u 11;
    %assign/vec4 v0000026b5b652750_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0000026b5b652a70_0;
    %load/vec4 v0000026b5b652750_0;
    %pad/u 12;
    %cmp/u;
    %jmp/0xz  T_3.8, 5;
    %load/vec4 v0000026b5b652750_0;
    %pad/u 32;
    %subi 6, 0, 32;
    %pad/u 11;
    %assign/vec4 v0000026b5b652750_0, 0;
T_3.8 ;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000026b5b652a70_0;
    %pad/u 11;
    %assign/vec4 v0000026b5b652750_0, 0;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000026b5b6b9880;
T_4 ;
    %wait E_0000026b5b663320;
    %load/vec4 v0000026b5b660110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000026b5b65f030_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026b5b65fc10_0, 0;
    %load/vec4 v0000026b5b65ffd0_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %mod;
    %pad/u 3;
    %assign/vec4 v0000026b5b65f670_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000026b5b65f030_0;
    %pad/u 32;
    %cmpi/u 9999, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_4.2, 8;
    %load/vec4 v0000026b5b65f030_0;
    %addi 1, 0, 14;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %pushi/vec4 0, 0, 14;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %assign/vec4 v0000026b5b65f030_0, 0;
    %load/vec4 v0000026b5b65f0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000026b5b65fc10_0;
    %pad/u 32;
    %cmpi/u 199, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_4.6, 8;
    %load/vec4 v0000026b5b65fc10_0;
    %addi 1, 0, 8;
    %jmp/1 T_4.7, 8;
T_4.6 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_4.7, 8;
 ; End of false expr.
    %blend;
T_4.7;
    %assign/vec4 v0000026b5b65fc10_0, 0;
    %load/vec4 v0000026b5b65fc10_0;
    %pad/u 32;
    %cmpi/e 199, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v0000026b5b65f670_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.10, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %load/vec4 v0000026b5b65f670_0;
    %addi 1, 0, 3;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %assign/vec4 v0000026b5b65f670_0, 0;
T_4.8 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026b5b63db30;
T_5 ;
Ewait_1 .event/or E_0000026b5b662920, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0000026b5b65fa30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000026b5b65f3f0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026b5b65f490_0, 0, 1;
    %jmp T_5.7;
T_5.0 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000026b5b65f3f0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026b5b65f490_0, 0, 1;
    %jmp T_5.7;
T_5.1 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000026b5b65f3f0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026b5b65f490_0, 0, 1;
    %jmp T_5.7;
T_5.2 ;
    %pushi/vec4 1200, 0, 12;
    %store/vec4 v0000026b5b65f3f0_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026b5b65f490_0, 0, 1;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 1200, 0, 12;
    %store/vec4 v0000026b5b65f3f0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026b5b65f490_0, 0, 1;
    %jmp T_5.7;
T_5.4 ;
    %pushi/vec4 1200, 0, 12;
    %store/vec4 v0000026b5b65f3f0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026b5b65f490_0, 0, 1;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000026b5b65f3f0_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026b5b65f490_0, 0, 1;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000026b5b63d9a0;
T_6 ;
    %wait E_0000026b5b663320;
    %load/vec4 v0000026b5b65f7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000026b5b65ef90_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000026b5b65ef90_0;
    %pad/u 32;
    %cmpi/u 1199, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_6.2, 8;
    %load/vec4 v0000026b5b65ef90_0;
    %addi 1, 0, 11;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %pushi/vec4 0, 0, 11;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %assign/vec4 v0000026b5b65ef90_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000026b5b63d9a0;
T_7 ;
    %wait E_0000026b5b663320;
    %load/vec4 v0000026b5b65f7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000026b5b65e9f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000026b5b65ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000026b5b660570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0000026b5b65e9f0_0;
    %pad/u 12;
    %load/vec4 v0000026b5b65f530_0;
    %cmp/u;
    %jmp/0xz  T_7.6, 5;
    %load/vec4 v0000026b5b65e9f0_0;
    %pad/u 32;
    %addi 6, 0, 32;
    %pad/u 11;
    %assign/vec4 v0000026b5b65e9f0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0000026b5b65f530_0;
    %load/vec4 v0000026b5b65e9f0_0;
    %pad/u 12;
    %cmp/u;
    %jmp/0xz  T_7.8, 5;
    %load/vec4 v0000026b5b65e9f0_0;
    %pad/u 32;
    %subi 6, 0, 32;
    %pad/u 11;
    %assign/vec4 v0000026b5b65e9f0_0, 0;
T_7.8 ;
T_7.7 ;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0000026b5b65f530_0;
    %pad/u 11;
    %assign/vec4 v0000026b5b65e9f0_0, 0;
T_7.5 ;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000026b5b63d810;
T_8 ;
    %wait E_0000026b5b663320;
    %load/vec4 v0000026b5b65f350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000026b5b65eb30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000026b5b65e810_0, 0;
    %load/vec4 v0000026b5b660430_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %mod;
    %pad/u 3;
    %assign/vec4 v0000026b5b660390_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000026b5b65eb30_0;
    %pad/u 32;
    %cmpi/u 9999, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_8.2, 8;
    %load/vec4 v0000026b5b65eb30_0;
    %addi 1, 0, 14;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %pushi/vec4 0, 0, 14;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %assign/vec4 v0000026b5b65eb30_0, 0;
    %load/vec4 v0000026b5b65fd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0000026b5b65e810_0;
    %pad/u 32;
    %cmpi/u 199, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_8.6, 8;
    %load/vec4 v0000026b5b65e810_0;
    %addi 1, 0, 8;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %assign/vec4 v0000026b5b65e810_0, 0;
    %load/vec4 v0000026b5b65e810_0;
    %pad/u 32;
    %cmpi/e 199, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0000026b5b660390_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_8.10, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %load/vec4 v0000026b5b660390_0;
    %addi 1, 0, 3;
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
    %assign/vec4 v0000026b5b660390_0, 0;
T_8.8 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000026b5b645bb0;
T_9 ;
Ewait_2 .event/or E_0000026b5b6630a0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0000026b5b6602f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000026b5b65edb0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026b5b65fcb0_0, 0, 1;
    %jmp T_9.7;
T_9.0 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000026b5b65edb0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026b5b65fcb0_0, 0, 1;
    %jmp T_9.7;
T_9.1 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000026b5b65edb0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026b5b65fcb0_0, 0, 1;
    %jmp T_9.7;
T_9.2 ;
    %pushi/vec4 1200, 0, 12;
    %store/vec4 v0000026b5b65edb0_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026b5b65fcb0_0, 0, 1;
    %jmp T_9.7;
T_9.3 ;
    %pushi/vec4 1200, 0, 12;
    %store/vec4 v0000026b5b65edb0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026b5b65fcb0_0, 0, 1;
    %jmp T_9.7;
T_9.4 ;
    %pushi/vec4 1200, 0, 12;
    %store/vec4 v0000026b5b65edb0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026b5b65fcb0_0, 0, 1;
    %jmp T_9.7;
T_9.5 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000026b5b65edb0_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026b5b65fcb0_0, 0, 1;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000026b5b645a20;
T_10 ;
    %wait E_0000026b5b663320;
    %load/vec4 v0000026b5b65f990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000026b5b6601b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000026b5b6601b0_0;
    %pad/u 32;
    %cmpi/u 1199, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_10.2, 8;
    %load/vec4 v0000026b5b6601b0_0;
    %addi 1, 0, 11;
    %jmp/1 T_10.3, 8;
T_10.2 ; End of true expr.
    %pushi/vec4 0, 0, 11;
    %jmp/0 T_10.3, 8;
 ; End of false expr.
    %blend;
T_10.3;
    %assign/vec4 v0000026b5b6601b0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000026b5b645a20;
T_11 ;
    %wait E_0000026b5b663320;
    %load/vec4 v0000026b5b65f990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000026b5b65ee50_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000026b5b660610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000026b5b65f170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0000026b5b65ee50_0;
    %pad/u 12;
    %load/vec4 v0000026b5b65ed10_0;
    %cmp/u;
    %jmp/0xz  T_11.6, 5;
    %load/vec4 v0000026b5b65ee50_0;
    %pad/u 32;
    %addi 6, 0, 32;
    %pad/u 11;
    %assign/vec4 v0000026b5b65ee50_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0000026b5b65ed10_0;
    %load/vec4 v0000026b5b65ee50_0;
    %pad/u 12;
    %cmp/u;
    %jmp/0xz  T_11.8, 5;
    %load/vec4 v0000026b5b65ee50_0;
    %pad/u 32;
    %subi 6, 0, 32;
    %pad/u 11;
    %assign/vec4 v0000026b5b65ee50_0, 0;
T_11.8 ;
T_11.7 ;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0000026b5b65ed10_0;
    %pad/u 11;
    %assign/vec4 v0000026b5b65ee50_0, 0;
T_11.5 ;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000026b5b667de0;
T_12 ;
    %end;
    .thread T_12;
    .scope S_0000026b5b667c50;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026b5b6bdc90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026b5b6bc750_0, 0, 1;
    %end;
    .thread T_13, $init;
    .scope S_0000026b5b667c50;
T_14 ;
    %delay 41666, 0;
    %load/vec4 v0000026b5b6bdc90_0;
    %inv;
    %store/vec4 v0000026b5b6bdc90_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0000026b5b667c50;
T_15 ;
    %vpi_call/w 3 35 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026b5b667de0 {0 0 0};
    %vpi_call/w 3 41 "$dumpvars", 32'sb00000000000000000000000000000000, v0000026b5b652750_0, v0000026b5b652a70_0, v0000026b5b6527f0_0, v0000026b5b652930_0, v0000026b5b65e9f0_0, v0000026b5b65f530_0, v0000026b5b660570_0, v0000026b5b65ef90_0, v0000026b5b65ee50_0, v0000026b5b65ed10_0, v0000026b5b65f170_0, v0000026b5b6601b0_0 {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000000, v0000026b5b6bddd0_0, v0000026b5b6bd830_0, v0000026b5b6bc570_0, v0000026b5b6bc2f0_0 {0 0 0};
    %vpi_call/w 3 60 "$dumpvars", 32'sb00000000000000000000000000000000, v0000026b5b6bc9d0_0, v0000026b5b6bc930_0, v0000026b5b6bd650_0 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0000026b5b667c50;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026b5b6bc750_0, 0, 1;
    %delay 2000000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026b5b6bc750_0, 0, 1;
    %delay 3567587328, 232;
    %vpi_call/w 3 72 "$display", "[%0t] Done 1 second", $time {0 0 0};
    %vpi_call/w 3 73 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "tb_min.sv";
    "top.sv";
    "pwm_duty_engine.sv";
    "pwm_state_lookup.sv";
    "state_timebase.sv";
