module d_ff (
    input wire clk,       
    input wire rstb,     
    input wire setb,     
    input wire d,        
    output reg q         
);

    always @(posedge clk or negedge rstb or negedge setb) begin
        if (!rstb) begin
            q <= 0;      
        end else if (!setb) begin
            q <= 1;      
        end else begin
            q <= d;      
        end
    end
endmodule


