/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [12:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [15:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_26z;
  wire [7:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [11:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_40z;
  wire [3:0] celloutsig_0_41z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire [8:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = ~(celloutsig_0_10z & celloutsig_0_8z);
  assign celloutsig_1_0z = ~in_data[163];
  assign celloutsig_0_12z = ~celloutsig_0_20z;
  assign celloutsig_0_10z = ~((celloutsig_0_6z | celloutsig_0_6z) & (celloutsig_0_4z[4] | celloutsig_0_3z));
  assign celloutsig_0_32z = ~((celloutsig_0_23z | celloutsig_0_12z) & (celloutsig_0_12z | celloutsig_0_13z));
  assign celloutsig_0_8z = _00_ | ~(celloutsig_0_4z[4]);
  assign celloutsig_0_18z = celloutsig_0_7z | ~(celloutsig_0_7z);
  assign celloutsig_1_11z = celloutsig_1_3z | celloutsig_1_7z;
  assign celloutsig_0_13z = celloutsig_0_6z | in_data[91];
  assign celloutsig_0_3z = _01_ ^ _02_;
  assign celloutsig_1_18z = celloutsig_1_7z ^ celloutsig_1_4z[4];
  assign celloutsig_0_7z = in_data[3] ^ celloutsig_0_6z;
  assign celloutsig_0_1z = in_data[76] ^ in_data[30];
  assign celloutsig_0_28z = celloutsig_0_20z ^ celloutsig_0_15z;
  assign celloutsig_1_16z = ~(celloutsig_1_4z[6] ^ celloutsig_1_14z[4]);
  assign celloutsig_0_15z = ~(celloutsig_0_6z ^ celloutsig_0_4z[0]);
  reg [12:0] _20_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _20_ <= 13'h0000;
    else _20_ <= { in_data[29:20], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign { _03_[12:11], _02_, _03_[9:5], _01_, _00_, _03_[2:0] } = _20_;
  assign celloutsig_0_41z = celloutsig_0_4z[4:1] / { 1'h1, celloutsig_0_27z[5:3] };
  assign celloutsig_1_5z = { in_data[163], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z } / { 1'h1, in_data[163], celloutsig_1_2z, celloutsig_1_0z, in_data[163], in_data[163], celloutsig_1_0z, in_data[163], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_19z = { celloutsig_0_17z[9:8], celloutsig_0_10z } / { 1'h1, celloutsig_0_20z, celloutsig_0_8z };
  assign celloutsig_0_31z = celloutsig_0_17z[13:2] / { 1'h1, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_26z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_0_40z = { celloutsig_0_9z[6], celloutsig_0_27z } / { 1'h1, in_data[90:84], celloutsig_0_28z };
  assign celloutsig_0_4z = { in_data[84:81], celloutsig_0_3z } / { 1'h1, in_data[67:64] };
  assign celloutsig_1_7z = celloutsig_1_4z[6:1] == { celloutsig_1_4z[4:0], celloutsig_1_2z };
  assign celloutsig_1_2z = { in_data[167:153], in_data[163], in_data[163] } >= { in_data[127:112], celloutsig_1_0z };
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_0z, in_data[163] } >= { in_data[129], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_4z[7:3], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_8z } >= { celloutsig_1_5z[9:2], celloutsig_1_2z };
  assign celloutsig_0_6z = { celloutsig_0_4z[4:3], celloutsig_0_3z } >= { _01_, _00_, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[5:3] < in_data[11:9];
  assign celloutsig_0_46z = celloutsig_0_27z[2:0] < celloutsig_0_40z[3:1];
  assign celloutsig_0_47z = { celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_10z } < { celloutsig_0_31z[7], celloutsig_0_15z, celloutsig_0_32z, celloutsig_0_41z, celloutsig_0_32z };
  assign celloutsig_0_20z = { in_data[68:60], celloutsig_0_4z, celloutsig_0_3z } < { _02_, _03_[12:11], _02_, _03_[9:5], _01_, _00_, _03_[2:0], celloutsig_0_3z };
  assign celloutsig_1_19z = { celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_9z, in_data[163], celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_10z } < { in_data[178:171], celloutsig_1_0z, celloutsig_1_18z, celloutsig_1_5z, celloutsig_1_16z, celloutsig_1_9z, celloutsig_1_6z, in_data[163] };
  assign celloutsig_1_13z = celloutsig_1_4z[6:1] % { 1'h1, celloutsig_1_4z[0], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_1_6z = in_data[100:97] != celloutsig_1_4z[6:3];
  assign celloutsig_1_9z = { in_data[170:169], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z } != { celloutsig_1_4z[7], celloutsig_1_5z };
  assign celloutsig_0_23z = in_data[18:16] != in_data[81:79];
  assign celloutsig_1_8z = celloutsig_1_6z & celloutsig_1_4z[0];
  assign celloutsig_1_12z = in_data[166] & in_data[163];
  assign celloutsig_0_16z = celloutsig_0_10z & celloutsig_0_1z;
  assign celloutsig_0_27z = { celloutsig_0_9z[6:2], celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_18z } >> { _03_[11], _02_, _03_[9:5], _01_ };
  assign celloutsig_1_4z = { in_data[139:136], celloutsig_1_0z, in_data[163], celloutsig_1_0z, celloutsig_1_3z } - { in_data[136:131], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_26z = in_data[86:83] - celloutsig_0_9z[4:1];
  assign celloutsig_1_14z = { celloutsig_1_4z, celloutsig_1_9z } ~^ { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_6z };
  assign celloutsig_0_17z = { celloutsig_0_14z, celloutsig_0_3z, _03_[12:11], _02_, _03_[9:5], _01_, _00_, _03_[2:0], celloutsig_0_1z } ~^ { in_data[68:64], celloutsig_0_9z };
  assign celloutsig_0_9z = { celloutsig_0_4z[4:1], celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_0z } ^ { _03_[9:5], _01_, _00_, _03_[2:1], celloutsig_0_6z, celloutsig_0_7z };
  assign { _03_[10], _03_[4:3] } = { _02_, _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
