{"Source Block": ["verilog-ethernet/rtl/udp_ip_tx_64.v@147:157@HdlIdDef", "\n// datapath control signals\nreg store_udp_hdr;\nreg store_last_word;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [63:0] last_word_data_reg = 0;\nreg [7:0] last_word_keep_reg = 0;\n\nreg [15:0] udp_source_port_reg = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/udp_ip_rx_64.v@149:159", "reg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg store_ip_hdr;\nreg store_hdr_word_0;\nreg store_last_word;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [63:0] last_word_data_reg = 0;\nreg [7:0] last_word_keep_reg = 0;\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@147:157", "\n// datapath control signals\nreg store_udp_hdr;\nreg store_last_word;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [63:0] last_word_data_reg = 0;\nreg [7:0] last_word_keep_reg = 0;\n\nreg [15:0] udp_source_port_reg = 0;\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@149:159", "reg store_udp_hdr;\nreg store_last_word;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [63:0] last_word_data_reg = 0;\nreg [7:0] last_word_keep_reg = 0;\n\nreg [15:0] udp_source_port_reg = 0;\nreg [15:0] udp_dest_port_reg = 0;\nreg [15:0] udp_length_reg = 0;\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@145:155", "\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg store_udp_hdr;\nreg store_last_word;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [63:0] last_word_data_reg = 0;\nreg [7:0] last_word_keep_reg = 0;\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@121:131", "\n// datapath control signals\nreg store_ip_hdr;\nreg store_last_word;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [15:0] hdr_sum_reg = 0, hdr_sum_next;\n\nreg [7:0] last_word_data_reg = 0;\n\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@145:155", "\n// datapath control signals\nreg store_udp_hdr;\nreg store_last_word;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] last_word_data_reg = 0;\n\nreg [15:0] udp_source_port_reg = 0;\nreg [15:0] udp_dest_port_reg = 0;\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@121:131", "\n// datapath control signals\nreg store_ip_hdr;\nreg store_last_word;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [15:0] hdr_sum_reg = 0, hdr_sum_next;\n\nreg [7:0] last_word_data_reg = 0;\n\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@145:155", "\n// datapath control signals\nreg store_udp_hdr;\nreg store_last_word;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] last_word_data_reg = 0;\n\nreg [15:0] udp_source_port_reg = 0;\nreg [15:0] udp_dest_port_reg = 0;\n"]], "Diff Content": {"Delete": [[152, "reg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n"]], "Add": []}}