m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/jfujf/Desktop/cse_148/Baseline_v2.3/mips_cpu/simulation/modelsim
valtera_reset_controller
Z0 !s110 1591597085
!i10b 1
!s100 z[H_hRO9gO=:^2E3_jWH03
ID;LAh8ahEo;3PaG@<C6EQ2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/simulation/modelsim
Z3 w1590002543
8C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_reset_controller.v
FC:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_reset_controller.v
L0 42
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1591597085.000000
!s107 C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_reset_controller.v|-work|rst_controller|
!i113 1
Z6 o-work rst_controller
Z7 tCvgOpt 0
valtera_reset_synchronizer
R0
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
I=h[Ofe`<O_BSaK]YWZRTK3
R1
R2
R3
8C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_reset_synchronizer.v
FC:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_reset_synchronizer.v
L0 24
R4
r1
!s85 0
31
R5
!s107 C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/simulation/submodules/altera_reset_synchronizer.v|-work|rst_controller|
!i113 1
R6
R7
