Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Nov 27 07:28:58 2024
| Host         : hacc-gpu0 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : pfm_top_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  6765 |       |     23040 | 29.36 |
|   SLR1 -> SLR2                   |  3712 |       |           | 16.11 |
|     Using TX_REG only            |     1 |     1 |           |       |
|     Using RX_REG only            |    18 |    18 |           |       |
|     Using Both TX_REG and RX_REG |   269 |     1 |           |       |
|   SLR2 -> SLR1                   |  3053 |       |           | 13.25 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     4 |     4 |           |       |
|     Using Both TX_REG and RX_REG |   407 |     0 |           |       |
| SLR1 <-> SLR0                    |  8508 |       |     23040 | 36.93 |
|   SLR0 -> SLR1                   |  4409 |       |           | 19.14 |
|     Using TX_REG only            |    71 |    71 |           |       |
|     Using RX_REG only            |    61 |    61 |           |       |
|     Using Both TX_REG and RX_REG |   365 |    55 |           |       |
|   SLR1 -> SLR0                   |  4099 |       |           | 17.79 |
|     Using TX_REG only            |    62 |    62 |           |       |
|     Using RX_REG only            |    72 |    71 |           |       |
|     Using Both TX_REG and RX_REG |   440 |    60 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 15273 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 2860 |  193 |
| SLR1      | 3527 |    0 | 3906 |
| SLR0      |  185 | 4224 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+-------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+-------+--------+--------+--------+
| CLB                        |  15241 |  26325 | 12818 |  27.73 |  48.75 |  23.74 |
|   CLBL                     |   7908 |  13560 |  6789 |  27.01 |  46.31 |  23.19 |
|   CLBM                     |   7333 |  12765 |  6029 |  28.56 |  51.64 |  24.39 |
| CLB LUTs                   |  59371 | 126914 | 57581 |  13.50 |  29.38 |  13.33 |
|   LUT as Logic             |  49855 |  98778 | 48597 |  11.34 |  22.87 |  11.25 |
|     using O5 output only   |   1611 |    845 |  1299 |   0.37 |   0.20 |   0.30 |
|     using O6 output only   |  30063 |  74230 | 29679 |   6.84 |  17.18 |   6.87 |
|     using O5 and O6        |  18181 |  23703 | 17619 |   4.14 |   5.49 |   4.08 |
|   LUT as Memory            |   9516 |  28136 |  8984 |   4.63 |  14.23 |   4.54 |
|     LUT as Distributed RAM |   6952 |   5073 |  3958 |   3.38 |   2.57 |   2.00 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |     96 |    731 |    90 |   0.05 |   0.37 |   0.05 |
|       using O5 and O6      |   6856 |   4342 |  3868 |   3.34 |   2.20 |   1.96 |
|     LUT as Shift Register  |   2564 |  23063 |  5026 |   1.25 |  11.66 |   2.54 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |   1663 |  20569 |  4336 |   0.81 |  10.40 |   2.19 |
|       using O5 and O6      |    901 |   2494 |   690 |   0.44 |   1.26 |   0.35 |
| CLB Registers              | 102713 | 143575 | 94013 |  11.68 |  16.62 |  10.88 |
| CARRY8                     |    652 |   2402 |   637 |   1.19 |   4.45 |   1.18 |
| F7 Muxes                   |   1006 |  12590 |  2761 |   0.46 |   5.83 |   1.28 |
| F8 Muxes                   |    109 |    142 |    47 |   0.10 |   0.13 |   0.04 |
| F9 Muxes                   |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    120 |    548 |   152 |  17.86 |  81.55 |  22.62 |
|   RAMB36/FIFO              |    116 |    544 |   150 |  17.26 |  80.95 |  22.32 |
|     RAMB36E2 only          |    116 |    544 |   150 |  17.26 |  80.95 |  22.32 |
|   RAMB18                   |      8 |      8 |     4 |   0.60 |   0.60 |   0.30 |
|     RAMB18E2 only          |      8 |      8 |     4 |   0.60 |   0.60 |   0.30 |
| URAM                       |      0 |    288 |   256 |   0.00 |  90.00 |  80.00 |
| DSPs                       |      3 |    103 |    36 |   0.10 |   3.35 |   1.17 |
| Unique Control Sets        |   3553 |   3033 |  3302 |   3.23 |   2.81 |   3.06 |
+----------------------------+--------+--------+-------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        18 |    8.65 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |       140 |   67.31 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |       158 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


