-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity bnn_dense_layer_p_ZL9golden_w1_3_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 128
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);
 
          address1        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce1             : in std_logic; 
          q1              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of bnn_dense_layer_p_ZL9golden_w1_3_ROM_AUTO_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0);  
signal address1_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "11000001001011000010010111011011", 1 => "00010111110110111110001110000100", 2 => "11010010010111010100101000000000", 3 => "00111011101001110000110010001110", 
    4 => "01101000100100000111000001100011", 5 => "11010000010111001110011100001000", 6 => "10000000001101111001010010000001", 7 => "11111000011000101010100110100100", 
    8 => "01010000100111001100101000110110", 9 => "00100011110010010010001010000000", 10 => "11111001100100000111000001011111", 11 => "10111000001100101010001110100111", 
    12 => "11001111101111000100001100101111", 13 => "11110000000100110010001011111111", 14 => "01010000001000111111010101011110", 15 => "00000111101101111000110100000001", 
    16 => "10011000000100000111101000011111", 17 => "00100100100111010111101101001001", 18 => "10101010010111000001000001001100", 19 => "11000010010101000111000101100100", 
    20 => "11111111110111001011011011111111", 21 => "10010100100011111010101011010110", 22 => "11111111001000010011111001101111", 23 => "11110011110001111010100000000010", 
    24 => "00111001110101111001000011010000", 25 => "00100111101111101111110011000001", 26 => "01011100000100001001011001000110", 27 => "00001000101100010001001001000000", 
    28 => "10100001000010111010010000100111", 29 => "11011101000001111100000011111111", 30 => "00110111011010100010010111000000", 31 => "01100001101100110110010101010100", 
    32 => "01101011100010111010010011101011", 33 => "10000011101011010111111011101110", 34 => "01001010100001001100001111101001", 35 => "01110111101100100010111000000000", 
    36 => "00000001000001111000111000011110", 37 => "01100111100000001001000010010011", 38 => "11101101010000000100111101111111", 39 => "11001000000111000010011111110101", 
    40 => "01111101010101011010001111111111", 41 => "00100110010111101011000001010001", 42 => "11111111110100011101001111111111", 43 => "00100001101101010110111101100000", 
    44 => "11100000000001011010100111101011", 45 => "00000100000010010010100010111000", 46 => "10100010101100000110110000000000", 47 => "10111101110010000110000111011110", 
    48 => "11001110000011111110011100111111", 49 => "11101111011010000011111000000111", 50 => "00010110010110010000111110010011", 51 => "11110001100111011000000011111111", 
    52 => "10111101101001011010000100110010", 53 => "00100001000000110011100000100001", 54 => "00000000100100101101110011010011", 55 => "10011100111110101011111010000000", 
    56 => "10110111110110011111011111011101", 57 => "00000111101111110001001010000000", 58 => "01101010101111111101011011101110", 59 => "00001010001100000101100100011110", 
    60 => "11111111101101101011100111111111", 61 => "11110001100111101010011100000011", 62 => "11011111101011100110010001010100", 63 => "10100101000110011000000000011110", 
    64 => "00010101011011011101001000011111", 65 => "11111111110011000111101110010100", 66 => "11111101111111100111010111101111", 67 => "00001001000001000000000101111111", 
    68 => "01000110100101100111111010001101", 69 => "10000100011100010101100010010100", 70 => "11110111111111000010101101101100", 71 => "01011001110111111110001100110000", 
    72 => "01111000000101110001000001000001", 73 => "11111111101001010100011011110111", 74 => "11100111101101001001100110110011", 75 => "01111111000010101111101000001111", 
    76 => "00000100011111011010100110010100", 77 => "00110101010110010101101011000110", 78 => "10011011010000100001000110101101", 79 => "10011111010010000100111000111111", 
    80 => "00000000111101001100111010000000", 81 => "11010100000010100011011000011110", 82 => "11110000101100001011011101100001", 83 => "01000001011001000010100110101101", 
    84 => "00000001100010001000100110010000", 85 => "10000110101010111110000010001110", 86 => "00101110001010011101011011110010", 87 => "10011011000101001001110001011001", 
    88 => "01010000000000000100110000001000", 89 => "11111110010001001110000100101111", 90 => "11001101011001000001001101001001", 91 => "10000101111100001001100000100010", 
    92 => "00000000000010100000110000000000", 93 => "10100000010001111111100011110110", 94 => "10000010100111100000110001000010", 95 => "11111101010001100000000001010011", 
    96 => "01111110111111111011110110001001", 97 => "00001011111110111110011010000000", 98 => "10010000111001101101100000101001", 99 => "11110100110010000001000111110011", 
    100 => "01110011111101011001101101011000", 101 => "00011110001010001110111100110000", 102 => "01100011110010110010010101001111", 103 => "01111000101111110011011111011110", 
    104 => "11001111010010101001101001111011", 105 => "10101000000011101011110111100110", 106 => "00000110010001101001010001100010", 107 => "00000111000011001110001001000001", 
    108 => "10111001100011000000110100101111", 109 => "10011101110011011111001011111111", 110 => "01111011110000101011101000110001", 111 => "10100100111001110100010101110100", 
    112 => "10010111010100010000111111111111", 113 => "01101100100011000101010101011000", 114 => "00011101011100000000010001000000", 115 => "11101111111111111110000111111000", 
    116 => "10100001001101010101101011000111", 117 => "01111111011101011000011001011111", 118 => "11111101101011010001001111111111", 119 => "00110011111110010100010101000000", 
    120 => "11001011110100010001100101011011", 121 => "01001011000001000101100010011101", 122 => "10000010101001110101001011011001", 123 => "10000010100011011100000100001001", 
    124 => "10000111010100011100100001010111", 125 => "00010001001011111101001100000000", 126 => "00111101110000111100000101001000", 127 => "00000010111011110000100000000000");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;
 
memory_access_guard_1: process (address1) 
begin
      address1_tmp <= address1;
--synthesis translate_off
      if (CONV_INTEGER(address1) > AddressRange-1) then
           address1_tmp <= (others => '0');
      else 
           address1_tmp <= address1;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;
 
        if (ce1 = '1') then  
            q1 <= mem0(CONV_INTEGER(address1_tmp)); 
        end if;

end if;
end process;

end rtl;

