Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: VGA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VGA.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VGA"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : VGA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/student2/sgoban/coe758/VGA/VGA.vhd" in Library work.
Architecture behavioral of Entity vga is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <VGA> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <VGA> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/student2/sgoban/coe758/VGA/VGA.vhd" line 241: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <clk1>
Entity <VGA> analyzed. Unit <VGA> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <VGA>.
    Related source file is "/home/student2/sgoban/coe758/VGA/VGA.vhd".
WARNING:Xst:653 - Signal <ball_speed> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000001.
WARNING:Xst:653 - Signal <Ver_sync> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000010.
WARNING:Xst:653 - Signal <Ver_image> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000111011111.
WARNING:Xst:653 - Signal <V_frontporch> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000001010.
WARNING:Xst:653 - Signal <V_backporch> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000100001.
WARNING:Xst:653 - Signal <Hor_sync> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000001100000.
WARNING:Xst:653 - Signal <Hor_image> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000001001111111.
WARNING:Xst:653 - Signal <H_frontporch> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000010000.
WARNING:Xst:653 - Signal <H_backporch> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000110000.
    Found finite state machine <FSM_0> for signal <borders>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 51468                                          |
    | Inputs             | 25                                             |
    | Outputs            | 8                                              |
    | Clock              | clk1                      (rising_edge)        |
    | Clock enable       | borders$not0000           (positive)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <H>.
    Found 1-bit register for signal <V>.
    Found 8-bit register for signal <green>.
    Found 8-bit register for signal <red>.
    Found 8-bit register for signal <blue>.
    Found 32-bit adder for signal <$add0000> created at line 108.
    Found 32-bit adder for signal <$add0001> created at line 120.
    Found 1-bit register for signal <active>.
    Found 32-bit comparator lessequal for signal <active$cmp_le0000> created at line 161.
    Found 32-bit comparator lessequal for signal <active$cmp_le0001> created at line 161.
    Found 32-bit register for signal <Ballx>.
    Found 32-bit addsub for signal <Ballx$addsub0000>.
    Found 32-bit register for signal <Bally>.
    Found 32-bit addsub for signal <Bally$addsub0000>.
    Found 32-bit comparator greatequal for signal <blue$cmp_ge0000> created at line 285.
    Found 32-bit comparator greatequal for signal <blue$cmp_ge0001> created at line 285.
    Found 32-bit comparator greatequal for signal <blue$cmp_ge0002> created at line 285.
    Found 32-bit comparator greatequal for signal <blue$cmp_ge0003> created at line 285.
    Found 32-bit comparator greatequal for signal <blue$cmp_ge0004> created at line 288.
    Found 32-bit comparator greatequal for signal <blue$cmp_ge0005> created at line 288.
    Found 32-bit comparator greatequal for signal <blue$cmp_ge0006> created at line 292.
    Found 32-bit comparator greatequal for signal <blue$cmp_ge0007> created at line 292.
    Found 32-bit comparator greatequal for signal <blue$cmp_ge0008> created at line 296.
    Found 32-bit comparator greatequal for signal <blue$cmp_ge0009> created at line 296.
    Found 32-bit comparator greatequal for signal <blue$cmp_ge0010> created at line 300.
    Found 32-bit comparator greatequal for signal <blue$cmp_ge0011> created at line 300.
    Found 32-bit comparator greatequal for signal <blue$cmp_ge0012> created at line 309.
    Found 32-bit comparator greatequal for signal <blue$cmp_ge0013> created at line 309.
    Found 32-bit comparator greatequal for signal <blue$cmp_ge0014> created at line 309.
    Found 32-bit comparator greatequal for signal <blue$cmp_ge0015> created at line 309.
    Found 32-bit comparator greatequal for signal <blue$cmp_ge0016> created at line 309.
    Found 32-bit comparator greatequal for signal <blue$cmp_ge0017> created at line 309.
    Found 32-bit comparator greatequal for signal <blue$cmp_ge0018> created at line 309.
    Found 32-bit comparator greatequal for signal <blue$cmp_ge0019> created at line 314.
    Found 32-bit comparator greatequal for signal <blue$cmp_ge0020> created at line 337.
    Found 32-bit comparator less for signal <blue$cmp_lt0000> created at line 285.
    Found 32-bit comparator less for signal <blue$cmp_lt0001> created at line 285.
    Found 32-bit comparator less for signal <blue$cmp_lt0002> created at line 285.
    Found 32-bit comparator less for signal <blue$cmp_lt0003> created at line 285.
    Found 32-bit comparator less for signal <blue$cmp_lt0004> created at line 288.
    Found 32-bit comparator less for signal <blue$cmp_lt0005> created at line 288.
    Found 32-bit comparator less for signal <blue$cmp_lt0006> created at line 292.
    Found 32-bit comparator less for signal <blue$cmp_lt0007> created at line 292.
    Found 32-bit comparator less for signal <blue$cmp_lt0008> created at line 296.
    Found 32-bit comparator less for signal <blue$cmp_lt0009> created at line 296.
    Found 32-bit comparator less for signal <blue$cmp_lt0010> created at line 300.
    Found 32-bit comparator less for signal <blue$cmp_lt0011> created at line 300.
    Found 32-bit comparator less for signal <blue$cmp_lt0012> created at line 309.
    Found 32-bit comparator less for signal <blue$cmp_lt0013> created at line 309.
    Found 32-bit comparator less for signal <blue$cmp_lt0014> created at line 309.
    Found 32-bit comparator less for signal <blue$cmp_lt0015> created at line 309.
    Found 32-bit comparator less for signal <blue$cmp_lt0016> created at line 309.
    Found 32-bit comparator less for signal <blue$cmp_lt0017> created at line 309.
    Found 32-bit comparator less for signal <blue$cmp_lt0018> created at line 309.
    Found 32-bit comparator less for signal <blue$cmp_lt0019> created at line 314.
    Found 32-bit comparator less for signal <blue$cmp_lt0020> created at line 317.
    Found 32-bit comparator less for signal <blue$cmp_lt0021> created at line 329.
    Found 32-bit comparator less for signal <blue$cmp_lt0022> created at line 337.
    Found 32-bit adder for signal <borders$add0000> created at line 224.
    Found 32-bit adder for signal <borders$add0001> created at line 188.
    Found 32-bit adder for signal <borders$add0002> created at line 216.
    Found 32-bit adder for signal <borders$add0003> created at line 208.
    Found 32-bit comparator greatequal for signal <borders$cmp_ge0000> created at line 208.
    Found 32-bit comparator greatequal for signal <borders$cmp_ge0001> created at line 208.
    Found 32-bit comparator greatequal for signal <borders$cmp_ge0002> created at line 216.
    Found 32-bit comparator greatequal for signal <borders$cmp_ge0003> created at line 216.
    Found 32-bit comparator greatequal for signal <borders$cmp_ge0004> created at line 204.
    Found 32-bit comparator greatequal for signal <borders$cmp_ge0005> created at line 224.
    Found 32-bit comparator greatequal for signal <borders$cmp_ge0006> created at line 224.
    Found 32-bit comparator greater for signal <borders$cmp_gt0000> created at line 208.
    Found 32-bit comparator greater for signal <borders$cmp_gt0001> created at line 208.
    Found 32-bit comparator greater for signal <borders$cmp_gt0002> created at line 216.
    Found 32-bit comparator greater for signal <borders$cmp_gt0003> created at line 216.
    Found 32-bit comparator greater for signal <borders$cmp_gt0004> created at line 224.
    Found 32-bit comparator greater for signal <borders$cmp_gt0005> created at line 224.
    Found 32-bit comparator greater for signal <borders$cmp_gt0006> created at line 204.
    Found 32-bit comparator lessequal for signal <borders$cmp_le0000> created at line 208.
    Found 32-bit comparator lessequal for signal <borders$cmp_le0001> created at line 208.
    Found 32-bit comparator lessequal for signal <borders$cmp_le0002> created at line 216.
    Found 32-bit comparator lessequal for signal <borders$cmp_le0003> created at line 216.
    Found 32-bit comparator lessequal for signal <borders$cmp_le0004> created at line 204.
    Found 32-bit comparator lessequal for signal <borders$cmp_le0005> created at line 224.
    Found 32-bit comparator lessequal for signal <borders$cmp_le0006> created at line 224.
    Found 32-bit comparator less for signal <borders$cmp_lt0000> created at line 208.
    Found 32-bit comparator less for signal <borders$cmp_lt0001> created at line 208.
    Found 32-bit comparator less for signal <borders$cmp_lt0002> created at line 216.
    Found 32-bit comparator less for signal <borders$cmp_lt0003> created at line 216.
    Found 32-bit comparator less for signal <borders$cmp_lt0004> created at line 204.
    Found 32-bit comparator less for signal <borders$cmp_lt0005> created at line 224.
    Found 32-bit comparator less for signal <borders$cmp_lt0006> created at line 224.
    Found 1-bit register for signal <clk1>.
    Found 32-bit up counter for signal <clk_counter>.
    Found 32-bit up counter for signal <frames>.
    Found 32-bit comparator not equal for signal <frames$cmp_ne0000> created at line 120.
    Found 32-bit comparator not equal for signal <frames$cmp_ne0001> created at line 119.
    Found 32-bit comparator greater for signal <green$cmp_gt0000> created at line 302.
    Found 32-bit comparator less for signal <green$cmp_lt0000> created at line 302.
    Found 32-bit adder for signal <H$addsub0000> created at line 139.
    Found 32-bit adder for signal <H$addsub0001> created at line 139.
    Found 32-bit comparator greater for signal <H$cmp_gt0000> created at line 139.
    Found 32-bit comparator lessequal for signal <H$cmp_le0000> created at line 139.
    Found 32-bit up counter for signal <H_pixel_counter>.
    Found 1-bit register for signal <new_frame>.
    Found 32-bit register for signal <Paddle1Y>.
    Found 32-bit comparator greatequal for signal <Paddle1Y$cmp_ge0000> created at line 244.
    Found 32-bit comparator greatequal for signal <Paddle1Y$cmp_ge0001> created at line 249.
    Found 32-bit comparator greater for signal <Paddle1Y$cmp_gt0000> created at line 248.
    Found 32-bit comparator greater for signal <Paddle1Y$cmp_gt0001> created at line 243.
    Found 32-bit comparator lessequal for signal <Paddle1Y$cmp_le0000> created at line 243.
    Found 32-bit comparator lessequal for signal <Paddle1Y$cmp_le0001> created at line 248.
    Found 32-bit comparator less for signal <Paddle1Y$cmp_lt0000> created at line 249.
    Found 32-bit addsub for signal <Paddle1Y$share0000>.
    Found 32-bit register for signal <Paddle2Y>.
    Found 32-bit 4-to-1 multiplexer for signal <Paddle2Y$mux0000>.
    Found 32-bit addsub for signal <Paddle2Y$share0000>.
    Found 32-bit up counter for signal <points1>.
    Found 32-bit up counter for signal <points2>.
    Found 32-bit adder for signal <V$addsub0000> created at line 150.
    Found 32-bit adder for signal <V$addsub0001> created at line 150.
    Found 32-bit comparator greater for signal <V$cmp_gt0000> created at line 150.
    Found 32-bit comparator lessequal for signal <V$cmp_le0000> created at line 150.
    Found 32-bit up counter for signal <V_pixel_counter>.
    Found 32-bit adder for signal <V_pixel_counter$add0000> created at line 119.
    Found 32-bit adder for signal <V_pixel_counter$add0001> created at line 120.
    Found 32-bit adder for signal <V_pixel_counter$addsub0000> created at line 119.
    Found 32-bit adder for signal <V_pixel_counter$addsub0001> created at line 120.
    Found 32-bit comparator equal for signal <V_pixel_counter$cmp_eq0000> created at line 119.
    Found 32-bit comparator equal for signal <V_pixel_counter$cmp_eq0001> created at line 120.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   6 Counter(s).
	inferred 157 D-type flip-flop(s).
	inferred  18 Adder/Subtractor(s).
	inferred  91 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <VGA> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 18
 32-bit adder                                          : 14
 32-bit addsub                                         : 4
# Counters                                             : 6
 32-bit up counter                                     : 6
# Registers                                            : 12
 1-bit register                                        : 5
 32-bit register                                       : 4
 8-bit register                                        : 3
# Comparators                                          : 91
 32-bit comparator equal                               : 2
 32-bit comparator greatequal                          : 30
 32-bit comparator greater                             : 12
 32-bit comparator less                                : 32
 32-bit comparator lessequal                           : 13
 32-bit comparator not equal                           : 2
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <borders/FSM> on signal <borders[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 18
 32-bit adder                                          : 14
 32-bit addsub                                         : 4
# Counters                                             : 6
 32-bit up counter                                     : 6
# Registers                                            : 157
 Flip-Flops                                            : 157
# Comparators                                          : 91
 32-bit comparator equal                               : 2
 32-bit comparator greatequal                          : 30
 32-bit comparator greater                             : 12
 32-bit comparator less                                : 32
 32-bit comparator lessequal                           : 13
 32-bit comparator not equal                           : 2
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <red_0> in Unit <VGA> is equivalent to the following 7 FFs/Latches, which will be removed : <red_1> <red_2> <red_3> <red_4> <red_5> <red_6> <red_7> 
INFO:Xst:2261 - The FF/Latch <blue_0> in Unit <VGA> is equivalent to the following 7 FFs/Latches, which will be removed : <blue_1> <blue_2> <blue_3> <blue_4> <blue_5> <blue_6> <blue_7> 
INFO:Xst:2261 - The FF/Latch <green_0> in Unit <VGA> is equivalent to the following 7 FFs/Latches, which will be removed : <green_1> <green_2> <green_3> <green_4> <green_5> <green_6> <green_7> 

Optimizing unit <VGA> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block VGA, actual ratio is 22.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 330
 Flip-Flops                                            : 330

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : VGA.ngr
Top Level Output File Name         : VGA
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 3960
#      GND                         : 1
#      INV                         : 142
#      LUT1                        : 365
#      LUT2                        : 693
#      LUT2_D                      : 6
#      LUT3                        : 111
#      LUT3_D                      : 4
#      LUT3_L                      : 8
#      LUT4                        : 557
#      LUT4_D                      : 20
#      LUT4_L                      : 18
#      MUXCY                       : 1590
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 438
# FlipFlops/Latches                : 330
#      FDE                         : 130
#      FDR                         : 68
#      FDRE                        : 128
#      FDRS                        : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 4
#      OBUF                        : 27
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     1034  out of   4656    22%  
 Number of Slice Flip Flops:            330  out of   9312     3%  
 Number of 4 input LUTs:               1924  out of   9312    20%  
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    232    13%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 33    |
clk11                              | BUFG                   | 297   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 15.812ns (Maximum Frequency: 63.243MHz)
   Minimum input arrival time before clock: 12.297ns
   Maximum output required time after clock: 4.620ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.966ns (frequency: 143.554MHz)
  Total number of paths / destination ports: 1585 / 66
-------------------------------------------------------------------------
Delay:               6.966ns (Levels of Logic = 10)
  Source:            clk_counter_13 (FF)
  Destination:       clk1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_counter_13 to clk1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  clk_counter_13 (clk_counter_13)
     LUT4:I0->O            1   0.704   0.000  Mcount_clk_counter_val1_wg_lut<0> (Mcount_clk_counter_val1_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Mcount_clk_counter_val1_wg_cy<0> (Mcount_clk_counter_val1_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clk_counter_val1_wg_cy<1> (Mcount_clk_counter_val1_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clk_counter_val1_wg_cy<2> (Mcount_clk_counter_val1_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clk_counter_val1_wg_cy<3> (Mcount_clk_counter_val1_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clk_counter_val1_wg_cy<4> (Mcount_clk_counter_val1_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_clk_counter_val1_wg_cy<5> (Mcount_clk_counter_val1_wg_cy<5>)
     MUXCY:CI->O           3   0.459   0.610  Mcount_clk_counter_val1_wg_cy<6> (Mcount_clk_counter_val_bdd0)
     LUT2:I1->O            2   0.704   0.482  clk1_not000121 (clk1_not0001_bdd0)
     LUT4:I2->O            1   0.704   0.420  clk_counter_cst11 (clk_counter_cst)
     FDRS:S                    0.911          clk_counter_0
    ----------------------------------------
    Total                      6.966ns (4.832ns logic, 2.134ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk11'
  Clock period: 15.812ns (frequency: 63.243MHz)
  Total number of paths / destination ports: 1441133 / 721
-------------------------------------------------------------------------
Delay:               15.812ns (Levels of Logic = 39)
  Source:            Bally_3 (FF)
  Destination:       borders_FSM_FFd2 (FF)
  Source Clock:      clk11 rising
  Destination Clock: clk11 rising

  Data Path: Bally_3 to borders_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.591   1.057  Bally_3 (Bally_3)
     LUT1:I0->O            1   0.704   0.000  Madd_borders_add0001_cy<3>_rt (Madd_borders_add0001_cy<3>_rt)
     MUXCY:S->O            1   0.464   0.000  Madd_borders_add0001_cy<3> (Madd_borders_add0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_borders_add0001_cy<4> (Madd_borders_add0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_borders_add0001_cy<5> (Madd_borders_add0001_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd_borders_add0001_cy<6> (Madd_borders_add0001_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd_borders_add0001_cy<7> (Madd_borders_add0001_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Madd_borders_add0001_cy<8> (Madd_borders_add0001_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Madd_borders_add0001_cy<9> (Madd_borders_add0001_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Madd_borders_add0001_cy<10> (Madd_borders_add0001_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Madd_borders_add0001_cy<11> (Madd_borders_add0001_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Madd_borders_add0001_cy<12> (Madd_borders_add0001_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Madd_borders_add0001_cy<13> (Madd_borders_add0001_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Madd_borders_add0001_cy<14> (Madd_borders_add0001_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Madd_borders_add0001_cy<15> (Madd_borders_add0001_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Madd_borders_add0001_cy<16> (Madd_borders_add0001_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Madd_borders_add0001_cy<17> (Madd_borders_add0001_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Madd_borders_add0001_cy<18> (Madd_borders_add0001_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Madd_borders_add0001_cy<19> (Madd_borders_add0001_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Madd_borders_add0001_cy<20> (Madd_borders_add0001_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Madd_borders_add0001_cy<21> (Madd_borders_add0001_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Madd_borders_add0001_cy<22> (Madd_borders_add0001_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Madd_borders_add0001_cy<23> (Madd_borders_add0001_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Madd_borders_add0001_cy<24> (Madd_borders_add0001_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Madd_borders_add0001_cy<25> (Madd_borders_add0001_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Madd_borders_add0001_cy<26> (Madd_borders_add0001_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Madd_borders_add0001_cy<27> (Madd_borders_add0001_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Madd_borders_add0001_cy<28> (Madd_borders_add0001_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Madd_borders_add0001_cy<29> (Madd_borders_add0001_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Madd_borders_add0001_cy<30> (Madd_borders_add0001_cy<30>)
     XORCY:CI->O           7   0.804   0.787  Madd_borders_add0001_xor<31> (borders_add0001<31>)
     LUT2:I1->O            1   0.704   0.000  Mcompar_borders_cmp_lt0003_lut<31> (Mcompar_borders_cmp_lt0003_lut<31>)
     MUXCY:S->O            2   0.864   0.482  Mcompar_borders_cmp_lt0003_cy<31> (Mcompar_borders_cmp_lt0003_cy<31>)
     LUT4_D:I2->O          2   0.704   0.482  borders_FSM_FFd1-In41 (borders_FSM_N20)
     LUT4:I2->O            5   0.704   0.637  borders_FSM_FFd2-In4521 (borders_FSM_N95)
     LUT4:I3->O            1   0.704   0.424  borders_FSM_FFd2-In275_SW0 (N36)
     LUT4_L:I3->LO         1   0.704   0.104  borders_FSM_FFd2-In275 (borders_FSM_FFd2-In275)
     LUT4:I3->O            1   0.704   0.420  borders_FSM_FFd2-In292 (borders_FSM_FFd2-In292)
     MUXF5:S->O            1   0.739   0.424  borders_FSM_FFd2-In3281_SW0 (N27)
     LUT4:I3->O            1   0.704   0.000  borders_FSM_FFd2-In374 (borders_FSM_FFd2-In)
     FDE:D                     0.308          borders_FSM_FFd2
    ----------------------------------------
    Total                     15.812ns (10.995ns logic, 4.817ns route)
                                       (69.5% logic, 30.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk11'
  Total number of paths / destination ports: 2970 / 196
-------------------------------------------------------------------------
Offset:              12.297ns (Levels of Logic = 9)
  Source:            switches<2> (PAD)
  Destination:       borders_FSM_FFd2 (FF)
  Destination Clock: clk11 rising

  Data Path: switches<2> to borders_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            76   1.218   1.451  switches_2_IBUF (switches_2_IBUF)
     LUT2:I0->O            8   0.704   0.932  borders_FSM_SF18121 (borders_FSM_N93)
     LUT4_D:I0->O          1   0.704   0.499  borders_FSM_SF18111_SW0 (N64)
     LUT4:I1->O            8   0.704   0.792  borders_FSM_SF1811 (borders_FSM_SF181)
     LUT4_L:I2->LO         1   0.704   0.104  borders_FSM_FFd2-In353_SW0 (N58)
     LUT4:I3->O            2   0.704   0.482  borders_FSM_FFd2-In353 (borders_FSM_N28)
     LUT4:I2->O            1   0.704   0.420  borders_FSM_FFd2-In292 (borders_FSM_FFd2-In292)
     MUXF5:S->O            1   0.739   0.424  borders_FSM_FFd2-In3281_SW0 (N27)
     LUT4:I3->O            1   0.704   0.000  borders_FSM_FFd2-In374 (borders_FSM_FFd2-In)
     FDE:D                     0.308          borders_FSM_FFd2
    ----------------------------------------
    Total                     12.297ns (7.193ns logic, 5.104ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            clk1 (FF)
  Destination:       DAC_CLK (PAD)
  Source Clock:      clk rising

  Data Path: clk1 to DAC_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  clk1 (clk11)
     OBUF:I->O                 3.272          DAC_CLK_OBUF (DAC_CLK)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk11'
  Total number of paths / destination ports: 26 / 26
-------------------------------------------------------------------------
Offset:              4.620ns (Levels of Logic = 1)
  Source:            blue_0 (FF)
  Destination:       blue<7> (PAD)
  Source Clock:      clk11 rising

  Data Path: blue_0 to blue<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             8   0.591   0.757  blue_0 (blue_0)
     OBUF:I->O                 3.272          blue_7_OBUF (blue<7>)
    ----------------------------------------
    Total                      4.620ns (3.863ns logic, 0.757ns route)
                                       (83.6% logic, 16.4% route)

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.38 secs
 
--> 


Total memory usage is 684584 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    4 (   0 filtered)

