

================================================================
== Vitis HLS Report for 'cascadeClassifier'
================================================================
* Date:           Mon Jun 17 16:50:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        face_detect_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.542 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        7|     5890|  35.000 ns|  29.450 us|    7|  5890|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_cascadeClassifier_Pipeline_VITIS_LOOP_379_1_fu_281  |cascadeClassifier_Pipeline_VITIS_LOOP_379_1  |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
        |grp_cascadeClassifier_Pipeline_Filters_fu_287           |cascadeClassifier_Pipeline_Filters           |       18|      220|  90.000 ns|   1.100 us|   18|  220|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Stages  |        0|     5863|  32 ~ 234|          -|          -|  0 ~ 25|        no|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 8 
7 --> 8 
8 --> 9 
9 --> 10 22 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.54>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%pt_y_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pt_y_val"   --->   Operation 23 'read' 'pt_y_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pt_x_val_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %pt_x_val"   --->   Operation 24 'read' 'pt_x_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%stage_sum_1_loc = alloca i64 1"   --->   Operation 25 'alloca' 'stage_sum_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%a_loc = alloca i64 1"   --->   Operation 26 'alloca' 'a_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %pt_y_val_read, i8 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:180]   --->   Operation 27 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i16 %tmp_26" [benchmarks/rosetta/face-detection/src/face_detect.cpp:180]   --->   Operation 28 'zext' 'zext_ln180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %pt_y_val_read, i6 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:180]   --->   Operation 29 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i14 %tmp_27" [benchmarks/rosetta/face-detection/src/face_detect.cpp:180]   --->   Operation 30 'zext' 'zext_ln180_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.12ns)   --->   "%add_ln180 = add i17 %zext_ln180, i17 %zext_ln180_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:180]   --->   Operation 31 'add' 'add_ln180' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.12ns)   --->   "%add_ln180_1 = add i17 %add_ln180, i17 %pt_x_val_read" [benchmarks/rosetta/face-detection/src/face_detect.cpp:180]   --->   Operation 32 'add' 'add_ln180_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln180_2 = zext i17 %add_ln180_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:180]   --->   Operation 33 'zext' 'zext_ln180_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%SUM1_data_addr = getelementptr i32 %SUM1_data, i64 0, i64 %zext_ln180_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:180]   --->   Operation 34 'getelementptr' 'SUM1_data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%SQSUM1_data_addr = getelementptr i32 %SQSUM1_data, i64 0, i64 %zext_ln180_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:175]   --->   Operation 35 'getelementptr' 'SQSUM1_data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.29ns)   --->   "%SQSUM1_data_load = load i17 %SQSUM1_data_addr" [benchmarks/rosetta/face-detection/src/face_detect.cpp:175]   --->   Operation 36 'load' 'SQSUM1_data_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_1 : Operation 37 [1/1] (1.12ns)   --->   "%add_ln176 = add i17 %pt_x_val_read, i17 24" [benchmarks/rosetta/face-detection/src/face_detect.cpp:176]   --->   Operation 37 'add' 'add_ln176' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.12ns)   --->   "%add_ln181 = add i17 %add_ln180, i17 %add_ln176" [benchmarks/rosetta/face-detection/src/face_detect.cpp:181]   --->   Operation 38 'add' 'add_ln181' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i17 %add_ln181" [benchmarks/rosetta/face-detection/src/face_detect.cpp:181]   --->   Operation 39 'zext' 'zext_ln181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%SUM1_data_addr_2 = getelementptr i32 %SUM1_data, i64 0, i64 %zext_ln181" [benchmarks/rosetta/face-detection/src/face_detect.cpp:181]   --->   Operation 40 'getelementptr' 'SUM1_data_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%SQSUM1_data_addr_2 = getelementptr i32 %SQSUM1_data, i64 0, i64 %zext_ln181" [benchmarks/rosetta/face-detection/src/face_detect.cpp:176]   --->   Operation 41 'getelementptr' 'SQSUM1_data_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (1.29ns)   --->   "%SQSUM1_data_load_1 = load i17 %SQSUM1_data_addr_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:176]   --->   Operation 42 'load' 'SQSUM1_data_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_1 : Operation 43 [1/1] (0.87ns)   --->   "%add_ln177 = add i8 %pt_y_val_read, i8 24" [benchmarks/rosetta/face-detection/src/face_detect.cpp:177]   --->   Operation 43 'add' 'add_ln177' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [2/2] (1.29ns)   --->   "%SUM1_data_load = load i17 %SUM1_data_addr" [benchmarks/rosetta/face-detection/src/face_detect.cpp:180]   --->   Operation 44 'load' 'SUM1_data_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 76800> <RAM>
ST_1 : Operation 45 [2/2] (1.29ns)   --->   "%SUM1_data_load_1 = load i17 %SUM1_data_addr_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:181]   --->   Operation 45 'load' 'SUM1_data_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 76800> <RAM>

State 2 <SV = 1> <Delay = 3.54>
ST_2 : Operation 46 [1/2] (1.29ns)   --->   "%SQSUM1_data_load = load i17 %SQSUM1_data_addr" [benchmarks/rosetta/face-detection/src/face_detect.cpp:175]   --->   Operation 46 'load' 'SQSUM1_data_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_2 : Operation 47 [1/2] (1.29ns)   --->   "%SQSUM1_data_load_1 = load i17 %SQSUM1_data_addr_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:176]   --->   Operation 47 'load' 'SQSUM1_data_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_2 : Operation 48 [1/1] (1.14ns)   --->   "%sub_ln176 = sub i32 %SQSUM1_data_load, i32 %SQSUM1_data_load_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:176]   --->   Operation 48 'sub' 'sub_ln176' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln177, i8 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:182]   --->   Operation 49 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i16 %tmp_28" [benchmarks/rosetta/face-detection/src/face_detect.cpp:182]   --->   Operation 50 'zext' 'zext_ln182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %add_ln177, i6 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:182]   --->   Operation 51 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln182_1 = zext i14 %tmp_29" [benchmarks/rosetta/face-detection/src/face_detect.cpp:182]   --->   Operation 52 'zext' 'zext_ln182_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.12ns)   --->   "%add_ln182 = add i17 %zext_ln182, i17 %zext_ln182_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:182]   --->   Operation 53 'add' 'add_ln182' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.12ns)   --->   "%add_ln182_1 = add i17 %add_ln182, i17 %pt_x_val_read" [benchmarks/rosetta/face-detection/src/face_detect.cpp:182]   --->   Operation 54 'add' 'add_ln182_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln182_2 = zext i17 %add_ln182_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:182]   --->   Operation 55 'zext' 'zext_ln182_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%SUM1_data_addr_3 = getelementptr i32 %SUM1_data, i64 0, i64 %zext_ln182_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:182]   --->   Operation 56 'getelementptr' 'SUM1_data_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.12ns)   --->   "%add_ln183 = add i17 %add_ln182, i17 %add_ln176" [benchmarks/rosetta/face-detection/src/face_detect.cpp:183]   --->   Operation 57 'add' 'add_ln183' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i17 %add_ln183" [benchmarks/rosetta/face-detection/src/face_detect.cpp:183]   --->   Operation 58 'zext' 'zext_ln183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%SUM1_data_addr_4 = getelementptr i32 %SUM1_data, i64 0, i64 %zext_ln183" [benchmarks/rosetta/face-detection/src/face_detect.cpp:183]   --->   Operation 59 'getelementptr' 'SUM1_data_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%SQSUM1_data_addr_3 = getelementptr i32 %SQSUM1_data, i64 0, i64 %zext_ln182_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:177]   --->   Operation 60 'getelementptr' 'SQSUM1_data_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%SQSUM1_data_addr_4 = getelementptr i32 %SQSUM1_data, i64 0, i64 %zext_ln183" [benchmarks/rosetta/face-detection/src/face_detect.cpp:178]   --->   Operation 61 'getelementptr' 'SQSUM1_data_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (1.29ns)   --->   "%SQSUM1_data_load_2 = load i17 %SQSUM1_data_addr_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:177]   --->   Operation 62 'load' 'SQSUM1_data_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_2 : Operation 63 [2/2] (1.29ns)   --->   "%SQSUM1_data_load_3 = load i17 %SQSUM1_data_addr_4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:178]   --->   Operation 63 'load' 'SQSUM1_data_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_2 : Operation 64 [1/2] (1.29ns)   --->   "%SUM1_data_load = load i17 %SUM1_data_addr" [benchmarks/rosetta/face-detection/src/face_detect.cpp:180]   --->   Operation 64 'load' 'SUM1_data_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 76800> <RAM>
ST_2 : Operation 65 [1/2] (1.29ns)   --->   "%SUM1_data_load_1 = load i17 %SUM1_data_addr_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:181]   --->   Operation 65 'load' 'SUM1_data_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 76800> <RAM>
ST_2 : Operation 66 [1/1] (1.14ns)   --->   "%sub_ln181 = sub i32 %SUM1_data_load, i32 %SUM1_data_load_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:181]   --->   Operation 66 'sub' 'sub_ln181' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [2/2] (1.29ns)   --->   "%SUM1_data_load_2 = load i17 %SUM1_data_addr_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:182]   --->   Operation 67 'load' 'SUM1_data_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 76800> <RAM>
ST_2 : Operation 68 [2/2] (1.29ns)   --->   "%SUM1_data_load_3 = load i17 %SUM1_data_addr_4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:183]   --->   Operation 68 'load' 'SUM1_data_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 76800> <RAM>

State 3 <SV = 2> <Delay = 2.20>
ST_3 : Operation 69 [1/2] (1.29ns)   --->   "%SQSUM1_data_load_2 = load i17 %SQSUM1_data_addr_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:177]   --->   Operation 69 'load' 'SQSUM1_data_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln177 = sub i32 %sub_ln176, i32 %SQSUM1_data_load_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:177]   --->   Operation 70 'sub' 'sub_ln177' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 71 [1/2] (1.29ns)   --->   "%SQSUM1_data_load_3 = load i17 %SQSUM1_data_addr_4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:178]   --->   Operation 71 'load' 'SQSUM1_data_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_3 : Operation 72 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%stddev = add i32 %SQSUM1_data_load_3, i32 %sub_ln177" [benchmarks/rosetta/face-detection/src/face_detect.cpp:178]   --->   Operation 72 'add' 'stddev' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 73 [1/2] (1.29ns)   --->   "%SUM1_data_load_2 = load i17 %SUM1_data_addr_3" [benchmarks/rosetta/face-detection/src/face_detect.cpp:182]   --->   Operation 73 'load' 'SUM1_data_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 76800> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln182 = sub i32 %sub_ln181, i32 %SUM1_data_load_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:182]   --->   Operation 74 'sub' 'sub_ln182' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [1/2] (1.29ns)   --->   "%SUM1_data_load_3 = load i17 %SUM1_data_addr_4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:183]   --->   Operation 75 'load' 'SUM1_data_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 76800> <RAM>
ST_3 : Operation 76 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%mean = add i32 %SUM1_data_load_3, i32 %sub_ln182" [benchmarks/rosetta/face-detection/src/face_detect.cpp:183]   --->   Operation 76 'add' 'mean' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln180 = sext i32 %mean" [benchmarks/rosetta/face-detection/src/face_detect.cpp:180]   --->   Operation 77 'sext' 'sext_ln180' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (2.89ns)   --->   "%mul_ln186 = mul i64 %sext_ln180, i64 %sext_ln180" [benchmarks/rosetta/face-detection/src/face_detect.cpp:186]   --->   Operation 78 'mul' 'mul_ln186' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.89>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i32.i9, i32 %stddev, i9 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:185]   --->   Operation 79 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln185 = sext i41 %shl_ln" [benchmarks/rosetta/face-detection/src/face_detect.cpp:185]   --->   Operation 80 'sext' 'sext_ln185' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln185_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %stddev, i6 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:185]   --->   Operation 81 'bitconcatenate' 'shl_ln185_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln185_1 = sext i38 %shl_ln185_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:185]   --->   Operation 82 'sext' 'sext_ln185_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.19ns)   --->   "%stddev_1 = add i42 %sext_ln185, i42 %sext_ln185_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:185]   --->   Operation 83 'add' 'stddev_1' <Predicate = true> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/2] (2.89ns)   --->   "%mul_ln186 = mul i64 %sext_ln180, i64 %sext_ln180" [benchmarks/rosetta/face-detection/src/face_detect.cpp:186]   --->   Operation 84 'mul' 'mul_ln186' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.18>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln159 = sext i42 %stddev_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:159]   --->   Operation 85 'sext' 'sext_ln159' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.36ns)   --->   "%stddev_2 = sub i64 %sext_ln159, i64 %mul_ln186" [benchmarks/rosetta/face-detection/src/face_detect.cpp:186]   --->   Operation 86 'sub' 'stddev_2' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (1.36ns)   --->   "%icmp_ln188 = icmp_sgt  i64 %stddev_2, i64 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:188]   --->   Operation 87 'icmp' 'icmp_ln188' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.46ns)   --->   "%br_ln188 = br i1 %icmp_ln188, void %Stages, void %if.then" [benchmarks/rosetta/face-detection/src/face_detect.cpp:188]   --->   Operation 88 'br' 'br_ln188' <Predicate = true> <Delay = 0.46>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i64 %stddev_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 89 'trunc' 'trunc_ln189' <Predicate = (icmp_ln188)> <Delay = 0.00>
ST_6 : Operation 90 [2/2] (0.46ns)   --->   "%call_ln189 = call void @cascadeClassifier_Pipeline_VITIS_LOOP_379_1, i32 %trunc_ln189, i32 %a_loc" [benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 90 'call' 'call_ln189' <Predicate = (icmp_ln188)> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.82>
ST_7 : Operation 91 [1/2] (0.82ns)   --->   "%call_ln189 = call void @cascadeClassifier_Pipeline_VITIS_LOOP_379_1, i32 %trunc_ln189, i32 %a_loc" [benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 91 'call' 'call_ln189' <Predicate = true> <Delay = 0.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.46>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%a_loc_load = load i32 %a_loc"   --->   Operation 92 'load' 'a_loc_load' <Predicate = (icmp_ln188)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.46ns)   --->   "%br_ln0 = br void %Stages"   --->   Operation 93 'br' 'br_ln0' <Predicate = (icmp_ln188)> <Delay = 0.46>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%stddev_0 = phi i32 %a_loc_load, void %if.then, i32 1, void %entry"   --->   Operation 94 'phi' 'stddev_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%haar_counter = alloca i32 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:160]   --->   Operation 95 'alloca' 'haar_counter' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%stage_sum = alloca i32 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:163]   --->   Operation 96 'alloca' 'stage_sum' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:156]   --->   Operation 97 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.46ns)   --->   "%store_ln156 = store i5 0, i5 %i_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:156]   --->   Operation 98 'store' 'store_ln156' <Predicate = true> <Delay = 0.46>
ST_8 : Operation 99 [1/1] (0.46ns)   --->   "%store_ln163 = store i64 0, i64 %stage_sum" [benchmarks/rosetta/face-detection/src/face_detect.cpp:163]   --->   Operation 99 'store' 'store_ln163' <Predicate = true> <Delay = 0.46>
ST_8 : Operation 100 [1/1] (0.46ns)   --->   "%store_ln160 = store i32 0, i32 %haar_counter" [benchmarks/rosetta/face-detection/src/face_detect.cpp:160]   --->   Operation 100 'store' 'store_ln160' <Predicate = true> <Delay = 0.46>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln199 = br void %Filters" [benchmarks/rosetta/face-detection/src/face_detect.cpp:199]   --->   Operation 101 'br' 'br_ln199' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.82>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%i = load i5 %i_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:199]   --->   Operation 102 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.82ns)   --->   "%icmp_ln199 = icmp_ult  i5 %i, i5 25" [benchmarks/rosetta/face-detection/src/face_detect.cpp:199]   --->   Operation 103 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.82ns)   --->   "%add_ln199 = add i5 %i, i5 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:199]   --->   Operation 104 'add' 'add_ln199' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln199 = br i1 %icmp_ln199, void %cleanup.loopexit, void %Filters.split" [benchmarks/rosetta/face-detection/src/face_detect.cpp:199]   --->   Operation 105 'br' 'br_ln199' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i5 %i" [benchmarks/rosetta/face-detection/src/face_detect.cpp:199]   --->   Operation 106 'zext' 'zext_ln199' <Predicate = (icmp_ln199)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%stages_array_addr = getelementptr i8 %stages_array, i64 0, i64 %zext_ln199" [benchmarks/rosetta/face-detection/src/face_detect.cpp:199]   --->   Operation 107 'getelementptr' 'stages_array_addr' <Predicate = (icmp_ln199)> <Delay = 0.00>
ST_9 : Operation 108 [2/2] (0.73ns)   --->   "%stages_array_load = load i5 %stages_array_addr" [benchmarks/rosetta/face-detection/src/face_detect.cpp:199]   --->   Operation 108 'load' 'stages_array_load' <Predicate = (icmp_ln199)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 25> <ROM>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%stages_thresh_array_addr = getelementptr i12 %stages_thresh_array, i64 0, i64 %zext_ln199" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 109 'getelementptr' 'stages_thresh_array_addr' <Predicate = (icmp_ln199)> <Delay = 0.00>
ST_9 : Operation 110 [2/2] (0.73ns)   --->   "%stages_thresh_array_load = load i5 %stages_thresh_array_addr" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 110 'load' 'stages_thresh_array_load' <Predicate = (icmp_ln199)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_9 : Operation 111 [1/1] (0.46ns)   --->   "%br_ln0 = br void %cleanup"   --->   Operation 111 'br' 'br_ln0' <Predicate = (!icmp_ln199)> <Delay = 0.46>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%haar_counter_load = load i32 %haar_counter"   --->   Operation 112 'load' 'haar_counter_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%stage_sum_load = load i64 %stage_sum"   --->   Operation 113 'load' 'stage_sum_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/2] (0.73ns)   --->   "%stages_array_load = load i5 %stages_array_addr" [benchmarks/rosetta/face-detection/src/face_detect.cpp:199]   --->   Operation 114 'load' 'stages_array_load' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 25> <ROM>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i8 %stages_array_load" [benchmarks/rosetta/face-detection/src/face_detect.cpp:200]   --->   Operation 115 'zext' 'zext_ln200' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.87ns)   --->   "%icmp_ln200 = icmp_ne  i8 %stages_array_load, i8 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:200]   --->   Operation 116 'icmp' 'icmp_ln200' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%empty = trunc i32 %haar_counter_load"   --->   Operation 117 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.87ns)   --->   "%add_ln200 = add i8 %stages_array_load, i8 %empty" [benchmarks/rosetta/face-detection/src/face_detect.cpp:200]   --->   Operation 118 'add' 'add_ln200' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [2/2] (0.46ns)   --->   "%call_ln200 = call void @cascadeClassifier_Pipeline_Filters, i32 %haar_counter_load, i64 %stage_sum_load, i8 %add_ln200, i32 %stddev_0, i8 %pt_y_val_read, i17 %pt_x_val_read, i32 %SUM1_data, i64 %stage_sum_1_loc, i13 %tree_thresh_array, i13 %weights_array0, i14 %weights_array1, i32 %coord_8, i32 %coord_9, i32 %coord_10, i14 %weights_array2, i14 %alpha1_array, i14 %alpha2_array, i5 %rectangles_array0, i5 %rectangles_array2, i5 %rectangles_array1, i5 %rectangles_array3, i5 %rectangles_array4, i5 %rectangles_array6, i5 %rectangles_array5, i5 %rectangles_array7, i5 %rectangles_array8, i4 %rectangles_array10, i5 %rectangles_array9, i4 %rectangles_array11" [benchmarks/rosetta/face-detection/src/face_detect.cpp:200]   --->   Operation 119 'call' 'call_ln200' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 120 [1/1] (1.14ns)   --->   "%haar_counter_2 = add i32 %zext_ln200, i32 %haar_counter_load" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 120 'add' 'haar_counter_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.28ns)   --->   "%select_ln256 = select i1 %icmp_ln200, i32 %haar_counter_2, i32 %haar_counter_load" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 121 'select' 'select_ln256' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 122 [1/2] (0.73ns)   --->   "%stages_thresh_array_load = load i5 %stages_thresh_array_addr" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 122 'load' 'stages_thresh_array_load' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>

State 11 <SV = 10> <Delay = 3.15>
ST_11 : Operation 123 [1/2] (0.00ns)   --->   "%call_ln200 = call void @cascadeClassifier_Pipeline_Filters, i32 %haar_counter_load, i64 %stage_sum_load, i8 %add_ln200, i32 %stddev_0, i8 %pt_y_val_read, i17 %pt_x_val_read, i32 %SUM1_data, i64 %stage_sum_1_loc, i13 %tree_thresh_array, i13 %weights_array0, i14 %weights_array1, i32 %coord_8, i32 %coord_9, i32 %coord_10, i14 %weights_array2, i14 %alpha1_array, i14 %alpha2_array, i5 %rectangles_array0, i5 %rectangles_array2, i5 %rectangles_array1, i5 %rectangles_array3, i5 %rectangles_array4, i5 %rectangles_array6, i5 %rectangles_array5, i5 %rectangles_array7, i5 %rectangles_array8, i4 %rectangles_array10, i5 %rectangles_array9, i4 %rectangles_array11" [benchmarks/rosetta/face-detection/src/face_detect.cpp:200]   --->   Operation 123 'call' 'call_ln200' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln256 = sext i12 %stages_thresh_array_load" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 124 'sext' 'sext_ln256' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [4/4] (3.15ns)   --->   "%conv2 = sitodp i32 %sext_ln256" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 125 'sitodp' 'conv2' <Predicate = true> <Delay = 3.15> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.15>
ST_12 : Operation 126 [3/4] (3.15ns)   --->   "%conv2 = sitodp i32 %sext_ln256" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 126 'sitodp' 'conv2' <Predicate = true> <Delay = 3.15> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.15>
ST_13 : Operation 127 [2/4] (3.15ns)   --->   "%conv2 = sitodp i32 %sext_ln256" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 127 'sitodp' 'conv2' <Predicate = true> <Delay = 3.15> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.15>
ST_14 : Operation 128 [1/4] (3.15ns)   --->   "%conv2 = sitodp i32 %sext_ln256" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 128 'sitodp' 'conv2' <Predicate = true> <Delay = 3.15> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.33>
ST_15 : Operation 129 [6/6] (3.33ns)   --->   "%mul = dmul i64 %conv2, i64 0.4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 129 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.33>
ST_16 : Operation 130 [5/6] (3.33ns)   --->   "%mul = dmul i64 %conv2, i64 0.4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 130 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.33>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "%stage_sum_1_loc_load = load i64 %stage_sum_1_loc"   --->   Operation 131 'load' 'stage_sum_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 132 [4/4] (3.15ns)   --->   "%conv = sitodp i64 %stage_sum_1_loc_load" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 132 'sitodp' 'conv' <Predicate = true> <Delay = 3.15> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 133 [4/6] (3.33ns)   --->   "%mul = dmul i64 %conv2, i64 0.4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 133 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.33>
ST_18 : Operation 134 [3/4] (3.15ns)   --->   "%conv = sitodp i64 %stage_sum_1_loc_load" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 134 'sitodp' 'conv' <Predicate = true> <Delay = 3.15> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 135 [3/6] (3.33ns)   --->   "%mul = dmul i64 %conv2, i64 0.4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 135 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.33>
ST_19 : Operation 136 [2/4] (3.15ns)   --->   "%conv = sitodp i64 %stage_sum_1_loc_load" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 136 'sitodp' 'conv' <Predicate = true> <Delay = 3.15> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 137 [2/6] (3.33ns)   --->   "%mul = dmul i64 %conv2, i64 0.4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 137 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.33>
ST_20 : Operation 138 [1/4] (3.15ns)   --->   "%conv = sitodp i64 %stage_sum_1_loc_load" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 138 'sitodp' 'conv' <Predicate = true> <Delay = 3.15> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 139 [1/6] (3.33ns)   --->   "%mul = dmul i64 %conv2, i64 0.4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 139 'dmul' 'mul' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.05>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln256 = bitcast i64 %conv" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 140 'bitcast' 'bitcast_ln256' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln256, i32 52, i32 62" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 141 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln256 = trunc i64 %bitcast_ln256" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 142 'trunc' 'trunc_ln256' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln256_1 = bitcast i64 %mul" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 143 'bitcast' 'bitcast_ln256_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln256_1, i32 52, i32 62" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 144 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln256_1 = trunc i64 %bitcast_ln256_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 145 'trunc' 'trunc_ln256_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 146 [1/1] (0.96ns)   --->   "%icmp_ln256 = icmp_ne  i11 %tmp_s, i11 2047" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 146 'icmp' 'icmp_ln256' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 147 [1/1] (1.31ns)   --->   "%icmp_ln256_1 = icmp_eq  i52 %trunc_ln256, i52 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 147 'icmp' 'icmp_ln256_1' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 148 [1/1] (0.96ns)   --->   "%icmp_ln256_2 = icmp_ne  i11 %tmp_3, i11 2047" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 148 'icmp' 'icmp_ln256_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 149 [1/1] (1.31ns)   --->   "%icmp_ln256_3 = icmp_eq  i52 %trunc_ln256_1, i52 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 149 'icmp' 'icmp_ln256_3' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 150 [2/2] (2.05ns)   --->   "%tmp_4 = fcmp_olt  i64 %conv, i64 %mul" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 150 'dcmp' 'tmp_4' <Predicate = true> <Delay = 2.05> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.66>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%speclooptripcount_ln160 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 25, i64 12" [benchmarks/rosetta/face-detection/src/face_detect.cpp:160]   --->   Operation 151 'speclooptripcount' 'speclooptripcount_ln160' <Predicate = (icmp_ln199)> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln199 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [benchmarks/rosetta/face-detection/src/face_detect.cpp:199]   --->   Operation 152 'specloopname' 'specloopname_ln199' <Predicate = (icmp_ln199)> <Delay = 0.00>
ST_22 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln256_1)   --->   "%or_ln256 = or i1 %icmp_ln256_1, i1 %icmp_ln256" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 153 'or' 'or_ln256' <Predicate = (icmp_ln199)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln256_1)   --->   "%or_ln256_1 = or i1 %icmp_ln256_3, i1 %icmp_ln256_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 154 'or' 'or_ln256_1' <Predicate = (icmp_ln199)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln256_1)   --->   "%and_ln256 = and i1 %or_ln256, i1 %or_ln256_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 155 'and' 'and_ln256' <Predicate = (icmp_ln199)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 156 [1/2] (2.05ns)   --->   "%tmp_4 = fcmp_olt  i64 %conv, i64 %mul" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 156 'dcmp' 'tmp_4' <Predicate = (icmp_ln199)> <Delay = 2.05> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 157 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln256_1 = and i1 %and_ln256, i1 %tmp_4" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 157 'and' 'and_ln256_1' <Predicate = (icmp_ln199)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln256 = br i1 %and_ln256_1, void %for.inc273, void %if.then270" [benchmarks/rosetta/face-detection/src/face_detect.cpp:256]   --->   Operation 158 'br' 'br_ln256' <Predicate = (icmp_ln199)> <Delay = 0.00>
ST_22 : Operation 159 [1/1] (0.46ns)   --->   "%store_ln156 = store i5 %add_ln199, i5 %i_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:156]   --->   Operation 159 'store' 'store_ln156' <Predicate = (icmp_ln199 & !and_ln256_1)> <Delay = 0.46>
ST_22 : Operation 160 [1/1] (0.46ns)   --->   "%store_ln163 = store i64 %stage_sum_1_loc_load, i64 %stage_sum" [benchmarks/rosetta/face-detection/src/face_detect.cpp:163]   --->   Operation 160 'store' 'store_ln163' <Predicate = (icmp_ln199 & !and_ln256_1)> <Delay = 0.46>
ST_22 : Operation 161 [1/1] (0.46ns)   --->   "%store_ln160 = store i32 %select_ln256, i32 %haar_counter" [benchmarks/rosetta/face-detection/src/face_detect.cpp:160]   --->   Operation 161 'store' 'store_ln160' <Predicate = (icmp_ln199 & !and_ln256_1)> <Delay = 0.46>
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln199 = br void %Filters" [benchmarks/rosetta/face-detection/src/face_detect.cpp:199]   --->   Operation 162 'br' 'br_ln199' <Predicate = (icmp_ln199 & !and_ln256_1)> <Delay = 0.00>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i5 %i" [benchmarks/rosetta/face-detection/src/face_detect.cpp:257]   --->   Operation 163 'zext' 'zext_ln257' <Predicate = (icmp_ln199 & and_ln256_1)> <Delay = 0.00>
ST_22 : Operation 164 [1/1] (0.82ns)   --->   "%sub_ln257 = sub i6 0, i6 %zext_ln257" [benchmarks/rosetta/face-detection/src/face_detect.cpp:257]   --->   Operation 164 'sub' 'sub_ln257' <Predicate = (icmp_ln199 & and_ln256_1)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 165 [1/1] (0.46ns)   --->   "%br_ln257 = br void %cleanup" [benchmarks/rosetta/face-detection/src/face_detect.cpp:257]   --->   Operation 165 'br' 'br_ln257' <Predicate = (icmp_ln199 & and_ln256_1)> <Delay = 0.46>
ST_22 : Operation 166 [1/1] (0.00ns)   --->   "%retval_0 = phi i6 %sub_ln257, void %if.then270, i6 1, void %cleanup.loopexit" [benchmarks/rosetta/face-detection/src/face_detect.cpp:257]   --->   Operation 166 'phi' 'retval_0' <Predicate = (and_ln256_1) | (!icmp_ln199)> <Delay = 0.00>
ST_22 : Operation 167 [1/1] (0.00ns)   --->   "%ret_ln262 = ret i6 %retval_0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:262]   --->   Operation 167 'ret' 'ret_ln262' <Predicate = (and_ln256_1) | (!icmp_ln199)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ SUM1_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111111111133333]; IO mode=ap_memory:ce=0
Port [ SQSUM1_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pt_x_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pt_y_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stages_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ tree_thresh_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_array0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ weights_array1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ coord_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ coord_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ coord_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ weights_array2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alpha1_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alpha2_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rectangles_array11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ stages_thresh_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pt_y_val_read            (read             ) [ 00111111111111111111111]
pt_x_val_read            (read             ) [ 00111111111111111111111]
stage_sum_1_loc          (alloca           ) [ 00111111111111111111111]
a_loc                    (alloca           ) [ 00111111100000000000000]
tmp_26                   (bitconcatenate   ) [ 00000000000000000000000]
zext_ln180               (zext             ) [ 00000000000000000000000]
tmp_27                   (bitconcatenate   ) [ 00000000000000000000000]
zext_ln180_1             (zext             ) [ 00000000000000000000000]
add_ln180                (add              ) [ 00000000000000000000000]
add_ln180_1              (add              ) [ 00000000000000000000000]
zext_ln180_2             (zext             ) [ 00000000000000000000000]
SUM1_data_addr           (getelementptr    ) [ 00100000000000000000000]
SQSUM1_data_addr         (getelementptr    ) [ 00100000000000000000000]
add_ln176                (add              ) [ 00100000000000000000000]
add_ln181                (add              ) [ 00000000000000000000000]
zext_ln181               (zext             ) [ 00000000000000000000000]
SUM1_data_addr_2         (getelementptr    ) [ 00100000000000000000000]
SQSUM1_data_addr_2       (getelementptr    ) [ 00100000000000000000000]
add_ln177                (add              ) [ 00100000000000000000000]
SQSUM1_data_load         (load             ) [ 00000000000000000000000]
SQSUM1_data_load_1       (load             ) [ 00000000000000000000000]
sub_ln176                (sub              ) [ 00010000000000000000000]
tmp_28                   (bitconcatenate   ) [ 00000000000000000000000]
zext_ln182               (zext             ) [ 00000000000000000000000]
tmp_29                   (bitconcatenate   ) [ 00000000000000000000000]
zext_ln182_1             (zext             ) [ 00000000000000000000000]
add_ln182                (add              ) [ 00000000000000000000000]
add_ln182_1              (add              ) [ 00000000000000000000000]
zext_ln182_2             (zext             ) [ 00000000000000000000000]
SUM1_data_addr_3         (getelementptr    ) [ 00010000000000000000000]
add_ln183                (add              ) [ 00000000000000000000000]
zext_ln183               (zext             ) [ 00000000000000000000000]
SUM1_data_addr_4         (getelementptr    ) [ 00010000000000000000000]
SQSUM1_data_addr_3       (getelementptr    ) [ 00010000000000000000000]
SQSUM1_data_addr_4       (getelementptr    ) [ 00010000000000000000000]
SUM1_data_load           (load             ) [ 00000000000000000000000]
SUM1_data_load_1         (load             ) [ 00000000000000000000000]
sub_ln181                (sub              ) [ 00010000000000000000000]
SQSUM1_data_load_2       (load             ) [ 00000000000000000000000]
sub_ln177                (sub              ) [ 00000000000000000000000]
SQSUM1_data_load_3       (load             ) [ 00000000000000000000000]
stddev                   (add              ) [ 00001100000000000000000]
SUM1_data_load_2         (load             ) [ 00000000000000000000000]
sub_ln182                (sub              ) [ 00000000000000000000000]
SUM1_data_load_3         (load             ) [ 00000000000000000000000]
mean                     (add              ) [ 00001000000000000000000]
sext_ln180               (sext             ) [ 00000100000000000000000]
shl_ln                   (bitconcatenate   ) [ 00000000000000000000000]
sext_ln185               (sext             ) [ 00000000000000000000000]
shl_ln185_1              (bitconcatenate   ) [ 00000000000000000000000]
sext_ln185_1             (sext             ) [ 00000000000000000000000]
stddev_1                 (add              ) [ 00000010000000000000000]
mul_ln186                (mul              ) [ 00000010000000000000000]
sext_ln159               (sext             ) [ 00000000000000000000000]
stddev_2                 (sub              ) [ 00000000000000000000000]
icmp_ln188               (icmp             ) [ 00000011100000000000000]
br_ln188                 (br               ) [ 00000011100000000000000]
trunc_ln189              (trunc            ) [ 00000001000000000000000]
call_ln189               (call             ) [ 00000000000000000000000]
a_loc_load               (load             ) [ 00000000000000000000000]
br_ln0                   (br               ) [ 00000000000000000000000]
stddev_0                 (phi              ) [ 00000001111111111111111]
haar_counter             (alloca           ) [ 00000000111111111111111]
stage_sum                (alloca           ) [ 00000000111111111111111]
i_2                      (alloca           ) [ 00000000111111111111111]
store_ln156              (store            ) [ 00000000000000000000000]
store_ln163              (store            ) [ 00000000000000000000000]
store_ln160              (store            ) [ 00000000000000000000000]
br_ln199                 (br               ) [ 00000000000000000000000]
i                        (load             ) [ 00000000001111111111111]
icmp_ln199               (icmp             ) [ 00000000011111111111111]
add_ln199                (add              ) [ 00000000001111111111111]
br_ln199                 (br               ) [ 00000000000000000000000]
zext_ln199               (zext             ) [ 00000000000000000000000]
stages_array_addr        (getelementptr    ) [ 00000000001000000000000]
stages_thresh_array_addr (getelementptr    ) [ 00000000001000000000000]
br_ln0                   (br               ) [ 00000000011111111111111]
haar_counter_load        (load             ) [ 00000000000100000000000]
stage_sum_load           (load             ) [ 00000000000100000000000]
stages_array_load        (load             ) [ 00000000000000000000000]
zext_ln200               (zext             ) [ 00000000000000000000000]
icmp_ln200               (icmp             ) [ 00000000000000000000000]
empty                    (trunc            ) [ 00000000000000000000000]
add_ln200                (add              ) [ 00000000000100000000000]
haar_counter_2           (add              ) [ 00000000000000000000000]
select_ln256             (select           ) [ 00000000010111111111111]
stages_thresh_array_load (load             ) [ 00000000000100000000000]
call_ln200               (call             ) [ 00000000000000000000000]
sext_ln256               (sext             ) [ 00000000000011100000000]
conv2                    (sitodp           ) [ 00000000000000011111100]
stage_sum_1_loc_load     (load             ) [ 00000000010000000011111]
conv                     (sitodp           ) [ 00000000010000000000011]
mul                      (dmul             ) [ 00000000010000000000011]
bitcast_ln256            (bitcast          ) [ 00000000000000000000000]
tmp_s                    (partselect       ) [ 00000000000000000000000]
trunc_ln256              (trunc            ) [ 00000000000000000000000]
bitcast_ln256_1          (bitcast          ) [ 00000000000000000000000]
tmp_3                    (partselect       ) [ 00000000000000000000000]
trunc_ln256_1            (trunc            ) [ 00000000000000000000000]
icmp_ln256               (icmp             ) [ 00000000010000000000001]
icmp_ln256_1             (icmp             ) [ 00000000010000000000001]
icmp_ln256_2             (icmp             ) [ 00000000010000000000001]
icmp_ln256_3             (icmp             ) [ 00000000010000000000001]
speclooptripcount_ln160  (speclooptripcount) [ 00000000000000000000000]
specloopname_ln199       (specloopname     ) [ 00000000000000000000000]
or_ln256                 (or               ) [ 00000000000000000000000]
or_ln256_1               (or               ) [ 00000000000000000000000]
and_ln256                (and              ) [ 00000000000000000000000]
tmp_4                    (dcmp             ) [ 00000000000000000000000]
and_ln256_1              (and              ) [ 00000000011111111111111]
br_ln256                 (br               ) [ 00000000000000000000000]
store_ln156              (store            ) [ 00000000000000000000000]
store_ln163              (store            ) [ 00000000000000000000000]
store_ln160              (store            ) [ 00000000000000000000000]
br_ln199                 (br               ) [ 00000000000000000000000]
zext_ln257               (zext             ) [ 00000000000000000000000]
sub_ln257                (sub              ) [ 00000000000000000000000]
br_ln257                 (br               ) [ 00000000000000000000000]
retval_0                 (phi              ) [ 00000000000000000000001]
ret_ln262                (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="SUM1_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SUM1_data"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="SQSUM1_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SQSUM1_data"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pt_x_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pt_x_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pt_y_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pt_y_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stages_array">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stages_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tree_thresh_array">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tree_thresh_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weights_array0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_array0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weights_array1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_array1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="coord_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coord_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="coord_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coord_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="coord_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coord_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weights_array2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_array2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="alpha1_array">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha1_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="alpha2_array">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha2_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rectangles_array0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="rectangles_array2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="rectangles_array1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="rectangles_array3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="rectangles_array4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="rectangles_array6">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="rectangles_array5">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="rectangles_array7">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="rectangles_array8">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="rectangles_array10">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="rectangles_array9">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="rectangles_array11">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rectangles_array11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="stages_thresh_array">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stages_thresh_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i41.i32.i9"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i32.i6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cascadeClassifier_Pipeline_VITIS_LOOP_379_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cascadeClassifier_Pipeline_Filters"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="13"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="stage_sum_1_loc_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stage_sum_1_loc/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="a_loc_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_loc/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="haar_counter_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="haar_counter/8 "/>
</bind>
</comp>

<comp id="130" class="1004" name="stage_sum_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stage_sum/8 "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/8 "/>
</bind>
</comp>

<comp id="138" class="1004" name="pt_y_val_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pt_y_val_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="pt_x_val_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="17" slack="0"/>
<pin id="146" dir="0" index="1" bw="17" slack="0"/>
<pin id="147" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pt_x_val_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="SUM1_data_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="17" slack="0"/>
<pin id="154" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SUM1_data_addr/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="SQSUM1_data_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="17" slack="0"/>
<pin id="161" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SQSUM1_data_addr/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="17" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="0"/>
<pin id="169" dir="0" index="4" bw="17" slack="2147483647"/>
<pin id="170" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="0"/>
<pin id="172" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SQSUM1_data_load/1 SQSUM1_data_load_1/1 SQSUM1_data_load_2/2 SQSUM1_data_load_3/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="SUM1_data_addr_2_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="17" slack="0"/>
<pin id="178" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SUM1_data_addr_2/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="SQSUM1_data_addr_2_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="17" slack="0"/>
<pin id="185" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SQSUM1_data_addr_2/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="17" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="0"/>
<pin id="194" dir="0" index="4" bw="17" slack="2147483647"/>
<pin id="195" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="32" slack="0"/>
<pin id="197" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SUM1_data_load/1 SUM1_data_load_1/1 SUM1_data_load_2/2 SUM1_data_load_3/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="SUM1_data_addr_3_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="17" slack="0"/>
<pin id="204" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SUM1_data_addr_3/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="SUM1_data_addr_4_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="17" slack="0"/>
<pin id="211" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SUM1_data_addr_4/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="SQSUM1_data_addr_3_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="17" slack="0"/>
<pin id="218" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SQSUM1_data_addr_3/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="SQSUM1_data_addr_4_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="17" slack="0"/>
<pin id="225" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SQSUM1_data_addr_4/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="stages_array_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="5" slack="0"/>
<pin id="236" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stages_array_addr/9 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stages_array_load/9 "/>
</bind>
</comp>

<comp id="245" class="1004" name="stages_thresh_array_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="12" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="5" slack="0"/>
<pin id="249" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stages_thresh_array_addr/9 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stages_thresh_array_load/9 "/>
</bind>
</comp>

<comp id="258" class="1005" name="stddev_0_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="2"/>
<pin id="260" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="stddev_0 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="stddev_0_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="1" slack="2"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="stddev_0/8 "/>
</bind>
</comp>

<comp id="270" class="1005" name="retval_0_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="13"/>
<pin id="272" dir="1" index="1" bw="6" slack="13"/>
</pin_list>
<bind>
<opset="retval_0 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="retval_0_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="1" slack="13"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="retval_0/22 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_cascadeClassifier_Pipeline_VITIS_LOOP_379_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="0" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="32" slack="5"/>
<pin id="285" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln189/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_cascadeClassifier_Pipeline_Filters_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="0" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="64" slack="0"/>
<pin id="291" dir="0" index="3" bw="8" slack="0"/>
<pin id="292" dir="0" index="4" bw="32" slack="2"/>
<pin id="293" dir="0" index="5" bw="8" slack="9"/>
<pin id="294" dir="0" index="6" bw="17" slack="9"/>
<pin id="295" dir="0" index="7" bw="32" slack="0"/>
<pin id="296" dir="0" index="8" bw="64" slack="9"/>
<pin id="297" dir="0" index="9" bw="13" slack="0"/>
<pin id="298" dir="0" index="10" bw="13" slack="0"/>
<pin id="299" dir="0" index="11" bw="14" slack="0"/>
<pin id="300" dir="0" index="12" bw="32" slack="0"/>
<pin id="301" dir="0" index="13" bw="32" slack="0"/>
<pin id="302" dir="0" index="14" bw="32" slack="0"/>
<pin id="303" dir="0" index="15" bw="14" slack="0"/>
<pin id="304" dir="0" index="16" bw="14" slack="0"/>
<pin id="305" dir="0" index="17" bw="14" slack="0"/>
<pin id="306" dir="0" index="18" bw="5" slack="0"/>
<pin id="307" dir="0" index="19" bw="5" slack="0"/>
<pin id="308" dir="0" index="20" bw="5" slack="0"/>
<pin id="309" dir="0" index="21" bw="5" slack="0"/>
<pin id="310" dir="0" index="22" bw="5" slack="0"/>
<pin id="311" dir="0" index="23" bw="5" slack="0"/>
<pin id="312" dir="0" index="24" bw="5" slack="0"/>
<pin id="313" dir="0" index="25" bw="5" slack="0"/>
<pin id="314" dir="0" index="26" bw="5" slack="0"/>
<pin id="315" dir="0" index="27" bw="4" slack="0"/>
<pin id="316" dir="0" index="28" bw="5" slack="0"/>
<pin id="317" dir="0" index="29" bw="4" slack="0"/>
<pin id="318" dir="1" index="30" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln200/10 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="1"/>
<pin id="345" dir="0" index="1" bw="64" slack="0"/>
<pin id="346" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/15 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="1"/>
<pin id="350" dir="0" index="1" bw="64" slack="1"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_4/21 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv2/11 conv/17 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln186/4 "/>
</bind>
</comp>

<comp id="359" class="1005" name="reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="1"/>
<pin id="361" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv2 conv "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_26_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="0"/>
<pin id="367" dir="0" index="1" bw="8" slack="0"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln180_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="0"/>
<pin id="375" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_27_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="14" slack="0"/>
<pin id="379" dir="0" index="1" bw="8" slack="0"/>
<pin id="380" dir="0" index="2" bw="1" slack="0"/>
<pin id="381" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln180_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="14" slack="0"/>
<pin id="387" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_1/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln180_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="0"/>
<pin id="391" dir="0" index="1" bw="14" slack="0"/>
<pin id="392" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln180_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="17" slack="0"/>
<pin id="397" dir="0" index="1" bw="17" slack="0"/>
<pin id="398" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_1/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln180_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="17" slack="0"/>
<pin id="403" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_2/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln176_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="17" slack="0"/>
<pin id="409" dir="0" index="1" bw="6" slack="0"/>
<pin id="410" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln181_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="17" slack="0"/>
<pin id="415" dir="0" index="1" bw="17" slack="0"/>
<pin id="416" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln181_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="17" slack="0"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="add_ln177_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="0" index="1" bw="6" slack="0"/>
<pin id="428" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="sub_ln176_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln176/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_28_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="0"/>
<pin id="439" dir="0" index="1" bw="8" slack="1"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln182_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="0"/>
<pin id="446" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln182/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_29_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="14" slack="0"/>
<pin id="450" dir="0" index="1" bw="8" slack="1"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln182_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="14" slack="0"/>
<pin id="457" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln182_1/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln182_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="0"/>
<pin id="461" dir="0" index="1" bw="14" slack="0"/>
<pin id="462" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln182/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln182_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="17" slack="0"/>
<pin id="467" dir="0" index="1" bw="17" slack="1"/>
<pin id="468" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln182_1/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln182_2_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="17" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln182_2/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln183_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="17" slack="0"/>
<pin id="478" dir="0" index="1" bw="17" slack="1"/>
<pin id="479" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln183/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln183_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="17" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sub_ln181_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="0"/>
<pin id="490" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln181/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sub_ln177_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="0" index="1" bw="32" slack="0"/>
<pin id="496" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln177/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="stddev_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="stddev/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="sub_ln182_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln182/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="mean_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mean/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="sext_ln180_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="1"/>
<pin id="517" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="shl_ln_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="41" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="2"/>
<pin id="523" dir="0" index="2" bw="1" slack="0"/>
<pin id="524" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="sext_ln185_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="41" slack="0"/>
<pin id="529" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln185/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="shl_ln185_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="38" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="2"/>
<pin id="534" dir="0" index="2" bw="1" slack="0"/>
<pin id="535" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln185_1/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="sext_ln185_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="38" slack="0"/>
<pin id="540" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln185_1/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="stddev_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="41" slack="0"/>
<pin id="544" dir="0" index="1" bw="38" slack="0"/>
<pin id="545" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="stddev_1/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="sext_ln159_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="42" slack="1"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln159/6 "/>
</bind>
</comp>

<comp id="551" class="1004" name="stddev_2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="42" slack="0"/>
<pin id="553" dir="0" index="1" bw="64" slack="1"/>
<pin id="554" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="stddev_2/6 "/>
</bind>
</comp>

<comp id="556" class="1004" name="icmp_ln188_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln188/6 "/>
</bind>
</comp>

<comp id="562" class="1004" name="trunc_ln189_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="64" slack="0"/>
<pin id="564" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189/6 "/>
</bind>
</comp>

<comp id="567" class="1004" name="a_loc_load_load_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="7"/>
<pin id="569" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_loc_load/8 "/>
</bind>
</comp>

<comp id="571" class="1004" name="store_ln156_store_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="5" slack="0"/>
<pin id="574" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/8 "/>
</bind>
</comp>

<comp id="576" class="1004" name="store_ln163_store_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="64" slack="0"/>
<pin id="579" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/8 "/>
</bind>
</comp>

<comp id="581" class="1004" name="store_ln160_store_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/8 "/>
</bind>
</comp>

<comp id="586" class="1004" name="i_load_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="5" slack="1"/>
<pin id="588" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="589" class="1004" name="icmp_ln199_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="5" slack="0"/>
<pin id="591" dir="0" index="1" bw="5" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln199/9 "/>
</bind>
</comp>

<comp id="595" class="1004" name="add_ln199_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="5" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="5" slack="13"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln199/9 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln199_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="5" slack="0"/>
<pin id="603" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln199/9 "/>
</bind>
</comp>

<comp id="607" class="1004" name="haar_counter_load_load_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="2"/>
<pin id="609" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="haar_counter_load/10 "/>
</bind>
</comp>

<comp id="611" class="1004" name="stage_sum_load_load_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="2"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stage_sum_load/10 "/>
</bind>
</comp>

<comp id="615" class="1004" name="zext_ln200_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="0"/>
<pin id="617" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln200/10 "/>
</bind>
</comp>

<comp id="619" class="1004" name="icmp_ln200_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln200/10 "/>
</bind>
</comp>

<comp id="625" class="1004" name="empty_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/10 "/>
</bind>
</comp>

<comp id="629" class="1004" name="add_ln200_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="0"/>
<pin id="631" dir="0" index="1" bw="8" slack="0"/>
<pin id="632" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln200/10 "/>
</bind>
</comp>

<comp id="636" class="1004" name="haar_counter_2_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="0"/>
<pin id="639" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="haar_counter_2/10 "/>
</bind>
</comp>

<comp id="642" class="1004" name="select_ln256_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="32" slack="0"/>
<pin id="645" dir="0" index="2" bw="32" slack="0"/>
<pin id="646" dir="1" index="3" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln256/10 "/>
</bind>
</comp>

<comp id="650" class="1004" name="sext_ln256_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="12" slack="1"/>
<pin id="652" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln256/11 "/>
</bind>
</comp>

<comp id="654" class="1004" name="stage_sum_1_loc_load_load_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="64" slack="16"/>
<pin id="656" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stage_sum_1_loc_load/17 "/>
</bind>
</comp>

<comp id="658" class="1004" name="bitcast_ln256_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="64" slack="1"/>
<pin id="660" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln256/21 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_s_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="11" slack="0"/>
<pin id="664" dir="0" index="1" bw="64" slack="0"/>
<pin id="665" dir="0" index="2" bw="7" slack="0"/>
<pin id="666" dir="0" index="3" bw="7" slack="0"/>
<pin id="667" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/21 "/>
</bind>
</comp>

<comp id="672" class="1004" name="trunc_ln256_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="64" slack="0"/>
<pin id="674" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln256/21 "/>
</bind>
</comp>

<comp id="676" class="1004" name="bitcast_ln256_1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="64" slack="1"/>
<pin id="678" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln256_1/21 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_3_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="11" slack="0"/>
<pin id="681" dir="0" index="1" bw="64" slack="0"/>
<pin id="682" dir="0" index="2" bw="7" slack="0"/>
<pin id="683" dir="0" index="3" bw="7" slack="0"/>
<pin id="684" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/21 "/>
</bind>
</comp>

<comp id="689" class="1004" name="trunc_ln256_1_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="64" slack="0"/>
<pin id="691" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln256_1/21 "/>
</bind>
</comp>

<comp id="693" class="1004" name="icmp_ln256_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="11" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln256/21 "/>
</bind>
</comp>

<comp id="699" class="1004" name="icmp_ln256_1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="52" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln256_1/21 "/>
</bind>
</comp>

<comp id="705" class="1004" name="icmp_ln256_2_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="11" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln256_2/21 "/>
</bind>
</comp>

<comp id="711" class="1004" name="icmp_ln256_3_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="52" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln256_3/21 "/>
</bind>
</comp>

<comp id="717" class="1004" name="or_ln256_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="1"/>
<pin id="719" dir="0" index="1" bw="1" slack="1"/>
<pin id="720" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln256/22 "/>
</bind>
</comp>

<comp id="721" class="1004" name="or_ln256_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="1"/>
<pin id="723" dir="0" index="1" bw="1" slack="1"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln256_1/22 "/>
</bind>
</comp>

<comp id="725" class="1004" name="and_ln256_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln256/22 "/>
</bind>
</comp>

<comp id="731" class="1004" name="and_ln256_1_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="1" slack="0"/>
<pin id="734" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln256_1/22 "/>
</bind>
</comp>

<comp id="737" class="1004" name="store_ln156_store_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="5" slack="13"/>
<pin id="739" dir="0" index="1" bw="5" slack="14"/>
<pin id="740" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/22 "/>
</bind>
</comp>

<comp id="741" class="1004" name="store_ln163_store_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="743" dir="0" index="1" bw="64" slack="14"/>
<pin id="744" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/22 "/>
</bind>
</comp>

<comp id="745" class="1004" name="store_ln160_store_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="12"/>
<pin id="747" dir="0" index="1" bw="32" slack="14"/>
<pin id="748" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/22 "/>
</bind>
</comp>

<comp id="749" class="1004" name="zext_ln257_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="751" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln257/22 "/>
</bind>
</comp>

<comp id="752" class="1004" name="sub_ln257_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="5" slack="0"/>
<pin id="755" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln257/22 "/>
</bind>
</comp>

<comp id="759" class="1005" name="pt_y_val_read_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="8" slack="9"/>
<pin id="761" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="pt_y_val_read "/>
</bind>
</comp>

<comp id="764" class="1005" name="pt_x_val_read_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="17" slack="1"/>
<pin id="766" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="pt_x_val_read "/>
</bind>
</comp>

<comp id="770" class="1005" name="stage_sum_1_loc_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="64" slack="9"/>
<pin id="772" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="stage_sum_1_loc "/>
</bind>
</comp>

<comp id="776" class="1005" name="a_loc_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="5"/>
<pin id="778" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="a_loc "/>
</bind>
</comp>

<comp id="782" class="1005" name="SUM1_data_addr_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="17" slack="1"/>
<pin id="784" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="SUM1_data_addr "/>
</bind>
</comp>

<comp id="787" class="1005" name="SQSUM1_data_addr_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="17" slack="1"/>
<pin id="789" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="SQSUM1_data_addr "/>
</bind>
</comp>

<comp id="792" class="1005" name="add_ln176_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="17" slack="1"/>
<pin id="794" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln176 "/>
</bind>
</comp>

<comp id="797" class="1005" name="SUM1_data_addr_2_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="17" slack="1"/>
<pin id="799" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="SUM1_data_addr_2 "/>
</bind>
</comp>

<comp id="802" class="1005" name="SQSUM1_data_addr_2_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="17" slack="1"/>
<pin id="804" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="SQSUM1_data_addr_2 "/>
</bind>
</comp>

<comp id="807" class="1005" name="add_ln177_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="1"/>
<pin id="809" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln177 "/>
</bind>
</comp>

<comp id="813" class="1005" name="sub_ln176_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="1"/>
<pin id="815" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln176 "/>
</bind>
</comp>

<comp id="818" class="1005" name="SUM1_data_addr_3_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="17" slack="1"/>
<pin id="820" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="SUM1_data_addr_3 "/>
</bind>
</comp>

<comp id="823" class="1005" name="SUM1_data_addr_4_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="17" slack="1"/>
<pin id="825" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="SUM1_data_addr_4 "/>
</bind>
</comp>

<comp id="828" class="1005" name="SQSUM1_data_addr_3_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="17" slack="1"/>
<pin id="830" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="SQSUM1_data_addr_3 "/>
</bind>
</comp>

<comp id="833" class="1005" name="SQSUM1_data_addr_4_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="17" slack="1"/>
<pin id="835" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="SQSUM1_data_addr_4 "/>
</bind>
</comp>

<comp id="838" class="1005" name="sub_ln181_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="1"/>
<pin id="840" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln181 "/>
</bind>
</comp>

<comp id="843" class="1005" name="stddev_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="2"/>
<pin id="845" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="stddev "/>
</bind>
</comp>

<comp id="849" class="1005" name="mean_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="1"/>
<pin id="851" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mean "/>
</bind>
</comp>

<comp id="854" class="1005" name="sext_ln180_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="64" slack="1"/>
<pin id="856" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln180 "/>
</bind>
</comp>

<comp id="860" class="1005" name="stddev_1_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="42" slack="1"/>
<pin id="862" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="stddev_1 "/>
</bind>
</comp>

<comp id="865" class="1005" name="mul_ln186_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="64" slack="1"/>
<pin id="867" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln186 "/>
</bind>
</comp>

<comp id="870" class="1005" name="icmp_ln188_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="2"/>
<pin id="872" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln188 "/>
</bind>
</comp>

<comp id="874" class="1005" name="trunc_ln189_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="1"/>
<pin id="876" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln189 "/>
</bind>
</comp>

<comp id="879" class="1005" name="haar_counter_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="0"/>
<pin id="881" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="haar_counter "/>
</bind>
</comp>

<comp id="886" class="1005" name="stage_sum_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="64" slack="0"/>
<pin id="888" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="stage_sum "/>
</bind>
</comp>

<comp id="893" class="1005" name="i_2_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="5" slack="0"/>
<pin id="895" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="903" class="1005" name="icmp_ln199_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="13"/>
<pin id="905" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln199 "/>
</bind>
</comp>

<comp id="907" class="1005" name="add_ln199_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="5" slack="13"/>
<pin id="909" dir="1" index="1" bw="5" slack="13"/>
</pin_list>
<bind>
<opset="add_ln199 "/>
</bind>
</comp>

<comp id="912" class="1005" name="stages_array_addr_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="5" slack="1"/>
<pin id="914" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="stages_array_addr "/>
</bind>
</comp>

<comp id="917" class="1005" name="stages_thresh_array_addr_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="5" slack="1"/>
<pin id="919" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="stages_thresh_array_addr "/>
</bind>
</comp>

<comp id="928" class="1005" name="add_ln200_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="8" slack="1"/>
<pin id="930" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln200 "/>
</bind>
</comp>

<comp id="933" class="1005" name="select_ln256_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="12"/>
<pin id="935" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="select_ln256 "/>
</bind>
</comp>

<comp id="938" class="1005" name="stages_thresh_array_load_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="12" slack="1"/>
<pin id="940" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="stages_thresh_array_load "/>
</bind>
</comp>

<comp id="943" class="1005" name="sext_ln256_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="1"/>
<pin id="945" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln256 "/>
</bind>
</comp>

<comp id="951" class="1005" name="mul_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="64" slack="1"/>
<pin id="953" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="957" class="1005" name="icmp_ln256_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="1"/>
<pin id="959" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln256 "/>
</bind>
</comp>

<comp id="962" class="1005" name="icmp_ln256_1_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="1"/>
<pin id="964" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln256_1 "/>
</bind>
</comp>

<comp id="967" class="1005" name="icmp_ln256_2_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="1"/>
<pin id="969" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln256_2 "/>
</bind>
</comp>

<comp id="972" class="1005" name="icmp_ln256_3_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="1"/>
<pin id="974" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln256_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="58" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="58" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="82" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="82" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="82" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="54" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="56" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="68" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="2" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="68" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="173"><net_src comp="157" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="68" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="2" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="68" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="181" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="198"><net_src comp="150" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="199"><net_src comp="174" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="68" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="0" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="68" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="2" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="68" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="2" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="68" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="214" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="229"><net_src comp="221" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="230"><net_src comp="200" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="231"><net_src comp="207" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="237"><net_src comp="8" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="68" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="232" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="68" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="245" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="82" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="269"><net_src comp="262" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="273"><net_src comp="116" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="286"><net_src comp="80" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="319"><net_src comp="92" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="320"><net_src comp="258" pin="1"/><net_sink comp="287" pin=4"/></net>

<net id="321"><net_src comp="0" pin="0"/><net_sink comp="287" pin=7"/></net>

<net id="322"><net_src comp="10" pin="0"/><net_sink comp="287" pin=9"/></net>

<net id="323"><net_src comp="12" pin="0"/><net_sink comp="287" pin=10"/></net>

<net id="324"><net_src comp="14" pin="0"/><net_sink comp="287" pin=11"/></net>

<net id="325"><net_src comp="16" pin="0"/><net_sink comp="287" pin=12"/></net>

<net id="326"><net_src comp="18" pin="0"/><net_sink comp="287" pin=13"/></net>

<net id="327"><net_src comp="20" pin="0"/><net_sink comp="287" pin=14"/></net>

<net id="328"><net_src comp="22" pin="0"/><net_sink comp="287" pin=15"/></net>

<net id="329"><net_src comp="24" pin="0"/><net_sink comp="287" pin=16"/></net>

<net id="330"><net_src comp="26" pin="0"/><net_sink comp="287" pin=17"/></net>

<net id="331"><net_src comp="28" pin="0"/><net_sink comp="287" pin=18"/></net>

<net id="332"><net_src comp="30" pin="0"/><net_sink comp="287" pin=19"/></net>

<net id="333"><net_src comp="32" pin="0"/><net_sink comp="287" pin=20"/></net>

<net id="334"><net_src comp="34" pin="0"/><net_sink comp="287" pin=21"/></net>

<net id="335"><net_src comp="36" pin="0"/><net_sink comp="287" pin=22"/></net>

<net id="336"><net_src comp="38" pin="0"/><net_sink comp="287" pin=23"/></net>

<net id="337"><net_src comp="40" pin="0"/><net_sink comp="287" pin=24"/></net>

<net id="338"><net_src comp="42" pin="0"/><net_sink comp="287" pin=25"/></net>

<net id="339"><net_src comp="44" pin="0"/><net_sink comp="287" pin=26"/></net>

<net id="340"><net_src comp="46" pin="0"/><net_sink comp="287" pin=27"/></net>

<net id="341"><net_src comp="48" pin="0"/><net_sink comp="287" pin=28"/></net>

<net id="342"><net_src comp="50" pin="0"/><net_sink comp="287" pin=29"/></net>

<net id="347"><net_src comp="94" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="362"><net_src comp="352" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="370"><net_src comp="60" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="138" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="62" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="365" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="64" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="138" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="66" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="388"><net_src comp="377" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="373" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="385" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="144" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="411"><net_src comp="144" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="70" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="389" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="407" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="429"><net_src comp="138" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="72" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="164" pin="7"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="164" pin="3"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="60" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="62" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="447"><net_src comp="437" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="64" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="66" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="458"><net_src comp="448" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="444" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="455" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="465" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="480"><net_src comp="459" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="476" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="491"><net_src comp="189" pin="7"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="189" pin="3"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="164" pin="7"/><net_sink comp="493" pin=1"/></net>

<net id="502"><net_src comp="164" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="493" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="189" pin="7"/><net_sink comp="504" pin=1"/></net>

<net id="513"><net_src comp="189" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="504" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="515" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="525"><net_src comp="74" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="76" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="530"><net_src comp="520" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="536"><net_src comp="78" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="66" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="541"><net_src comp="531" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="527" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="538" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="555"><net_src comp="548" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="560"><net_src comp="551" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="68" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="565"><net_src comp="551" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="570"><net_src comp="567" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="575"><net_src comp="84" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="580"><net_src comp="68" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="585"><net_src comp="86" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="593"><net_src comp="586" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="88" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="586" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="90" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="604"><net_src comp="586" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="610"><net_src comp="607" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="614"><net_src comp="611" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="618"><net_src comp="239" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="623"><net_src comp="239" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="62" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="628"><net_src comp="607" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="239" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="625" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="635"><net_src comp="629" pin="2"/><net_sink comp="287" pin=3"/></net>

<net id="640"><net_src comp="615" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="607" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="647"><net_src comp="619" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="636" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="607" pin="1"/><net_sink comp="642" pin=2"/></net>

<net id="653"><net_src comp="650" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="657"><net_src comp="654" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="661"><net_src comp="359" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="668"><net_src comp="96" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="658" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="670"><net_src comp="98" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="671"><net_src comp="100" pin="0"/><net_sink comp="662" pin=3"/></net>

<net id="675"><net_src comp="658" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="685"><net_src comp="96" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="676" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="687"><net_src comp="98" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="688"><net_src comp="100" pin="0"/><net_sink comp="679" pin=3"/></net>

<net id="692"><net_src comp="676" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="697"><net_src comp="662" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="102" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="672" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="104" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="679" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="102" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="689" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="104" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="729"><net_src comp="717" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="721" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="725" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="348" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="756"><net_src comp="66" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="749" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="758"><net_src comp="752" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="762"><net_src comp="138" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="287" pin=5"/></net>

<net id="767"><net_src comp="144" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="287" pin=6"/></net>

<net id="773"><net_src comp="118" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="287" pin=8"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="779"><net_src comp="122" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="785"><net_src comp="150" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="790"><net_src comp="157" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="795"><net_src comp="407" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="800"><net_src comp="174" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="805"><net_src comp="181" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="810"><net_src comp="425" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="816"><net_src comp="431" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="821"><net_src comp="200" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="826"><net_src comp="207" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="831"><net_src comp="214" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="836"><net_src comp="221" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="841"><net_src comp="487" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="846"><net_src comp="498" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="852"><net_src comp="509" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="857"><net_src comp="515" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="859"><net_src comp="854" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="863"><net_src comp="542" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="868"><net_src comp="355" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="873"><net_src comp="556" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="877"><net_src comp="562" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="882"><net_src comp="126" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="885"><net_src comp="879" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="889"><net_src comp="130" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="892"><net_src comp="886" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="896"><net_src comp="134" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="899"><net_src comp="893" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="906"><net_src comp="589" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="910"><net_src comp="595" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="915"><net_src comp="232" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="920"><net_src comp="245" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="931"><net_src comp="629" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="287" pin=3"/></net>

<net id="936"><net_src comp="642" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="941"><net_src comp="252" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="946"><net_src comp="650" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="954"><net_src comp="343" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="956"><net_src comp="951" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="960"><net_src comp="693" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="965"><net_src comp="699" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="970"><net_src comp="705" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="975"><net_src comp="711" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="721" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: coord_8 | {10 11 }
	Port: coord_9 | {10 11 }
	Port: coord_10 | {10 11 }
 - Input state : 
	Port: cascadeClassifier : SUM1_data | {1 2 3 10 11 }
	Port: cascadeClassifier : SQSUM1_data | {1 2 3 }
	Port: cascadeClassifier : pt_x_val | {1 }
	Port: cascadeClassifier : pt_y_val | {1 }
	Port: cascadeClassifier : stages_array | {9 10 }
	Port: cascadeClassifier : tree_thresh_array | {10 11 }
	Port: cascadeClassifier : weights_array0 | {10 11 }
	Port: cascadeClassifier : weights_array1 | {10 11 }
	Port: cascadeClassifier : coord_8 | {10 11 }
	Port: cascadeClassifier : coord_9 | {10 11 }
	Port: cascadeClassifier : coord_10 | {10 11 }
	Port: cascadeClassifier : weights_array2 | {10 11 }
	Port: cascadeClassifier : alpha1_array | {10 11 }
	Port: cascadeClassifier : alpha2_array | {10 11 }
	Port: cascadeClassifier : rectangles_array0 | {10 11 }
	Port: cascadeClassifier : rectangles_array2 | {10 11 }
	Port: cascadeClassifier : rectangles_array1 | {10 11 }
	Port: cascadeClassifier : rectangles_array3 | {10 11 }
	Port: cascadeClassifier : rectangles_array4 | {10 11 }
	Port: cascadeClassifier : rectangles_array6 | {10 11 }
	Port: cascadeClassifier : rectangles_array5 | {10 11 }
	Port: cascadeClassifier : rectangles_array7 | {10 11 }
	Port: cascadeClassifier : rectangles_array8 | {10 11 }
	Port: cascadeClassifier : rectangles_array10 | {10 11 }
	Port: cascadeClassifier : rectangles_array9 | {10 11 }
	Port: cascadeClassifier : rectangles_array11 | {10 11 }
	Port: cascadeClassifier : stages_thresh_array | {9 10 }
  - Chain level:
	State 1
		zext_ln180 : 1
		zext_ln180_1 : 1
		add_ln180 : 2
		add_ln180_1 : 3
		zext_ln180_2 : 4
		SUM1_data_addr : 5
		SQSUM1_data_addr : 5
		SQSUM1_data_load : 6
		add_ln181 : 3
		zext_ln181 : 4
		SUM1_data_addr_2 : 5
		SQSUM1_data_addr_2 : 5
		SQSUM1_data_load_1 : 6
		SUM1_data_load : 6
		SUM1_data_load_1 : 6
	State 2
		sub_ln176 : 1
		zext_ln182 : 1
		zext_ln182_1 : 1
		add_ln182 : 2
		add_ln182_1 : 3
		zext_ln182_2 : 4
		SUM1_data_addr_3 : 5
		add_ln183 : 3
		zext_ln183 : 4
		SUM1_data_addr_4 : 5
		SQSUM1_data_addr_3 : 5
		SQSUM1_data_addr_4 : 5
		SQSUM1_data_load_2 : 6
		SQSUM1_data_load_3 : 6
		sub_ln181 : 1
		SUM1_data_load_2 : 6
		SUM1_data_load_3 : 6
	State 3
		sub_ln177 : 1
		stddev : 2
		sub_ln182 : 1
		mean : 2
	State 4
		mul_ln186 : 1
	State 5
		sext_ln185 : 1
		sext_ln185_1 : 1
		stddev_1 : 2
	State 6
		stddev_2 : 1
		icmp_ln188 : 2
		br_ln188 : 3
		trunc_ln189 : 2
		call_ln189 : 3
	State 7
	State 8
		stddev_0 : 1
		store_ln156 : 1
		store_ln163 : 1
		store_ln160 : 1
	State 9
		icmp_ln199 : 1
		add_ln199 : 1
		br_ln199 : 2
		zext_ln199 : 1
		stages_array_addr : 2
		stages_array_load : 3
		stages_thresh_array_addr : 2
		stages_thresh_array_load : 3
	State 10
		zext_ln200 : 1
		icmp_ln200 : 1
		empty : 1
		add_ln200 : 2
		call_ln200 : 3
		haar_counter_2 : 2
		select_ln256 : 3
	State 11
		conv2 : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		conv : 1
	State 18
	State 19
	State 20
	State 21
		tmp_s : 1
		trunc_ln256 : 1
		tmp_3 : 1
		trunc_ln256_1 : 1
		icmp_ln256 : 2
		icmp_ln256_1 : 2
		icmp_ln256_2 : 2
		icmp_ln256_3 : 2
	State 22
		sub_ln257 : 1
		retval_0 : 2
		ret_ln262 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_cascadeClassifier_Pipeline_VITIS_LOOP_379_1_fu_281 |    0    |    0    |    99   |   164   |
|          |      grp_cascadeClassifier_Pipeline_Filters_fu_287     |    8    |  15.64  |   1877  |   1861  |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   dmul   |                       grp_fu_343                       |    8    |    0    |   373   |   121   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                    add_ln180_fu_389                    |    0    |    0    |    0    |    23   |
|          |                   add_ln180_1_fu_395                   |    0    |    0    |    0    |    24   |
|          |                    add_ln176_fu_407                    |    0    |    0    |    0    |    24   |
|          |                    add_ln181_fu_413                    |    0    |    0    |    0    |    24   |
|          |                    add_ln177_fu_425                    |    0    |    0    |    0    |    15   |
|          |                    add_ln182_fu_459                    |    0    |    0    |    0    |    23   |
|    add   |                   add_ln182_1_fu_465                   |    0    |    0    |    0    |    24   |
|          |                    add_ln183_fu_476                    |    0    |    0    |    0    |    24   |
|          |                      stddev_fu_498                     |    0    |    0    |    0    |    32   |
|          |                       mean_fu_509                      |    0    |    0    |    0    |    32   |
|          |                     stddev_1_fu_542                    |    0    |    0    |    0    |    48   |
|          |                    add_ln199_fu_595                    |    0    |    0    |    0    |    12   |
|          |                    add_ln200_fu_629                    |    0    |    0    |    0    |    15   |
|          |                  haar_counter_2_fu_636                 |    0    |    0    |    0    |    39   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                    icmp_ln188_fu_556                   |    0    |    0    |    0    |    71   |
|          |                    icmp_ln199_fu_589                   |    0    |    0    |    0    |    12   |
|          |                    icmp_ln200_fu_619                   |    0    |    0    |    0    |    15   |
|   icmp   |                    icmp_ln256_fu_693                   |    0    |    0    |    0    |    18   |
|          |                   icmp_ln256_1_fu_699                  |    0    |    0    |    0    |    59   |
|          |                   icmp_ln256_2_fu_705                  |    0    |    0    |    0    |    18   |
|          |                   icmp_ln256_3_fu_711                  |    0    |    0    |    0    |    59   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                    sub_ln176_fu_431                    |    0    |    0    |    0    |    39   |
|          |                    sub_ln181_fu_487                    |    0    |    0    |    0    |    39   |
|    sub   |                    sub_ln177_fu_493                    |    0    |    0    |    0    |    32   |
|          |                    sub_ln182_fu_504                    |    0    |    0    |    0    |    32   |
|          |                     stddev_2_fu_551                    |    0    |    0    |    0    |    71   |
|          |                    sub_ln257_fu_752                    |    0    |    0    |    0    |    12   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                       grp_fu_355                       |    4    |    0    |   165   |    49   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|  select  |                   select_ln256_fu_642                  |    0    |    0    |    0    |    32   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|    or    |                     or_ln256_fu_717                    |    0    |    0    |    0    |    2    |
|          |                    or_ln256_1_fu_721                   |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|    and   |                    and_ln256_fu_725                    |    0    |    0    |    0    |    2    |
|          |                   and_ln256_1_fu_731                   |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   read   |                pt_y_val_read_read_fu_138               |    0    |    0    |    0    |    0    |
|          |                pt_x_val_read_read_fu_144               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   dcmp   |                       grp_fu_348                       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|  sitodp  |                       grp_fu_352                       |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                      tmp_26_fu_365                     |    0    |    0    |    0    |    0    |
|          |                      tmp_27_fu_377                     |    0    |    0    |    0    |    0    |
|bitconcatenate|                      tmp_28_fu_437                     |    0    |    0    |    0    |    0    |
|          |                      tmp_29_fu_448                     |    0    |    0    |    0    |    0    |
|          |                      shl_ln_fu_520                     |    0    |    0    |    0    |    0    |
|          |                   shl_ln185_1_fu_531                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                    zext_ln180_fu_373                   |    0    |    0    |    0    |    0    |
|          |                   zext_ln180_1_fu_385                  |    0    |    0    |    0    |    0    |
|          |                   zext_ln180_2_fu_401                  |    0    |    0    |    0    |    0    |
|          |                    zext_ln181_fu_419                   |    0    |    0    |    0    |    0    |
|          |                    zext_ln182_fu_444                   |    0    |    0    |    0    |    0    |
|   zext   |                   zext_ln182_1_fu_455                  |    0    |    0    |    0    |    0    |
|          |                   zext_ln182_2_fu_470                  |    0    |    0    |    0    |    0    |
|          |                    zext_ln183_fu_481                   |    0    |    0    |    0    |    0    |
|          |                    zext_ln199_fu_601                   |    0    |    0    |    0    |    0    |
|          |                    zext_ln200_fu_615                   |    0    |    0    |    0    |    0    |
|          |                    zext_ln257_fu_749                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                    sext_ln180_fu_515                   |    0    |    0    |    0    |    0    |
|          |                    sext_ln185_fu_527                   |    0    |    0    |    0    |    0    |
|   sext   |                   sext_ln185_1_fu_538                  |    0    |    0    |    0    |    0    |
|          |                    sext_ln159_fu_548                   |    0    |    0    |    0    |    0    |
|          |                    sext_ln256_fu_650                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                   trunc_ln189_fu_562                   |    0    |    0    |    0    |    0    |
|   trunc  |                      empty_fu_625                      |    0    |    0    |    0    |    0    |
|          |                   trunc_ln256_fu_672                   |    0    |    0    |    0    |    0    |
|          |                  trunc_ln256_1_fu_689                  |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|partselect|                      tmp_s_fu_662                      |    0    |    0    |    0    |    0    |
|          |                      tmp_3_fu_679                      |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                        |    20   |  15.64  |   2514  |   3071  |
|----------|--------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|   SQSUM1_data_addr_2_reg_802   |   17   |
|   SQSUM1_data_addr_3_reg_828   |   17   |
|   SQSUM1_data_addr_4_reg_833   |   17   |
|    SQSUM1_data_addr_reg_787    |   17   |
|    SUM1_data_addr_2_reg_797    |   17   |
|    SUM1_data_addr_3_reg_818    |   17   |
|    SUM1_data_addr_4_reg_823    |   17   |
|     SUM1_data_addr_reg_782     |   17   |
|          a_loc_reg_776         |   32   |
|        add_ln176_reg_792       |   17   |
|        add_ln177_reg_807       |    8   |
|        add_ln199_reg_907       |    5   |
|        add_ln200_reg_928       |    8   |
|      haar_counter_reg_879      |   32   |
|           i_2_reg_893          |    5   |
|       icmp_ln188_reg_870       |    1   |
|       icmp_ln199_reg_903       |    1   |
|      icmp_ln256_1_reg_962      |    1   |
|      icmp_ln256_2_reg_967      |    1   |
|      icmp_ln256_3_reg_972      |    1   |
|       icmp_ln256_reg_957       |    1   |
|          mean_reg_849          |   32   |
|        mul_ln186_reg_865       |   64   |
|           mul_reg_951          |   64   |
|      pt_x_val_read_reg_764     |   17   |
|      pt_y_val_read_reg_759     |    8   |
|             reg_359            |   64   |
|        retval_0_reg_270        |    6   |
|      select_ln256_reg_933      |   32   |
|       sext_ln180_reg_854       |   64   |
|       sext_ln256_reg_943       |   32   |
|     stage_sum_1_loc_reg_770    |   64   |
|        stage_sum_reg_886       |   64   |
|    stages_array_addr_reg_912   |    5   |
|stages_thresh_array_addr_reg_917|    5   |
|stages_thresh_array_load_reg_938|   12   |
|        stddev_0_reg_258        |   32   |
|        stddev_1_reg_860        |   42   |
|         stddev_reg_843         |   32   |
|        sub_ln176_reg_813       |   32   |
|        sub_ln181_reg_838       |   32   |
|       trunc_ln189_reg_874      |   32   |
+--------------------------------+--------+
|              Total             |   984  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                    grp_access_fu_164                   |  p0  |   4  |  17  |   68   ||    20   |
|                    grp_access_fu_164                   |  p2  |   4  |   0  |    0   ||    20   |
|                    grp_access_fu_189                   |  p0  |   4  |  17  |   68   ||    20   |
|                    grp_access_fu_189                   |  p2  |   4  |   0  |    0   ||    20   |
|                    grp_access_fu_239                   |  p0  |   2  |   5  |   10   ||    9    |
|                    grp_access_fu_252                   |  p0  |   2  |   5  |   10   ||    9    |
|                    stddev_0_reg_258                    |  p0  |   2  |  32  |   64   ||    9    |
| grp_cascadeClassifier_Pipeline_VITIS_LOOP_379_1_fu_281 |  p1  |   2  |  32  |   64   ||    9    |
|      grp_cascadeClassifier_Pipeline_Filters_fu_287     |  p3  |   2  |   8  |   16   ||    9    |
|                       grp_fu_352                       |  p0  |   3  |  64  |   192  ||    14   |
|                       grp_fu_355                       |  p0  |   2  |  32  |   64   ||    9    |
|                       grp_fu_355                       |  p1  |   2  |  32  |   64   ||    9    |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Total                         |      |      |      |   620  || 5.89929 ||   157   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |   15   |  2514  |  3071  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   157  |
|  Register |    -   |    -   |   984  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |   21   |  3498  |  3228  |
+-----------+--------+--------+--------+--------+
