# README

This repo contains the Verilog, VHDL, SystemVerilog code of various projects