head	1.1;
branch	1.1.1;
access;
symbols
	iMx6-1_01:1.1.1.1
	iMx6-1_00:1.1.1.1
	iMx6-0_99:1.1.1.1
	iMx6-0_98:1.1.1.1
	iMx6-0_97:1.1.1.1
	iMx6-0_96-1_4_2_12:1.1.1.1
	iMx6-0_96:1.1.1.1
	iMx6-0_90-1_4_2_11:1.1.1.1
	iMx6-0_95:1.1.1.1
	iMx6-0_94:1.1.1.1
	iMx6-0_93:1.1.1.1
	iMx6-0_92:1.1.1.1
	iMx6-0_91:1.1.1.1
	iMx6-0_90-1_4_2_10:1.1.1.1
	iMx6-0_90:1.1.1.1
	iMx6-0_87-1_4_2_9:1.1.1.1
	iMx6-0_89:1.1.1.1
	iMx6-0_87-1_4_2_8:1.1.1.1
	iMx6-0_88:1.1.1.1
	iMx6-0_87-1_4_2_7:1.1.1.1
	iMx6-0_87:1.1.1.1
	iMx6-0_82-1_4_2_6:1.1.1.1
	iMx6-0_86:1.1.1.1
	iMx6-0_82-1_4_2_5:1.1.1.1
	iMx6-0_85:1.1.1.1
	iMx6-0_82-1_4_2_4:1.1.1.1
	iMx6-0_84:1.1.1.1
	iMx6-0_83:1.1.1.1
	iMx6-0_82-1_4_2_3:1.1.1.1
	iMx6-0_82:1.1.1.1
	iMx6-0_81:1.1.1.1
	iMx6-0_80-1_4_2_2:1.1.1.1
	iMx6-0_80-1_4_2_1:1.1.1.1
	iMx6-0_80:1.1.1.1
	iMx6-0_79:1.1.1.1
	SMP:1.1.1.1.0.2
	SMP_bp:1.1.1.1
	iMx6-0_78:1.1.1.1
	iMx6-0_77:1.1.1.1
	iMx6-0_76:1.1.1.1
	iMx6-0_75:1.1.1.1
	Vendor:1.1.1;
locks; strict;
comment	@# @;


1.1
date	2017.01.20.01.46.53;	author jballance;	state Exp;
branches
	1.1.1.1;
next	;
commitid	SZe1LdhMuDPoaECz;

1.1.1.1
date	2017.01.20.01.46.53;	author jballance;	state Exp;
branches;
next	;
commitid	SZe1LdhMuDPoaECz;


desc
@@



1.1
log
@Initial revision
@
text
@; Copyright 2017 Castle Technology Ltd
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
;     http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
;
        GET     Hdr:ListOpts
        GET     Hdr:Macros
        GET     Hdr:System
        $GetIO
        GET     Hdr:OSEntries
        GET     Hdr:HALEntries
        GET     Hdr:HALDevice
        GET     Hdr:PL310

        GET     hdr.StaticWS
        GET     hdr.iMx6qMemMap
        GET     hdr.iMx6qIRQs

        EXPORT  PL310_InitDevice
        EXPORT  dmb_st

        IMPORT  memcpy


        MACRO
        CallOS  $entry, $tailcall
        ASSERT  $entry <= HighestOSEntry
 [ "$tailcall"=""
        MOV     lr, pc
 |
   [ "$tailcall"<>"tailcall"
        ! 0, "Unrecognised parameter to CallOS"
   ]
 ]
        LDR     pc, OSentries + 4*$entry
        MEND

; Basic PL310 HAL device

        AREA    |Asm$$Code|, CODE, READONLY, PIC

        MACRO
        PL310Sync $regs, $temp
        MOV     $temp, #0
        STR     $temp, [$regs, #PL310_REG7_CACHE_SYNC]
10
        LDR     $temp, [$regs, #PL310_REG7_CACHE_SYNC]
        TST     $temp, #1
        BNE     %BT10
        MEND

PL310_InitDevice ROUT
        Push    "lr"

        ADRL    a1, PL310Device
        ADR     a2, PL310Template
        MOV     a3, #HALDeviceSize
        BL      memcpy

        ; Map in the PL310 registers
        MOV     a1, #0
        LDR     a2, =PL310_BASE_ADDR
        MOV     a3, #4096
        CallOS  OS_MapInIO
        ADRL    a2, PL310Device
        STR     a1, [a2, #HALDevice_Address]

        ; Register the device
        MOV     a1, #0
        CallOS  OS_AddDevice

        ; Leave the OS to decide when to enable it - it will need to be ready
        ; to start performing maintenance ops

        Pull    "pc"

PL310Template
        DCW     HALDeviceType_SysPeri + HALDeviceSysPeri_CacheC
        DCW     HALDeviceID_CacheC_PL310
        DCD     HALDeviceBus_Sys + HALDeviceSysBus_AXI
        DCD     0                       ; API version
        DCD     PL310Desc
        DCD     0                       ; Address - Filled in at runtime
        %       12                      ; Reserved
        DCD     PL310Activate
        DCD     PL310Deactivate
        DCD     PL310Reset
        DCD     PL310Sleep
        DCD     IMX_INT_CHEETAH_L2
        DCD     0
        %       8
        ASSERT  (.-PL310Template) = HALDeviceSize

PL310Desc
        DCB     "PL310 L2 cache controller", 0
        ALIGN

PL310Activate
        Push    "lr"
        ; The PL310 can only be enabled from secure mode. Make a call into our
        ; secure code to configure & enable it.
        LDR     a2, [a1, #HALDevice_Address] ; PL310 address passed in in a2
        MOV     a1, #1                       ; Enable
        DSB     SY
        SMC     #0
        MOV     a1, #1
        Pull    "pc"

PL310Deactivate
PL310Reset
        Push    "lr"
        ; Call the secure mode code to disable the cache
        LDR     a2, [a1, #HALDevice_Address] ; PL310 address passed in in a2
        MOV     a1, #0                       ; Disable
        DSB     SY
        SMC     #0
        Pull    "pc"

PL310Sleep
        MOV     a1, #0                  ; Previously at full power
        MOV     pc, lr

dmb_st
        Push    "a1, lr"
        ; Perform an ARM + PL310 DMB ST
        ADRL    a1, PL310Device
        LDR     a1, [a1, #HALDevice_Address]
        TEQ     a1, #0 ; Just in case we're called before PL310_InitDevice
        DMB     ST
        BEQ     %FT10
        PL310Sync a1, lr
10
        Pull    "a1, pc"

        END

@


1.1.1.1
log
@Initial import of iMx6 HAL
@
text
@@
