Info: Generated by version: 23.3 build 104
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/qsfp_xcvr_test.qsys --block-symbol-file --output-directory=/nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/qsfp_xcvr_test --family="Stratix 10" --part=1SG280HU2F50E2VG
Progress: Loading qts_qsfp_sdi/qsfp_xcvr_test.qsys
Progress: Reading input file
Progress: Parameterizing module clk_100
Progress: Parameterizing module clk_50
Progress: Parameterizing module default_pma_settings_conf_0
Progress: Parameterizing module mm_bridge_0
Progress: Parameterizing module nativePHY_loopback_cont_0
Progress: Parameterizing module pll_locked
Progress: Parameterizing module xcvr_native_s10_0
Progress: Parameterizing module xcvr_reset_control_s10_0
Progress: Parameterizing module xcvr_st_converter_0
Progress: Parameterizing module xcvr_test_system_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/qsfp_xcvr_test.qsys --synthesis=VERILOG --output-directory=/nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/qsfp_xcvr_test --family="Stratix 10" --part=1SG280HU2F50E2VG
Progress: Loading qts_qsfp_sdi/qsfp_xcvr_test.qsys
Progress: Reading input file
Progress: Parameterizing module clk_100
Progress: Parameterizing module clk_50
Progress: Parameterizing module default_pma_settings_conf_0
Progress: Parameterizing module mm_bridge_0
Progress: Parameterizing module nativePHY_loopback_cont_0
Progress: Parameterizing module pll_locked
Progress: Parameterizing module xcvr_native_s10_0
Progress: Parameterizing module xcvr_reset_control_s10_0
Progress: Parameterizing module xcvr_st_converter_0
Progress: Parameterizing module xcvr_test_system_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsfp_xcvr_test: "Transforming system: qsfp_xcvr_test"
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: qsfp_xcvr_test: "Naming system components in system: qsfp_xcvr_test"
Info: qsfp_xcvr_test: "Processing generation queue"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_clk_100"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_clk_50"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_default_pma_settings_conf_0"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_mm_bridge_0"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_nativePHY_loopback_cont_0"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_pll_status_interconnect_0"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_xcvr_native_s10_htile_1"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_xcvr_reset_control_s10_0"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_xcvr_st_converter_0"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_mm_interconnect_1920_4ix6v3i"
Info: qsfp_xcvr_test: "Generating: altera_reset_controller"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_merlin_master_translator_192_lykd4la"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_merlin_slave_translator_191_x56fcki"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_merlin_master_agent_1921_2inlndi"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_merlin_slave_agent_1921_b6r3djy"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_avalon_sc_fifo_1931_fzgstwy"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_merlin_router_1921_ylon4vq"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_merlin_router_1921_cwjx5gy"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_merlin_router_1921_ya7j6xi"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_merlin_router_1921_7loa6ei"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_merlin_traffic_limiter_191_kcba44q"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_merlin_demultiplexer_1921_tpjuufq"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_merlin_demultiplexer_1921_hidmfdy"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_merlin_multiplexer_1922_sx4fypi"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_merlin_multiplexer_1922_f3ke5za"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_merlin_demultiplexer_1921_vsc72dq"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_merlin_multiplexer_1922_o5h777y"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_merlin_multiplexer_1922_6c6ivwy"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_hs_clk_xer_1940_gyeivji"
Info: qsfp_xcvr_test: "Generating: qsfp_xcvr_test_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_7trhvuy"
Info: qsfp_xcvr_test: Done "qsfp_xcvr_test" with 32 modules, 36 files
Info: Finished: Create HDL design files for synthesis
