/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: import/chips/p10/procedures/ppe/xgpe/iota_lnk_cfg.h $         */
/*                                                                        */
/* OpenPOWER EKB Project                                                  */
/*                                                                        */
/* COPYRIGHT 2019,2021                                                    */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */
#if !defined(__IOTA_LNK_CFG__)
#define __IOTA_LNK_CFG__
/**
 * @file iota_lnk_cfg.h
 * @brief Control IOTA linkerscript configuration
 */

#define SRAM_START               0xfff34000
#define SRAM_LENGTH              (48*1024)
#define XGPE_HEADER_IMAGE_OFFSET  0x0180
#define XGPE_HEADER_IMAGE_NAME    .xgpe_image_header
#define XGPE_DEBUG_PTRS_OFFSET    0x0200
#define XGPE_DEBUG_PTRS_SIZE      0x24
//TBD
//#define XGPE_DATA_STRUCT_TABLE_SIZE 16*8 //16 entries * 8 bytes/entry(4B address, 4B size)


#endif
