# 25-28

## 25题

[输入序列连续的序列检测_牛客题霸_牛客网 (nowcoder.com)](https://www.nowcoder.com/practice/d65c2204fae944d2a6d9a3b32aa37b39?tpId=302&tqId=5000628&ru=%2Fpractice%2Ff96d0e94ec604592b502b0f1800ed8aa&qru=%2Fta%2Fverilog-advanced%2Fquestion-ranking&sourceUrl=%2Fexam%2Fcompany)

![image-20230625172233799](https://ayu-990121-1302263000.cos.ap-nanjing.myqcloud.com/makedown/20230625220701.png)



```verilog
`timescale 1ns/1ns
module sequence_detect(
	input clk,
	input rst_n,
	input a,
	output reg match
	);

reg [8:0] tmp;
//存储
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        tmp <= 0;
    end
    else  begin
        tmp <= {tmp[7:0],a};
    end
end


always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        match <= 0;
    end 
    else if (tmp == 9'b01110001) begin
        match <= 1;
    end
    else begin
        match <= 0;
    end
end
  
endmodule
```





## 26题

[含有无关项的序列检测_牛客题霸_牛客网 (nowcoder.com)](https://www.nowcoder.com/practice/cba67d06d6834a5d9b93e1087b56c8d8?tpId=302&tags=&title=&difficulty=0&judgeStatus=0&rp=0&sourceUrl=%2Fexam%2Fcompany)

![image-20230625172757679](https://ayu-990121-1302263000.cos.ap-nanjing.myqcloud.com/makedown/20230625220701.png)

```verilog
`timescale 1ns/1ns
module sequence_detect(
	input clk,
	input rst_n,
	input a,
	output reg match
	);

  reg [8:0] tmp;
//存储
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        tmp <= 0;
    end
    else  begin
        tmp <= {tmp[7:0],a};
    end
end

wire flag;
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        match <= 0;
    end 
    else if (flag) begin
        match <= 1;
    end
    else begin
        match <= 0;
    end
end

assign flag = tmp[8:6] == 3'b011 && tmp[2:0] == 3'b110;
endmodule
```



## 27题

[不重叠序列检测_牛客题霸_牛客网 (nowcoder.com)](https://www.nowcoder.com/practice/9f91a38c74164f8dbdc5f953edcc49cc?tpId=302&tags=&title=&difficulty=0&judgeStatus=0&rp=0&sourceUrl=%2Fexam%2Fcompany)

![image-20230625173525768](https://ayu-990121-1302263000.cos.ap-nanjing.myqcloud.com/makedown/20230625220725.png)

```verilog
`timescale 1ns/1ns
module sequence_detect(
	input clk,
	input rst_n,
	input data,
	output reg match,
	output reg not_match
	);


    //计数器
    reg [2:0] cnt;
    always @(posedge clk or negedge rst_n) begin
       if (!rst_n) begin
            cnt <= 0;
       end 
       else begin
            if (cnt == 5) begin
                cnt <= 0;
            end
            else begin
                cnt <= cnt + 1;
            end
       end
    end

    reg [5:0] tmp;
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            tmp <= 0;    
        end
        else begin
            tmp[5-cnt] <= data;
        end
    end

     always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            match <= 0;    
            not_match <= 0;
        end
        else if(tmp == 6'b011100 && cnt == 5) begin
            match <= 1;
            not_match <= 0;
        end
        else if(tmp != 6'b011100 && cnt == 5) begin
            match <= 0;
            not_match <= 1;
        end
        else begin
            match <= 0;    
            not_match <= 0;
        end
    end

endmodule
```

## 28题

[输入序列不连续的序列检测_牛客题霸_牛客网 (nowcoder.com)](https://www.nowcoder.com/practice/f96d0e94ec604592b502b0f1800ed8aa?tpId=302&tags=&title=&difficulty=0&judgeStatus=0&rp=0&sourceUrl=%2Fexam%2Fcompany)

![image-20230625220744537](https://ayu-990121-1302263000.cos.ap-nanjing.myqcloud.com/makedown/20230625220744.png)

```verilog
`timescale 1ns/1ns
module sequence_detect(
	input clk,
	input rst_n,
	input data,
	input data_valid,
	output reg match
	);

    reg [3:0] tmp;

  always  @(posedge clk or negedge rst_n)begin
    if(rst_n==1'b0)begin
        tmp <= 0;
    end
    else if(data_valid) begin
        tmp <= {tmp[2:0],data};
    end
  end


  always  @(posedge clk or negedge rst_n)begin
    if(rst_n==1'b0)begin
        match <= 0;
    end
    else if(tmp[2:0] == 3'b011 && data_valid && data == 0) begin
        match <= 1;
    end
    else begin
        match <= 0;
    end
        
  end
endmodule
```

