#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Dec 13 13:37:53 2017
# Process ID: 10888
# Current directory: C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11688 C:\College\Thesis\VivadoProjects\PMOD_WIFI_OLD\PMOD_WIFI.xpr
# Log file: C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/vivado.log
# Journal file: C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.xpr
INFO: [Project 1-313] Project file moved from 'C:/College/Thesis/VivadoProjects/PMOD_WIFI' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IPUserFilesDir: Directory not found as 'C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.ip_user_files'; using path 'C:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.ip_user_files' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/College/Thesis/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_ilmb_bram_if_cntlr_0
design_1_axi_emc_0_0
design_1_axi_gpio_1_0
design_1_dlmb_bram_if_cntlr_0
design_1_clk_wiz_0_0
design_1_microblaze_0_xlconcat_0
design_1_lmb_bram_0
design_1_axi_uartlite_0_0
design_1_microblaze_0_0
design_1_microblaze_0_axi_intc_0
design_1_microblaze_0_axi_periph_0
design_1_mdm_1_0
design_1_rst_clk_wiz_0_100M_0
design_1_PmodWIFI_0_0
design_1_axi_gpio_0_0
design_1_axi_mem_intercon_0
design_1_xbar_0
design_1_xbar_1

INFO: [Project 1-230] Project 'PMOD_WIFI.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 909.605 ; gain = 235.066
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_axi_gpio_0_0 design_1_microblaze_0_axi_intc_0 design_1_rst_clk_wiz_0_100M_0 design_1_microblaze_0_axi_periph_0 design_1_microblaze_0_xlconcat_0 design_1_PmodWIFI_0_0 design_1_ilmb_bram_if_cntlr_0 design_1_clk_wiz_0_0 design_1_dlmb_bram_if_cntlr_0 design_1_axi_emc_0_0 design_1_axi_uartlite_0_0 design_1_microblaze_0_0 design_1_axi_mem_intercon_0 design_1_axi_gpio_1_0 design_1_lmb_bram_0 design_1_mdm_1_0}] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:axi_emc:3.0 - axi_emc_0
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding cell -- digilentinc.com:IP:PmodWIFI:1.0 - PmodWIFI_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_led
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_sw
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Successfully read diagram <design_1> from BD file <C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_PmodWIFI_0_0 from PmodWIFI_v1_0 1.0 to PmodWIFI_v1_0 1.0
INFO: [IP_Flow 19-3420] Updated design_1_axi_emc_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_axi_gpio_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_axi_gpio_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_axi_mem_intercon_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_axi_uartlite_0_0 to use current project options
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT2_REQUESTED_OUT_FREQ' from '100.000' to '200.000' has been ignored for IP 'design_1_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT3_REQUESTED_OUT_FREQ' from '100.000' to '166.667' has been ignored for IP 'design_1_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN1_PERIOD' from '10.000' to '10.0' has been ignored for IP 'design_1_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN2_PERIOD' from '10.000' to '10.0' has been ignored for IP 'design_1_clk_wiz_0_0'
WARNING: [IP_Flow 19-3501] Upgraded design_1_clk_wiz_0_0 from Clocking Wizard 5.3 to Clocking Wizard 5.4, with warnings. Please review the message log.
INFO: [IP_Flow 19-3420] Updated design_1_dlmb_bram_if_cntlr_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_ilmb_bram_if_cntlr_0 to use current project options
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [IP_Flow 19-3420] Updated design_1_lmb_bram_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_mdm_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_microblaze_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_microblaze_0_axi_intc_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_microblaze_0_axi_periph_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_microblaze_0_xlconcat_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_rst_clk_wiz_0_100M_0 to use current project options
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_clk_wiz_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:01:12 ; elapsed = 00:00:58 . Memory (MB): peak = 1321.117 ; gain = 402.383
export_ip_user_files -of_objects [get_ips {design_1_axi_gpio_0_0 design_1_microblaze_0_axi_intc_0 design_1_rst_clk_wiz_0_100M_0 design_1_microblaze_0_axi_periph_0 design_1_microblaze_0_xlconcat_0 design_1_PmodWIFI_0_0 design_1_ilmb_bram_if_cntlr_0 design_1_clk_wiz_0_0 design_1_dlmb_bram_if_cntlr_0 design_1_axi_emc_0_0 design_1_axi_uartlite_0_0 design_1_microblaze_0_0 design_1_axi_mem_intercon_0 design_1_axi_gpio_1_0 design_1_lmb_bram_0 design_1_mdm_1_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x60000000 and high address C_DCACHE_HIGHADDR to 0x61FFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /microblaze_0: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x60000000 and high address C_ICACHE_HIGHADDR to 0x61FFFFFF.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
Wrote  : <C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_emc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodWIFI_pmod_bridge_0_0 was packaged with board value 'digilentinc.com:nexys_video:part0:1.1'. Current project's board value is 'digilentinc.com:nexys4:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded PmodWIFI_pmod_bridge_0_0 (Pmod Bridge 1.0) from revision 7 to revision 7
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodWIFI_axi_quad_spi_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:nexys4:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated PmodWIFI_axi_quad_spi_0_0 to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodWIFI_axi_gpio_0_0 was packaged with board value 'digilentinc.com:nexys_video:part0:1.1'. Current project's board value is 'digilentinc.com:nexys4:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated PmodWIFI_axi_gpio_0_0 to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodWIFI_axi_gpio_1_0 was packaged with board value 'digilentinc.com:nexys_video:part0:1.1'. Current project's board value is 'digilentinc.com:nexys4:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3420] Updated PmodWIFI_axi_gpio_1_0 to use current project options
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodWIFI_axi_timer_0_0 was packaged with board value 'digilentinc.com:nexys_video:part0:1.1'. Current project's board value is 'digilentinc.com:nexys4:part0:1.1'. Please update the project settings to match the packaged IP.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'enable_timer2' from '1' to '0' has been ignored for IP 'design_1_PmodWIFI_0_0/PmodWIFI_axi_timer_0_0'
INFO: [IP_Flow 19-3420] Updated PmodWIFI_axi_timer_0_0 to use current project options
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodWIFI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_led .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_sw .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
Exporting to file C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1386.137 ; gain = 65.020
catch { config_ip_cache -export [get_ips -all design_1_axi_emc_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_uartlite_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_v10_0] }
catch { config_ip_cache -export [get_ips -all design_1_dlmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_ilmb_bram_if_cntlr_0] }
catch { config_ip_cache -export [get_ips -all design_1_lmb_bram_0] }
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_axi_intc_0] }
catch { config_ip_cache -export [get_ips -all design_1_microblaze_0_xlconcat_0] }
catch { config_ip_cache -export [get_ips -all design_1_mdm_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_0_100M_0] }
catch { config_ip_cache -export [get_ips -all design_1_PmodWIFI_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_1] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
export_ip_user_files -of_objects [get_files C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd]
create_ip_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1389.219 ; gain = 0.000
launch_runs -jobs 2 {design_1_ilmb_v10_0_synth_1 design_1_dlmb_v10_0_synth_1 design_1_axi_emc_0_0_synth_1 design_1_clk_wiz_0_0_synth_1 design_1_axi_uartlite_0_0_synth_1 design_1_microblaze_0_0_synth_1 design_1_dlmb_bram_if_cntlr_0_synth_1 design_1_ilmb_bram_if_cntlr_0_synth_1 design_1_lmb_bram_0_synth_1 design_1_microblaze_0_axi_intc_0_synth_1 design_1_microblaze_0_xlconcat_0_synth_1 design_1_mdm_1_0_synth_1 design_1_rst_clk_wiz_0_100M_0_synth_1 design_1_PmodWIFI_0_0_synth_1 design_1_axi_gpio_0_0_synth_1 design_1_axi_gpio_1_0_synth_1 design_1_xbar_1_synth_1 design_1_xbar_0_synth_1}
[Wed Dec 13 13:42:49 2017] Launched design_1_ilmb_v10_0_synth_1, design_1_dlmb_v10_0_synth_1, design_1_axi_emc_0_0_synth_1, design_1_clk_wiz_0_0_synth_1, design_1_axi_uartlite_0_0_synth_1, design_1_microblaze_0_0_synth_1, design_1_dlmb_bram_if_cntlr_0_synth_1, design_1_ilmb_bram_if_cntlr_0_synth_1, design_1_lmb_bram_0_synth_1, design_1_microblaze_0_axi_intc_0_synth_1, design_1_microblaze_0_xlconcat_0_synth_1, design_1_mdm_1_0_synth_1, design_1_rst_clk_wiz_0_100M_0_synth_1, design_1_PmodWIFI_0_0_synth_1, design_1_axi_gpio_0_0_synth_1, design_1_axi_gpio_1_0_synth_1, design_1_xbar_1_synth_1, design_1_xbar_0_synth_1...
Run output will be captured here:
design_1_ilmb_v10_0_synth_1: C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/design_1_ilmb_v10_0_synth_1/runme.log
design_1_dlmb_v10_0_synth_1: C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/design_1_dlmb_v10_0_synth_1/runme.log
design_1_axi_emc_0_0_synth_1: C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/design_1_axi_emc_0_0_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_axi_uartlite_0_0_synth_1: C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/design_1_axi_uartlite_0_0_synth_1/runme.log
design_1_microblaze_0_0_synth_1: C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/design_1_microblaze_0_0_synth_1/runme.log
design_1_dlmb_bram_if_cntlr_0_synth_1: C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/design_1_dlmb_bram_if_cntlr_0_synth_1/runme.log
design_1_ilmb_bram_if_cntlr_0_synth_1: C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/design_1_ilmb_bram_if_cntlr_0_synth_1/runme.log
design_1_lmb_bram_0_synth_1: C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/design_1_lmb_bram_0_synth_1/runme.log
design_1_microblaze_0_axi_intc_0_synth_1: C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/design_1_microblaze_0_axi_intc_0_synth_1/runme.log
design_1_microblaze_0_xlconcat_0_synth_1: C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/design_1_microblaze_0_xlconcat_0_synth_1/runme.log
design_1_mdm_1_0_synth_1: C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/design_1_mdm_1_0_synth_1/runme.log
design_1_rst_clk_wiz_0_100M_0_synth_1: C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/design_1_rst_clk_wiz_0_100M_0_synth_1/runme.log
design_1_PmodWIFI_0_0_synth_1: C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/design_1_PmodWIFI_0_0_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_axi_gpio_1_0_synth_1: C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/design_1_axi_gpio_1_0_synth_1/runme.log
design_1_xbar_1_synth_1: C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/design_1_xbar_1_synth_1/runme.log
design_1_xbar_0_synth_1: C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/design_1_xbar_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1395.215 ; gain = 5.996
export_simulation -of_objects [get_files C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.ip_user_files/sim_scripts -ip_user_files_dir C:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.ip_user_files -ipstatic_source_dir C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.cache/compile_simlib/modelsim} {questa=C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.cache/compile_simlib/questa} {riviera=C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.cache/compile_simlib/riviera} {activehdl=C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Dec 13 14:02:56 2017] Launched synth_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/synth_1/runme.log
[Wed Dec 13 14:02:56 2017] Launched impl_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/impl_1/runme.log
file copy -force C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/impl_1/design_1_wrapper.sysdef C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk -hwspec C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk -hwspec C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk -hwspec C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk -hwspec C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
remove_files  C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
file delete -force C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper -files [get_files C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_emc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodWIFI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_led .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_sw .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
Exporting to file C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Dec 13 14:43:18 2017] Launched synth_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/synth_1/runme.log
[Wed Dec 13 14:43:18 2017] Launched impl_1...
Run output will be captured here: C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1676.449 ; gain = 46.762
file copy -force C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/impl_1/design_1_wrapper.sysdef C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk -hwspec C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk -hwspec C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.runs/impl_1/design_1_wrapper.sysdef C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk -hwspec C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk -hwspec C:/College/Thesis/VivadoProjects/PMOD_WIFI_OLD/PMOD_WIFI.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
