Warning (10268): Verilog HDL information at pghost.sv(37): always construct contains both blocking and non-blocking assignments File: C:/Users/ilove/Desktop/ECE385/FinalProject/pghost.sv Line: 37
Warning (10268): Verilog HDL information at oghost.sv(37): always construct contains both blocking and non-blocking assignments File: C:/Users/ilove/Desktop/ECE385/FinalProject/oghost.sv Line: 37
Warning (10268): Verilog HDL information at rghost.sv(42): always construct contains both blocking and non-blocking assignments File: C:/Users/ilove/Desktop/ECE385/FinalProject/rghost.sv Line: 42
Warning (10268): Verilog HDL information at pacman.sv(36): always construct contains both blocking and non-blocking assignments File: C:/Users/ilove/Desktop/ECE385/FinalProject/pacman.sv Line: 36
Warning (10268): Verilog HDL information at bghost.sv(37): always construct contains both blocking and non-blocking assignments File: C:/Users/ilove/Desktop/ECE385/FinalProject/bghost.sv Line: 37
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: C:/Users/ilove/Desktop/ECE385/FinalProject/HexDriver.sv Line: 23
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_015.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_015.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_015.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_015.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab62soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/ilove/Desktop/ECE385/FinalProject/lab62_soc/synthesis/submodules/lab62soc_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at frame_ram.sv(25): always construct contains both blocking and non-blocking assignments File: C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv Line: 25
Warning (10268): Verilog HDL information at frame_ram.sv(59): always construct contains both blocking and non-blocking assignments File: C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv Line: 59
Warning (10268): Verilog HDL information at frame_ram.sv(93): always construct contains both blocking and non-blocking assignments File: C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv Line: 93
Warning (10268): Verilog HDL information at frame_ram.sv(127): always construct contains both blocking and non-blocking assignments File: C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv Line: 127
Warning (10268): Verilog HDL information at frame_ram.sv(162): always construct contains both blocking and non-blocking assignments File: C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv Line: 162
Warning (10268): Verilog HDL information at frame_ram.sv(196): always construct contains both blocking and non-blocking assignments File: C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv Line: 196
Warning (10268): Verilog HDL information at frame_ram.sv(230): always construct contains both blocking and non-blocking assignments File: C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv Line: 230
Warning (10268): Verilog HDL information at frame_ram.sv(264): always construct contains both blocking and non-blocking assignments File: C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv Line: 264
Warning (10268): Verilog HDL information at frame_ram.sv(302): always construct contains both blocking and non-blocking assignments File: C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv Line: 302
Warning (10268): Verilog HDL information at frame_ram.sv(343): always construct contains both blocking and non-blocking assignments File: C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv Line: 343
Warning (10268): Verilog HDL information at frame_ram.sv(385): always construct contains both blocking and non-blocking assignments File: C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv Line: 385
Warning (10268): Verilog HDL information at frame_ram.sv(426): always construct contains both blocking and non-blocking assignments File: C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv Line: 426
Warning (10268): Verilog HDL information at frame_ram.sv(470): always construct contains both blocking and non-blocking assignments File: C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv Line: 470
Warning (10268): Verilog HDL information at frame_ram.sv(508): always construct contains both blocking and non-blocking assignments File: C:/Users/ilove/Desktop/ECE385/FinalProject/frame_ram.sv Line: 508
