# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: C:\Users\Gabriel Vasconcelos\Desktop\multiciclo.csv
# Generated on: Tue Dec 11 15:14:47 2018

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Differential Pair
clk,Input,PIN_T29,6,B6_N0,PIN_T29,,,,
clk_rom,Input,PIN_E16,4,B4_N3,PIN_E16,,,,
data[31],Output,,,,PIN_N4,,,,
data[30],Output,,,,PIN_L4,,,,
data[29],Output,,,,PIN_U8,,,,
data[28],Output,,,,PIN_U9,,,,
data[27],Output,,,,PIN_P9,,,,
data[26],Output,,,,PIN_T8,,,,
data[25],Output,,,,PIN_M5,,,,
data[24],Output,,,,PIN_T9,,,,
data[23],Output,,,,PIN_W2,,,,
data[22],Output,,,,PIN_W4,,,,
data[21],Output,,,,PIN_U3,,,,
data[20],Output,,,,PIN_Y1,,,,
data[19],Output,,,,PIN_AB29,,,,
data[18],Output,,,,PIN_V27,,,,
data[17],Output,,,,PIN_W29,,,,
data[16],Output,,,,PIN_AA30,,,,
data[15],Output,,,,PIN_AG19,,,,
data[14],Output,,,,PIN_AF18,,,,
data[13],Output,,,,PIN_AH19,,,,
data[12],Output,,,,PIN_AG18,,,,
data[11],Output,,,,PIN_AG20,,,,
data[10],Output,,,,PIN_AC18,,,,
data[9],Output,,,,PIN_AK22,,,,
data[8],Output,,,,PIN_AJ22,,,,
data[7],Output,,,,PIN_AK20,,,,
data[6],Output,,,,PIN_AH18,,,,
data[5],Output,,,,PIN_AJ20,,,,
data[4],Output,,,,PIN_AF20,,,,
data[3],Output,,,,PIN_AE12,,,,
data[2],Output,,,,PIN_AE13,,,,
data[1],Output,,,,PIN_AK11,,,,
data[0],Output,,,,PIN_AJ11,,,,
debug[1],Input,PIN_AB26,6,B6_N2,PIN_AB26,,,,
debug[0],Input,PIN_AA23,6,B6_N2,PIN_AA23,,,,
led_clk,Output,PIN_AJ6,8,B8_N2,PIN_AJ6,,,,
rst,Input,PIN_AB25,6,B6_N2,PIN_AB25,,,,
Saida_Oitavo_7seg[7],Output,PIN_K3,2,B2_N2,PIN_K3,,,,
Saida_Oitavo_7seg[6],Output,PIN_J1,2,B2_N2,PIN_J1,,,,
Saida_Oitavo_7seg[5],Output,PIN_J2,2,B2_N2,PIN_J2,,,,
Saida_Oitavo_7seg[4],Output,PIN_H1,2,B2_N2,PIN_H1,,,,
Saida_Oitavo_7seg[3],Output,PIN_H2,2,B2_N2,PIN_H2,,,,
Saida_Oitavo_7seg[2],Output,PIN_H3,2,B2_N1,PIN_H3,,,,
Saida_Oitavo_7seg[1],Output,PIN_G1,2,B2_N2,PIN_G1,,,,
Saida_Oitavo_7seg[0],Output,PIN_G2,2,B2_N2,PIN_G2,,,,
Saida_Primeiro_7seg[7],Output,PIN_AE8,8,B8_N3,PIN_AE8,,,,
Saida_Primeiro_7seg[6],Output,PIN_AF9,8,B8_N2,PIN_AF9,,,,
Saida_Primeiro_7seg[5],Output,PIN_AH9,8,B8_N1,PIN_AH9,,,,
Saida_Primeiro_7seg[4],Output,PIN_AD10,8,B8_N2,PIN_AD10,,,,
Saida_Primeiro_7seg[3],Output,PIN_AF10,8,B8_N2,PIN_AF10,,,,
Saida_Primeiro_7seg[2],Output,PIN_AD11,8,B8_N2,PIN_AD11,,,,
Saida_Primeiro_7seg[1],Output,PIN_AD12,8,B8_N1,PIN_AD12,,,,
Saida_Primeiro_7seg[0],Output,PIN_AF12,8,B8_N1,PIN_AF12,,,,
Saida_Quarto_7seg[7],Output,PIN_P6,2,B2_N3,PIN_P6,,,,
Saida_Quarto_7seg[6],Output,PIN_P4,2,B2_N3,PIN_P4,,,,
Saida_Quarto_7seg[5],Output,PIN_N10,2,B2_N2,PIN_N10,,,,
Saida_Quarto_7seg[4],Output,PIN_N7,2,B2_N2,PIN_N7,,,,
Saida_Quarto_7seg[3],Output,PIN_M8,2,B2_N1,PIN_M8,,,,
Saida_Quarto_7seg[2],Output,PIN_M7,2,B2_N2,PIN_M7,,,,
Saida_Quarto_7seg[1],Output,PIN_M6,2,B2_N2,PIN_M6,,,,
Saida_Quarto_7seg[0],Output,PIN_M4,2,B2_N3,PIN_M4,,,,
Saida_Quinto_7seg[7],Output,PIN_P1,2,B2_N3,PIN_P1,,,,
Saida_Quinto_7seg[6],Output,PIN_P2,2,B2_N3,PIN_P2,,,,
Saida_Quinto_7seg[5],Output,PIN_P3,2,B2_N3,PIN_P3,,,,
Saida_Quinto_7seg[4],Output,PIN_N2,2,B2_N3,PIN_N2,,,,
Saida_Quinto_7seg[3],Output,PIN_N3,2,B2_N3,PIN_N3,,,,
Saida_Quinto_7seg[2],Output,PIN_M1,2,B2_N3,PIN_M1,,,,
Saida_Quinto_7seg[1],Output,PIN_M2,2,B2_N3,PIN_M2,,,,
Saida_Quinto_7seg[0],Output,PIN_L6,2,B2_N1,PIN_L6,,,,
Saida_Segundo_7seg[7],Output,PIN_AG13,8,B8_N0,PIN_AG13,,,,
Saida_Segundo_7seg[6],Output,PIN_AE16,7,B7_N3,PIN_AE16,,,,
Saida_Segundo_7seg[5],Output,PIN_AF16,7,B7_N3,PIN_AF16,,,,
Saida_Segundo_7seg[4],Output,PIN_AG16,7,B7_N3,PIN_AG16,,,,
Saida_Segundo_7seg[3],Output,PIN_AE17,7,B7_N3,PIN_AE17,,,,
Saida_Segundo_7seg[2],Output,PIN_AF17,7,B7_N2,PIN_AF17,,,,
Saida_Segundo_7seg[1],Output,PIN_AD17,7,B7_N2,PIN_AD17,,,,
Saida_Segundo_7seg[0],Output,PIN_AC17,7,B7_N2,PIN_AC17,,,,
Saida_Setimo_7seg[7],Output,PIN_H6,2,B2_N0,PIN_H6,,,,
Saida_Setimo_7seg[6],Output,PIN_H4,2,B2_N1,PIN_H4,,,,
Saida_Setimo_7seg[5],Output,PIN_H7,2,B2_N0,PIN_H7,,,,
Saida_Setimo_7seg[4],Output,PIN_H8,2,B2_N0,PIN_H8,,,,
Saida_Setimo_7seg[3],Output,PIN_G4,2,B2_N0,PIN_G4,,,,
Saida_Setimo_7seg[2],Output,PIN_F4,2,B2_N0,PIN_F4,,,,
Saida_Setimo_7seg[1],Output,PIN_E4,2,B2_N0,PIN_E4,,,,
Saida_Setimo_7seg[0],Output,PIN_K2,2,B2_N2,PIN_K2,,,,
Saida_Sexto_7seg[7],Output,PIN_M3,2,B2_N3,PIN_M3,,,,
Saida_Sexto_7seg[6],Output,PIN_L1,2,B2_N3,PIN_L1,,,,
Saida_Sexto_7seg[5],Output,PIN_L2,2,B2_N3,PIN_L2,,,,
Saida_Sexto_7seg[4],Output,PIN_L3,2,B2_N2,PIN_L3,,,,
Saida_Sexto_7seg[3],Output,PIN_K1,2,B2_N2,PIN_K1,,,,
Saida_Sexto_7seg[2],Output,PIN_K4,2,B2_N2,PIN_K4,,,,
Saida_Sexto_7seg[1],Output,PIN_K5,2,B2_N1,PIN_K5,,,,
Saida_Sexto_7seg[0],Output,PIN_K6,2,B2_N1,PIN_K6,,,,
Saida_Terceiro_7seg[7],Output,PIN_AE7,8,B8_N3,PIN_AE7,,,,
Saida_Terceiro_7seg[6],Output,PIN_AF7,8,B8_N3,PIN_AF7,,,,
Saida_Terceiro_7seg[5],Output,PIN_AH5,8,B8_N3,PIN_AH5,,,,
Saida_Terceiro_7seg[4],Output,PIN_AG4,8,B8_N3,PIN_AG4,,,,
Saida_Terceiro_7seg[3],Output,PIN_AB18,7,B7_N1,PIN_AB18,,,,
Saida_Terceiro_7seg[2],Output,PIN_AB19,7,B7_N1,PIN_AB19,,,,
Saida_Terceiro_7seg[1],Output,PIN_AE19,7,B7_N1,PIN_AE19,,,,
Saida_Terceiro_7seg[0],Output,PIN_AC19,7,B7_N1,PIN_AC19,,,,
