{
    "initialize": {
        "Singular": [
            {
                "name" : "GlobalConfigParams",
                "_comment" : "Stores common params accross multiple passes. Access through the Computation Model.",
                "recorded_model": true,
                "verbose": "Error",
                "weights_form": "None",
                "barrier_index_assignment" : "Dynamic",
                "Number_of_DPUs" : 1,
                "Number_of_Clusters" : 1,
                "UpaShaves": 1,
                "DDRScratch": 16777216,
                "MemoryHack": false,
                "Sparsity": false,
                "CMX_memory_overflow_safety_factor" : 1.0,
                "mpe_mode" : "Vector",
                "split_strategy" :
                [
                    {
                        "name_filter" : ".*",
                        "cluster_filter" : 0,
                        "strategy" : "SplitOverK"
                    },
                    {
                        "name_filter" : ".*",
                        "cluster_filter" : 1,
                        "strategy" : "Clustering"
                    },
                    {
                        "name_filter" : ".*input.*",
                        "cluster_filter" : 0,
                        "strategy" : "SplitOverH"
                    },
                    {
                        "name_filter" : ".*res2a.*",
                        "cluster_filter" : 0,
                        "strategy" : "SplitOverH"
                    },
                    {
                        "name_filter" : ".*conv1.*",
                        "cluster_filter" : 0,
                        "strategy" : "SplitOverH"
                    },
                    {
                        "name_filter" : ".*pool1.*",
                        "cluster_filter" : 0,
                        "strategy" : "SplitOverH"
                    },
                    {
                        "name_filter" : ".*res2.*",
                        "cluster_filter" : 0,
                        "strategy" : "SplitOverH"
                    },
                    {
                        "name_filter" : ".*res3.*",
                        "cluster_filter" : 0,
                        "strategy" : "SplitOverH"
                    }
                ],
                "tensor_placement_override" :
                [
                    {
                        "name_filter" : ".*_ddr_.*",
                        "mem_location" : "DDR"
                    },
                    {
                        "name_filter" : ".*_cmx_.*",
                        "mem_location" : "CMX"
                    },
                    {
                        "name_filter" : ".*_input_.*",
                        "mem_location" : "INPUT"
                    },
                    {
                        "name_filter" : ".*_output_.*",
                        "mem_location" : "OUTPUT"
                    },
                    {
                        "name_filter" : ".*weights.*",
                        "mem_location" : "BLOB"
                    }
                                   
                ],
                "default_tensor_placement" : "DDR",
                
                "streaming_strategy" :
                [
                    {
                        "name_filter" : "Example_do_not_remove",
                        "output_location" : "DDR",
                        "splits" : [
                            {"C" : 1},
                            {"H" : 1},
                            {"W" : 1},
                            {"K" : 1}
                        ]
                    }
                ],
                "disable_opFission_streaming_strategy" :
                [
                    {
                        "name_filter" : "conv1_cmx_",
                        "weight_splits" : 2
                    },
                    {
                        "name_filter" : "conv2_cmx_",
                        "weight_splits" : 4
                    }
                ],
                "schedule_helper_edges" :
                [
                    {
                        "edge_source" : "max_pool#36_split_0_DEALLOC",
                        "edge_sink" : "max_pool#36_slice_1_copy0"
                    },
                    {
                        "edge_source" : "max_pool#36_split_0_DEALLOC",
                        "edge_sink" : "max_pool#36_split_1_weights_table_DDR2CMX"
                    },
                    {
                        "edge_source" : "max_pool#36_split_0_DEALLOC",
                        "edge_sink" : "max_pool#36_split_1_sparse_dw_DDR2CMX"
                    },
                    {
                        "edge_source" : "relu_6#47_split_0_DEALLOC",
                        "edge_sink" : "relu_6#47_split_1_weights_table_DDR2CMX"
                    },
                    {
                        "edge_source" : "relu_6#47_split_0_DEALLOC",
                        "edge_sink" : "relu_6_weights#25:0_slice_1_Aligned_copy0"
                    },
                    {
                        "edge_source" : "relu_6#47_split_1_DEALLOC",
                        "edge_sink" : "relu_6#47_split_2_weights_table_DDR2CMX"
                    },
                    {
                        "edge_source" : "relu_6#47_split_1_DEALLOC",
                        "edge_sink" : "relu_6_weights#25:0_slice_2_Aligned_copy0"
                    },
                    {
                        "edge_source" : "relu_6#47_split_2_DEALLOC",
                        "edge_sink" : "relu_6#47_split_3_weights_table_DDR2CMX"
                    },
                    {
                        "edge_source" : "relu_6#47_split_2_DEALLOC",
                        "edge_sink" : "relu_6_weights#25:0_slice_3_Aligned_copy0"
                    },
                    {
                        "edge_source" : "relu_6#47_split_4_DEALLOC",
                        "edge_sink" : "relu_6#47_split_5_weights_table_DDR2CMX"
                    },
                    {
                        "edge_source" : "relu_6#47_split_4_DEALLOC",
                        "edge_sink" : "relu_6_weights#25:0_slice_5_Aligned_copy0"
                    },
                    {
                        "edge_source" : "relu_6#47_split_5_DEALLOC",
                        "edge_sink" : "relu_6#47_split_6_weights_table_DDR2CMX"
                    },
                    {
                        "edge_source" : "relu_6#47_split_5_DEALLOC",
                        "edge_sink" : "relu_6_weights#25:0_slice_6_Aligned_copy0"
                    },
                    {
                        "edge_source" : "relu_6#47_split_6_DEALLOC",
                        "edge_sink" : "relu_6#47_split_7_weights_table_DDR2CMX"
                    },
                    {
                        "edge_source" : "relu_6#47_split_6_DEALLOC",
                        "edge_sink" : "relu_6_weights#25:0_slice_7_Aligned_copy0"
                    },
                    {
                        "edge_source" : "relu_7#48_split_0_DEALLOC",
                        "edge_sink" : "relu_7#48_split_1_weights_table_DDR2CMX"
                    },
                    {
                        "edge_source" : "relu_7#48_split_0_DEALLOC",
                        "edge_sink" : "relu_7_weights#28:0_slice_1_Aligned_copy0"
                    },
                    {
                        "edge_source" : "relu_7#48_split_1_DEALLOC",
                        "edge_sink" : "relu_7#48_split_2_weights_table_DDR2CMX"
                    },
                    {
                        "edge_source" : "relu_7#48_split_1_DEALLOC",
                        "edge_sink" : "relu_7_weights#28:0_slice_2_Aligned_copy0"
                    },
                    {
                        "edge_source" : "relu_7#48_split_2_DEALLOC",
                        "edge_sink" : "relu_7#48_split_3_weights_table_DDR2CMX"
                    },
                    {
                        "edge_source" : "relu_7#48_split_2_DEALLOC",
                        "edge_sink" : "relu_7_weights#28:0_slice_3_Aligned_copy0"
                    },
                    {
                        "edge_source" : "relu_7#48_split_3_DEALLOC",
                        "edge_sink" : "relu_7#48_split_4_weights_table_DDR2CMX"
                    },
                    {
                        "edge_source" : "relu_7#48_split_3_DEALLOC",
                        "edge_sink" : "relu_7_weights#28:0_slice_4_Aligned_copy0"
                    },
                    {
                        "edge_source" : "relu_7#48_split_4_DEALLOC",
                        "edge_sink" : "relu_7#48_split_5_weights_table_DDR2CMX"
                    },
                    {
                        "edge_source" : "relu_7#48_split_4_DEALLOC",
                        "edge_sink" : "relu_7_weights#28:0_slice_5_Aligned_copy0"
                    },
                    {
                        "edge_source" : "relu_7#48_split_5_DEALLOC",
                        "edge_sink" : "relu_7#48_split_6_weights_table_DDR2CMX"
                    },
                    {
                        "edge_source" : "relu_7#48_split_5_DEALLOC",
                        "edge_sink" : "relu_7_weights#28:0_slice_6_Aligned_copy0"
                    },
                    {
                        "edge_source" : "relu_7#48_split_6_DEALLOC",
                        "edge_sink" : "relu_7#48_split_7_weights_table_DDR2CMX"
                    },
                    {
                        "edge_source" : "relu_7#48_split_6_DEALLOC",
                        "edge_sink" : "relu_7_weights#28:0_slice_7_Aligned_copy0"
                    },
                    {
                        "edge_source" : "relu_7#48_split_7_DEALLOC",
                        "edge_sink" : "relu_7#48_split_8_weights_table_DDR2CMX"
                    },
                    {
                        "edge_source" : "relu_7#48_split_7_DEALLOC",
                        "edge_sink" : "relu_7_weights#28:0_slice_8_Aligned_copy0"
                    },
                    {
                        "edge_source" : "relu_7#48_split_8_DEALLOC",
                        "edge_sink" : "relu_7#48_split_9_weights_table_DDR2CMX"
                    },
                    {
                        "edge_source" : "relu_7#48_split_8_DEALLOC",
                        "edge_sink" : "relu_7_weights#28:0_slice_9_Aligned_copy0"
                    },
                    {
                        "edge_source" : "relu_7#48_split_9_DEALLOC",
                        "edge_sink" : "relu_7#48_split_10_weights_table_DDR2CMX"
                    },
                    {
                        "edge_source" : "relu_7#48_split_9_DEALLOC",
                        "edge_sink" : "relu_7_weights#28:0_slice_10_Aligned_copy0"
                    },
                    {
                        "edge_source" : "relu_7#48_split_10_DEALLOC",
                        "edge_sink" : "relu_7#48_split_11_weights_table_DDR2CMX"
                    },
                    {
                        "edge_source" : "relu_7#48_split_10_DEALLOC",
                        "edge_sink" : "relu_7_weights#28:0_slice_11_Aligned_copy0"
                    },
                    {
                        "edge_source" : "relu_7#48_split_11_DEALLOC",
                        "edge_sink" : "relu_7#48_split_12_weights_table_DDR2CMX"
                    },
                    {
                        "edge_source" : "relu_7#48_split_11_DEALLOC",
                        "edge_sink" : "relu_7_weights#28:0_slice_12_Aligned_copy0"
                    },
                    {
                        "edge_source" : "relu_7#48_split_12_DEALLOC",
                        "edge_sink" : "relu_7#48_split_13_weights_table_DDR2CMX"
                    },
                    {
                        "edge_source" : "relu_7#48_split_12_DEALLOC",
                        "edge_sink" : "relu_7_weights#28:0_slice_13_Aligned_copy0"
                    },
                    {
                        "edge_source" : "relu_7#48_split_13_DEALLOC",
                        "edge_sink" : "relu_7#48_split_14_weights_table_DDR2CMX"
                    },
                    {
                        "edge_source" : "relu_7#48_split_13_DEALLOC",
                        "edge_sink" : "relu_7_weights#28:0_slice_14_Aligned_copy0"
                    },
                    {
                        "edge_source" : "relu_7#48_split_14_DEALLOC",
                        "edge_sink" : "relu_7#48_split_15_weights_table_DDR2CMX"
                    },
                    {
                        "edge_source" : "relu_7#48_split_14_DEALLOC",
                        "edge_sink" : "relu_7_weights#28:0_slice_15_Aligned_copy0"
                    }
                ]
            },
            "ComputeMemory",
            "AssignUniqueOpId",
            {
                "name": "CreateSourceStructure",
                "VersionMajor": 3,
                "VersionMinor": 11,
                "VersionPatch": 0,
                "VersionHash": "9aa43159420c77d8cf765393954ac2fbb372ab02"
            },
            "StoreTensorPlacement"
        ]
    },
    "adapt": {
        "Singular": [
            "AverageAsDepthWise",
            "FuseBatchNorm",
            "FuseBias",
            "FuseRelu",
            "FuseScale",
            "FullyConnectedAsConv2D",
            {
                "name" : "GraphParameterOptimization",
                "graphOptimizerConfig" : {
                    "globalConfigs" : [
                        {"name" : "totalClusters",  "value" : 1   },
                        {"name" : "clusterMemory",  "value" : 1024 },
                        {"name" : "dpuPerCluster",  "value" : 1   },
                        {"name" : "ddrBandwidth",   "value" : 20000 },
                        {"name" : "systemClockMhz", "value" : 500 },
                        {"name" : "FathomSafetyFactor", " value" : 0.925},
                        {"name" : "dotFileLocation", "value" : "/home/patd/mcmDot.dot"}
                    ],
                    "globalStrategies" : [
                        {"name" : "tensorSpilling",    "value" : true       },
                        {"name" : "enableStreaming",   "value" : true       },
                        {"name" : "doubleBuffering",   "value" : false      },
                        {"name" : "scooby" ,            "value" : "doo"},
                        {"name" : "enableSparsity",    "value" : false      },
                        {"name" : "clusteringStrategy","value" : "Automatic"}
                    ],
                    "layerStrategies" : [
                        {
                            "name" : "Conv",
                            "strategies": [
                                {"name" : "streamingStrategies",  "value" : ["StreamOverH","StreamOverW","StreamOverK"]},
                                {"name" : "clusteringStrategies", "value" : ["SplitOverH","SplitOverK","HKSwitch"]},
                                {"name" : "sparsity",             "value" : false}
                            ]
                        },
                        {
                            "name" : "DepthWiseConv",
                            "strategies": [
                                {"name" : "streamingStrategies",  "value" : ["StreamOverH","StreamOverW"]},
                                {"name" : "clusteringStrategies", "value" : ["SplitOverH","HKSwitch"]},
                                {"name" : "sparsity",             "value" : false}
                            ]
                        },
                        {
                            "name" : "MaxPool",
                            "strategies": [
                                {"name" : "streamingStrategies",  "value" : ["StreamOverH","StreamOverW"]},
                                {"name" : "clusteringStrategies", "value" : ["SplitOverH","HKSwitch"]},
                                {"name" : "sparsity",             "value" : false},
                                {"name" : "tensorSpilling",       "value" : true}
                            ]
                        },
                        {
                            "name" : "Eltwise",
                            "strategies": [
                                {"name" : "streamingStrategies",  "value" : ["StreamOverH","StreamOverW"]},
                                {"name" : "clusteringStrategies", "value" : ["SplitOverH","HKSwitch"]},
                                {"name" : "sparsity",             "value" : false}
                            ]
                        }
                    ]
                }
            },
            "StreamingTiling",
            {
                "name": "GenerateDot",
                "output": "output/dots/tiling_model.dot",
                "scope": "OpControlModel",
                "content": "full",
                "html": true
            }
        ]
    },
    "keembay_adapt": {
        "Singular": [
            "ConcatAsImplicit",
            "StoreLayerSplitStrategy",
            "StoreWorkloadStrategy",
            "ConvertOpsToTasks",
            "AlignTo16Channels",
            "ComputeTensorsQuantParams",
            "KMBOrderConversion",
            "UpdateImplicitLayersQuantizationParams",
            "SetDpuTasksMemoryLocation",
            "AlignTaskWeights",
            "AlignSliceOps",
            "GenerateSparsityMapsPopulatedTensors",
            "GenerateWeightsTables",
            "GenerateEltWiseConstants",
            "PopulateWeightsTablesQuantization",
            "RemoveBiasTensors"
        ]
    },
    "dma": {
        "Singular" : [
            "ResolveImplicitOperations",
            "AddWeightsDMATasks"
        ]
    },
    "control_flows":{
        "Singular" : [
            "TaskControlFlows",
            "TransitiveReduction",
            "LayerNumbering",
            "HangingDmaControlFlows",
            "TransitiveReduction",
            "LayerNumbering",
            "cmx2DDRControlFlows",
            "AddDeallocationTasks"
        ]
    },
    "finalize": {
        "Singular": [
            "GenerateSparsityMapsUnpopulatedTensors",
            {
                "name": "TransitiveReduction",
                "filter": "PositiveMemory"
            },
            "MarkLastNodeForMaxTopologicalCut",
            {
                "name": "GenerateDot",
                "output": "output/dots/TransitiveReductionBeforeMaxCutFull.dot",
                "scope": "OpControlModel",
                "content": "full",
                "html": true
            },
            "MaxTopologicalCutAndPartialSerialisation",
            "TransitiveReduction",
            {
                "name": "GenerateDot",
                "output": "output/dots/TransitiveReductionAfterMaxCut.dot",
                "scope": "ControlModel",
                "content": "full",
                "html": true
            },
            {
                "name": "GenerateWorkloads",
                "costfunction": "criticalpath",
                "TensorSplitAlgorithms": "Rectangle",
                "_comment": "Supported CostFunctions are: balanced | criticalpath | minmax | greedy. Supported TensorSplitAlgorithms are Metis, Rectangle, Z-Tiling"
            },
            "ArrangeKeembayExecution",
            "AllocateInputOutputTensorsKeemBay",
            "AllocateGraphfileTensorsKeemBay",
            "ReAllocateImplicitOperationsKeemBay",
            "AllocateCMXTensorsKeemBay",
            {
                "name": "TensorGraphColoring",
                "output": "output/dots/nnCmx.dot"
            },
            "RemoveDeallocationTasks",
            "TransitiveReduction",
            {
                "name" : "InsertBarrierTasks",
                "outputBIG": "output/dots/BarrierInterferenceGraph.dot",
                "barrier_reuse_window" : 0
            },
            "TransitiveReduction",
            {
                "name": "GenerateDot",
                "output": "output/dots/BarriersInsertedTransitiveReductionApplied.dot",
                "scope": "ControlModel",
                "content": "full",
                "html": true
            },
            "PopulateWeightsTablesPointers"
        ]
    },
    "scheduling": {
        "Singular": [
            "StoreBarriersNamesInTasks",
            "GenerateExecutionSchedule",
            "BarrierIndexAssignment",
            "UpdateBarrierRefs",
            "UpdateBarrierProducerConsumerCounts",
            {
                "name": "GenerateDot",
                "output": "output/dots/serial_model.dot",
                "scope": "ControlModel",
                "content": "full",
                "html": true
            },
            {
                "name": "ConvertDot",
                "input": "output/dots/serial_model.dot"
            }
        ]
    },
    "validate": {
        "Singular": [
            "CheckTensors"
        ]
    },
    "serialize": {
        "Singular": [
            {
                "name": "GenerateBlobKeembay",
                "output": "output/mcm.blob"
            },
            {
                "name": "ConvertFlatbuffer",
                "input": "output/mcm.blob"
            }

        ]
    },
    "root": {
        "Singular": [
            "initialize",
            "validate",
            "adapt",
            "keembay_adapt",
            "dma",
            "control_flows",
            "finalize",
            "scheduling",
            "serialize"
        ],
        "Recurrent": [
            "validate"
        ]
    }
}
