
****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse prim_alert_pkg.sv prim_cipher_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv sensor_ctrl_reg_pkg.sv prim_util_pkg.sv sensor_ctrl_pkg.sv lc_ctrl_pkg.sv pinmux_pkg.sv top_pkg.sv tlul_pkg.sv ast_pkg.sv BUFGMUX.v prim_alert_sender.sv prim_buf.sv prim_clock_buf.sv prim_clock_div.sv prim_clock_gating.sv prim_clock_gating_sync.sv prim_clock_inv.sv prim_clock_meas.sv prim_clock_mux2.sv prim_clock_timeout.sv prim_diff_decode.sv prim_edge_detector.sv prim_flop.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_clock_buf.sv prim_generic_clock_inv.sv prim_generic_clock_mux2.sv prim_generic_flop.sv prim_generic_xor2.sv prim_lc_sender.sv prim_lfsr.sv prim_mubi4_dec.sv prim_mubi4_sender.sv prim_mubi4_sync.sv prim_packer_fifo.sv prim_pulse_sync.sv prim_reg_cdc.sv prim_sec_anchor_buf.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_subreg.sv prim_subreg_ext.sv prim_sync_reqack.sv prim_xilinx_clock_mux2.sv prim_xilinx_xor2.sv prim_xor2.sv sensor_ctrl.sv sensor_ctrl_reg_top.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv wav_cgc_rl.sv
# if {[glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl" "*.svh"]] 
# }
# synth_design -top sensor_ctrl \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top sensor_ctrl -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9152
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_flop with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_flop.sv:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in prim_xor2 with formal parameter declaration list [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_xor2.sv:27]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/BUFGMUX.v:23]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2727.809 ; gain = 0.000 ; free physical = 266015 ; free virtual = 441014
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sensor_ctrl' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/sensor_ctrl.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_sec_anchor_buf' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_sec_anchor_buf.sv:6]
	Parameter Width bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_buf.sv:16]
INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_generic_buf.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (2#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_buf.sv:16]
WARNING: [Synth 8-689] width (2) of port connection 'in_i' does not match port width (1) of module 'prim_buf' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_sec_anchor_buf.sv:14]
WARNING: [Synth 8-689] width (2) of port connection 'out_o' does not match port width (1) of module 'prim_buf' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_sec_anchor_buf.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'prim_sec_anchor_buf' (3#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_sec_anchor_buf.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_flop_2sync.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000001101 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (4#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_flop_2sync.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_flop_2sync.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000001101 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized0' (4#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_flop_2sync.sv:7]
INFO: [Synth 8-6157] synthesizing module 'sensor_ctrl_reg_top' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/sensor_ctrl_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'tlul_cmd_intg_chk' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/tlul_cmd_intg_chk.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_dec' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_dec' (5#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_secded_inv_64_57_dec.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_dec' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_dec' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_dec' (6#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_secded_inv_39_32_dec.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_dec' (7#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/tlul_data_integ_dec.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_cmd_intg_chk' (8#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/tlul_cmd_intg_chk.sv:10]
INFO: [Synth 8-6157] synthesizing module 'tlul_rsp_intg_gen' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/tlul_rsp_intg_gen.sv:9]
	Parameter EnableRspIntgGen bound to: 1'b1 
	Parameter EnableDataIntgGen bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_64_57_enc' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_64_57_enc' (9#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_secded_inv_64_57_enc.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tlul_data_integ_enc' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_secded_inv_39_32_enc' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_secded_inv_39_32_enc' (10#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_secded_inv_39_32_enc.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_data_integ_enc' (11#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/tlul_data_integ_enc.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tlul_rsp_intg_gen' (12#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/tlul_rsp_intg_gen.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/tlul_adapter_reg.sv:10]
	Parameter RegAw bound to: 32'sb00000000000000000000000000000101 
	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000 
	Parameter RegDw bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/tlul_err.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/tlul_err.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (13#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/tlul_err.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (14#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/tlul_adapter_reg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_subreg_ext.sv:7]
	Parameter DW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (15#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_subreg_ext.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b101 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (16#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b000 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (16#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b011 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (16#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SwAccess bound to: 3'b001 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (16#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000010 
	Parameter SwAccess bound to: 3'b001 
	Parameter RESVAL bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (16#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_subreg.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/sensor_ctrl_reg_top.sv:1778]
INFO: [Synth 8-6155] done synthesizing module 'sensor_ctrl_reg_top' (17#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/sensor_ctrl_reg_top.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_alert_sender.sv:27]
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_diff_decode.sv:19]
	Parameter AsyncOn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized1' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_flop_2sync.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized1' (17#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_flop_2sync.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized2' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_flop_2sync.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000001 
	Parameter ResetValue bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync__parameterized2' (17#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_flop_2sync.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_diff_decode.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'prim_diff_decode' (18#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_diff_decode.sv:19]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_alert_sender.sv:112]
INFO: [Synth 8-6155] done synthesizing module 'prim_alert_sender' (19#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/prim_alert_sender.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'sensor_ctrl' (20#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/sensor_ctrl.sv:8]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2727.809 ; gain = 0.000 ; free physical = 266460 ; free virtual = 441462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2727.809 ; gain = 0.000 ; free physical = 266655 ; free virtual = 441657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2735.684 ; gain = 7.875 ; free physical = 266595 ; free virtual = 441598
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_async.state_q_reg' in module 'prim_diff_decode'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'prim_alert_sender'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   IsStd |                               00 |                               00
                IsSkewed |                               01 |                               01
                  SigInt |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_async.state_q_reg' using encoding 'sequential' in module 'prim_diff_decode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
                HsPhase1 |                              001 |                              001
                HsPhase2 |                              010 |                              010
                  Pause0 |                              011 |                              100
                  Pause1 |                              100 |                              101
                  SigInt |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'prim_alert_sender'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2735.691 ; gain = 7.883 ; free physical = 267332 ; free virtual = 442335
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input     39 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 107   
+---XORs : 
	               64 Bit    Wide XORs := 14    
	               39 Bit    Wide XORs := 14    
	                7 Bit    Wide XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 153   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 20    
	   6 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2735.691 ; gain = 7.883 ; free physical = 267250 ; free virtual = 442256
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2735.691 ; gain = 7.883 ; free physical = 267204 ; free virtual = 442211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2735.691 ; gain = 7.883 ; free physical = 267188 ; free virtual = 442195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.691 ; gain = 7.883 ; free physical = 265191 ; free virtual = 440199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.691 ; gain = 7.883 ; free physical = 265191 ; free virtual = 440199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.691 ; gain = 7.883 ; free physical = 265188 ; free virtual = 440197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.691 ; gain = 7.883 ; free physical = 265188 ; free virtual = 440197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.691 ; gain = 7.883 ; free physical = 265187 ; free virtual = 440196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.691 ; gain = 7.883 ; free physical = 265187 ; free virtual = 440196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |LUT1 |     5|
|3     |LUT2 |    32|
|4     |LUT3 |     9|
|5     |LUT4 |    31|
|6     |LUT5 |    28|
|7     |LUT6 |    82|
|8     |FDCE |    99|
|9     |FDPE |    42|
|10    |IBUF |   138|
|11    |OBUF |   141|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------+-----------------------------------+------+
|      |Instance                    |Module                             |Cells |
+------+----------------------------+-----------------------------------+------+
|1     |top                         |                                   |   609|
|2     |  u_alert_n_sync            |prim_flop_2sync__parameterized0    |    39|
|3     |  u_prim_fatal_alert_sender |prim_alert_sender                  |    41|
|4     |    i_decode_ack            |prim_diff_decode_18                |    18|
|5     |      \gen_async.i_sync_n   |prim_flop_2sync__parameterized2_22 |     8|
|6     |      \gen_async.i_sync_p   |prim_flop_2sync__parameterized1_23 |     5|
|7     |    i_decode_ping           |prim_diff_decode_19                |    17|
|8     |      \gen_async.i_sync_n   |prim_flop_2sync__parameterized2_20 |     4|
|9     |      \gen_async.i_sync_p   |prim_flop_2sync__parameterized1_21 |     9|
|10    |  u_prim_recov_alert_sender |prim_alert_sender_0                |    41|
|11    |    i_decode_ack            |prim_diff_decode                   |    18|
|12    |      \gen_async.i_sync_n   |prim_flop_2sync__parameterized2_16 |     8|
|13    |      \gen_async.i_sync_p   |prim_flop_2sync__parameterized1_17 |     5|
|14    |    i_decode_ping           |prim_diff_decode_14                |    17|
|15    |      \gen_async.i_sync_n   |prim_flop_2sync__parameterized2    |     4|
|16    |      \gen_async.i_sync_p   |prim_flop_2sync__parameterized1_15 |     9|
|17    |  u_reg                     |sensor_ctrl_reg_top                |   198|
|18    |    u_fatal_alert_val_13    |prim_subreg__parameterized2        |    56|
|19    |    u_recov_alert_val_0     |prim_subreg__parameterized1        |     3|
|20    |    u_recov_alert_val_1     |prim_subreg__parameterized1_1      |     2|
|21    |    u_recov_alert_val_10    |prim_subreg__parameterized1_2      |     3|
|22    |    u_recov_alert_val_11    |prim_subreg__parameterized1_3      |     4|
|23    |    u_recov_alert_val_12    |prim_subreg__parameterized1_4      |     3|
|24    |    u_recov_alert_val_2     |prim_subreg__parameterized1_5      |     2|
|25    |    u_recov_alert_val_3     |prim_subreg__parameterized1_6      |     3|
|26    |    u_recov_alert_val_4     |prim_subreg__parameterized1_7      |     3|
|27    |    u_recov_alert_val_5     |prim_subreg__parameterized1_8      |     5|
|28    |    u_recov_alert_val_6     |prim_subreg__parameterized1_9      |     3|
|29    |    u_recov_alert_val_7     |prim_subreg__parameterized1_10     |     3|
|30    |    u_recov_alert_val_8     |prim_subreg__parameterized1_11     |     3|
|31    |    u_recov_alert_val_9     |prim_subreg__parameterized1_12     |     3|
|32    |    u_reg_if                |tlul_adapter_reg                   |    96|
|33    |    u_status_ast_init_done  |prim_subreg__parameterized2_13     |     2|
|34    |    u_status_io_pok         |prim_subreg__parameterized3        |     2|
|35    |  u_wake_sync               |prim_flop_2sync__parameterized1    |     3|
+------+----------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.691 ; gain = 7.883 ; free physical = 265187 ; free virtual = 440196
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.691 ; gain = 7.883 ; free physical = 265228 ; free virtual = 440238
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2735.691 ; gain = 7.883 ; free physical = 265273 ; free virtual = 440282
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2735.691 ; gain = 0.000 ; free physical = 266008 ; free virtual = 441016
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2735.691 ; gain = 0.000 ; free physical = 266681 ; free virtual = 441691
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 73fba282
INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2735.691 ; gain = 8.012 ; free physical = 266820 ; free virtual = 441830
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/util_temp_sensor_ctrl_vivado_synth.log
# report_timing_summary -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/timing_temp_sensor_ctrl_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2881.496 ; gain = 145.805 ; free physical = 265995 ; free virtual = 441006
# report_power -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/power_temp_sensor_ctrl_vivado_synth.log
Command: report_power -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/sensor_ctrl/power_temp_sensor_ctrl_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Aug 31 23:19:18 2022...
real 53.18
user 45.20
sys 7.28
