<stg><name>dense_latency<ap_fixed<16, 6, 4, 0, 0>, ap_fixed<16, 6, 4, 0, 0>, config5_dense></name>


<trans_list>

<trans id="1017" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb102.0_ifconv:0 %weights_offset_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %weights_offset

]]></Node>
<StgValue><ssdm name="weights_offset_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb102.0_ifconv:1 %data_offset_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %data_offset

]]></Node>
<StgValue><ssdm name="data_offset_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="7">
<![CDATA[
bb102.0_ifconv:2 %weights_offset_cast37 = zext i7 %weights_offset_read

]]></Node>
<StgValue><ssdm name="weights_offset_cast37"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="7">
<![CDATA[
bb102.0_ifconv:3 %data_offset_cast = zext i7 %data_offset_read

]]></Node>
<StgValue><ssdm name="data_offset_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb102.0_ifconv:5 %weights_addr = getelementptr i16 %weights, i64, i64 %weights_offset_cast37

]]></Node>
<StgValue><ssdm name="weights_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb102.0_ifconv:8 %data_addr = getelementptr i16 %data, i64, i64 %data_offset_cast

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="7">
<![CDATA[
bb102.0_ifconv:9 %data_load = load i7 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:11 %weights_load = load i8 %weights_addr

]]></Node>
<StgValue><ssdm name="weights_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb102.0_ifconv:50 %add_ln42 = add i7, i7 %weights_offset_read

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="7">
<![CDATA[
bb102.0_ifconv:51 %zext_ln42 = zext i7 %add_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb102.0_ifconv:52 %weights_addr_1 = getelementptr i16 %weights, i64, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="weights_addr_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:53 %weights_load_1 = load i8 %weights_addr_1

]]></Node>
<StgValue><ssdm name="weights_load_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb102.0_ifconv:260 %add_ln38 = add i7, i7 %data_offset_read

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="7">
<![CDATA[
bb102.0_ifconv:261 %zext_ln38 = zext i7 %add_ln38

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb102.0_ifconv:262 %data_addr_144 = getelementptr i16 %data, i64, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="data_addr_144"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="7">
<![CDATA[
bb102.0_ifconv:263 %data_load_144 = load i7 %data_addr_144

]]></Node>
<StgValue><ssdm name="data_load_144"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="7">
<![CDATA[
bb102.0_ifconv:4 %weights_offset_cast = zext i7 %weights_offset_read

]]></Node>
<StgValue><ssdm name="weights_offset_cast"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="7">
<![CDATA[
bb102.0_ifconv:9 %data_load = load i7 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:10 %sext_ln1116 = sext i16 %data_load

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:11 %weights_load = load i8 %weights_addr

]]></Node>
<StgValue><ssdm name="weights_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:12 %sext_ln1118 = sext i16 %weights_load

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb102.0_ifconv:13 %mul_ln1118 = mul i32 %sext_ln1116, i32 %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:14 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118, i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="32">
<![CDATA[
bb102.0_ifconv:18 %trunc_ln718 = trunc i32 %mul_ln1118

]]></Node>
<StgValue><ssdm name="trunc_ln718"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb102.0_ifconv:19 %icmp_ln718 = icmp_ne  i9 %trunc_ln718, i9

]]></Node>
<StgValue><ssdm name="icmp_ln718"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:28 %Range2_V = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118, i32, i32

]]></Node>
<StgValue><ssdm name="Range2_V"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb102.0_ifconv:29 %icmp_ln874 = icmp_eq  i5 %Range2_V, i5

]]></Node>
<StgValue><ssdm name="icmp_ln874"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:30 %Range1_V = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118, i32, i32

]]></Node>
<StgValue><ssdm name="Range1_V"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:31 %icmp_ln874_1 = icmp_eq  i6 %Range1_V, i6

]]></Node>
<StgValue><ssdm name="icmp_ln874_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:32 %icmp_ln768 = icmp_eq  i6 %Range1_V, i6

]]></Node>
<StgValue><ssdm name="icmp_ln768"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:53 %weights_load_1 = load i8 %weights_addr_1

]]></Node>
<StgValue><ssdm name="weights_load_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:54 %sext_ln1118_24 = sext i16 %weights_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1118_24"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb102.0_ifconv:55 %mul_ln1118_1079 = mul i32 %sext_ln1116, i32 %sext_ln1118_24

]]></Node>
<StgValue><ssdm name="mul_ln1118_1079"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:56 %tmp_8740 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1079, i32

]]></Node>
<StgValue><ssdm name="tmp_8740"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="32">
<![CDATA[
bb102.0_ifconv:60 %trunc_ln718_1079 = trunc i32 %mul_ln1118_1079

]]></Node>
<StgValue><ssdm name="trunc_ln718_1079"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb102.0_ifconv:61 %icmp_ln718_1 = icmp_ne  i9 %trunc_ln718_1079, i9

]]></Node>
<StgValue><ssdm name="icmp_ln718_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:70 %Range2_V_0_1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1079, i32, i32

]]></Node>
<StgValue><ssdm name="Range2_V_0_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb102.0_ifconv:71 %icmp_ln874_2 = icmp_eq  i5 %Range2_V_0_1, i5

]]></Node>
<StgValue><ssdm name="icmp_ln874_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:72 %Range1_V_0_1 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1079, i32, i32

]]></Node>
<StgValue><ssdm name="Range1_V_0_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:73 %icmp_ln874_3 = icmp_eq  i6 %Range1_V_0_1, i6

]]></Node>
<StgValue><ssdm name="icmp_ln874_3"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:74 %icmp_ln768_1 = icmp_eq  i6 %Range1_V_0_1, i6

]]></Node>
<StgValue><ssdm name="icmp_ln768_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb102.0_ifconv:92 %add_ln42_1 = add i8, i8 %weights_offset_cast

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:93 %zext_ln42_1 = zext i8 %add_ln42_1

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb102.0_ifconv:94 %weights_addr_2 = getelementptr i16 %weights, i64, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="weights_addr_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:95 %weights_load_2 = load i8 %weights_addr_2

]]></Node>
<StgValue><ssdm name="weights_load_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb102.0_ifconv:134 %add_ln42_2 = add i8, i8 %weights_offset_cast

]]></Node>
<StgValue><ssdm name="add_ln42_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:135 %zext_ln42_2 = zext i8 %add_ln42_2

]]></Node>
<StgValue><ssdm name="zext_ln42_2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb102.0_ifconv:136 %weights_addr_3 = getelementptr i16 %weights, i64, i64 %zext_ln42_2

]]></Node>
<StgValue><ssdm name="weights_addr_3"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:137 %weights_load_3 = load i8 %weights_addr_3

]]></Node>
<StgValue><ssdm name="weights_load_3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="7">
<![CDATA[
bb102.0_ifconv:263 %data_load_144 = load i7 %data_addr_144

]]></Node>
<StgValue><ssdm name="data_load_144"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb102.0_ifconv:517 %add_ln38_1 = add i7, i7 %data_offset_read

]]></Node>
<StgValue><ssdm name="add_ln38_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="7">
<![CDATA[
bb102.0_ifconv:518 %zext_ln38_1 = zext i7 %add_ln38_1

]]></Node>
<StgValue><ssdm name="zext_ln38_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb102.0_ifconv:519 %data_addr_145 = getelementptr i16 %data, i64, i64 %zext_ln38_1

]]></Node>
<StgValue><ssdm name="data_addr_145"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="7">
<![CDATA[
bb102.0_ifconv:520 %data_load_145 = load i7 %data_addr_145

]]></Node>
<StgValue><ssdm name="data_load_145"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:15 %trunc_ln7 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:16 %tmp_8735 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118, i32

]]></Node>
<StgValue><ssdm name="tmp_8735"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:17 %tmp_8736 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118, i32

]]></Node>
<StgValue><ssdm name="tmp_8736"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:20 %tmp_8737 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118, i32

]]></Node>
<StgValue><ssdm name="tmp_8737"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:21 %or_ln412 = or i1 %tmp_8735, i1 %icmp_ln718

]]></Node>
<StgValue><ssdm name="or_ln412"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:22 %and_ln412 = and i1 %or_ln412, i1 %tmp_8736

]]></Node>
<StgValue><ssdm name="and_ln412"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="1">
<![CDATA[
bb102.0_ifconv:23 %zext_ln415 = zext i1 %and_ln412

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:24 %add_ln415 = add i16 %trunc_ln7, i16 %zext_ln415

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:25 %tmp_8738 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415, i32

]]></Node>
<StgValue><ssdm name="tmp_8738"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:26 %xor_ln416 = xor i1 %tmp_8738, i1

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:27 %and_ln416 = and i1 %tmp_8737, i1 %xor_ln416

]]></Node>
<StgValue><ssdm name="and_ln416"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:33 %select_ln778 = select i1 %and_ln416, i1 %icmp_ln874_1, i1 %icmp_ln768

]]></Node>
<StgValue><ssdm name="select_ln778"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:34 %tmp_8739 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118, i32

]]></Node>
<StgValue><ssdm name="tmp_8739"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:35 %xor_ln780 = xor i1 %tmp_8739, i1

]]></Node>
<StgValue><ssdm name="xor_ln780"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:36 %and_ln780 = and i1 %icmp_ln874, i1 %xor_ln780

]]></Node>
<StgValue><ssdm name="and_ln780"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:37 %select_ln780 = select i1 %and_ln416, i1 %and_ln780, i1 %icmp_ln874_1

]]></Node>
<StgValue><ssdm name="select_ln780"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:38 %and_ln781 = and i1 %and_ln416, i1 %icmp_ln874_1

]]></Node>
<StgValue><ssdm name="and_ln781"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:39 %xor_ln785 = xor i1 %select_ln778, i1

]]></Node>
<StgValue><ssdm name="xor_ln785"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:40 %or_ln785 = or i1 %tmp_8738, i1 %xor_ln785

]]></Node>
<StgValue><ssdm name="or_ln785"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:41 %xor_ln785_2135 = xor i1 %tmp, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2135"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:42 %and_ln785 = and i1 %or_ln785, i1 %xor_ln785_2135

]]></Node>
<StgValue><ssdm name="and_ln785"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:43 %and_ln786 = and i1 %tmp_8738, i1 %select_ln780

]]></Node>
<StgValue><ssdm name="and_ln786"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:44 %or_ln786 = or i1 %and_ln781, i1 %and_ln786

]]></Node>
<StgValue><ssdm name="or_ln786"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:45 %xor_ln786 = xor i1 %or_ln786, i1

]]></Node>
<StgValue><ssdm name="xor_ln786"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:46 %and_ln786_2015 = and i1 %tmp, i1 %xor_ln786

]]></Node>
<StgValue><ssdm name="and_ln786_2015"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:47 %select_ln384 = select i1 %and_ln785, i16, i16

]]></Node>
<StgValue><ssdm name="select_ln384"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:48 %or_ln384 = or i1 %and_ln785, i1 %and_ln786_2015

]]></Node>
<StgValue><ssdm name="or_ln384"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:49 %select_ln384_1919 = select i1 %or_ln384, i16 %select_ln384, i16 %add_ln415

]]></Node>
<StgValue><ssdm name="select_ln384_1919"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:57 %trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1079, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:58 %tmp_8741 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1079, i32

]]></Node>
<StgValue><ssdm name="tmp_8741"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:59 %tmp_8742 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1079, i32

]]></Node>
<StgValue><ssdm name="tmp_8742"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:62 %tmp_8743 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1079, i32

]]></Node>
<StgValue><ssdm name="tmp_8743"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:63 %or_ln412_1151 = or i1 %tmp_8741, i1 %icmp_ln718_1

]]></Node>
<StgValue><ssdm name="or_ln412_1151"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:64 %and_ln412_1 = and i1 %or_ln412_1151, i1 %tmp_8742

]]></Node>
<StgValue><ssdm name="and_ln412_1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="1">
<![CDATA[
bb102.0_ifconv:65 %zext_ln415_1151 = zext i1 %and_ln412_1

]]></Node>
<StgValue><ssdm name="zext_ln415_1151"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:66 %add_ln415_1008 = add i16 %trunc_ln708_1, i16 %zext_ln415_1151

]]></Node>
<StgValue><ssdm name="add_ln415_1008"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:67 %tmp_8744 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1008, i32

]]></Node>
<StgValue><ssdm name="tmp_8744"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:68 %xor_ln416_1079 = xor i1 %tmp_8744, i1

]]></Node>
<StgValue><ssdm name="xor_ln416_1079"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:69 %and_ln416_1 = and i1 %tmp_8743, i1 %xor_ln416_1079

]]></Node>
<StgValue><ssdm name="and_ln416_1"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:75 %select_ln778_1 = select i1 %and_ln416_1, i1 %icmp_ln874_3, i1 %icmp_ln768_1

]]></Node>
<StgValue><ssdm name="select_ln778_1"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:76 %tmp_8745 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1079, i32

]]></Node>
<StgValue><ssdm name="tmp_8745"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:77 %xor_ln780_1007 = xor i1 %tmp_8745, i1

]]></Node>
<StgValue><ssdm name="xor_ln780_1007"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:78 %and_ln780_1007 = and i1 %icmp_ln874_2, i1 %xor_ln780_1007

]]></Node>
<StgValue><ssdm name="and_ln780_1007"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:79 %select_ln780_1 = select i1 %and_ln416_1, i1 %and_ln780_1007, i1 %icmp_ln874_3

]]></Node>
<StgValue><ssdm name="select_ln780_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:80 %and_ln781_1007 = and i1 %and_ln416_1, i1 %icmp_ln874_3

]]></Node>
<StgValue><ssdm name="and_ln781_1007"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:81 %xor_ln785_2136 = xor i1 %select_ln778_1, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2136"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:82 %or_ln785_1078 = or i1 %tmp_8744, i1 %xor_ln785_2136

]]></Node>
<StgValue><ssdm name="or_ln785_1078"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:83 %xor_ln785_2137 = xor i1 %tmp_8740, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2137"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:84 %and_ln785_1 = and i1 %or_ln785_1078, i1 %xor_ln785_2137

]]></Node>
<StgValue><ssdm name="and_ln785_1"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:85 %and_ln786_2016 = and i1 %tmp_8744, i1 %select_ln780_1

]]></Node>
<StgValue><ssdm name="and_ln786_2016"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:86 %or_ln786_1007 = or i1 %and_ln781_1007, i1 %and_ln786_2016

]]></Node>
<StgValue><ssdm name="or_ln786_1007"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:87 %xor_ln786_1007 = xor i1 %or_ln786_1007, i1

]]></Node>
<StgValue><ssdm name="xor_ln786_1007"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:88 %and_ln786_2017 = and i1 %tmp_8740, i1 %xor_ln786_1007

]]></Node>
<StgValue><ssdm name="and_ln786_2017"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:89 %select_ln384_1920 = select i1 %and_ln785_1, i16, i16

]]></Node>
<StgValue><ssdm name="select_ln384_1920"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:90 %or_ln384_1007 = or i1 %and_ln785_1, i1 %and_ln786_2017

]]></Node>
<StgValue><ssdm name="or_ln384_1007"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:91 %select_ln384_1921 = select i1 %or_ln384_1007, i16 %select_ln384_1920, i16 %add_ln415_1008

]]></Node>
<StgValue><ssdm name="select_ln384_1921"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:95 %weights_load_2 = load i8 %weights_addr_2

]]></Node>
<StgValue><ssdm name="weights_load_2"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:96 %sext_ln1118_25 = sext i16 %weights_load_2

]]></Node>
<StgValue><ssdm name="sext_ln1118_25"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb102.0_ifconv:97 %mul_ln1118_1080 = mul i32 %sext_ln1116, i32 %sext_ln1118_25

]]></Node>
<StgValue><ssdm name="mul_ln1118_1080"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:98 %tmp_8746 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1080, i32

]]></Node>
<StgValue><ssdm name="tmp_8746"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="32">
<![CDATA[
bb102.0_ifconv:102 %trunc_ln718_1080 = trunc i32 %mul_ln1118_1080

]]></Node>
<StgValue><ssdm name="trunc_ln718_1080"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb102.0_ifconv:103 %icmp_ln718_2 = icmp_ne  i9 %trunc_ln718_1080, i9

]]></Node>
<StgValue><ssdm name="icmp_ln718_2"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:112 %Range2_V_0_2 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1080, i32, i32

]]></Node>
<StgValue><ssdm name="Range2_V_0_2"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb102.0_ifconv:113 %icmp_ln874_4 = icmp_eq  i5 %Range2_V_0_2, i5

]]></Node>
<StgValue><ssdm name="icmp_ln874_4"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:114 %Range1_V_0_2 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1080, i32, i32

]]></Node>
<StgValue><ssdm name="Range1_V_0_2"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:115 %icmp_ln874_5 = icmp_eq  i6 %Range1_V_0_2, i6

]]></Node>
<StgValue><ssdm name="icmp_ln874_5"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:116 %icmp_ln768_2 = icmp_eq  i6 %Range1_V_0_2, i6

]]></Node>
<StgValue><ssdm name="icmp_ln768_2"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:137 %weights_load_3 = load i8 %weights_addr_3

]]></Node>
<StgValue><ssdm name="weights_load_3"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:138 %sext_ln1118_26 = sext i16 %weights_load_3

]]></Node>
<StgValue><ssdm name="sext_ln1118_26"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb102.0_ifconv:139 %mul_ln1118_1081 = mul i32 %sext_ln1116, i32 %sext_ln1118_26

]]></Node>
<StgValue><ssdm name="mul_ln1118_1081"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:140 %tmp_8752 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1081, i32

]]></Node>
<StgValue><ssdm name="tmp_8752"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="32">
<![CDATA[
bb102.0_ifconv:144 %trunc_ln718_1081 = trunc i32 %mul_ln1118_1081

]]></Node>
<StgValue><ssdm name="trunc_ln718_1081"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb102.0_ifconv:145 %icmp_ln718_3 = icmp_ne  i9 %trunc_ln718_1081, i9

]]></Node>
<StgValue><ssdm name="icmp_ln718_3"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:154 %Range2_V_0_3 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1081, i32, i32

]]></Node>
<StgValue><ssdm name="Range2_V_0_3"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb102.0_ifconv:155 %icmp_ln874_6 = icmp_eq  i5 %Range2_V_0_3, i5

]]></Node>
<StgValue><ssdm name="icmp_ln874_6"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:156 %Range1_V_0_3 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1081, i32, i32

]]></Node>
<StgValue><ssdm name="Range1_V_0_3"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:157 %icmp_ln874_7 = icmp_eq  i6 %Range1_V_0_3, i6

]]></Node>
<StgValue><ssdm name="icmp_ln874_7"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:158 %icmp_ln768_3 = icmp_eq  i6 %Range1_V_0_3, i6

]]></Node>
<StgValue><ssdm name="icmp_ln768_3"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb102.0_ifconv:176 %add_ln42_3 = add i8, i8 %weights_offset_cast

]]></Node>
<StgValue><ssdm name="add_ln42_3"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:177 %zext_ln42_3 = zext i8 %add_ln42_3

]]></Node>
<StgValue><ssdm name="zext_ln42_3"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb102.0_ifconv:178 %weights_addr_4 = getelementptr i16 %weights, i64, i64 %zext_ln42_3

]]></Node>
<StgValue><ssdm name="weights_addr_4"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:179 %weights_load_4 = load i8 %weights_addr_4

]]></Node>
<StgValue><ssdm name="weights_load_4"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb102.0_ifconv:218 %add_ln42_4 = add i8, i8 %weights_offset_cast

]]></Node>
<StgValue><ssdm name="add_ln42_4"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:219 %zext_ln42_4 = zext i8 %add_ln42_4

]]></Node>
<StgValue><ssdm name="zext_ln42_4"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb102.0_ifconv:220 %weights_addr_5 = getelementptr i16 %weights, i64, i64 %zext_ln42_4

]]></Node>
<StgValue><ssdm name="weights_addr_5"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:221 %weights_load_5 = load i8 %weights_addr_5

]]></Node>
<StgValue><ssdm name="weights_load_5"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="7">
<![CDATA[
bb102.0_ifconv:520 %data_load_145 = load i7 %data_addr_145

]]></Node>
<StgValue><ssdm name="data_load_145"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:99 %trunc_ln708_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1080, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:100 %tmp_8747 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1080, i32

]]></Node>
<StgValue><ssdm name="tmp_8747"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:101 %tmp_8748 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1080, i32

]]></Node>
<StgValue><ssdm name="tmp_8748"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:104 %tmp_8749 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1080, i32

]]></Node>
<StgValue><ssdm name="tmp_8749"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:105 %or_ln412_1152 = or i1 %tmp_8747, i1 %icmp_ln718_2

]]></Node>
<StgValue><ssdm name="or_ln412_1152"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:106 %and_ln412_2 = and i1 %or_ln412_1152, i1 %tmp_8748

]]></Node>
<StgValue><ssdm name="and_ln412_2"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="1">
<![CDATA[
bb102.0_ifconv:107 %zext_ln415_1152 = zext i1 %and_ln412_2

]]></Node>
<StgValue><ssdm name="zext_ln415_1152"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:108 %add_ln415_1009 = add i16 %trunc_ln708_2, i16 %zext_ln415_1152

]]></Node>
<StgValue><ssdm name="add_ln415_1009"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:109 %tmp_8750 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1009, i32

]]></Node>
<StgValue><ssdm name="tmp_8750"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:110 %xor_ln416_1080 = xor i1 %tmp_8750, i1

]]></Node>
<StgValue><ssdm name="xor_ln416_1080"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:111 %and_ln416_2 = and i1 %tmp_8749, i1 %xor_ln416_1080

]]></Node>
<StgValue><ssdm name="and_ln416_2"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:117 %select_ln778_2 = select i1 %and_ln416_2, i1 %icmp_ln874_5, i1 %icmp_ln768_2

]]></Node>
<StgValue><ssdm name="select_ln778_2"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:118 %tmp_8751 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1080, i32

]]></Node>
<StgValue><ssdm name="tmp_8751"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:119 %xor_ln780_1008 = xor i1 %tmp_8751, i1

]]></Node>
<StgValue><ssdm name="xor_ln780_1008"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:120 %and_ln780_1008 = and i1 %icmp_ln874_4, i1 %xor_ln780_1008

]]></Node>
<StgValue><ssdm name="and_ln780_1008"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:121 %select_ln780_2 = select i1 %and_ln416_2, i1 %and_ln780_1008, i1 %icmp_ln874_5

]]></Node>
<StgValue><ssdm name="select_ln780_2"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:122 %and_ln781_1008 = and i1 %and_ln416_2, i1 %icmp_ln874_5

]]></Node>
<StgValue><ssdm name="and_ln781_1008"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:123 %xor_ln785_2138 = xor i1 %select_ln778_2, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2138"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:124 %or_ln785_1079 = or i1 %tmp_8750, i1 %xor_ln785_2138

]]></Node>
<StgValue><ssdm name="or_ln785_1079"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:125 %xor_ln785_2139 = xor i1 %tmp_8746, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2139"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:126 %and_ln785_2 = and i1 %or_ln785_1079, i1 %xor_ln785_2139

]]></Node>
<StgValue><ssdm name="and_ln785_2"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:127 %and_ln786_2018 = and i1 %tmp_8750, i1 %select_ln780_2

]]></Node>
<StgValue><ssdm name="and_ln786_2018"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:128 %or_ln786_1008 = or i1 %and_ln781_1008, i1 %and_ln786_2018

]]></Node>
<StgValue><ssdm name="or_ln786_1008"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:129 %xor_ln786_1008 = xor i1 %or_ln786_1008, i1

]]></Node>
<StgValue><ssdm name="xor_ln786_1008"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:130 %and_ln786_2019 = and i1 %tmp_8746, i1 %xor_ln786_1008

]]></Node>
<StgValue><ssdm name="and_ln786_2019"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:131 %select_ln384_1922 = select i1 %and_ln785_2, i16, i16

]]></Node>
<StgValue><ssdm name="select_ln384_1922"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:132 %or_ln384_1008 = or i1 %and_ln785_2, i1 %and_ln786_2019

]]></Node>
<StgValue><ssdm name="or_ln384_1008"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:133 %select_ln384_1923 = select i1 %or_ln384_1008, i16 %select_ln384_1922, i16 %add_ln415_1009

]]></Node>
<StgValue><ssdm name="select_ln384_1923"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:141 %trunc_ln708_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1081, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:142 %tmp_8753 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1081, i32

]]></Node>
<StgValue><ssdm name="tmp_8753"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:143 %tmp_8754 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1081, i32

]]></Node>
<StgValue><ssdm name="tmp_8754"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:146 %tmp_8755 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1081, i32

]]></Node>
<StgValue><ssdm name="tmp_8755"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:147 %or_ln412_1153 = or i1 %tmp_8753, i1 %icmp_ln718_3

]]></Node>
<StgValue><ssdm name="or_ln412_1153"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:148 %and_ln412_3 = and i1 %or_ln412_1153, i1 %tmp_8754

]]></Node>
<StgValue><ssdm name="and_ln412_3"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="1">
<![CDATA[
bb102.0_ifconv:149 %zext_ln415_1153 = zext i1 %and_ln412_3

]]></Node>
<StgValue><ssdm name="zext_ln415_1153"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:150 %add_ln415_1010 = add i16 %trunc_ln708_3, i16 %zext_ln415_1153

]]></Node>
<StgValue><ssdm name="add_ln415_1010"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:151 %tmp_8756 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1010, i32

]]></Node>
<StgValue><ssdm name="tmp_8756"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:152 %xor_ln416_1081 = xor i1 %tmp_8756, i1

]]></Node>
<StgValue><ssdm name="xor_ln416_1081"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:153 %and_ln416_3 = and i1 %tmp_8755, i1 %xor_ln416_1081

]]></Node>
<StgValue><ssdm name="and_ln416_3"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:159 %select_ln778_3 = select i1 %and_ln416_3, i1 %icmp_ln874_7, i1 %icmp_ln768_3

]]></Node>
<StgValue><ssdm name="select_ln778_3"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:160 %tmp_8757 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1081, i32

]]></Node>
<StgValue><ssdm name="tmp_8757"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:161 %xor_ln780_1009 = xor i1 %tmp_8757, i1

]]></Node>
<StgValue><ssdm name="xor_ln780_1009"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:162 %and_ln780_1009 = and i1 %icmp_ln874_6, i1 %xor_ln780_1009

]]></Node>
<StgValue><ssdm name="and_ln780_1009"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:163 %select_ln780_3 = select i1 %and_ln416_3, i1 %and_ln780_1009, i1 %icmp_ln874_7

]]></Node>
<StgValue><ssdm name="select_ln780_3"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:164 %and_ln781_1009 = and i1 %and_ln416_3, i1 %icmp_ln874_7

]]></Node>
<StgValue><ssdm name="and_ln781_1009"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:165 %xor_ln785_2140 = xor i1 %select_ln778_3, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2140"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:166 %or_ln785_1080 = or i1 %tmp_8756, i1 %xor_ln785_2140

]]></Node>
<StgValue><ssdm name="or_ln785_1080"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:167 %xor_ln785_2141 = xor i1 %tmp_8752, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2141"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:168 %and_ln785_3 = and i1 %or_ln785_1080, i1 %xor_ln785_2141

]]></Node>
<StgValue><ssdm name="and_ln785_3"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:169 %and_ln786_2020 = and i1 %tmp_8756, i1 %select_ln780_3

]]></Node>
<StgValue><ssdm name="and_ln786_2020"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:170 %or_ln786_1009 = or i1 %and_ln781_1009, i1 %and_ln786_2020

]]></Node>
<StgValue><ssdm name="or_ln786_1009"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:171 %xor_ln786_1009 = xor i1 %or_ln786_1009, i1

]]></Node>
<StgValue><ssdm name="xor_ln786_1009"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:172 %and_ln786_2021 = and i1 %tmp_8752, i1 %xor_ln786_1009

]]></Node>
<StgValue><ssdm name="and_ln786_2021"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:173 %select_ln384_1924 = select i1 %and_ln785_3, i16, i16

]]></Node>
<StgValue><ssdm name="select_ln384_1924"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:174 %or_ln384_1009 = or i1 %and_ln785_3, i1 %and_ln786_2021

]]></Node>
<StgValue><ssdm name="or_ln384_1009"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:175 %select_ln384_1925 = select i1 %or_ln384_1009, i16 %select_ln384_1924, i16 %add_ln415_1010

]]></Node>
<StgValue><ssdm name="select_ln384_1925"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:179 %weights_load_4 = load i8 %weights_addr_4

]]></Node>
<StgValue><ssdm name="weights_load_4"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:180 %sext_ln1118_27 = sext i16 %weights_load_4

]]></Node>
<StgValue><ssdm name="sext_ln1118_27"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb102.0_ifconv:181 %mul_ln1118_1082 = mul i32 %sext_ln1116, i32 %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="mul_ln1118_1082"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:182 %tmp_8758 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1082, i32

]]></Node>
<StgValue><ssdm name="tmp_8758"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="32">
<![CDATA[
bb102.0_ifconv:186 %trunc_ln718_1082 = trunc i32 %mul_ln1118_1082

]]></Node>
<StgValue><ssdm name="trunc_ln718_1082"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb102.0_ifconv:187 %icmp_ln718_4 = icmp_ne  i9 %trunc_ln718_1082, i9

]]></Node>
<StgValue><ssdm name="icmp_ln718_4"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:196 %Range2_V_0_4 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1082, i32, i32

]]></Node>
<StgValue><ssdm name="Range2_V_0_4"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb102.0_ifconv:197 %icmp_ln874_8 = icmp_eq  i5 %Range2_V_0_4, i5

]]></Node>
<StgValue><ssdm name="icmp_ln874_8"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:198 %Range1_V_0_4 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1082, i32, i32

]]></Node>
<StgValue><ssdm name="Range1_V_0_4"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:199 %icmp_ln874_9 = icmp_eq  i6 %Range1_V_0_4, i6

]]></Node>
<StgValue><ssdm name="icmp_ln874_9"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:200 %icmp_ln768_4 = icmp_eq  i6 %Range1_V_0_4, i6

]]></Node>
<StgValue><ssdm name="icmp_ln768_4"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:221 %weights_load_5 = load i8 %weights_addr_5

]]></Node>
<StgValue><ssdm name="weights_load_5"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:222 %sext_ln1118_28 = sext i16 %weights_load_5

]]></Node>
<StgValue><ssdm name="sext_ln1118_28"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb102.0_ifconv:223 %mul_ln1118_1083 = mul i32 %sext_ln1116, i32 %sext_ln1118_28

]]></Node>
<StgValue><ssdm name="mul_ln1118_1083"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:224 %tmp_8764 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1083, i32

]]></Node>
<StgValue><ssdm name="tmp_8764"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="32">
<![CDATA[
bb102.0_ifconv:228 %trunc_ln718_1083 = trunc i32 %mul_ln1118_1083

]]></Node>
<StgValue><ssdm name="trunc_ln718_1083"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb102.0_ifconv:229 %icmp_ln718_5 = icmp_ne  i9 %trunc_ln718_1083, i9

]]></Node>
<StgValue><ssdm name="icmp_ln718_5"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:238 %Range2_V_0_5 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1083, i32, i32

]]></Node>
<StgValue><ssdm name="Range2_V_0_5"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb102.0_ifconv:239 %icmp_ln874_10 = icmp_eq  i5 %Range2_V_0_5, i5

]]></Node>
<StgValue><ssdm name="icmp_ln874_10"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:240 %Range1_V_0_5 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1083, i32, i32

]]></Node>
<StgValue><ssdm name="Range1_V_0_5"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:241 %icmp_ln874_11 = icmp_eq  i6 %Range1_V_0_5, i6

]]></Node>
<StgValue><ssdm name="icmp_ln874_11"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:242 %icmp_ln768_5 = icmp_eq  i6 %Range1_V_0_5, i6

]]></Node>
<StgValue><ssdm name="icmp_ln768_5"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb102.0_ifconv:265 %add_ln42_5 = add i8, i8 %weights_offset_cast

]]></Node>
<StgValue><ssdm name="add_ln42_5"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:266 %zext_ln42_5 = zext i8 %add_ln42_5

]]></Node>
<StgValue><ssdm name="zext_ln42_5"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb102.0_ifconv:267 %weights_addr_6 = getelementptr i16 %weights, i64, i64 %zext_ln42_5

]]></Node>
<StgValue><ssdm name="weights_addr_6"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:268 %weights_load_6 = load i8 %weights_addr_6

]]></Node>
<StgValue><ssdm name="weights_load_6"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb102.0_ifconv:307 %add_ln42_6 = add i8, i8 %weights_offset_cast

]]></Node>
<StgValue><ssdm name="add_ln42_6"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:308 %zext_ln42_6 = zext i8 %add_ln42_6

]]></Node>
<StgValue><ssdm name="zext_ln42_6"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb102.0_ifconv:309 %weights_addr_7 = getelementptr i16 %weights, i64, i64 %zext_ln42_6

]]></Node>
<StgValue><ssdm name="weights_addr_7"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:310 %weights_load_7 = load i8 %weights_addr_7

]]></Node>
<StgValue><ssdm name="weights_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:183 %trunc_ln708_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1082, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:184 %tmp_8759 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1082, i32

]]></Node>
<StgValue><ssdm name="tmp_8759"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:185 %tmp_8760 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1082, i32

]]></Node>
<StgValue><ssdm name="tmp_8760"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:188 %tmp_8761 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1082, i32

]]></Node>
<StgValue><ssdm name="tmp_8761"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:189 %or_ln412_1154 = or i1 %tmp_8759, i1 %icmp_ln718_4

]]></Node>
<StgValue><ssdm name="or_ln412_1154"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:190 %and_ln412_4 = and i1 %or_ln412_1154, i1 %tmp_8760

]]></Node>
<StgValue><ssdm name="and_ln412_4"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="1">
<![CDATA[
bb102.0_ifconv:191 %zext_ln415_1154 = zext i1 %and_ln412_4

]]></Node>
<StgValue><ssdm name="zext_ln415_1154"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:192 %add_ln415_1011 = add i16 %trunc_ln708_4, i16 %zext_ln415_1154

]]></Node>
<StgValue><ssdm name="add_ln415_1011"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:193 %tmp_8762 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1011, i32

]]></Node>
<StgValue><ssdm name="tmp_8762"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:194 %xor_ln416_1082 = xor i1 %tmp_8762, i1

]]></Node>
<StgValue><ssdm name="xor_ln416_1082"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:195 %and_ln416_4 = and i1 %tmp_8761, i1 %xor_ln416_1082

]]></Node>
<StgValue><ssdm name="and_ln416_4"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:201 %select_ln778_4 = select i1 %and_ln416_4, i1 %icmp_ln874_9, i1 %icmp_ln768_4

]]></Node>
<StgValue><ssdm name="select_ln778_4"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:202 %tmp_8763 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1082, i32

]]></Node>
<StgValue><ssdm name="tmp_8763"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:203 %xor_ln780_1010 = xor i1 %tmp_8763, i1

]]></Node>
<StgValue><ssdm name="xor_ln780_1010"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:204 %and_ln780_1010 = and i1 %icmp_ln874_8, i1 %xor_ln780_1010

]]></Node>
<StgValue><ssdm name="and_ln780_1010"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:205 %select_ln780_4 = select i1 %and_ln416_4, i1 %and_ln780_1010, i1 %icmp_ln874_9

]]></Node>
<StgValue><ssdm name="select_ln780_4"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:206 %and_ln781_1010 = and i1 %and_ln416_4, i1 %icmp_ln874_9

]]></Node>
<StgValue><ssdm name="and_ln781_1010"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:207 %xor_ln785_2142 = xor i1 %select_ln778_4, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2142"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:208 %or_ln785_1081 = or i1 %tmp_8762, i1 %xor_ln785_2142

]]></Node>
<StgValue><ssdm name="or_ln785_1081"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:209 %xor_ln785_2143 = xor i1 %tmp_8758, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2143"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:210 %and_ln785_4 = and i1 %or_ln785_1081, i1 %xor_ln785_2143

]]></Node>
<StgValue><ssdm name="and_ln785_4"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:211 %and_ln786_2022 = and i1 %tmp_8762, i1 %select_ln780_4

]]></Node>
<StgValue><ssdm name="and_ln786_2022"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:212 %or_ln786_1010 = or i1 %and_ln781_1010, i1 %and_ln786_2022

]]></Node>
<StgValue><ssdm name="or_ln786_1010"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:213 %xor_ln786_1010 = xor i1 %or_ln786_1010, i1

]]></Node>
<StgValue><ssdm name="xor_ln786_1010"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:214 %and_ln786_2023 = and i1 %tmp_8758, i1 %xor_ln786_1010

]]></Node>
<StgValue><ssdm name="and_ln786_2023"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:215 %select_ln384_1926 = select i1 %and_ln785_4, i16, i16

]]></Node>
<StgValue><ssdm name="select_ln384_1926"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:216 %or_ln384_1010 = or i1 %and_ln785_4, i1 %and_ln786_2023

]]></Node>
<StgValue><ssdm name="or_ln384_1010"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:217 %select_ln384_1927 = select i1 %or_ln384_1010, i16 %select_ln384_1926, i16 %add_ln415_1011

]]></Node>
<StgValue><ssdm name="select_ln384_1927"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:225 %trunc_ln708_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1083, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:226 %tmp_8765 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1083, i32

]]></Node>
<StgValue><ssdm name="tmp_8765"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:227 %tmp_8766 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1083, i32

]]></Node>
<StgValue><ssdm name="tmp_8766"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:230 %tmp_8767 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1083, i32

]]></Node>
<StgValue><ssdm name="tmp_8767"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:231 %or_ln412_1155 = or i1 %tmp_8765, i1 %icmp_ln718_5

]]></Node>
<StgValue><ssdm name="or_ln412_1155"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:232 %and_ln412_5 = and i1 %or_ln412_1155, i1 %tmp_8766

]]></Node>
<StgValue><ssdm name="and_ln412_5"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="1">
<![CDATA[
bb102.0_ifconv:233 %zext_ln415_1155 = zext i1 %and_ln412_5

]]></Node>
<StgValue><ssdm name="zext_ln415_1155"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:234 %add_ln415_1012 = add i16 %trunc_ln708_5, i16 %zext_ln415_1155

]]></Node>
<StgValue><ssdm name="add_ln415_1012"/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:235 %tmp_8768 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1012, i32

]]></Node>
<StgValue><ssdm name="tmp_8768"/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:236 %xor_ln416_1083 = xor i1 %tmp_8768, i1

]]></Node>
<StgValue><ssdm name="xor_ln416_1083"/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:237 %and_ln416_5 = and i1 %tmp_8767, i1 %xor_ln416_1083

]]></Node>
<StgValue><ssdm name="and_ln416_5"/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:243 %select_ln778_5 = select i1 %and_ln416_5, i1 %icmp_ln874_11, i1 %icmp_ln768_5

]]></Node>
<StgValue><ssdm name="select_ln778_5"/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:244 %tmp_8769 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1083, i32

]]></Node>
<StgValue><ssdm name="tmp_8769"/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:245 %xor_ln780_1011 = xor i1 %tmp_8769, i1

]]></Node>
<StgValue><ssdm name="xor_ln780_1011"/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:246 %and_ln780_1011 = and i1 %icmp_ln874_10, i1 %xor_ln780_1011

]]></Node>
<StgValue><ssdm name="and_ln780_1011"/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:247 %select_ln780_5 = select i1 %and_ln416_5, i1 %and_ln780_1011, i1 %icmp_ln874_11

]]></Node>
<StgValue><ssdm name="select_ln780_5"/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:248 %and_ln781_1011 = and i1 %and_ln416_5, i1 %icmp_ln874_11

]]></Node>
<StgValue><ssdm name="and_ln781_1011"/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:249 %xor_ln785_2144 = xor i1 %select_ln778_5, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2144"/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:250 %or_ln785_1082 = or i1 %tmp_8768, i1 %xor_ln785_2144

]]></Node>
<StgValue><ssdm name="or_ln785_1082"/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:251 %xor_ln785_2145 = xor i1 %tmp_8764, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2145"/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:252 %and_ln785_5 = and i1 %or_ln785_1082, i1 %xor_ln785_2145

]]></Node>
<StgValue><ssdm name="and_ln785_5"/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:253 %and_ln786_2024 = and i1 %tmp_8768, i1 %select_ln780_5

]]></Node>
<StgValue><ssdm name="and_ln786_2024"/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:254 %or_ln786_1011 = or i1 %and_ln781_1011, i1 %and_ln786_2024

]]></Node>
<StgValue><ssdm name="or_ln786_1011"/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:255 %xor_ln786_1011 = xor i1 %or_ln786_1011, i1

]]></Node>
<StgValue><ssdm name="xor_ln786_1011"/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:256 %and_ln786_2025 = and i1 %tmp_8764, i1 %xor_ln786_1011

]]></Node>
<StgValue><ssdm name="and_ln786_2025"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:257 %select_ln384_1928 = select i1 %and_ln785_5, i16, i16

]]></Node>
<StgValue><ssdm name="select_ln384_1928"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:258 %or_ln384_1011 = or i1 %and_ln785_5, i1 %and_ln786_2025

]]></Node>
<StgValue><ssdm name="or_ln384_1011"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:259 %select_ln384_1929 = select i1 %or_ln384_1011, i16 %select_ln384_1928, i16 %add_ln415_1012

]]></Node>
<StgValue><ssdm name="select_ln384_1929"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:264 %sext_ln1116_1 = sext i16 %data_load_144

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:268 %weights_load_6 = load i8 %weights_addr_6

]]></Node>
<StgValue><ssdm name="weights_load_6"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:269 %sext_ln1118_29 = sext i16 %weights_load_6

]]></Node>
<StgValue><ssdm name="sext_ln1118_29"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb102.0_ifconv:270 %mul_ln1118_1084 = mul i32 %sext_ln1116_1, i32 %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="mul_ln1118_1084"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:271 %tmp_8770 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1084, i32

]]></Node>
<StgValue><ssdm name="tmp_8770"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="32">
<![CDATA[
bb102.0_ifconv:275 %trunc_ln718_1084 = trunc i32 %mul_ln1118_1084

]]></Node>
<StgValue><ssdm name="trunc_ln718_1084"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb102.0_ifconv:276 %icmp_ln718_6 = icmp_ne  i9 %trunc_ln718_1084, i9

]]></Node>
<StgValue><ssdm name="icmp_ln718_6"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:285 %Range2_V_1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1084, i32, i32

]]></Node>
<StgValue><ssdm name="Range2_V_1"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb102.0_ifconv:286 %icmp_ln874_12 = icmp_eq  i5 %Range2_V_1, i5

]]></Node>
<StgValue><ssdm name="icmp_ln874_12"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:287 %Range1_V_1 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1084, i32, i32

]]></Node>
<StgValue><ssdm name="Range1_V_1"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:288 %icmp_ln874_13 = icmp_eq  i6 %Range1_V_1, i6

]]></Node>
<StgValue><ssdm name="icmp_ln874_13"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:289 %icmp_ln768_6 = icmp_eq  i6 %Range1_V_1, i6

]]></Node>
<StgValue><ssdm name="icmp_ln768_6"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:310 %weights_load_7 = load i8 %weights_addr_7

]]></Node>
<StgValue><ssdm name="weights_load_7"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:311 %sext_ln1118_30 = sext i16 %weights_load_7

]]></Node>
<StgValue><ssdm name="sext_ln1118_30"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb102.0_ifconv:312 %mul_ln1118_1085 = mul i32 %sext_ln1116_1, i32 %sext_ln1118_30

]]></Node>
<StgValue><ssdm name="mul_ln1118_1085"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:313 %tmp_8776 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1085, i32

]]></Node>
<StgValue><ssdm name="tmp_8776"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="32">
<![CDATA[
bb102.0_ifconv:317 %trunc_ln718_1085 = trunc i32 %mul_ln1118_1085

]]></Node>
<StgValue><ssdm name="trunc_ln718_1085"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb102.0_ifconv:318 %icmp_ln718_7 = icmp_ne  i9 %trunc_ln718_1085, i9

]]></Node>
<StgValue><ssdm name="icmp_ln718_7"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:327 %Range2_V_1_1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1085, i32, i32

]]></Node>
<StgValue><ssdm name="Range2_V_1_1"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb102.0_ifconv:328 %icmp_ln874_14 = icmp_eq  i5 %Range2_V_1_1, i5

]]></Node>
<StgValue><ssdm name="icmp_ln874_14"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:329 %Range1_V_1_1 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1085, i32, i32

]]></Node>
<StgValue><ssdm name="Range1_V_1_1"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:330 %icmp_ln874_15 = icmp_eq  i6 %Range1_V_1_1, i6

]]></Node>
<StgValue><ssdm name="icmp_ln874_15"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:331 %icmp_ln768_7 = icmp_eq  i6 %Range1_V_1_1, i6

]]></Node>
<StgValue><ssdm name="icmp_ln768_7"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb102.0_ifconv:349 %add_ln42_7 = add i8, i8 %weights_offset_cast

]]></Node>
<StgValue><ssdm name="add_ln42_7"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:350 %zext_ln42_7 = zext i8 %add_ln42_7

]]></Node>
<StgValue><ssdm name="zext_ln42_7"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb102.0_ifconv:351 %weights_addr_8 = getelementptr i16 %weights, i64, i64 %zext_ln42_7

]]></Node>
<StgValue><ssdm name="weights_addr_8"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:352 %weights_load_8 = load i8 %weights_addr_8

]]></Node>
<StgValue><ssdm name="weights_load_8"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb102.0_ifconv:391 %add_ln42_8 = add i8, i8 %weights_offset_cast

]]></Node>
<StgValue><ssdm name="add_ln42_8"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:392 %zext_ln42_8 = zext i8 %add_ln42_8

]]></Node>
<StgValue><ssdm name="zext_ln42_8"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb102.0_ifconv:393 %weights_addr_9 = getelementptr i16 %weights, i64, i64 %zext_ln42_8

]]></Node>
<StgValue><ssdm name="weights_addr_9"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:394 %weights_load_9 = load i8 %weights_addr_9

]]></Node>
<StgValue><ssdm name="weights_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="326" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:272 %trunc_ln708_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1084, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:273 %tmp_8771 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1084, i32

]]></Node>
<StgValue><ssdm name="tmp_8771"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:274 %tmp_8772 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1084, i32

]]></Node>
<StgValue><ssdm name="tmp_8772"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:277 %tmp_8773 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1084, i32

]]></Node>
<StgValue><ssdm name="tmp_8773"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:278 %or_ln412_1156 = or i1 %tmp_8771, i1 %icmp_ln718_6

]]></Node>
<StgValue><ssdm name="or_ln412_1156"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:279 %and_ln412_6 = and i1 %or_ln412_1156, i1 %tmp_8772

]]></Node>
<StgValue><ssdm name="and_ln412_6"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="1">
<![CDATA[
bb102.0_ifconv:280 %zext_ln415_1156 = zext i1 %and_ln412_6

]]></Node>
<StgValue><ssdm name="zext_ln415_1156"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:281 %add_ln415_1013 = add i16 %trunc_ln708_6, i16 %zext_ln415_1156

]]></Node>
<StgValue><ssdm name="add_ln415_1013"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:282 %tmp_8774 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1013, i32

]]></Node>
<StgValue><ssdm name="tmp_8774"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:283 %xor_ln416_1084 = xor i1 %tmp_8774, i1

]]></Node>
<StgValue><ssdm name="xor_ln416_1084"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:284 %and_ln416_6 = and i1 %tmp_8773, i1 %xor_ln416_1084

]]></Node>
<StgValue><ssdm name="and_ln416_6"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:290 %select_ln778_6 = select i1 %and_ln416_6, i1 %icmp_ln874_13, i1 %icmp_ln768_6

]]></Node>
<StgValue><ssdm name="select_ln778_6"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:291 %tmp_8775 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1084, i32

]]></Node>
<StgValue><ssdm name="tmp_8775"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:292 %xor_ln780_1012 = xor i1 %tmp_8775, i1

]]></Node>
<StgValue><ssdm name="xor_ln780_1012"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:293 %and_ln780_1012 = and i1 %icmp_ln874_12, i1 %xor_ln780_1012

]]></Node>
<StgValue><ssdm name="and_ln780_1012"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:294 %select_ln780_6 = select i1 %and_ln416_6, i1 %and_ln780_1012, i1 %icmp_ln874_13

]]></Node>
<StgValue><ssdm name="select_ln780_6"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:295 %and_ln781_1012 = and i1 %and_ln416_6, i1 %icmp_ln874_13

]]></Node>
<StgValue><ssdm name="and_ln781_1012"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:296 %xor_ln785_2146 = xor i1 %select_ln778_6, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2146"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:297 %or_ln785_1083 = or i1 %tmp_8774, i1 %xor_ln785_2146

]]></Node>
<StgValue><ssdm name="or_ln785_1083"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:298 %xor_ln785_2147 = xor i1 %tmp_8770, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2147"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:299 %and_ln785_6 = and i1 %or_ln785_1083, i1 %xor_ln785_2147

]]></Node>
<StgValue><ssdm name="and_ln785_6"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:300 %and_ln786_2026 = and i1 %tmp_8774, i1 %select_ln780_6

]]></Node>
<StgValue><ssdm name="and_ln786_2026"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:301 %or_ln786_1012 = or i1 %and_ln781_1012, i1 %and_ln786_2026

]]></Node>
<StgValue><ssdm name="or_ln786_1012"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:302 %xor_ln786_1012 = xor i1 %or_ln786_1012, i1

]]></Node>
<StgValue><ssdm name="xor_ln786_1012"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:303 %and_ln786_2027 = and i1 %tmp_8770, i1 %xor_ln786_1012

]]></Node>
<StgValue><ssdm name="and_ln786_2027"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:304 %select_ln384_1930 = select i1 %and_ln785_6, i16, i16

]]></Node>
<StgValue><ssdm name="select_ln384_1930"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:305 %or_ln384_1012 = or i1 %and_ln785_6, i1 %and_ln786_2027

]]></Node>
<StgValue><ssdm name="or_ln384_1012"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:306 %select_ln384_1931 = select i1 %or_ln384_1012, i16 %select_ln384_1930, i16 %add_ln415_1013

]]></Node>
<StgValue><ssdm name="select_ln384_1931"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:314 %trunc_ln708_7 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1085, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:315 %tmp_8777 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1085, i32

]]></Node>
<StgValue><ssdm name="tmp_8777"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:316 %tmp_8778 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1085, i32

]]></Node>
<StgValue><ssdm name="tmp_8778"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:319 %tmp_8779 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1085, i32

]]></Node>
<StgValue><ssdm name="tmp_8779"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:320 %or_ln412_1157 = or i1 %tmp_8777, i1 %icmp_ln718_7

]]></Node>
<StgValue><ssdm name="or_ln412_1157"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:321 %and_ln412_7 = and i1 %or_ln412_1157, i1 %tmp_8778

]]></Node>
<StgValue><ssdm name="and_ln412_7"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="1">
<![CDATA[
bb102.0_ifconv:322 %zext_ln415_1157 = zext i1 %and_ln412_7

]]></Node>
<StgValue><ssdm name="zext_ln415_1157"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:323 %add_ln415_1014 = add i16 %trunc_ln708_7, i16 %zext_ln415_1157

]]></Node>
<StgValue><ssdm name="add_ln415_1014"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:324 %tmp_8780 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1014, i32

]]></Node>
<StgValue><ssdm name="tmp_8780"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:325 %xor_ln416_1085 = xor i1 %tmp_8780, i1

]]></Node>
<StgValue><ssdm name="xor_ln416_1085"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:326 %and_ln416_7 = and i1 %tmp_8779, i1 %xor_ln416_1085

]]></Node>
<StgValue><ssdm name="and_ln416_7"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:332 %select_ln778_7 = select i1 %and_ln416_7, i1 %icmp_ln874_15, i1 %icmp_ln768_7

]]></Node>
<StgValue><ssdm name="select_ln778_7"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:333 %tmp_8781 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1085, i32

]]></Node>
<StgValue><ssdm name="tmp_8781"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:334 %xor_ln780_1013 = xor i1 %tmp_8781, i1

]]></Node>
<StgValue><ssdm name="xor_ln780_1013"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:335 %and_ln780_1013 = and i1 %icmp_ln874_14, i1 %xor_ln780_1013

]]></Node>
<StgValue><ssdm name="and_ln780_1013"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:336 %select_ln780_7 = select i1 %and_ln416_7, i1 %and_ln780_1013, i1 %icmp_ln874_15

]]></Node>
<StgValue><ssdm name="select_ln780_7"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:337 %and_ln781_1013 = and i1 %and_ln416_7, i1 %icmp_ln874_15

]]></Node>
<StgValue><ssdm name="and_ln781_1013"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:338 %xor_ln785_2148 = xor i1 %select_ln778_7, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2148"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:339 %or_ln785_1084 = or i1 %tmp_8780, i1 %xor_ln785_2148

]]></Node>
<StgValue><ssdm name="or_ln785_1084"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:340 %xor_ln785_2149 = xor i1 %tmp_8776, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2149"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:341 %and_ln785_7 = and i1 %or_ln785_1084, i1 %xor_ln785_2149

]]></Node>
<StgValue><ssdm name="and_ln785_7"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:342 %and_ln786_2028 = and i1 %tmp_8780, i1 %select_ln780_7

]]></Node>
<StgValue><ssdm name="and_ln786_2028"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:343 %or_ln786_1013 = or i1 %and_ln781_1013, i1 %and_ln786_2028

]]></Node>
<StgValue><ssdm name="or_ln786_1013"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:344 %xor_ln786_1013 = xor i1 %or_ln786_1013, i1

]]></Node>
<StgValue><ssdm name="xor_ln786_1013"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:345 %and_ln786_2029 = and i1 %tmp_8776, i1 %xor_ln786_1013

]]></Node>
<StgValue><ssdm name="and_ln786_2029"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:346 %select_ln384_1932 = select i1 %and_ln785_7, i16, i16

]]></Node>
<StgValue><ssdm name="select_ln384_1932"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:347 %or_ln384_1013 = or i1 %and_ln785_7, i1 %and_ln786_2029

]]></Node>
<StgValue><ssdm name="or_ln384_1013"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:348 %select_ln384_1933 = select i1 %or_ln384_1013, i16 %select_ln384_1932, i16 %add_ln415_1014

]]></Node>
<StgValue><ssdm name="select_ln384_1933"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:352 %weights_load_8 = load i8 %weights_addr_8

]]></Node>
<StgValue><ssdm name="weights_load_8"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:353 %sext_ln1118_31 = sext i16 %weights_load_8

]]></Node>
<StgValue><ssdm name="sext_ln1118_31"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb102.0_ifconv:354 %mul_ln1118_1086 = mul i32 %sext_ln1116_1, i32 %sext_ln1118_31

]]></Node>
<StgValue><ssdm name="mul_ln1118_1086"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:355 %tmp_8782 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1086, i32

]]></Node>
<StgValue><ssdm name="tmp_8782"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="9" op_0_bw="32">
<![CDATA[
bb102.0_ifconv:359 %trunc_ln718_1086 = trunc i32 %mul_ln1118_1086

]]></Node>
<StgValue><ssdm name="trunc_ln718_1086"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb102.0_ifconv:360 %icmp_ln718_8 = icmp_ne  i9 %trunc_ln718_1086, i9

]]></Node>
<StgValue><ssdm name="icmp_ln718_8"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:369 %Range2_V_1_2 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1086, i32, i32

]]></Node>
<StgValue><ssdm name="Range2_V_1_2"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb102.0_ifconv:370 %icmp_ln874_16 = icmp_eq  i5 %Range2_V_1_2, i5

]]></Node>
<StgValue><ssdm name="icmp_ln874_16"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:371 %Range1_V_1_2 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1086, i32, i32

]]></Node>
<StgValue><ssdm name="Range1_V_1_2"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:372 %icmp_ln874_17 = icmp_eq  i6 %Range1_V_1_2, i6

]]></Node>
<StgValue><ssdm name="icmp_ln874_17"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:373 %icmp_ln768_8 = icmp_eq  i6 %Range1_V_1_2, i6

]]></Node>
<StgValue><ssdm name="icmp_ln768_8"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:394 %weights_load_9 = load i8 %weights_addr_9

]]></Node>
<StgValue><ssdm name="weights_load_9"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:395 %sext_ln1118_32 = sext i16 %weights_load_9

]]></Node>
<StgValue><ssdm name="sext_ln1118_32"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb102.0_ifconv:396 %mul_ln1118_1087 = mul i32 %sext_ln1116_1, i32 %sext_ln1118_32

]]></Node>
<StgValue><ssdm name="mul_ln1118_1087"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:397 %tmp_8788 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1087, i32

]]></Node>
<StgValue><ssdm name="tmp_8788"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="9" op_0_bw="32">
<![CDATA[
bb102.0_ifconv:401 %trunc_ln718_1087 = trunc i32 %mul_ln1118_1087

]]></Node>
<StgValue><ssdm name="trunc_ln718_1087"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb102.0_ifconv:402 %icmp_ln718_9 = icmp_ne  i9 %trunc_ln718_1087, i9

]]></Node>
<StgValue><ssdm name="icmp_ln718_9"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:411 %Range2_V_1_3 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1087, i32, i32

]]></Node>
<StgValue><ssdm name="Range2_V_1_3"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb102.0_ifconv:412 %icmp_ln874_18 = icmp_eq  i5 %Range2_V_1_3, i5

]]></Node>
<StgValue><ssdm name="icmp_ln874_18"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:413 %Range1_V_1_3 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1087, i32, i32

]]></Node>
<StgValue><ssdm name="Range1_V_1_3"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:414 %icmp_ln874_19 = icmp_eq  i6 %Range1_V_1_3, i6

]]></Node>
<StgValue><ssdm name="icmp_ln874_19"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:415 %icmp_ln768_9 = icmp_eq  i6 %Range1_V_1_3, i6

]]></Node>
<StgValue><ssdm name="icmp_ln768_9"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb102.0_ifconv:433 %add_ln42_9 = add i8, i8 %weights_offset_cast

]]></Node>
<StgValue><ssdm name="add_ln42_9"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:434 %zext_ln42_9 = zext i8 %add_ln42_9

]]></Node>
<StgValue><ssdm name="zext_ln42_9"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb102.0_ifconv:435 %weights_addr_10 = getelementptr i16 %weights, i64, i64 %zext_ln42_9

]]></Node>
<StgValue><ssdm name="weights_addr_10"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:436 %weights_load_10 = load i8 %weights_addr_10

]]></Node>
<StgValue><ssdm name="weights_load_10"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb102.0_ifconv:475 %add_ln42_10 = add i8, i8 %weights_offset_cast

]]></Node>
<StgValue><ssdm name="add_ln42_10"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:476 %zext_ln42_10 = zext i8 %add_ln42_10

]]></Node>
<StgValue><ssdm name="zext_ln42_10"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb102.0_ifconv:477 %weights_addr_11 = getelementptr i16 %weights, i64, i64 %zext_ln42_10

]]></Node>
<StgValue><ssdm name="weights_addr_11"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:478 %weights_load_11 = load i8 %weights_addr_11

]]></Node>
<StgValue><ssdm name="weights_load_11"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="17" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:774 %sext_ln703 = sext i16 %select_ln384_1919

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="17" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:775 %sext_ln703_815 = sext i16 %select_ln384_1931

]]></Node>
<StgValue><ssdm name="sext_ln703_815"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb102.0_ifconv:776 %add_ln1192 = add i17 %sext_ln703_815, i17 %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:777 %tmp_8842 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1192, i32

]]></Node>
<StgValue><ssdm name="tmp_8842"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:778 %add_ln703 = add i16 %select_ln384_1919, i16 %select_ln384_1931

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:779 %tmp_8843 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln703, i32

]]></Node>
<StgValue><ssdm name="tmp_8843"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:780 %xor_ln785_2170 = xor i1 %tmp_8842, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2170"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:781 %and_ln785_18 = and i1 %tmp_8843, i1 %xor_ln785_2170

]]></Node>
<StgValue><ssdm name="and_ln785_18"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:782 %xor_ln786_1024 = xor i1 %tmp_8843, i1

]]></Node>
<StgValue><ssdm name="xor_ln786_1024"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:783 %and_ln786_2050 = and i1 %tmp_8842, i1 %xor_ln786_1024

]]></Node>
<StgValue><ssdm name="and_ln786_2050"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:784 %xor_ln340 = xor i1 %tmp_8842, i1 %tmp_8843

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:785 %xor_ln340_48 = xor i1 %xor_ln340, i1

]]></Node>
<StgValue><ssdm name="xor_ln340_48"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:786 %or_ln340 = or i1 %and_ln785_18, i1 %xor_ln340_48

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:787 %select_ln340 = select i1 %xor_ln340, i16, i16 %add_ln703

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:788 %select_ln388 = select i1 %and_ln786_2050, i16, i16 %add_ln703

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:789 %select_ln340_130 = select i1 %or_ln340, i16 %select_ln340, i16 %select_ln388

]]></Node>
<StgValue><ssdm name="select_ln340_130"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="17" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:790 %sext_ln703_816 = sext i16 %select_ln384_1921

]]></Node>
<StgValue><ssdm name="sext_ln703_816"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="17" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:791 %sext_ln703_817 = sext i16 %select_ln384_1933

]]></Node>
<StgValue><ssdm name="sext_ln703_817"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb102.0_ifconv:792 %add_ln1192_1 = add i17 %sext_ln703_817, i17 %sext_ln703_816

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:793 %tmp_8844 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1192_1, i32

]]></Node>
<StgValue><ssdm name="tmp_8844"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:794 %add_ln703_1 = add i16 %select_ln384_1921, i16 %select_ln384_1933

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:795 %tmp_8845 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln703_1, i32

]]></Node>
<StgValue><ssdm name="tmp_8845"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:796 %xor_ln785_2171 = xor i1 %tmp_8844, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2171"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:797 %and_ln785_19 = and i1 %tmp_8845, i1 %xor_ln785_2171

]]></Node>
<StgValue><ssdm name="and_ln785_19"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:798 %xor_ln786_1025 = xor i1 %tmp_8845, i1

]]></Node>
<StgValue><ssdm name="xor_ln786_1025"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:799 %and_ln786_2051 = and i1 %tmp_8844, i1 %xor_ln786_1025

]]></Node>
<StgValue><ssdm name="and_ln786_2051"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:800 %xor_ln340_49 = xor i1 %tmp_8844, i1 %tmp_8845

]]></Node>
<StgValue><ssdm name="xor_ln340_49"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:801 %xor_ln340_50 = xor i1 %xor_ln340_49, i1

]]></Node>
<StgValue><ssdm name="xor_ln340_50"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:802 %or_ln340_1 = or i1 %and_ln785_19, i1 %xor_ln340_50

]]></Node>
<StgValue><ssdm name="or_ln340_1"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:803 %select_ln340_119 = select i1 %xor_ln340_49, i16, i16 %add_ln703_1

]]></Node>
<StgValue><ssdm name="select_ln340_119"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:804 %select_ln388_1 = select i1 %and_ln786_2051, i16, i16 %add_ln703_1

]]></Node>
<StgValue><ssdm name="select_ln388_1"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:805 %select_ln340_131 = select i1 %or_ln340_1, i16 %select_ln340_119, i16 %select_ln388_1

]]></Node>
<StgValue><ssdm name="select_ln340_131"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="444" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:356 %trunc_ln708_8 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1086, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>

<operation id="445" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:357 %tmp_8783 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1086, i32

]]></Node>
<StgValue><ssdm name="tmp_8783"/></StgValue>
</operation>

<operation id="446" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:358 %tmp_8784 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1086, i32

]]></Node>
<StgValue><ssdm name="tmp_8784"/></StgValue>
</operation>

<operation id="447" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:361 %tmp_8785 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1086, i32

]]></Node>
<StgValue><ssdm name="tmp_8785"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:362 %or_ln412_1158 = or i1 %tmp_8783, i1 %icmp_ln718_8

]]></Node>
<StgValue><ssdm name="or_ln412_1158"/></StgValue>
</operation>

<operation id="449" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:363 %and_ln412_8 = and i1 %or_ln412_1158, i1 %tmp_8784

]]></Node>
<StgValue><ssdm name="and_ln412_8"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="1">
<![CDATA[
bb102.0_ifconv:364 %zext_ln415_1158 = zext i1 %and_ln412_8

]]></Node>
<StgValue><ssdm name="zext_ln415_1158"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:365 %add_ln415_1015 = add i16 %trunc_ln708_8, i16 %zext_ln415_1158

]]></Node>
<StgValue><ssdm name="add_ln415_1015"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:366 %tmp_8786 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1015, i32

]]></Node>
<StgValue><ssdm name="tmp_8786"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:367 %xor_ln416_1086 = xor i1 %tmp_8786, i1

]]></Node>
<StgValue><ssdm name="xor_ln416_1086"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:368 %and_ln416_8 = and i1 %tmp_8785, i1 %xor_ln416_1086

]]></Node>
<StgValue><ssdm name="and_ln416_8"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:374 %select_ln778_8 = select i1 %and_ln416_8, i1 %icmp_ln874_17, i1 %icmp_ln768_8

]]></Node>
<StgValue><ssdm name="select_ln778_8"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:375 %tmp_8787 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1086, i32

]]></Node>
<StgValue><ssdm name="tmp_8787"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:376 %xor_ln780_1014 = xor i1 %tmp_8787, i1

]]></Node>
<StgValue><ssdm name="xor_ln780_1014"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:377 %and_ln780_1014 = and i1 %icmp_ln874_16, i1 %xor_ln780_1014

]]></Node>
<StgValue><ssdm name="and_ln780_1014"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:378 %select_ln780_8 = select i1 %and_ln416_8, i1 %and_ln780_1014, i1 %icmp_ln874_17

]]></Node>
<StgValue><ssdm name="select_ln780_8"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:379 %and_ln781_1014 = and i1 %and_ln416_8, i1 %icmp_ln874_17

]]></Node>
<StgValue><ssdm name="and_ln781_1014"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:380 %xor_ln785_2150 = xor i1 %select_ln778_8, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2150"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:381 %or_ln785_1085 = or i1 %tmp_8786, i1 %xor_ln785_2150

]]></Node>
<StgValue><ssdm name="or_ln785_1085"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:382 %xor_ln785_2151 = xor i1 %tmp_8782, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2151"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:383 %and_ln785_8 = and i1 %or_ln785_1085, i1 %xor_ln785_2151

]]></Node>
<StgValue><ssdm name="and_ln785_8"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:384 %and_ln786_2030 = and i1 %tmp_8786, i1 %select_ln780_8

]]></Node>
<StgValue><ssdm name="and_ln786_2030"/></StgValue>
</operation>

<operation id="466" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:385 %or_ln786_1014 = or i1 %and_ln781_1014, i1 %and_ln786_2030

]]></Node>
<StgValue><ssdm name="or_ln786_1014"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:386 %xor_ln786_1014 = xor i1 %or_ln786_1014, i1

]]></Node>
<StgValue><ssdm name="xor_ln786_1014"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:387 %and_ln786_2031 = and i1 %tmp_8782, i1 %xor_ln786_1014

]]></Node>
<StgValue><ssdm name="and_ln786_2031"/></StgValue>
</operation>

<operation id="469" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:388 %select_ln384_1934 = select i1 %and_ln785_8, i16, i16

]]></Node>
<StgValue><ssdm name="select_ln384_1934"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:389 %or_ln384_1014 = or i1 %and_ln785_8, i1 %and_ln786_2031

]]></Node>
<StgValue><ssdm name="or_ln384_1014"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:390 %select_ln384_1935 = select i1 %or_ln384_1014, i16 %select_ln384_1934, i16 %add_ln415_1015

]]></Node>
<StgValue><ssdm name="select_ln384_1935"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:398 %trunc_ln708_9 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1087, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="473" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:399 %tmp_8789 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1087, i32

]]></Node>
<StgValue><ssdm name="tmp_8789"/></StgValue>
</operation>

<operation id="474" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:400 %tmp_8790 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1087, i32

]]></Node>
<StgValue><ssdm name="tmp_8790"/></StgValue>
</operation>

<operation id="475" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:403 %tmp_8791 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1087, i32

]]></Node>
<StgValue><ssdm name="tmp_8791"/></StgValue>
</operation>

<operation id="476" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:404 %or_ln412_1159 = or i1 %tmp_8789, i1 %icmp_ln718_9

]]></Node>
<StgValue><ssdm name="or_ln412_1159"/></StgValue>
</operation>

<operation id="477" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:405 %and_ln412_9 = and i1 %or_ln412_1159, i1 %tmp_8790

]]></Node>
<StgValue><ssdm name="and_ln412_9"/></StgValue>
</operation>

<operation id="478" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="1">
<![CDATA[
bb102.0_ifconv:406 %zext_ln415_1159 = zext i1 %and_ln412_9

]]></Node>
<StgValue><ssdm name="zext_ln415_1159"/></StgValue>
</operation>

<operation id="479" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:407 %add_ln415_1016 = add i16 %trunc_ln708_9, i16 %zext_ln415_1159

]]></Node>
<StgValue><ssdm name="add_ln415_1016"/></StgValue>
</operation>

<operation id="480" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:408 %tmp_8792 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1016, i32

]]></Node>
<StgValue><ssdm name="tmp_8792"/></StgValue>
</operation>

<operation id="481" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:409 %xor_ln416_1087 = xor i1 %tmp_8792, i1

]]></Node>
<StgValue><ssdm name="xor_ln416_1087"/></StgValue>
</operation>

<operation id="482" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:410 %and_ln416_9 = and i1 %tmp_8791, i1 %xor_ln416_1087

]]></Node>
<StgValue><ssdm name="and_ln416_9"/></StgValue>
</operation>

<operation id="483" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:416 %select_ln778_9 = select i1 %and_ln416_9, i1 %icmp_ln874_19, i1 %icmp_ln768_9

]]></Node>
<StgValue><ssdm name="select_ln778_9"/></StgValue>
</operation>

<operation id="484" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:417 %tmp_8793 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1087, i32

]]></Node>
<StgValue><ssdm name="tmp_8793"/></StgValue>
</operation>

<operation id="485" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:418 %xor_ln780_1015 = xor i1 %tmp_8793, i1

]]></Node>
<StgValue><ssdm name="xor_ln780_1015"/></StgValue>
</operation>

<operation id="486" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:419 %and_ln780_1015 = and i1 %icmp_ln874_18, i1 %xor_ln780_1015

]]></Node>
<StgValue><ssdm name="and_ln780_1015"/></StgValue>
</operation>

<operation id="487" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:420 %select_ln780_9 = select i1 %and_ln416_9, i1 %and_ln780_1015, i1 %icmp_ln874_19

]]></Node>
<StgValue><ssdm name="select_ln780_9"/></StgValue>
</operation>

<operation id="488" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:421 %and_ln781_1015 = and i1 %and_ln416_9, i1 %icmp_ln874_19

]]></Node>
<StgValue><ssdm name="and_ln781_1015"/></StgValue>
</operation>

<operation id="489" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:422 %xor_ln785_2152 = xor i1 %select_ln778_9, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2152"/></StgValue>
</operation>

<operation id="490" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:423 %or_ln785_1086 = or i1 %tmp_8792, i1 %xor_ln785_2152

]]></Node>
<StgValue><ssdm name="or_ln785_1086"/></StgValue>
</operation>

<operation id="491" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:424 %xor_ln785_2153 = xor i1 %tmp_8788, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2153"/></StgValue>
</operation>

<operation id="492" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:425 %and_ln785_9 = and i1 %or_ln785_1086, i1 %xor_ln785_2153

]]></Node>
<StgValue><ssdm name="and_ln785_9"/></StgValue>
</operation>

<operation id="493" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:426 %and_ln786_2032 = and i1 %tmp_8792, i1 %select_ln780_9

]]></Node>
<StgValue><ssdm name="and_ln786_2032"/></StgValue>
</operation>

<operation id="494" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:427 %or_ln786_1015 = or i1 %and_ln781_1015, i1 %and_ln786_2032

]]></Node>
<StgValue><ssdm name="or_ln786_1015"/></StgValue>
</operation>

<operation id="495" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:428 %xor_ln786_1015 = xor i1 %or_ln786_1015, i1

]]></Node>
<StgValue><ssdm name="xor_ln786_1015"/></StgValue>
</operation>

<operation id="496" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:429 %and_ln786_2033 = and i1 %tmp_8788, i1 %xor_ln786_1015

]]></Node>
<StgValue><ssdm name="and_ln786_2033"/></StgValue>
</operation>

<operation id="497" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:430 %select_ln384_1936 = select i1 %and_ln785_9, i16, i16

]]></Node>
<StgValue><ssdm name="select_ln384_1936"/></StgValue>
</operation>

<operation id="498" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:431 %or_ln384_1015 = or i1 %and_ln785_9, i1 %and_ln786_2033

]]></Node>
<StgValue><ssdm name="or_ln384_1015"/></StgValue>
</operation>

<operation id="499" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:432 %select_ln384_1937 = select i1 %or_ln384_1015, i16 %select_ln384_1936, i16 %add_ln415_1016

]]></Node>
<StgValue><ssdm name="select_ln384_1937"/></StgValue>
</operation>

<operation id="500" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:436 %weights_load_10 = load i8 %weights_addr_10

]]></Node>
<StgValue><ssdm name="weights_load_10"/></StgValue>
</operation>

<operation id="501" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:437 %sext_ln1118_33 = sext i16 %weights_load_10

]]></Node>
<StgValue><ssdm name="sext_ln1118_33"/></StgValue>
</operation>

<operation id="502" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb102.0_ifconv:438 %mul_ln1118_1088 = mul i32 %sext_ln1116_1, i32 %sext_ln1118_33

]]></Node>
<StgValue><ssdm name="mul_ln1118_1088"/></StgValue>
</operation>

<operation id="503" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:439 %tmp_8794 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1088, i32

]]></Node>
<StgValue><ssdm name="tmp_8794"/></StgValue>
</operation>

<operation id="504" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="9" op_0_bw="32">
<![CDATA[
bb102.0_ifconv:443 %trunc_ln718_1088 = trunc i32 %mul_ln1118_1088

]]></Node>
<StgValue><ssdm name="trunc_ln718_1088"/></StgValue>
</operation>

<operation id="505" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb102.0_ifconv:444 %icmp_ln718_10 = icmp_ne  i9 %trunc_ln718_1088, i9

]]></Node>
<StgValue><ssdm name="icmp_ln718_10"/></StgValue>
</operation>

<operation id="506" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:453 %Range2_V_1_4 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1088, i32, i32

]]></Node>
<StgValue><ssdm name="Range2_V_1_4"/></StgValue>
</operation>

<operation id="507" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb102.0_ifconv:454 %icmp_ln874_20 = icmp_eq  i5 %Range2_V_1_4, i5

]]></Node>
<StgValue><ssdm name="icmp_ln874_20"/></StgValue>
</operation>

<operation id="508" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:455 %Range1_V_1_4 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1088, i32, i32

]]></Node>
<StgValue><ssdm name="Range1_V_1_4"/></StgValue>
</operation>

<operation id="509" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:456 %icmp_ln874_21 = icmp_eq  i6 %Range1_V_1_4, i6

]]></Node>
<StgValue><ssdm name="icmp_ln874_21"/></StgValue>
</operation>

<operation id="510" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:457 %icmp_ln768_10 = icmp_eq  i6 %Range1_V_1_4, i6

]]></Node>
<StgValue><ssdm name="icmp_ln768_10"/></StgValue>
</operation>

<operation id="511" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:478 %weights_load_11 = load i8 %weights_addr_11

]]></Node>
<StgValue><ssdm name="weights_load_11"/></StgValue>
</operation>

<operation id="512" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:479 %sext_ln1118_34 = sext i16 %weights_load_11

]]></Node>
<StgValue><ssdm name="sext_ln1118_34"/></StgValue>
</operation>

<operation id="513" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb102.0_ifconv:480 %mul_ln1118_1089 = mul i32 %sext_ln1116_1, i32 %sext_ln1118_34

]]></Node>
<StgValue><ssdm name="mul_ln1118_1089"/></StgValue>
</operation>

<operation id="514" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:481 %tmp_8800 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1089, i32

]]></Node>
<StgValue><ssdm name="tmp_8800"/></StgValue>
</operation>

<operation id="515" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="9" op_0_bw="32">
<![CDATA[
bb102.0_ifconv:485 %trunc_ln718_1089 = trunc i32 %mul_ln1118_1089

]]></Node>
<StgValue><ssdm name="trunc_ln718_1089"/></StgValue>
</operation>

<operation id="516" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb102.0_ifconv:486 %icmp_ln718_11 = icmp_ne  i9 %trunc_ln718_1089, i9

]]></Node>
<StgValue><ssdm name="icmp_ln718_11"/></StgValue>
</operation>

<operation id="517" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:495 %Range2_V_1_5 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1089, i32, i32

]]></Node>
<StgValue><ssdm name="Range2_V_1_5"/></StgValue>
</operation>

<operation id="518" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb102.0_ifconv:496 %icmp_ln874_22 = icmp_eq  i5 %Range2_V_1_5, i5

]]></Node>
<StgValue><ssdm name="icmp_ln874_22"/></StgValue>
</operation>

<operation id="519" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:497 %Range1_V_1_5 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1089, i32, i32

]]></Node>
<StgValue><ssdm name="Range1_V_1_5"/></StgValue>
</operation>

<operation id="520" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:498 %icmp_ln874_23 = icmp_eq  i6 %Range1_V_1_5, i6

]]></Node>
<StgValue><ssdm name="icmp_ln874_23"/></StgValue>
</operation>

<operation id="521" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:499 %icmp_ln768_11 = icmp_eq  i6 %Range1_V_1_5, i6

]]></Node>
<StgValue><ssdm name="icmp_ln768_11"/></StgValue>
</operation>

<operation id="522" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb102.0_ifconv:522 %add_ln42_11 = add i8, i8 %weights_offset_cast

]]></Node>
<StgValue><ssdm name="add_ln42_11"/></StgValue>
</operation>

<operation id="523" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:523 %zext_ln42_11 = zext i8 %add_ln42_11

]]></Node>
<StgValue><ssdm name="zext_ln42_11"/></StgValue>
</operation>

<operation id="524" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb102.0_ifconv:524 %weights_addr_12 = getelementptr i16 %weights, i64, i64 %zext_ln42_11

]]></Node>
<StgValue><ssdm name="weights_addr_12"/></StgValue>
</operation>

<operation id="525" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:525 %weights_load_12 = load i8 %weights_addr_12

]]></Node>
<StgValue><ssdm name="weights_load_12"/></StgValue>
</operation>

<operation id="526" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb102.0_ifconv:564 %add_ln42_12 = add i8, i8 %weights_offset_cast

]]></Node>
<StgValue><ssdm name="add_ln42_12"/></StgValue>
</operation>

<operation id="527" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:565 %zext_ln42_12 = zext i8 %add_ln42_12

]]></Node>
<StgValue><ssdm name="zext_ln42_12"/></StgValue>
</operation>

<operation id="528" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb102.0_ifconv:566 %weights_addr_13 = getelementptr i16 %weights, i64, i64 %zext_ln42_12

]]></Node>
<StgValue><ssdm name="weights_addr_13"/></StgValue>
</operation>

<operation id="529" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:567 %weights_load_13 = load i8 %weights_addr_13

]]></Node>
<StgValue><ssdm name="weights_load_13"/></StgValue>
</operation>

<operation id="530" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="17" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:806 %sext_ln703_818 = sext i16 %select_ln384_1923

]]></Node>
<StgValue><ssdm name="sext_ln703_818"/></StgValue>
</operation>

<operation id="531" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="17" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:807 %sext_ln703_819 = sext i16 %select_ln384_1935

]]></Node>
<StgValue><ssdm name="sext_ln703_819"/></StgValue>
</operation>

<operation id="532" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb102.0_ifconv:808 %add_ln1192_2 = add i17 %sext_ln703_819, i17 %sext_ln703_818

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="533" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:809 %tmp_8846 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1192_2, i32

]]></Node>
<StgValue><ssdm name="tmp_8846"/></StgValue>
</operation>

<operation id="534" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:810 %add_ln703_2 = add i16 %select_ln384_1923, i16 %select_ln384_1935

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="535" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:811 %tmp_8847 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln703_2, i32

]]></Node>
<StgValue><ssdm name="tmp_8847"/></StgValue>
</operation>

<operation id="536" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:812 %xor_ln785_2172 = xor i1 %tmp_8846, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2172"/></StgValue>
</operation>

<operation id="537" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:813 %and_ln785_20 = and i1 %tmp_8847, i1 %xor_ln785_2172

]]></Node>
<StgValue><ssdm name="and_ln785_20"/></StgValue>
</operation>

<operation id="538" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:814 %xor_ln786_1026 = xor i1 %tmp_8847, i1

]]></Node>
<StgValue><ssdm name="xor_ln786_1026"/></StgValue>
</operation>

<operation id="539" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:815 %and_ln786_2052 = and i1 %tmp_8846, i1 %xor_ln786_1026

]]></Node>
<StgValue><ssdm name="and_ln786_2052"/></StgValue>
</operation>

<operation id="540" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:816 %xor_ln340_51 = xor i1 %tmp_8846, i1 %tmp_8847

]]></Node>
<StgValue><ssdm name="xor_ln340_51"/></StgValue>
</operation>

<operation id="541" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:817 %xor_ln340_52 = xor i1 %xor_ln340_51, i1

]]></Node>
<StgValue><ssdm name="xor_ln340_52"/></StgValue>
</operation>

<operation id="542" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:818 %or_ln340_2 = or i1 %and_ln785_20, i1 %xor_ln340_52

]]></Node>
<StgValue><ssdm name="or_ln340_2"/></StgValue>
</operation>

<operation id="543" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:819 %select_ln340_120 = select i1 %xor_ln340_51, i16, i16 %add_ln703_2

]]></Node>
<StgValue><ssdm name="select_ln340_120"/></StgValue>
</operation>

<operation id="544" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:820 %select_ln388_2 = select i1 %and_ln786_2052, i16, i16 %add_ln703_2

]]></Node>
<StgValue><ssdm name="select_ln388_2"/></StgValue>
</operation>

<operation id="545" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:821 %select_ln340_132 = select i1 %or_ln340_2, i16 %select_ln340_120, i16 %select_ln388_2

]]></Node>
<StgValue><ssdm name="select_ln340_132"/></StgValue>
</operation>

<operation id="546" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="17" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:822 %sext_ln703_820 = sext i16 %select_ln384_1925

]]></Node>
<StgValue><ssdm name="sext_ln703_820"/></StgValue>
</operation>

<operation id="547" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="17" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:823 %sext_ln703_821 = sext i16 %select_ln384_1937

]]></Node>
<StgValue><ssdm name="sext_ln703_821"/></StgValue>
</operation>

<operation id="548" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb102.0_ifconv:824 %add_ln1192_3 = add i17 %sext_ln703_821, i17 %sext_ln703_820

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="549" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:825 %tmp_8848 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1192_3, i32

]]></Node>
<StgValue><ssdm name="tmp_8848"/></StgValue>
</operation>

<operation id="550" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:826 %add_ln703_3 = add i16 %select_ln384_1925, i16 %select_ln384_1937

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>

<operation id="551" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:827 %tmp_8849 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln703_3, i32

]]></Node>
<StgValue><ssdm name="tmp_8849"/></StgValue>
</operation>

<operation id="552" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:828 %xor_ln785_2173 = xor i1 %tmp_8848, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2173"/></StgValue>
</operation>

<operation id="553" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:829 %and_ln785_21 = and i1 %tmp_8849, i1 %xor_ln785_2173

]]></Node>
<StgValue><ssdm name="and_ln785_21"/></StgValue>
</operation>

<operation id="554" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:830 %xor_ln786_1027 = xor i1 %tmp_8849, i1

]]></Node>
<StgValue><ssdm name="xor_ln786_1027"/></StgValue>
</operation>

<operation id="555" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:831 %and_ln786_2053 = and i1 %tmp_8848, i1 %xor_ln786_1027

]]></Node>
<StgValue><ssdm name="and_ln786_2053"/></StgValue>
</operation>

<operation id="556" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:832 %xor_ln340_53 = xor i1 %tmp_8848, i1 %tmp_8849

]]></Node>
<StgValue><ssdm name="xor_ln340_53"/></StgValue>
</operation>

<operation id="557" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:833 %xor_ln340_54 = xor i1 %xor_ln340_53, i1

]]></Node>
<StgValue><ssdm name="xor_ln340_54"/></StgValue>
</operation>

<operation id="558" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:834 %or_ln340_3 = or i1 %and_ln785_21, i1 %xor_ln340_54

]]></Node>
<StgValue><ssdm name="or_ln340_3"/></StgValue>
</operation>

<operation id="559" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:835 %select_ln340_121 = select i1 %xor_ln340_53, i16, i16 %add_ln703_3

]]></Node>
<StgValue><ssdm name="select_ln340_121"/></StgValue>
</operation>

<operation id="560" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:836 %select_ln388_3 = select i1 %and_ln786_2053, i16, i16 %add_ln703_3

]]></Node>
<StgValue><ssdm name="select_ln388_3"/></StgValue>
</operation>

<operation id="561" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:837 %select_ln340_133 = select i1 %or_ln340_3, i16 %select_ln340_121, i16 %select_ln388_3

]]></Node>
<StgValue><ssdm name="select_ln340_133"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="562" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:440 %trunc_ln708_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1088, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="563" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:441 %tmp_8795 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1088, i32

]]></Node>
<StgValue><ssdm name="tmp_8795"/></StgValue>
</operation>

<operation id="564" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:442 %tmp_8796 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1088, i32

]]></Node>
<StgValue><ssdm name="tmp_8796"/></StgValue>
</operation>

<operation id="565" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:445 %tmp_8797 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1088, i32

]]></Node>
<StgValue><ssdm name="tmp_8797"/></StgValue>
</operation>

<operation id="566" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:446 %or_ln412_1160 = or i1 %tmp_8795, i1 %icmp_ln718_10

]]></Node>
<StgValue><ssdm name="or_ln412_1160"/></StgValue>
</operation>

<operation id="567" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:447 %and_ln412_10 = and i1 %or_ln412_1160, i1 %tmp_8796

]]></Node>
<StgValue><ssdm name="and_ln412_10"/></StgValue>
</operation>

<operation id="568" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="1">
<![CDATA[
bb102.0_ifconv:448 %zext_ln415_1160 = zext i1 %and_ln412_10

]]></Node>
<StgValue><ssdm name="zext_ln415_1160"/></StgValue>
</operation>

<operation id="569" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:449 %add_ln415_1017 = add i16 %trunc_ln708_s, i16 %zext_ln415_1160

]]></Node>
<StgValue><ssdm name="add_ln415_1017"/></StgValue>
</operation>

<operation id="570" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:450 %tmp_8798 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1017, i32

]]></Node>
<StgValue><ssdm name="tmp_8798"/></StgValue>
</operation>

<operation id="571" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:451 %xor_ln416_1088 = xor i1 %tmp_8798, i1

]]></Node>
<StgValue><ssdm name="xor_ln416_1088"/></StgValue>
</operation>

<operation id="572" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:452 %and_ln416_10 = and i1 %tmp_8797, i1 %xor_ln416_1088

]]></Node>
<StgValue><ssdm name="and_ln416_10"/></StgValue>
</operation>

<operation id="573" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:458 %select_ln778_10 = select i1 %and_ln416_10, i1 %icmp_ln874_21, i1 %icmp_ln768_10

]]></Node>
<StgValue><ssdm name="select_ln778_10"/></StgValue>
</operation>

<operation id="574" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:459 %tmp_8799 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1088, i32

]]></Node>
<StgValue><ssdm name="tmp_8799"/></StgValue>
</operation>

<operation id="575" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:460 %xor_ln780_1016 = xor i1 %tmp_8799, i1

]]></Node>
<StgValue><ssdm name="xor_ln780_1016"/></StgValue>
</operation>

<operation id="576" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:461 %and_ln780_1016 = and i1 %icmp_ln874_20, i1 %xor_ln780_1016

]]></Node>
<StgValue><ssdm name="and_ln780_1016"/></StgValue>
</operation>

<operation id="577" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:462 %select_ln780_10 = select i1 %and_ln416_10, i1 %and_ln780_1016, i1 %icmp_ln874_21

]]></Node>
<StgValue><ssdm name="select_ln780_10"/></StgValue>
</operation>

<operation id="578" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:463 %and_ln781_1016 = and i1 %and_ln416_10, i1 %icmp_ln874_21

]]></Node>
<StgValue><ssdm name="and_ln781_1016"/></StgValue>
</operation>

<operation id="579" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:464 %xor_ln785_2154 = xor i1 %select_ln778_10, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2154"/></StgValue>
</operation>

<operation id="580" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:465 %or_ln785_1087 = or i1 %tmp_8798, i1 %xor_ln785_2154

]]></Node>
<StgValue><ssdm name="or_ln785_1087"/></StgValue>
</operation>

<operation id="581" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:466 %xor_ln785_2155 = xor i1 %tmp_8794, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2155"/></StgValue>
</operation>

<operation id="582" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:467 %and_ln785_10 = and i1 %or_ln785_1087, i1 %xor_ln785_2155

]]></Node>
<StgValue><ssdm name="and_ln785_10"/></StgValue>
</operation>

<operation id="583" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:468 %and_ln786_2034 = and i1 %tmp_8798, i1 %select_ln780_10

]]></Node>
<StgValue><ssdm name="and_ln786_2034"/></StgValue>
</operation>

<operation id="584" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:469 %or_ln786_1016 = or i1 %and_ln781_1016, i1 %and_ln786_2034

]]></Node>
<StgValue><ssdm name="or_ln786_1016"/></StgValue>
</operation>

<operation id="585" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:470 %xor_ln786_1016 = xor i1 %or_ln786_1016, i1

]]></Node>
<StgValue><ssdm name="xor_ln786_1016"/></StgValue>
</operation>

<operation id="586" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:471 %and_ln786_2035 = and i1 %tmp_8794, i1 %xor_ln786_1016

]]></Node>
<StgValue><ssdm name="and_ln786_2035"/></StgValue>
</operation>

<operation id="587" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:472 %select_ln384_1938 = select i1 %and_ln785_10, i16, i16

]]></Node>
<StgValue><ssdm name="select_ln384_1938"/></StgValue>
</operation>

<operation id="588" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:473 %or_ln384_1016 = or i1 %and_ln785_10, i1 %and_ln786_2035

]]></Node>
<StgValue><ssdm name="or_ln384_1016"/></StgValue>
</operation>

<operation id="589" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:474 %select_ln384_1939 = select i1 %or_ln384_1016, i16 %select_ln384_1938, i16 %add_ln415_1017

]]></Node>
<StgValue><ssdm name="select_ln384_1939"/></StgValue>
</operation>

<operation id="590" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:482 %trunc_ln708_10 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1089, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_10"/></StgValue>
</operation>

<operation id="591" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:483 %tmp_8801 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1089, i32

]]></Node>
<StgValue><ssdm name="tmp_8801"/></StgValue>
</operation>

<operation id="592" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:484 %tmp_8802 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1089, i32

]]></Node>
<StgValue><ssdm name="tmp_8802"/></StgValue>
</operation>

<operation id="593" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:487 %tmp_8803 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1089, i32

]]></Node>
<StgValue><ssdm name="tmp_8803"/></StgValue>
</operation>

<operation id="594" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:488 %or_ln412_1161 = or i1 %tmp_8801, i1 %icmp_ln718_11

]]></Node>
<StgValue><ssdm name="or_ln412_1161"/></StgValue>
</operation>

<operation id="595" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:489 %and_ln412_11 = and i1 %or_ln412_1161, i1 %tmp_8802

]]></Node>
<StgValue><ssdm name="and_ln412_11"/></StgValue>
</operation>

<operation id="596" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="1">
<![CDATA[
bb102.0_ifconv:490 %zext_ln415_1161 = zext i1 %and_ln412_11

]]></Node>
<StgValue><ssdm name="zext_ln415_1161"/></StgValue>
</operation>

<operation id="597" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:491 %add_ln415_1018 = add i16 %trunc_ln708_10, i16 %zext_ln415_1161

]]></Node>
<StgValue><ssdm name="add_ln415_1018"/></StgValue>
</operation>

<operation id="598" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:492 %tmp_8804 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1018, i32

]]></Node>
<StgValue><ssdm name="tmp_8804"/></StgValue>
</operation>

<operation id="599" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:493 %xor_ln416_1089 = xor i1 %tmp_8804, i1

]]></Node>
<StgValue><ssdm name="xor_ln416_1089"/></StgValue>
</operation>

<operation id="600" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:494 %and_ln416_11 = and i1 %tmp_8803, i1 %xor_ln416_1089

]]></Node>
<StgValue><ssdm name="and_ln416_11"/></StgValue>
</operation>

<operation id="601" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:500 %select_ln778_11 = select i1 %and_ln416_11, i1 %icmp_ln874_23, i1 %icmp_ln768_11

]]></Node>
<StgValue><ssdm name="select_ln778_11"/></StgValue>
</operation>

<operation id="602" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:501 %tmp_8805 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1089, i32

]]></Node>
<StgValue><ssdm name="tmp_8805"/></StgValue>
</operation>

<operation id="603" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:502 %xor_ln780_1017 = xor i1 %tmp_8805, i1

]]></Node>
<StgValue><ssdm name="xor_ln780_1017"/></StgValue>
</operation>

<operation id="604" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:503 %and_ln780_1017 = and i1 %icmp_ln874_22, i1 %xor_ln780_1017

]]></Node>
<StgValue><ssdm name="and_ln780_1017"/></StgValue>
</operation>

<operation id="605" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:504 %select_ln780_11 = select i1 %and_ln416_11, i1 %and_ln780_1017, i1 %icmp_ln874_23

]]></Node>
<StgValue><ssdm name="select_ln780_11"/></StgValue>
</operation>

<operation id="606" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:505 %and_ln781_1017 = and i1 %and_ln416_11, i1 %icmp_ln874_23

]]></Node>
<StgValue><ssdm name="and_ln781_1017"/></StgValue>
</operation>

<operation id="607" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:506 %xor_ln785_2156 = xor i1 %select_ln778_11, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2156"/></StgValue>
</operation>

<operation id="608" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:507 %or_ln785_1088 = or i1 %tmp_8804, i1 %xor_ln785_2156

]]></Node>
<StgValue><ssdm name="or_ln785_1088"/></StgValue>
</operation>

<operation id="609" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:508 %xor_ln785_2157 = xor i1 %tmp_8800, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2157"/></StgValue>
</operation>

<operation id="610" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:509 %and_ln785_11 = and i1 %or_ln785_1088, i1 %xor_ln785_2157

]]></Node>
<StgValue><ssdm name="and_ln785_11"/></StgValue>
</operation>

<operation id="611" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:510 %and_ln786_2036 = and i1 %tmp_8804, i1 %select_ln780_11

]]></Node>
<StgValue><ssdm name="and_ln786_2036"/></StgValue>
</operation>

<operation id="612" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:511 %or_ln786_1017 = or i1 %and_ln781_1017, i1 %and_ln786_2036

]]></Node>
<StgValue><ssdm name="or_ln786_1017"/></StgValue>
</operation>

<operation id="613" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:512 %xor_ln786_1017 = xor i1 %or_ln786_1017, i1

]]></Node>
<StgValue><ssdm name="xor_ln786_1017"/></StgValue>
</operation>

<operation id="614" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:513 %and_ln786_2037 = and i1 %tmp_8800, i1 %xor_ln786_1017

]]></Node>
<StgValue><ssdm name="and_ln786_2037"/></StgValue>
</operation>

<operation id="615" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:514 %select_ln384_1940 = select i1 %and_ln785_11, i16, i16

]]></Node>
<StgValue><ssdm name="select_ln384_1940"/></StgValue>
</operation>

<operation id="616" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:515 %or_ln384_1017 = or i1 %and_ln785_11, i1 %and_ln786_2037

]]></Node>
<StgValue><ssdm name="or_ln384_1017"/></StgValue>
</operation>

<operation id="617" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:516 %select_ln384_1941 = select i1 %or_ln384_1017, i16 %select_ln384_1940, i16 %add_ln415_1018

]]></Node>
<StgValue><ssdm name="select_ln384_1941"/></StgValue>
</operation>

<operation id="618" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:521 %sext_ln1116_2 = sext i16 %data_load_145

]]></Node>
<StgValue><ssdm name="sext_ln1116_2"/></StgValue>
</operation>

<operation id="619" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:525 %weights_load_12 = load i8 %weights_addr_12

]]></Node>
<StgValue><ssdm name="weights_load_12"/></StgValue>
</operation>

<operation id="620" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:526 %sext_ln1118_35 = sext i16 %weights_load_12

]]></Node>
<StgValue><ssdm name="sext_ln1118_35"/></StgValue>
</operation>

<operation id="621" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb102.0_ifconv:527 %mul_ln1118_1090 = mul i32 %sext_ln1116_2, i32 %sext_ln1118_35

]]></Node>
<StgValue><ssdm name="mul_ln1118_1090"/></StgValue>
</operation>

<operation id="622" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:528 %tmp_8806 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1090, i32

]]></Node>
<StgValue><ssdm name="tmp_8806"/></StgValue>
</operation>

<operation id="623" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="9" op_0_bw="32">
<![CDATA[
bb102.0_ifconv:532 %trunc_ln718_1090 = trunc i32 %mul_ln1118_1090

]]></Node>
<StgValue><ssdm name="trunc_ln718_1090"/></StgValue>
</operation>

<operation id="624" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb102.0_ifconv:533 %icmp_ln718_12 = icmp_ne  i9 %trunc_ln718_1090, i9

]]></Node>
<StgValue><ssdm name="icmp_ln718_12"/></StgValue>
</operation>

<operation id="625" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:542 %Range2_V_2 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1090, i32, i32

]]></Node>
<StgValue><ssdm name="Range2_V_2"/></StgValue>
</operation>

<operation id="626" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb102.0_ifconv:543 %icmp_ln874_24 = icmp_eq  i5 %Range2_V_2, i5

]]></Node>
<StgValue><ssdm name="icmp_ln874_24"/></StgValue>
</operation>

<operation id="627" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:544 %Range1_V_2 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1090, i32, i32

]]></Node>
<StgValue><ssdm name="Range1_V_2"/></StgValue>
</operation>

<operation id="628" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:545 %icmp_ln874_25 = icmp_eq  i6 %Range1_V_2, i6

]]></Node>
<StgValue><ssdm name="icmp_ln874_25"/></StgValue>
</operation>

<operation id="629" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:546 %icmp_ln768_12 = icmp_eq  i6 %Range1_V_2, i6

]]></Node>
<StgValue><ssdm name="icmp_ln768_12"/></StgValue>
</operation>

<operation id="630" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:567 %weights_load_13 = load i8 %weights_addr_13

]]></Node>
<StgValue><ssdm name="weights_load_13"/></StgValue>
</operation>

<operation id="631" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:568 %sext_ln1118_36 = sext i16 %weights_load_13

]]></Node>
<StgValue><ssdm name="sext_ln1118_36"/></StgValue>
</operation>

<operation id="632" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb102.0_ifconv:569 %mul_ln1118_1091 = mul i32 %sext_ln1116_2, i32 %sext_ln1118_36

]]></Node>
<StgValue><ssdm name="mul_ln1118_1091"/></StgValue>
</operation>

<operation id="633" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:570 %tmp_8812 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1091, i32

]]></Node>
<StgValue><ssdm name="tmp_8812"/></StgValue>
</operation>

<operation id="634" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="9" op_0_bw="32">
<![CDATA[
bb102.0_ifconv:574 %trunc_ln718_1091 = trunc i32 %mul_ln1118_1091

]]></Node>
<StgValue><ssdm name="trunc_ln718_1091"/></StgValue>
</operation>

<operation id="635" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb102.0_ifconv:575 %icmp_ln718_13 = icmp_ne  i9 %trunc_ln718_1091, i9

]]></Node>
<StgValue><ssdm name="icmp_ln718_13"/></StgValue>
</operation>

<operation id="636" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:584 %Range2_V_2_1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1091, i32, i32

]]></Node>
<StgValue><ssdm name="Range2_V_2_1"/></StgValue>
</operation>

<operation id="637" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb102.0_ifconv:585 %icmp_ln874_26 = icmp_eq  i5 %Range2_V_2_1, i5

]]></Node>
<StgValue><ssdm name="icmp_ln874_26"/></StgValue>
</operation>

<operation id="638" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:586 %Range1_V_2_1 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1091, i32, i32

]]></Node>
<StgValue><ssdm name="Range1_V_2_1"/></StgValue>
</operation>

<operation id="639" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:587 %icmp_ln874_27 = icmp_eq  i6 %Range1_V_2_1, i6

]]></Node>
<StgValue><ssdm name="icmp_ln874_27"/></StgValue>
</operation>

<operation id="640" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:588 %icmp_ln768_13 = icmp_eq  i6 %Range1_V_2_1, i6

]]></Node>
<StgValue><ssdm name="icmp_ln768_13"/></StgValue>
</operation>

<operation id="641" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb102.0_ifconv:606 %add_ln42_13 = add i8, i8 %weights_offset_cast

]]></Node>
<StgValue><ssdm name="add_ln42_13"/></StgValue>
</operation>

<operation id="642" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:607 %zext_ln42_13 = zext i8 %add_ln42_13

]]></Node>
<StgValue><ssdm name="zext_ln42_13"/></StgValue>
</operation>

<operation id="643" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb102.0_ifconv:608 %weights_addr_14 = getelementptr i16 %weights, i64, i64 %zext_ln42_13

]]></Node>
<StgValue><ssdm name="weights_addr_14"/></StgValue>
</operation>

<operation id="644" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:609 %weights_load_14 = load i8 %weights_addr_14

]]></Node>
<StgValue><ssdm name="weights_load_14"/></StgValue>
</operation>

<operation id="645" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb102.0_ifconv:648 %add_ln42_14 = add i8, i8 %weights_offset_cast

]]></Node>
<StgValue><ssdm name="add_ln42_14"/></StgValue>
</operation>

<operation id="646" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:649 %zext_ln42_14 = zext i8 %add_ln42_14

]]></Node>
<StgValue><ssdm name="zext_ln42_14"/></StgValue>
</operation>

<operation id="647" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb102.0_ifconv:650 %weights_addr_15 = getelementptr i16 %weights, i64, i64 %zext_ln42_14

]]></Node>
<StgValue><ssdm name="weights_addr_15"/></StgValue>
</operation>

<operation id="648" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:651 %weights_load_15 = load i8 %weights_addr_15

]]></Node>
<StgValue><ssdm name="weights_load_15"/></StgValue>
</operation>

<operation id="649" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="17" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:838 %sext_ln703_822 = sext i16 %select_ln384_1927

]]></Node>
<StgValue><ssdm name="sext_ln703_822"/></StgValue>
</operation>

<operation id="650" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="17" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:839 %sext_ln703_823 = sext i16 %select_ln384_1939

]]></Node>
<StgValue><ssdm name="sext_ln703_823"/></StgValue>
</operation>

<operation id="651" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb102.0_ifconv:840 %add_ln1192_4 = add i17 %sext_ln703_823, i17 %sext_ln703_822

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="652" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:841 %tmp_8850 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1192_4, i32

]]></Node>
<StgValue><ssdm name="tmp_8850"/></StgValue>
</operation>

<operation id="653" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:842 %add_ln703_4 = add i16 %select_ln384_1927, i16 %select_ln384_1939

]]></Node>
<StgValue><ssdm name="add_ln703_4"/></StgValue>
</operation>

<operation id="654" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:843 %tmp_8851 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln703_4, i32

]]></Node>
<StgValue><ssdm name="tmp_8851"/></StgValue>
</operation>

<operation id="655" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:844 %xor_ln785_2174 = xor i1 %tmp_8850, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2174"/></StgValue>
</operation>

<operation id="656" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:845 %and_ln785_22 = and i1 %tmp_8851, i1 %xor_ln785_2174

]]></Node>
<StgValue><ssdm name="and_ln785_22"/></StgValue>
</operation>

<operation id="657" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:846 %xor_ln786_1028 = xor i1 %tmp_8851, i1

]]></Node>
<StgValue><ssdm name="xor_ln786_1028"/></StgValue>
</operation>

<operation id="658" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:847 %and_ln786_2054 = and i1 %tmp_8850, i1 %xor_ln786_1028

]]></Node>
<StgValue><ssdm name="and_ln786_2054"/></StgValue>
</operation>

<operation id="659" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:848 %xor_ln340_55 = xor i1 %tmp_8850, i1 %tmp_8851

]]></Node>
<StgValue><ssdm name="xor_ln340_55"/></StgValue>
</operation>

<operation id="660" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:849 %xor_ln340_56 = xor i1 %xor_ln340_55, i1

]]></Node>
<StgValue><ssdm name="xor_ln340_56"/></StgValue>
</operation>

<operation id="661" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:850 %or_ln340_4 = or i1 %and_ln785_22, i1 %xor_ln340_56

]]></Node>
<StgValue><ssdm name="or_ln340_4"/></StgValue>
</operation>

<operation id="662" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:851 %select_ln340_122 = select i1 %xor_ln340_55, i16, i16 %add_ln703_4

]]></Node>
<StgValue><ssdm name="select_ln340_122"/></StgValue>
</operation>

<operation id="663" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:852 %select_ln388_4 = select i1 %and_ln786_2054, i16, i16 %add_ln703_4

]]></Node>
<StgValue><ssdm name="select_ln388_4"/></StgValue>
</operation>

<operation id="664" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:853 %select_ln340_134 = select i1 %or_ln340_4, i16 %select_ln340_122, i16 %select_ln388_4

]]></Node>
<StgValue><ssdm name="select_ln340_134"/></StgValue>
</operation>

<operation id="665" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="17" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:854 %sext_ln703_824 = sext i16 %select_ln384_1929

]]></Node>
<StgValue><ssdm name="sext_ln703_824"/></StgValue>
</operation>

<operation id="666" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="17" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:855 %sext_ln703_825 = sext i16 %select_ln384_1941

]]></Node>
<StgValue><ssdm name="sext_ln703_825"/></StgValue>
</operation>

<operation id="667" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb102.0_ifconv:856 %add_ln1192_5 = add i17 %sext_ln703_825, i17 %sext_ln703_824

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="668" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:857 %tmp_8852 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1192_5, i32

]]></Node>
<StgValue><ssdm name="tmp_8852"/></StgValue>
</operation>

<operation id="669" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:858 %add_ln703_5 = add i16 %select_ln384_1929, i16 %select_ln384_1941

]]></Node>
<StgValue><ssdm name="add_ln703_5"/></StgValue>
</operation>

<operation id="670" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:859 %tmp_8853 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln703_5, i32

]]></Node>
<StgValue><ssdm name="tmp_8853"/></StgValue>
</operation>

<operation id="671" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:860 %xor_ln785_2175 = xor i1 %tmp_8852, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2175"/></StgValue>
</operation>

<operation id="672" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:861 %and_ln785_23 = and i1 %tmp_8853, i1 %xor_ln785_2175

]]></Node>
<StgValue><ssdm name="and_ln785_23"/></StgValue>
</operation>

<operation id="673" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:862 %xor_ln786_1029 = xor i1 %tmp_8853, i1

]]></Node>
<StgValue><ssdm name="xor_ln786_1029"/></StgValue>
</operation>

<operation id="674" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:863 %and_ln786_2055 = and i1 %tmp_8852, i1 %xor_ln786_1029

]]></Node>
<StgValue><ssdm name="and_ln786_2055"/></StgValue>
</operation>

<operation id="675" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:864 %xor_ln340_57 = xor i1 %tmp_8852, i1 %tmp_8853

]]></Node>
<StgValue><ssdm name="xor_ln340_57"/></StgValue>
</operation>

<operation id="676" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:865 %xor_ln340_58 = xor i1 %xor_ln340_57, i1

]]></Node>
<StgValue><ssdm name="xor_ln340_58"/></StgValue>
</operation>

<operation id="677" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:866 %or_ln340_5 = or i1 %and_ln785_23, i1 %xor_ln340_58

]]></Node>
<StgValue><ssdm name="or_ln340_5"/></StgValue>
</operation>

<operation id="678" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:867 %select_ln340_123 = select i1 %xor_ln340_57, i16, i16 %add_ln703_5

]]></Node>
<StgValue><ssdm name="select_ln340_123"/></StgValue>
</operation>

<operation id="679" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:868 %select_ln388_5 = select i1 %and_ln786_2055, i16, i16 %add_ln703_5

]]></Node>
<StgValue><ssdm name="select_ln388_5"/></StgValue>
</operation>

<operation id="680" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:869 %select_ln340_135 = select i1 %or_ln340_5, i16 %select_ln340_123, i16 %select_ln388_5

]]></Node>
<StgValue><ssdm name="select_ln340_135"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="681" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:529 %trunc_ln708_11 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1090, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_11"/></StgValue>
</operation>

<operation id="682" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:530 %tmp_8807 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1090, i32

]]></Node>
<StgValue><ssdm name="tmp_8807"/></StgValue>
</operation>

<operation id="683" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:531 %tmp_8808 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1090, i32

]]></Node>
<StgValue><ssdm name="tmp_8808"/></StgValue>
</operation>

<operation id="684" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:534 %tmp_8809 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1090, i32

]]></Node>
<StgValue><ssdm name="tmp_8809"/></StgValue>
</operation>

<operation id="685" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:535 %or_ln412_1162 = or i1 %tmp_8807, i1 %icmp_ln718_12

]]></Node>
<StgValue><ssdm name="or_ln412_1162"/></StgValue>
</operation>

<operation id="686" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:536 %and_ln412_12 = and i1 %or_ln412_1162, i1 %tmp_8808

]]></Node>
<StgValue><ssdm name="and_ln412_12"/></StgValue>
</operation>

<operation id="687" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="1">
<![CDATA[
bb102.0_ifconv:537 %zext_ln415_1162 = zext i1 %and_ln412_12

]]></Node>
<StgValue><ssdm name="zext_ln415_1162"/></StgValue>
</operation>

<operation id="688" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:538 %add_ln415_1019 = add i16 %trunc_ln708_11, i16 %zext_ln415_1162

]]></Node>
<StgValue><ssdm name="add_ln415_1019"/></StgValue>
</operation>

<operation id="689" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:539 %tmp_8810 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1019, i32

]]></Node>
<StgValue><ssdm name="tmp_8810"/></StgValue>
</operation>

<operation id="690" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:540 %xor_ln416_1090 = xor i1 %tmp_8810, i1

]]></Node>
<StgValue><ssdm name="xor_ln416_1090"/></StgValue>
</operation>

<operation id="691" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:541 %and_ln416_12 = and i1 %tmp_8809, i1 %xor_ln416_1090

]]></Node>
<StgValue><ssdm name="and_ln416_12"/></StgValue>
</operation>

<operation id="692" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:547 %select_ln778_12 = select i1 %and_ln416_12, i1 %icmp_ln874_25, i1 %icmp_ln768_12

]]></Node>
<StgValue><ssdm name="select_ln778_12"/></StgValue>
</operation>

<operation id="693" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:548 %tmp_8811 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1090, i32

]]></Node>
<StgValue><ssdm name="tmp_8811"/></StgValue>
</operation>

<operation id="694" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:549 %xor_ln780_1018 = xor i1 %tmp_8811, i1

]]></Node>
<StgValue><ssdm name="xor_ln780_1018"/></StgValue>
</operation>

<operation id="695" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:550 %and_ln780_1018 = and i1 %icmp_ln874_24, i1 %xor_ln780_1018

]]></Node>
<StgValue><ssdm name="and_ln780_1018"/></StgValue>
</operation>

<operation id="696" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:551 %select_ln780_12 = select i1 %and_ln416_12, i1 %and_ln780_1018, i1 %icmp_ln874_25

]]></Node>
<StgValue><ssdm name="select_ln780_12"/></StgValue>
</operation>

<operation id="697" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:552 %and_ln781_1018 = and i1 %and_ln416_12, i1 %icmp_ln874_25

]]></Node>
<StgValue><ssdm name="and_ln781_1018"/></StgValue>
</operation>

<operation id="698" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:553 %xor_ln785_2158 = xor i1 %select_ln778_12, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2158"/></StgValue>
</operation>

<operation id="699" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:554 %or_ln785_1089 = or i1 %tmp_8810, i1 %xor_ln785_2158

]]></Node>
<StgValue><ssdm name="or_ln785_1089"/></StgValue>
</operation>

<operation id="700" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:555 %xor_ln785_2159 = xor i1 %tmp_8806, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2159"/></StgValue>
</operation>

<operation id="701" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:556 %and_ln785_12 = and i1 %or_ln785_1089, i1 %xor_ln785_2159

]]></Node>
<StgValue><ssdm name="and_ln785_12"/></StgValue>
</operation>

<operation id="702" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:557 %and_ln786_2038 = and i1 %tmp_8810, i1 %select_ln780_12

]]></Node>
<StgValue><ssdm name="and_ln786_2038"/></StgValue>
</operation>

<operation id="703" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:558 %or_ln786_1018 = or i1 %and_ln781_1018, i1 %and_ln786_2038

]]></Node>
<StgValue><ssdm name="or_ln786_1018"/></StgValue>
</operation>

<operation id="704" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:559 %xor_ln786_1018 = xor i1 %or_ln786_1018, i1

]]></Node>
<StgValue><ssdm name="xor_ln786_1018"/></StgValue>
</operation>

<operation id="705" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:560 %and_ln786_2039 = and i1 %tmp_8806, i1 %xor_ln786_1018

]]></Node>
<StgValue><ssdm name="and_ln786_2039"/></StgValue>
</operation>

<operation id="706" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:561 %select_ln384_1942 = select i1 %and_ln785_12, i16, i16

]]></Node>
<StgValue><ssdm name="select_ln384_1942"/></StgValue>
</operation>

<operation id="707" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:562 %or_ln384_1018 = or i1 %and_ln785_12, i1 %and_ln786_2039

]]></Node>
<StgValue><ssdm name="or_ln384_1018"/></StgValue>
</operation>

<operation id="708" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:563 %select_ln384_1943 = select i1 %or_ln384_1018, i16 %select_ln384_1942, i16 %add_ln415_1019

]]></Node>
<StgValue><ssdm name="select_ln384_1943"/></StgValue>
</operation>

<operation id="709" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:571 %trunc_ln708_12 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1091, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_12"/></StgValue>
</operation>

<operation id="710" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:572 %tmp_8813 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1091, i32

]]></Node>
<StgValue><ssdm name="tmp_8813"/></StgValue>
</operation>

<operation id="711" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:573 %tmp_8814 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1091, i32

]]></Node>
<StgValue><ssdm name="tmp_8814"/></StgValue>
</operation>

<operation id="712" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:576 %tmp_8815 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1091, i32

]]></Node>
<StgValue><ssdm name="tmp_8815"/></StgValue>
</operation>

<operation id="713" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:577 %or_ln412_1163 = or i1 %tmp_8813, i1 %icmp_ln718_13

]]></Node>
<StgValue><ssdm name="or_ln412_1163"/></StgValue>
</operation>

<operation id="714" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:578 %and_ln412_13 = and i1 %or_ln412_1163, i1 %tmp_8814

]]></Node>
<StgValue><ssdm name="and_ln412_13"/></StgValue>
</operation>

<operation id="715" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="1">
<![CDATA[
bb102.0_ifconv:579 %zext_ln415_1163 = zext i1 %and_ln412_13

]]></Node>
<StgValue><ssdm name="zext_ln415_1163"/></StgValue>
</operation>

<operation id="716" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:580 %add_ln415_1020 = add i16 %trunc_ln708_12, i16 %zext_ln415_1163

]]></Node>
<StgValue><ssdm name="add_ln415_1020"/></StgValue>
</operation>

<operation id="717" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:581 %tmp_8816 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1020, i32

]]></Node>
<StgValue><ssdm name="tmp_8816"/></StgValue>
</operation>

<operation id="718" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:582 %xor_ln416_1091 = xor i1 %tmp_8816, i1

]]></Node>
<StgValue><ssdm name="xor_ln416_1091"/></StgValue>
</operation>

<operation id="719" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:583 %and_ln416_13 = and i1 %tmp_8815, i1 %xor_ln416_1091

]]></Node>
<StgValue><ssdm name="and_ln416_13"/></StgValue>
</operation>

<operation id="720" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:589 %select_ln778_13 = select i1 %and_ln416_13, i1 %icmp_ln874_27, i1 %icmp_ln768_13

]]></Node>
<StgValue><ssdm name="select_ln778_13"/></StgValue>
</operation>

<operation id="721" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:590 %tmp_8817 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1091, i32

]]></Node>
<StgValue><ssdm name="tmp_8817"/></StgValue>
</operation>

<operation id="722" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:591 %xor_ln780_1019 = xor i1 %tmp_8817, i1

]]></Node>
<StgValue><ssdm name="xor_ln780_1019"/></StgValue>
</operation>

<operation id="723" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:592 %and_ln780_1019 = and i1 %icmp_ln874_26, i1 %xor_ln780_1019

]]></Node>
<StgValue><ssdm name="and_ln780_1019"/></StgValue>
</operation>

<operation id="724" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:593 %select_ln780_13 = select i1 %and_ln416_13, i1 %and_ln780_1019, i1 %icmp_ln874_27

]]></Node>
<StgValue><ssdm name="select_ln780_13"/></StgValue>
</operation>

<operation id="725" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:594 %and_ln781_1019 = and i1 %and_ln416_13, i1 %icmp_ln874_27

]]></Node>
<StgValue><ssdm name="and_ln781_1019"/></StgValue>
</operation>

<operation id="726" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:595 %xor_ln785_2160 = xor i1 %select_ln778_13, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2160"/></StgValue>
</operation>

<operation id="727" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:596 %or_ln785_1090 = or i1 %tmp_8816, i1 %xor_ln785_2160

]]></Node>
<StgValue><ssdm name="or_ln785_1090"/></StgValue>
</operation>

<operation id="728" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:597 %xor_ln785_2161 = xor i1 %tmp_8812, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2161"/></StgValue>
</operation>

<operation id="729" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:598 %and_ln785_13 = and i1 %or_ln785_1090, i1 %xor_ln785_2161

]]></Node>
<StgValue><ssdm name="and_ln785_13"/></StgValue>
</operation>

<operation id="730" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:599 %and_ln786_2040 = and i1 %tmp_8816, i1 %select_ln780_13

]]></Node>
<StgValue><ssdm name="and_ln786_2040"/></StgValue>
</operation>

<operation id="731" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:600 %or_ln786_1019 = or i1 %and_ln781_1019, i1 %and_ln786_2040

]]></Node>
<StgValue><ssdm name="or_ln786_1019"/></StgValue>
</operation>

<operation id="732" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:601 %xor_ln786_1019 = xor i1 %or_ln786_1019, i1

]]></Node>
<StgValue><ssdm name="xor_ln786_1019"/></StgValue>
</operation>

<operation id="733" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:602 %and_ln786_2041 = and i1 %tmp_8812, i1 %xor_ln786_1019

]]></Node>
<StgValue><ssdm name="and_ln786_2041"/></StgValue>
</operation>

<operation id="734" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:603 %select_ln384_1944 = select i1 %and_ln785_13, i16, i16

]]></Node>
<StgValue><ssdm name="select_ln384_1944"/></StgValue>
</operation>

<operation id="735" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:604 %or_ln384_1019 = or i1 %and_ln785_13, i1 %and_ln786_2041

]]></Node>
<StgValue><ssdm name="or_ln384_1019"/></StgValue>
</operation>

<operation id="736" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:605 %select_ln384_1945 = select i1 %or_ln384_1019, i16 %select_ln384_1944, i16 %add_ln415_1020

]]></Node>
<StgValue><ssdm name="select_ln384_1945"/></StgValue>
</operation>

<operation id="737" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:609 %weights_load_14 = load i8 %weights_addr_14

]]></Node>
<StgValue><ssdm name="weights_load_14"/></StgValue>
</operation>

<operation id="738" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:610 %sext_ln1118_37 = sext i16 %weights_load_14

]]></Node>
<StgValue><ssdm name="sext_ln1118_37"/></StgValue>
</operation>

<operation id="739" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb102.0_ifconv:611 %mul_ln1118_1092 = mul i32 %sext_ln1116_2, i32 %sext_ln1118_37

]]></Node>
<StgValue><ssdm name="mul_ln1118_1092"/></StgValue>
</operation>

<operation id="740" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:612 %tmp_8818 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1092, i32

]]></Node>
<StgValue><ssdm name="tmp_8818"/></StgValue>
</operation>

<operation id="741" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="9" op_0_bw="32">
<![CDATA[
bb102.0_ifconv:616 %trunc_ln718_1092 = trunc i32 %mul_ln1118_1092

]]></Node>
<StgValue><ssdm name="trunc_ln718_1092"/></StgValue>
</operation>

<operation id="742" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb102.0_ifconv:617 %icmp_ln718_14 = icmp_ne  i9 %trunc_ln718_1092, i9

]]></Node>
<StgValue><ssdm name="icmp_ln718_14"/></StgValue>
</operation>

<operation id="743" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:626 %Range2_V_2_2 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1092, i32, i32

]]></Node>
<StgValue><ssdm name="Range2_V_2_2"/></StgValue>
</operation>

<operation id="744" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb102.0_ifconv:627 %icmp_ln874_28 = icmp_eq  i5 %Range2_V_2_2, i5

]]></Node>
<StgValue><ssdm name="icmp_ln874_28"/></StgValue>
</operation>

<operation id="745" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:628 %Range1_V_2_2 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1092, i32, i32

]]></Node>
<StgValue><ssdm name="Range1_V_2_2"/></StgValue>
</operation>

<operation id="746" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:629 %icmp_ln874_29 = icmp_eq  i6 %Range1_V_2_2, i6

]]></Node>
<StgValue><ssdm name="icmp_ln874_29"/></StgValue>
</operation>

<operation id="747" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:630 %icmp_ln768_14 = icmp_eq  i6 %Range1_V_2_2, i6

]]></Node>
<StgValue><ssdm name="icmp_ln768_14"/></StgValue>
</operation>

<operation id="748" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:651 %weights_load_15 = load i8 %weights_addr_15

]]></Node>
<StgValue><ssdm name="weights_load_15"/></StgValue>
</operation>

<operation id="749" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:652 %sext_ln1118_38 = sext i16 %weights_load_15

]]></Node>
<StgValue><ssdm name="sext_ln1118_38"/></StgValue>
</operation>

<operation id="750" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb102.0_ifconv:653 %mul_ln1118_1093 = mul i32 %sext_ln1116_2, i32 %sext_ln1118_38

]]></Node>
<StgValue><ssdm name="mul_ln1118_1093"/></StgValue>
</operation>

<operation id="751" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:654 %tmp_8824 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1093, i32

]]></Node>
<StgValue><ssdm name="tmp_8824"/></StgValue>
</operation>

<operation id="752" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="9" op_0_bw="32">
<![CDATA[
bb102.0_ifconv:658 %trunc_ln718_1093 = trunc i32 %mul_ln1118_1093

]]></Node>
<StgValue><ssdm name="trunc_ln718_1093"/></StgValue>
</operation>

<operation id="753" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb102.0_ifconv:659 %icmp_ln718_15 = icmp_ne  i9 %trunc_ln718_1093, i9

]]></Node>
<StgValue><ssdm name="icmp_ln718_15"/></StgValue>
</operation>

<operation id="754" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:668 %Range2_V_2_3 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1093, i32, i32

]]></Node>
<StgValue><ssdm name="Range2_V_2_3"/></StgValue>
</operation>

<operation id="755" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb102.0_ifconv:669 %icmp_ln874_30 = icmp_eq  i5 %Range2_V_2_3, i5

]]></Node>
<StgValue><ssdm name="icmp_ln874_30"/></StgValue>
</operation>

<operation id="756" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:670 %Range1_V_2_3 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1093, i32, i32

]]></Node>
<StgValue><ssdm name="Range1_V_2_3"/></StgValue>
</operation>

<operation id="757" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:671 %icmp_ln874_31 = icmp_eq  i6 %Range1_V_2_3, i6

]]></Node>
<StgValue><ssdm name="icmp_ln874_31"/></StgValue>
</operation>

<operation id="758" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:672 %icmp_ln768_15 = icmp_eq  i6 %Range1_V_2_3, i6

]]></Node>
<StgValue><ssdm name="icmp_ln768_15"/></StgValue>
</operation>

<operation id="759" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb102.0_ifconv:690 %add_ln42_15 = add i8, i8 %weights_offset_cast

]]></Node>
<StgValue><ssdm name="add_ln42_15"/></StgValue>
</operation>

<operation id="760" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:691 %zext_ln42_15 = zext i8 %add_ln42_15

]]></Node>
<StgValue><ssdm name="zext_ln42_15"/></StgValue>
</operation>

<operation id="761" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb102.0_ifconv:692 %weights_addr_16 = getelementptr i16 %weights, i64, i64 %zext_ln42_15

]]></Node>
<StgValue><ssdm name="weights_addr_16"/></StgValue>
</operation>

<operation id="762" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:693 %weights_load_16 = load i8 %weights_addr_16

]]></Node>
<StgValue><ssdm name="weights_load_16"/></StgValue>
</operation>

<operation id="763" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb102.0_ifconv:732 %add_ln42_16 = add i8, i8 %weights_offset_cast

]]></Node>
<StgValue><ssdm name="add_ln42_16"/></StgValue>
</operation>

<operation id="764" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:733 %zext_ln42_16 = zext i8 %add_ln42_16

]]></Node>
<StgValue><ssdm name="zext_ln42_16"/></StgValue>
</operation>

<operation id="765" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb102.0_ifconv:734 %weights_addr_17 = getelementptr i16 %weights, i64, i64 %zext_ln42_16

]]></Node>
<StgValue><ssdm name="weights_addr_17"/></StgValue>
</operation>

<operation id="766" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:735 %weights_load_17 = load i8 %weights_addr_17

]]></Node>
<StgValue><ssdm name="weights_load_17"/></StgValue>
</operation>

<operation id="767" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="17" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:870 %sext_ln703_826 = sext i16 %select_ln340_130

]]></Node>
<StgValue><ssdm name="sext_ln703_826"/></StgValue>
</operation>

<operation id="768" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="17" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:871 %sext_ln703_827 = sext i16 %select_ln384_1943

]]></Node>
<StgValue><ssdm name="sext_ln703_827"/></StgValue>
</operation>

<operation id="769" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb102.0_ifconv:872 %add_ln1192_6 = add i17 %sext_ln703_827, i17 %sext_ln703_826

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="770" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:873 %tmp_8854 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1192_6, i32

]]></Node>
<StgValue><ssdm name="tmp_8854"/></StgValue>
</operation>

<operation id="771" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:874 %add_ln703_6 = add i16 %select_ln340_130, i16 %select_ln384_1943

]]></Node>
<StgValue><ssdm name="add_ln703_6"/></StgValue>
</operation>

<operation id="772" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:875 %tmp_8855 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln703_6, i32

]]></Node>
<StgValue><ssdm name="tmp_8855"/></StgValue>
</operation>

<operation id="773" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:876 %xor_ln785_2176 = xor i1 %tmp_8854, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2176"/></StgValue>
</operation>

<operation id="774" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:877 %and_ln785_24 = and i1 %tmp_8855, i1 %xor_ln785_2176

]]></Node>
<StgValue><ssdm name="and_ln785_24"/></StgValue>
</operation>

<operation id="775" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:878 %xor_ln786_1030 = xor i1 %tmp_8855, i1

]]></Node>
<StgValue><ssdm name="xor_ln786_1030"/></StgValue>
</operation>

<operation id="776" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:879 %and_ln786_2056 = and i1 %tmp_8854, i1 %xor_ln786_1030

]]></Node>
<StgValue><ssdm name="and_ln786_2056"/></StgValue>
</operation>

<operation id="777" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:880 %xor_ln340_59 = xor i1 %tmp_8854, i1 %tmp_8855

]]></Node>
<StgValue><ssdm name="xor_ln340_59"/></StgValue>
</operation>

<operation id="778" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:881 %xor_ln340_60 = xor i1 %xor_ln340_59, i1

]]></Node>
<StgValue><ssdm name="xor_ln340_60"/></StgValue>
</operation>

<operation id="779" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:882 %or_ln340_6 = or i1 %and_ln785_24, i1 %xor_ln340_60

]]></Node>
<StgValue><ssdm name="or_ln340_6"/></StgValue>
</operation>

<operation id="780" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:883 %select_ln340_124 = select i1 %xor_ln340_59, i16, i16 %add_ln703_6

]]></Node>
<StgValue><ssdm name="select_ln340_124"/></StgValue>
</operation>

<operation id="781" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:884 %select_ln388_6 = select i1 %and_ln786_2056, i16, i16 %add_ln703_6

]]></Node>
<StgValue><ssdm name="select_ln388_6"/></StgValue>
</operation>

<operation id="782" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:885 %select_ln340_136 = select i1 %or_ln340_6, i16 %select_ln340_124, i16 %select_ln388_6

]]></Node>
<StgValue><ssdm name="select_ln340_136"/></StgValue>
</operation>

<operation id="783" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="17" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:886 %sext_ln703_828 = sext i16 %select_ln340_131

]]></Node>
<StgValue><ssdm name="sext_ln703_828"/></StgValue>
</operation>

<operation id="784" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="17" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:887 %sext_ln703_829 = sext i16 %select_ln384_1945

]]></Node>
<StgValue><ssdm name="sext_ln703_829"/></StgValue>
</operation>

<operation id="785" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb102.0_ifconv:888 %add_ln1192_7 = add i17 %sext_ln703_829, i17 %sext_ln703_828

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="786" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:889 %tmp_8856 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1192_7, i32

]]></Node>
<StgValue><ssdm name="tmp_8856"/></StgValue>
</operation>

<operation id="787" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:890 %add_ln703_7 = add i16 %select_ln340_131, i16 %select_ln384_1945

]]></Node>
<StgValue><ssdm name="add_ln703_7"/></StgValue>
</operation>

<operation id="788" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:891 %tmp_8857 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln703_7, i32

]]></Node>
<StgValue><ssdm name="tmp_8857"/></StgValue>
</operation>

<operation id="789" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:892 %xor_ln785_2177 = xor i1 %tmp_8856, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2177"/></StgValue>
</operation>

<operation id="790" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:893 %and_ln785_25 = and i1 %tmp_8857, i1 %xor_ln785_2177

]]></Node>
<StgValue><ssdm name="and_ln785_25"/></StgValue>
</operation>

<operation id="791" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:894 %xor_ln786_1031 = xor i1 %tmp_8857, i1

]]></Node>
<StgValue><ssdm name="xor_ln786_1031"/></StgValue>
</operation>

<operation id="792" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:895 %and_ln786_2057 = and i1 %tmp_8856, i1 %xor_ln786_1031

]]></Node>
<StgValue><ssdm name="and_ln786_2057"/></StgValue>
</operation>

<operation id="793" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:896 %xor_ln340_61 = xor i1 %tmp_8856, i1 %tmp_8857

]]></Node>
<StgValue><ssdm name="xor_ln340_61"/></StgValue>
</operation>

<operation id="794" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:897 %xor_ln340_62 = xor i1 %xor_ln340_61, i1

]]></Node>
<StgValue><ssdm name="xor_ln340_62"/></StgValue>
</operation>

<operation id="795" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:898 %or_ln340_7 = or i1 %and_ln785_25, i1 %xor_ln340_62

]]></Node>
<StgValue><ssdm name="or_ln340_7"/></StgValue>
</operation>

<operation id="796" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:899 %select_ln340_125 = select i1 %xor_ln340_61, i16, i16 %add_ln703_7

]]></Node>
<StgValue><ssdm name="select_ln340_125"/></StgValue>
</operation>

<operation id="797" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:900 %select_ln388_7 = select i1 %and_ln786_2057, i16, i16 %add_ln703_7

]]></Node>
<StgValue><ssdm name="select_ln388_7"/></StgValue>
</operation>

<operation id="798" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:901 %select_ln340_137 = select i1 %or_ln340_7, i16 %select_ln340_125, i16 %select_ln388_7

]]></Node>
<StgValue><ssdm name="select_ln340_137"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="799" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:613 %trunc_ln708_13 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1092, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_13"/></StgValue>
</operation>

<operation id="800" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:614 %tmp_8819 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1092, i32

]]></Node>
<StgValue><ssdm name="tmp_8819"/></StgValue>
</operation>

<operation id="801" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:615 %tmp_8820 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1092, i32

]]></Node>
<StgValue><ssdm name="tmp_8820"/></StgValue>
</operation>

<operation id="802" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:618 %tmp_8821 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1092, i32

]]></Node>
<StgValue><ssdm name="tmp_8821"/></StgValue>
</operation>

<operation id="803" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:619 %or_ln412_1164 = or i1 %tmp_8819, i1 %icmp_ln718_14

]]></Node>
<StgValue><ssdm name="or_ln412_1164"/></StgValue>
</operation>

<operation id="804" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:620 %and_ln412_14 = and i1 %or_ln412_1164, i1 %tmp_8820

]]></Node>
<StgValue><ssdm name="and_ln412_14"/></StgValue>
</operation>

<operation id="805" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="1">
<![CDATA[
bb102.0_ifconv:621 %zext_ln415_1164 = zext i1 %and_ln412_14

]]></Node>
<StgValue><ssdm name="zext_ln415_1164"/></StgValue>
</operation>

<operation id="806" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:622 %add_ln415_1021 = add i16 %trunc_ln708_13, i16 %zext_ln415_1164

]]></Node>
<StgValue><ssdm name="add_ln415_1021"/></StgValue>
</operation>

<operation id="807" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:623 %tmp_8822 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1021, i32

]]></Node>
<StgValue><ssdm name="tmp_8822"/></StgValue>
</operation>

<operation id="808" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:624 %xor_ln416_1092 = xor i1 %tmp_8822, i1

]]></Node>
<StgValue><ssdm name="xor_ln416_1092"/></StgValue>
</operation>

<operation id="809" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:625 %and_ln416_14 = and i1 %tmp_8821, i1 %xor_ln416_1092

]]></Node>
<StgValue><ssdm name="and_ln416_14"/></StgValue>
</operation>

<operation id="810" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:631 %select_ln778_14 = select i1 %and_ln416_14, i1 %icmp_ln874_29, i1 %icmp_ln768_14

]]></Node>
<StgValue><ssdm name="select_ln778_14"/></StgValue>
</operation>

<operation id="811" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:632 %tmp_8823 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1092, i32

]]></Node>
<StgValue><ssdm name="tmp_8823"/></StgValue>
</operation>

<operation id="812" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:633 %xor_ln780_1020 = xor i1 %tmp_8823, i1

]]></Node>
<StgValue><ssdm name="xor_ln780_1020"/></StgValue>
</operation>

<operation id="813" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:634 %and_ln780_1020 = and i1 %icmp_ln874_28, i1 %xor_ln780_1020

]]></Node>
<StgValue><ssdm name="and_ln780_1020"/></StgValue>
</operation>

<operation id="814" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:635 %select_ln780_14 = select i1 %and_ln416_14, i1 %and_ln780_1020, i1 %icmp_ln874_29

]]></Node>
<StgValue><ssdm name="select_ln780_14"/></StgValue>
</operation>

<operation id="815" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:636 %and_ln781_1020 = and i1 %and_ln416_14, i1 %icmp_ln874_29

]]></Node>
<StgValue><ssdm name="and_ln781_1020"/></StgValue>
</operation>

<operation id="816" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:637 %xor_ln785_2162 = xor i1 %select_ln778_14, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2162"/></StgValue>
</operation>

<operation id="817" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:638 %or_ln785_1091 = or i1 %tmp_8822, i1 %xor_ln785_2162

]]></Node>
<StgValue><ssdm name="or_ln785_1091"/></StgValue>
</operation>

<operation id="818" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:639 %xor_ln785_2163 = xor i1 %tmp_8818, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2163"/></StgValue>
</operation>

<operation id="819" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:640 %and_ln785_14 = and i1 %or_ln785_1091, i1 %xor_ln785_2163

]]></Node>
<StgValue><ssdm name="and_ln785_14"/></StgValue>
</operation>

<operation id="820" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:641 %and_ln786_2042 = and i1 %tmp_8822, i1 %select_ln780_14

]]></Node>
<StgValue><ssdm name="and_ln786_2042"/></StgValue>
</operation>

<operation id="821" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:642 %or_ln786_1020 = or i1 %and_ln781_1020, i1 %and_ln786_2042

]]></Node>
<StgValue><ssdm name="or_ln786_1020"/></StgValue>
</operation>

<operation id="822" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:643 %xor_ln786_1020 = xor i1 %or_ln786_1020, i1

]]></Node>
<StgValue><ssdm name="xor_ln786_1020"/></StgValue>
</operation>

<operation id="823" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:644 %and_ln786_2043 = and i1 %tmp_8818, i1 %xor_ln786_1020

]]></Node>
<StgValue><ssdm name="and_ln786_2043"/></StgValue>
</operation>

<operation id="824" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:645 %select_ln384_1946 = select i1 %and_ln785_14, i16, i16

]]></Node>
<StgValue><ssdm name="select_ln384_1946"/></StgValue>
</operation>

<operation id="825" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:646 %or_ln384_1020 = or i1 %and_ln785_14, i1 %and_ln786_2043

]]></Node>
<StgValue><ssdm name="or_ln384_1020"/></StgValue>
</operation>

<operation id="826" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:647 %select_ln384_1947 = select i1 %or_ln384_1020, i16 %select_ln384_1946, i16 %add_ln415_1021

]]></Node>
<StgValue><ssdm name="select_ln384_1947"/></StgValue>
</operation>

<operation id="827" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:655 %trunc_ln708_14 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1093, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_14"/></StgValue>
</operation>

<operation id="828" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:656 %tmp_8825 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1093, i32

]]></Node>
<StgValue><ssdm name="tmp_8825"/></StgValue>
</operation>

<operation id="829" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:657 %tmp_8826 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1093, i32

]]></Node>
<StgValue><ssdm name="tmp_8826"/></StgValue>
</operation>

<operation id="830" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:660 %tmp_8827 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1093, i32

]]></Node>
<StgValue><ssdm name="tmp_8827"/></StgValue>
</operation>

<operation id="831" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:661 %or_ln412_1165 = or i1 %tmp_8825, i1 %icmp_ln718_15

]]></Node>
<StgValue><ssdm name="or_ln412_1165"/></StgValue>
</operation>

<operation id="832" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:662 %and_ln412_15 = and i1 %or_ln412_1165, i1 %tmp_8826

]]></Node>
<StgValue><ssdm name="and_ln412_15"/></StgValue>
</operation>

<operation id="833" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="1">
<![CDATA[
bb102.0_ifconv:663 %zext_ln415_1165 = zext i1 %and_ln412_15

]]></Node>
<StgValue><ssdm name="zext_ln415_1165"/></StgValue>
</operation>

<operation id="834" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:664 %add_ln415_1022 = add i16 %trunc_ln708_14, i16 %zext_ln415_1165

]]></Node>
<StgValue><ssdm name="add_ln415_1022"/></StgValue>
</operation>

<operation id="835" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:665 %tmp_8828 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1022, i32

]]></Node>
<StgValue><ssdm name="tmp_8828"/></StgValue>
</operation>

<operation id="836" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:666 %xor_ln416_1093 = xor i1 %tmp_8828, i1

]]></Node>
<StgValue><ssdm name="xor_ln416_1093"/></StgValue>
</operation>

<operation id="837" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:667 %and_ln416_15 = and i1 %tmp_8827, i1 %xor_ln416_1093

]]></Node>
<StgValue><ssdm name="and_ln416_15"/></StgValue>
</operation>

<operation id="838" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:673 %select_ln778_15 = select i1 %and_ln416_15, i1 %icmp_ln874_31, i1 %icmp_ln768_15

]]></Node>
<StgValue><ssdm name="select_ln778_15"/></StgValue>
</operation>

<operation id="839" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:674 %tmp_8829 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1093, i32

]]></Node>
<StgValue><ssdm name="tmp_8829"/></StgValue>
</operation>

<operation id="840" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:675 %xor_ln780_1021 = xor i1 %tmp_8829, i1

]]></Node>
<StgValue><ssdm name="xor_ln780_1021"/></StgValue>
</operation>

<operation id="841" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:676 %and_ln780_1021 = and i1 %icmp_ln874_30, i1 %xor_ln780_1021

]]></Node>
<StgValue><ssdm name="and_ln780_1021"/></StgValue>
</operation>

<operation id="842" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:677 %select_ln780_15 = select i1 %and_ln416_15, i1 %and_ln780_1021, i1 %icmp_ln874_31

]]></Node>
<StgValue><ssdm name="select_ln780_15"/></StgValue>
</operation>

<operation id="843" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:678 %and_ln781_1021 = and i1 %and_ln416_15, i1 %icmp_ln874_31

]]></Node>
<StgValue><ssdm name="and_ln781_1021"/></StgValue>
</operation>

<operation id="844" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:679 %xor_ln785_2164 = xor i1 %select_ln778_15, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2164"/></StgValue>
</operation>

<operation id="845" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:680 %or_ln785_1092 = or i1 %tmp_8828, i1 %xor_ln785_2164

]]></Node>
<StgValue><ssdm name="or_ln785_1092"/></StgValue>
</operation>

<operation id="846" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:681 %xor_ln785_2165 = xor i1 %tmp_8824, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2165"/></StgValue>
</operation>

<operation id="847" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:682 %and_ln785_15 = and i1 %or_ln785_1092, i1 %xor_ln785_2165

]]></Node>
<StgValue><ssdm name="and_ln785_15"/></StgValue>
</operation>

<operation id="848" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:683 %and_ln786_2044 = and i1 %tmp_8828, i1 %select_ln780_15

]]></Node>
<StgValue><ssdm name="and_ln786_2044"/></StgValue>
</operation>

<operation id="849" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:684 %or_ln786_1021 = or i1 %and_ln781_1021, i1 %and_ln786_2044

]]></Node>
<StgValue><ssdm name="or_ln786_1021"/></StgValue>
</operation>

<operation id="850" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:685 %xor_ln786_1021 = xor i1 %or_ln786_1021, i1

]]></Node>
<StgValue><ssdm name="xor_ln786_1021"/></StgValue>
</operation>

<operation id="851" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:686 %and_ln786_2045 = and i1 %tmp_8824, i1 %xor_ln786_1021

]]></Node>
<StgValue><ssdm name="and_ln786_2045"/></StgValue>
</operation>

<operation id="852" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:687 %select_ln384_1948 = select i1 %and_ln785_15, i16, i16

]]></Node>
<StgValue><ssdm name="select_ln384_1948"/></StgValue>
</operation>

<operation id="853" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:688 %or_ln384_1021 = or i1 %and_ln785_15, i1 %and_ln786_2045

]]></Node>
<StgValue><ssdm name="or_ln384_1021"/></StgValue>
</operation>

<operation id="854" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:689 %select_ln384_1949 = select i1 %or_ln384_1021, i16 %select_ln384_1948, i16 %add_ln415_1022

]]></Node>
<StgValue><ssdm name="select_ln384_1949"/></StgValue>
</operation>

<operation id="855" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:693 %weights_load_16 = load i8 %weights_addr_16

]]></Node>
<StgValue><ssdm name="weights_load_16"/></StgValue>
</operation>

<operation id="856" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:694 %sext_ln1118_39 = sext i16 %weights_load_16

]]></Node>
<StgValue><ssdm name="sext_ln1118_39"/></StgValue>
</operation>

<operation id="857" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb102.0_ifconv:695 %mul_ln1118_1094 = mul i32 %sext_ln1116_2, i32 %sext_ln1118_39

]]></Node>
<StgValue><ssdm name="mul_ln1118_1094"/></StgValue>
</operation>

<operation id="858" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:696 %tmp_8830 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1094, i32

]]></Node>
<StgValue><ssdm name="tmp_8830"/></StgValue>
</operation>

<operation id="859" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="9" op_0_bw="32">
<![CDATA[
bb102.0_ifconv:700 %trunc_ln718_1094 = trunc i32 %mul_ln1118_1094

]]></Node>
<StgValue><ssdm name="trunc_ln718_1094"/></StgValue>
</operation>

<operation id="860" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb102.0_ifconv:701 %icmp_ln718_16 = icmp_ne  i9 %trunc_ln718_1094, i9

]]></Node>
<StgValue><ssdm name="icmp_ln718_16"/></StgValue>
</operation>

<operation id="861" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:710 %Range2_V_2_4 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1094, i32, i32

]]></Node>
<StgValue><ssdm name="Range2_V_2_4"/></StgValue>
</operation>

<operation id="862" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb102.0_ifconv:711 %icmp_ln874_32 = icmp_eq  i5 %Range2_V_2_4, i5

]]></Node>
<StgValue><ssdm name="icmp_ln874_32"/></StgValue>
</operation>

<operation id="863" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:712 %Range1_V_2_4 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1094, i32, i32

]]></Node>
<StgValue><ssdm name="Range1_V_2_4"/></StgValue>
</operation>

<operation id="864" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:713 %icmp_ln874_33 = icmp_eq  i6 %Range1_V_2_4, i6

]]></Node>
<StgValue><ssdm name="icmp_ln874_33"/></StgValue>
</operation>

<operation id="865" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:714 %icmp_ln768_16 = icmp_eq  i6 %Range1_V_2_4, i6

]]></Node>
<StgValue><ssdm name="icmp_ln768_16"/></StgValue>
</operation>

<operation id="866" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="8">
<![CDATA[
bb102.0_ifconv:735 %weights_load_17 = load i8 %weights_addr_17

]]></Node>
<StgValue><ssdm name="weights_load_17"/></StgValue>
</operation>

<operation id="867" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:736 %sext_ln1118_40 = sext i16 %weights_load_17

]]></Node>
<StgValue><ssdm name="sext_ln1118_40"/></StgValue>
</operation>

<operation id="868" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb102.0_ifconv:737 %mul_ln1118_1095 = mul i32 %sext_ln1116_2, i32 %sext_ln1118_40

]]></Node>
<StgValue><ssdm name="mul_ln1118_1095"/></StgValue>
</operation>

<operation id="869" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:738 %tmp_8836 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1095, i32

]]></Node>
<StgValue><ssdm name="tmp_8836"/></StgValue>
</operation>

<operation id="870" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="9" op_0_bw="32">
<![CDATA[
bb102.0_ifconv:742 %trunc_ln718_1095 = trunc i32 %mul_ln1118_1095

]]></Node>
<StgValue><ssdm name="trunc_ln718_1095"/></StgValue>
</operation>

<operation id="871" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb102.0_ifconv:743 %icmp_ln718_17 = icmp_ne  i9 %trunc_ln718_1095, i9

]]></Node>
<StgValue><ssdm name="icmp_ln718_17"/></StgValue>
</operation>

<operation id="872" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:752 %Range2_V_2_5 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln1118_1095, i32, i32

]]></Node>
<StgValue><ssdm name="Range2_V_2_5"/></StgValue>
</operation>

<operation id="873" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
bb102.0_ifconv:753 %icmp_ln874_34 = icmp_eq  i5 %Range2_V_2_5, i5

]]></Node>
<StgValue><ssdm name="icmp_ln874_34"/></StgValue>
</operation>

<operation id="874" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:754 %Range1_V_2_5 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln1118_1095, i32, i32

]]></Node>
<StgValue><ssdm name="Range1_V_2_5"/></StgValue>
</operation>

<operation id="875" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:755 %icmp_ln874_35 = icmp_eq  i6 %Range1_V_2_5, i6

]]></Node>
<StgValue><ssdm name="icmp_ln874_35"/></StgValue>
</operation>

<operation id="876" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
bb102.0_ifconv:756 %icmp_ln768_17 = icmp_eq  i6 %Range1_V_2_5, i6

]]></Node>
<StgValue><ssdm name="icmp_ln768_17"/></StgValue>
</operation>

<operation id="877" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="17" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:902 %sext_ln703_830 = sext i16 %select_ln340_132

]]></Node>
<StgValue><ssdm name="sext_ln703_830"/></StgValue>
</operation>

<operation id="878" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="17" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:903 %sext_ln703_831 = sext i16 %select_ln384_1947

]]></Node>
<StgValue><ssdm name="sext_ln703_831"/></StgValue>
</operation>

<operation id="879" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb102.0_ifconv:904 %add_ln1192_8 = add i17 %sext_ln703_831, i17 %sext_ln703_830

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="880" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:905 %tmp_8858 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1192_8, i32

]]></Node>
<StgValue><ssdm name="tmp_8858"/></StgValue>
</operation>

<operation id="881" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:906 %add_ln703_8 = add i16 %select_ln340_132, i16 %select_ln384_1947

]]></Node>
<StgValue><ssdm name="add_ln703_8"/></StgValue>
</operation>

<operation id="882" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:907 %tmp_8859 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln703_8, i32

]]></Node>
<StgValue><ssdm name="tmp_8859"/></StgValue>
</operation>

<operation id="883" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:908 %xor_ln785_2178 = xor i1 %tmp_8858, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2178"/></StgValue>
</operation>

<operation id="884" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:909 %and_ln785_26 = and i1 %tmp_8859, i1 %xor_ln785_2178

]]></Node>
<StgValue><ssdm name="and_ln785_26"/></StgValue>
</operation>

<operation id="885" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:910 %xor_ln786_1032 = xor i1 %tmp_8859, i1

]]></Node>
<StgValue><ssdm name="xor_ln786_1032"/></StgValue>
</operation>

<operation id="886" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:911 %and_ln786_2058 = and i1 %tmp_8858, i1 %xor_ln786_1032

]]></Node>
<StgValue><ssdm name="and_ln786_2058"/></StgValue>
</operation>

<operation id="887" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:912 %xor_ln340_63 = xor i1 %tmp_8858, i1 %tmp_8859

]]></Node>
<StgValue><ssdm name="xor_ln340_63"/></StgValue>
</operation>

<operation id="888" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:913 %xor_ln340_64 = xor i1 %xor_ln340_63, i1

]]></Node>
<StgValue><ssdm name="xor_ln340_64"/></StgValue>
</operation>

<operation id="889" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:914 %or_ln340_8 = or i1 %and_ln785_26, i1 %xor_ln340_64

]]></Node>
<StgValue><ssdm name="or_ln340_8"/></StgValue>
</operation>

<operation id="890" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:915 %select_ln340_126 = select i1 %xor_ln340_63, i16, i16 %add_ln703_8

]]></Node>
<StgValue><ssdm name="select_ln340_126"/></StgValue>
</operation>

<operation id="891" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:916 %select_ln388_8 = select i1 %and_ln786_2058, i16, i16 %add_ln703_8

]]></Node>
<StgValue><ssdm name="select_ln388_8"/></StgValue>
</operation>

<operation id="892" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:917 %select_ln340_138 = select i1 %or_ln340_8, i16 %select_ln340_126, i16 %select_ln388_8

]]></Node>
<StgValue><ssdm name="select_ln340_138"/></StgValue>
</operation>

<operation id="893" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="17" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:918 %sext_ln703_832 = sext i16 %select_ln340_133

]]></Node>
<StgValue><ssdm name="sext_ln703_832"/></StgValue>
</operation>

<operation id="894" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="17" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:919 %sext_ln703_833 = sext i16 %select_ln384_1949

]]></Node>
<StgValue><ssdm name="sext_ln703_833"/></StgValue>
</operation>

<operation id="895" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb102.0_ifconv:920 %add_ln1192_9 = add i17 %sext_ln703_833, i17 %sext_ln703_832

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="896" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:921 %tmp_8860 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1192_9, i32

]]></Node>
<StgValue><ssdm name="tmp_8860"/></StgValue>
</operation>

<operation id="897" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:922 %add_ln703_9 = add i16 %select_ln340_133, i16 %select_ln384_1949

]]></Node>
<StgValue><ssdm name="add_ln703_9"/></StgValue>
</operation>

<operation id="898" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:923 %tmp_8861 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln703_9, i32

]]></Node>
<StgValue><ssdm name="tmp_8861"/></StgValue>
</operation>

<operation id="899" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:924 %xor_ln785_2179 = xor i1 %tmp_8860, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2179"/></StgValue>
</operation>

<operation id="900" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:925 %and_ln785_27 = and i1 %tmp_8861, i1 %xor_ln785_2179

]]></Node>
<StgValue><ssdm name="and_ln785_27"/></StgValue>
</operation>

<operation id="901" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:926 %xor_ln786_1033 = xor i1 %tmp_8861, i1

]]></Node>
<StgValue><ssdm name="xor_ln786_1033"/></StgValue>
</operation>

<operation id="902" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:927 %and_ln786_2059 = and i1 %tmp_8860, i1 %xor_ln786_1033

]]></Node>
<StgValue><ssdm name="and_ln786_2059"/></StgValue>
</operation>

<operation id="903" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:928 %xor_ln340_65 = xor i1 %tmp_8860, i1 %tmp_8861

]]></Node>
<StgValue><ssdm name="xor_ln340_65"/></StgValue>
</operation>

<operation id="904" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:929 %xor_ln340_66 = xor i1 %xor_ln340_65, i1

]]></Node>
<StgValue><ssdm name="xor_ln340_66"/></StgValue>
</operation>

<operation id="905" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:930 %or_ln340_9 = or i1 %and_ln785_27, i1 %xor_ln340_66

]]></Node>
<StgValue><ssdm name="or_ln340_9"/></StgValue>
</operation>

<operation id="906" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:931 %select_ln340_127 = select i1 %xor_ln340_65, i16, i16 %add_ln703_9

]]></Node>
<StgValue><ssdm name="select_ln340_127"/></StgValue>
</operation>

<operation id="907" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:932 %select_ln388_9 = select i1 %and_ln786_2059, i16, i16 %add_ln703_9

]]></Node>
<StgValue><ssdm name="select_ln388_9"/></StgValue>
</operation>

<operation id="908" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:933 %select_ln340_139 = select i1 %or_ln340_9, i16 %select_ln340_127, i16 %select_ln388_9

]]></Node>
<StgValue><ssdm name="select_ln340_139"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="909" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb102.0_ifconv:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="910" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
bb102.0_ifconv:7 %specresourcelimit_ln0 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64, void @empty_0, void @empty_1, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln0"/></StgValue>
</operation>

<operation id="911" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:697 %trunc_ln708_15 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1094, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_15"/></StgValue>
</operation>

<operation id="912" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:698 %tmp_8831 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1094, i32

]]></Node>
<StgValue><ssdm name="tmp_8831"/></StgValue>
</operation>

<operation id="913" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:699 %tmp_8832 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1094, i32

]]></Node>
<StgValue><ssdm name="tmp_8832"/></StgValue>
</operation>

<operation id="914" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:702 %tmp_8833 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1094, i32

]]></Node>
<StgValue><ssdm name="tmp_8833"/></StgValue>
</operation>

<operation id="915" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:703 %or_ln412_1166 = or i1 %tmp_8831, i1 %icmp_ln718_16

]]></Node>
<StgValue><ssdm name="or_ln412_1166"/></StgValue>
</operation>

<operation id="916" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:704 %and_ln412_16 = and i1 %or_ln412_1166, i1 %tmp_8832

]]></Node>
<StgValue><ssdm name="and_ln412_16"/></StgValue>
</operation>

<operation id="917" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="1">
<![CDATA[
bb102.0_ifconv:705 %zext_ln415_1166 = zext i1 %and_ln412_16

]]></Node>
<StgValue><ssdm name="zext_ln415_1166"/></StgValue>
</operation>

<operation id="918" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:706 %add_ln415_1023 = add i16 %trunc_ln708_15, i16 %zext_ln415_1166

]]></Node>
<StgValue><ssdm name="add_ln415_1023"/></StgValue>
</operation>

<operation id="919" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:707 %tmp_8834 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1023, i32

]]></Node>
<StgValue><ssdm name="tmp_8834"/></StgValue>
</operation>

<operation id="920" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:708 %xor_ln416_1094 = xor i1 %tmp_8834, i1

]]></Node>
<StgValue><ssdm name="xor_ln416_1094"/></StgValue>
</operation>

<operation id="921" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:709 %and_ln416_16 = and i1 %tmp_8833, i1 %xor_ln416_1094

]]></Node>
<StgValue><ssdm name="and_ln416_16"/></StgValue>
</operation>

<operation id="922" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:715 %select_ln778_16 = select i1 %and_ln416_16, i1 %icmp_ln874_33, i1 %icmp_ln768_16

]]></Node>
<StgValue><ssdm name="select_ln778_16"/></StgValue>
</operation>

<operation id="923" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:716 %tmp_8835 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1094, i32

]]></Node>
<StgValue><ssdm name="tmp_8835"/></StgValue>
</operation>

<operation id="924" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:717 %xor_ln780_1022 = xor i1 %tmp_8835, i1

]]></Node>
<StgValue><ssdm name="xor_ln780_1022"/></StgValue>
</operation>

<operation id="925" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:718 %and_ln780_1022 = and i1 %icmp_ln874_32, i1 %xor_ln780_1022

]]></Node>
<StgValue><ssdm name="and_ln780_1022"/></StgValue>
</operation>

<operation id="926" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:719 %select_ln780_16 = select i1 %and_ln416_16, i1 %and_ln780_1022, i1 %icmp_ln874_33

]]></Node>
<StgValue><ssdm name="select_ln780_16"/></StgValue>
</operation>

<operation id="927" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:720 %and_ln781_1022 = and i1 %and_ln416_16, i1 %icmp_ln874_33

]]></Node>
<StgValue><ssdm name="and_ln781_1022"/></StgValue>
</operation>

<operation id="928" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:721 %xor_ln785_2166 = xor i1 %select_ln778_16, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2166"/></StgValue>
</operation>

<operation id="929" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:722 %or_ln785_1093 = or i1 %tmp_8834, i1 %xor_ln785_2166

]]></Node>
<StgValue><ssdm name="or_ln785_1093"/></StgValue>
</operation>

<operation id="930" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:723 %xor_ln785_2167 = xor i1 %tmp_8830, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2167"/></StgValue>
</operation>

<operation id="931" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:724 %and_ln785_16 = and i1 %or_ln785_1093, i1 %xor_ln785_2167

]]></Node>
<StgValue><ssdm name="and_ln785_16"/></StgValue>
</operation>

<operation id="932" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:725 %and_ln786_2046 = and i1 %tmp_8834, i1 %select_ln780_16

]]></Node>
<StgValue><ssdm name="and_ln786_2046"/></StgValue>
</operation>

<operation id="933" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:726 %or_ln786_1022 = or i1 %and_ln781_1022, i1 %and_ln786_2046

]]></Node>
<StgValue><ssdm name="or_ln786_1022"/></StgValue>
</operation>

<operation id="934" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:727 %xor_ln786_1022 = xor i1 %or_ln786_1022, i1

]]></Node>
<StgValue><ssdm name="xor_ln786_1022"/></StgValue>
</operation>

<operation id="935" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:728 %and_ln786_2047 = and i1 %tmp_8830, i1 %xor_ln786_1022

]]></Node>
<StgValue><ssdm name="and_ln786_2047"/></StgValue>
</operation>

<operation id="936" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:729 %select_ln384_1950 = select i1 %and_ln785_16, i16, i16

]]></Node>
<StgValue><ssdm name="select_ln384_1950"/></StgValue>
</operation>

<operation id="937" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:730 %or_ln384_1022 = or i1 %and_ln785_16, i1 %and_ln786_2047

]]></Node>
<StgValue><ssdm name="or_ln384_1022"/></StgValue>
</operation>

<operation id="938" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:731 %select_ln384_1951 = select i1 %or_ln384_1022, i16 %select_ln384_1950, i16 %add_ln415_1023

]]></Node>
<StgValue><ssdm name="select_ln384_1951"/></StgValue>
</operation>

<operation id="939" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb102.0_ifconv:739 %trunc_ln708_16 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln1118_1095, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln708_16"/></StgValue>
</operation>

<operation id="940" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:740 %tmp_8837 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1095, i32

]]></Node>
<StgValue><ssdm name="tmp_8837"/></StgValue>
</operation>

<operation id="941" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:741 %tmp_8838 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1095, i32

]]></Node>
<StgValue><ssdm name="tmp_8838"/></StgValue>
</operation>

<operation id="942" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:744 %tmp_8839 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1095, i32

]]></Node>
<StgValue><ssdm name="tmp_8839"/></StgValue>
</operation>

<operation id="943" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:745 %or_ln412_1167 = or i1 %tmp_8837, i1 %icmp_ln718_17

]]></Node>
<StgValue><ssdm name="or_ln412_1167"/></StgValue>
</operation>

<operation id="944" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:746 %and_ln412_17 = and i1 %or_ln412_1167, i1 %tmp_8838

]]></Node>
<StgValue><ssdm name="and_ln412_17"/></StgValue>
</operation>

<operation id="945" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="1">
<![CDATA[
bb102.0_ifconv:747 %zext_ln415_1167 = zext i1 %and_ln412_17

]]></Node>
<StgValue><ssdm name="zext_ln415_1167"/></StgValue>
</operation>

<operation id="946" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:748 %add_ln415_1024 = add i16 %trunc_ln708_16, i16 %zext_ln415_1167

]]></Node>
<StgValue><ssdm name="add_ln415_1024"/></StgValue>
</operation>

<operation id="947" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:749 %tmp_8840 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln415_1024, i32

]]></Node>
<StgValue><ssdm name="tmp_8840"/></StgValue>
</operation>

<operation id="948" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:750 %xor_ln416_1095 = xor i1 %tmp_8840, i1

]]></Node>
<StgValue><ssdm name="xor_ln416_1095"/></StgValue>
</operation>

<operation id="949" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:751 %and_ln416_17 = and i1 %tmp_8839, i1 %xor_ln416_1095

]]></Node>
<StgValue><ssdm name="and_ln416_17"/></StgValue>
</operation>

<operation id="950" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:757 %select_ln778_17 = select i1 %and_ln416_17, i1 %icmp_ln874_35, i1 %icmp_ln768_17

]]></Node>
<StgValue><ssdm name="select_ln778_17"/></StgValue>
</operation>

<operation id="951" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:758 %tmp_8841 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln1118_1095, i32

]]></Node>
<StgValue><ssdm name="tmp_8841"/></StgValue>
</operation>

<operation id="952" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:759 %xor_ln780_1023 = xor i1 %tmp_8841, i1

]]></Node>
<StgValue><ssdm name="xor_ln780_1023"/></StgValue>
</operation>

<operation id="953" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:760 %and_ln780_1023 = and i1 %icmp_ln874_34, i1 %xor_ln780_1023

]]></Node>
<StgValue><ssdm name="and_ln780_1023"/></StgValue>
</operation>

<operation id="954" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb102.0_ifconv:761 %select_ln780_17 = select i1 %and_ln416_17, i1 %and_ln780_1023, i1 %icmp_ln874_35

]]></Node>
<StgValue><ssdm name="select_ln780_17"/></StgValue>
</operation>

<operation id="955" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:762 %and_ln781_1023 = and i1 %and_ln416_17, i1 %icmp_ln874_35

]]></Node>
<StgValue><ssdm name="and_ln781_1023"/></StgValue>
</operation>

<operation id="956" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:763 %xor_ln785_2168 = xor i1 %select_ln778_17, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2168"/></StgValue>
</operation>

<operation id="957" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:764 %or_ln785_1094 = or i1 %tmp_8840, i1 %xor_ln785_2168

]]></Node>
<StgValue><ssdm name="or_ln785_1094"/></StgValue>
</operation>

<operation id="958" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:765 %xor_ln785_2169 = xor i1 %tmp_8836, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2169"/></StgValue>
</operation>

<operation id="959" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:766 %and_ln785_17 = and i1 %or_ln785_1094, i1 %xor_ln785_2169

]]></Node>
<StgValue><ssdm name="and_ln785_17"/></StgValue>
</operation>

<operation id="960" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:767 %and_ln786_2048 = and i1 %tmp_8840, i1 %select_ln780_17

]]></Node>
<StgValue><ssdm name="and_ln786_2048"/></StgValue>
</operation>

<operation id="961" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:768 %or_ln786_1023 = or i1 %and_ln781_1023, i1 %and_ln786_2048

]]></Node>
<StgValue><ssdm name="or_ln786_1023"/></StgValue>
</operation>

<operation id="962" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:769 %xor_ln786_1023 = xor i1 %or_ln786_1023, i1

]]></Node>
<StgValue><ssdm name="xor_ln786_1023"/></StgValue>
</operation>

<operation id="963" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:770 %and_ln786_2049 = and i1 %tmp_8836, i1 %xor_ln786_1023

]]></Node>
<StgValue><ssdm name="and_ln786_2049"/></StgValue>
</operation>

<operation id="964" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:771 %select_ln384_1952 = select i1 %and_ln785_17, i16, i16

]]></Node>
<StgValue><ssdm name="select_ln384_1952"/></StgValue>
</operation>

<operation id="965" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:772 %or_ln384_1023 = or i1 %and_ln785_17, i1 %and_ln786_2049

]]></Node>
<StgValue><ssdm name="or_ln384_1023"/></StgValue>
</operation>

<operation id="966" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:773 %select_ln384_1953 = select i1 %or_ln384_1023, i16 %select_ln384_1952, i16 %add_ln415_1024

]]></Node>
<StgValue><ssdm name="select_ln384_1953"/></StgValue>
</operation>

<operation id="967" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="17" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:934 %sext_ln703_834 = sext i16 %select_ln340_134

]]></Node>
<StgValue><ssdm name="sext_ln703_834"/></StgValue>
</operation>

<operation id="968" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="17" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:935 %sext_ln703_835 = sext i16 %select_ln384_1951

]]></Node>
<StgValue><ssdm name="sext_ln703_835"/></StgValue>
</operation>

<operation id="969" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb102.0_ifconv:936 %add_ln1192_10 = add i17 %sext_ln703_835, i17 %sext_ln703_834

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="970" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:937 %tmp_8862 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1192_10, i32

]]></Node>
<StgValue><ssdm name="tmp_8862"/></StgValue>
</operation>

<operation id="971" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:938 %add_ln703_10 = add i16 %select_ln340_134, i16 %select_ln384_1951

]]></Node>
<StgValue><ssdm name="add_ln703_10"/></StgValue>
</operation>

<operation id="972" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:939 %tmp_8863 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln703_10, i32

]]></Node>
<StgValue><ssdm name="tmp_8863"/></StgValue>
</operation>

<operation id="973" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:940 %xor_ln785_2180 = xor i1 %tmp_8862, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2180"/></StgValue>
</operation>

<operation id="974" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:941 %and_ln785_28 = and i1 %tmp_8863, i1 %xor_ln785_2180

]]></Node>
<StgValue><ssdm name="and_ln785_28"/></StgValue>
</operation>

<operation id="975" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:942 %xor_ln786_1034 = xor i1 %tmp_8863, i1

]]></Node>
<StgValue><ssdm name="xor_ln786_1034"/></StgValue>
</operation>

<operation id="976" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:943 %and_ln786_2060 = and i1 %tmp_8862, i1 %xor_ln786_1034

]]></Node>
<StgValue><ssdm name="and_ln786_2060"/></StgValue>
</operation>

<operation id="977" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:944 %xor_ln340_67 = xor i1 %tmp_8862, i1 %tmp_8863

]]></Node>
<StgValue><ssdm name="xor_ln340_67"/></StgValue>
</operation>

<operation id="978" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:945 %xor_ln340_68 = xor i1 %xor_ln340_67, i1

]]></Node>
<StgValue><ssdm name="xor_ln340_68"/></StgValue>
</operation>

<operation id="979" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:946 %or_ln340_10 = or i1 %and_ln785_28, i1 %xor_ln340_68

]]></Node>
<StgValue><ssdm name="or_ln340_10"/></StgValue>
</operation>

<operation id="980" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:947 %select_ln340_128 = select i1 %xor_ln340_67, i16, i16 %add_ln703_10

]]></Node>
<StgValue><ssdm name="select_ln340_128"/></StgValue>
</operation>

<operation id="981" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:948 %select_ln388_10 = select i1 %and_ln786_2060, i16, i16 %add_ln703_10

]]></Node>
<StgValue><ssdm name="select_ln388_10"/></StgValue>
</operation>

<operation id="982" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:949 %select_ln340_140 = select i1 %or_ln340_10, i16 %select_ln340_128, i16 %select_ln388_10

]]></Node>
<StgValue><ssdm name="select_ln340_140"/></StgValue>
</operation>

<operation id="983" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="17" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:950 %sext_ln703_836 = sext i16 %select_ln340_135

]]></Node>
<StgValue><ssdm name="sext_ln703_836"/></StgValue>
</operation>

<operation id="984" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="17" op_0_bw="16">
<![CDATA[
bb102.0_ifconv:951 %sext_ln703_837 = sext i16 %select_ln384_1953

]]></Node>
<StgValue><ssdm name="sext_ln703_837"/></StgValue>
</operation>

<operation id="985" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb102.0_ifconv:952 %add_ln1192_11 = add i17 %sext_ln703_837, i17 %sext_ln703_836

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="986" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:953 %tmp_8864 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1192_11, i32

]]></Node>
<StgValue><ssdm name="tmp_8864"/></StgValue>
</operation>

<operation id="987" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:954 %add_ln703_11 = add i16 %select_ln340_135, i16 %select_ln384_1953

]]></Node>
<StgValue><ssdm name="add_ln703_11"/></StgValue>
</operation>

<operation id="988" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
bb102.0_ifconv:955 %tmp_8865 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln703_11, i32

]]></Node>
<StgValue><ssdm name="tmp_8865"/></StgValue>
</operation>

<operation id="989" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:956 %xor_ln785_2181 = xor i1 %tmp_8864, i1

]]></Node>
<StgValue><ssdm name="xor_ln785_2181"/></StgValue>
</operation>

<operation id="990" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:957 %and_ln785_29 = and i1 %tmp_8865, i1 %xor_ln785_2181

]]></Node>
<StgValue><ssdm name="and_ln785_29"/></StgValue>
</operation>

<operation id="991" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:958 %xor_ln786_1035 = xor i1 %tmp_8865, i1

]]></Node>
<StgValue><ssdm name="xor_ln786_1035"/></StgValue>
</operation>

<operation id="992" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:959 %and_ln786_2061 = and i1 %tmp_8864, i1 %xor_ln786_1035

]]></Node>
<StgValue><ssdm name="and_ln786_2061"/></StgValue>
</operation>

<operation id="993" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:960 %xor_ln340_69 = xor i1 %tmp_8864, i1 %tmp_8865

]]></Node>
<StgValue><ssdm name="xor_ln340_69"/></StgValue>
</operation>

<operation id="994" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:961 %xor_ln340_70 = xor i1 %xor_ln340_69, i1

]]></Node>
<StgValue><ssdm name="xor_ln340_70"/></StgValue>
</operation>

<operation id="995" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb102.0_ifconv:962 %or_ln340_11 = or i1 %and_ln785_29, i1 %xor_ln340_70

]]></Node>
<StgValue><ssdm name="or_ln340_11"/></StgValue>
</operation>

<operation id="996" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:963 %select_ln340_129 = select i1 %xor_ln340_69, i16, i16 %add_ln703_11

]]></Node>
<StgValue><ssdm name="select_ln340_129"/></StgValue>
</operation>

<operation id="997" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:964 %select_ln388_11 = select i1 %and_ln786_2061, i16, i16 %add_ln703_11

]]></Node>
<StgValue><ssdm name="select_ln388_11"/></StgValue>
</operation>

<operation id="998" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb102.0_ifconv:965 %select_ln340_141 = select i1 %or_ln340_11, i16 %select_ln340_129, i16 %select_ln388_11

]]></Node>
<StgValue><ssdm name="select_ln340_141"/></StgValue>
</operation>

<operation id="999" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="96" op_0_bw="96" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:966 %mrv = insertvalue i96, i16 %select_ln340_136

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="1000" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="96" op_0_bw="96" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:967 %mrv_1 = insertvalue i96 %mrv, i16 %select_ln340_137

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="1001" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="96" op_0_bw="96" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:968 %mrv_2 = insertvalue i96 %mrv_1, i16 %select_ln340_138

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="1002" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="96" op_0_bw="96" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:969 %mrv_3 = insertvalue i96 %mrv_2, i16 %select_ln340_139

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="1003" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="96" op_0_bw="96" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:970 %mrv_4 = insertvalue i96 %mrv_3, i16 %select_ln340_140

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="1004" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="96" op_0_bw="96" op_1_bw="16">
<![CDATA[
bb102.0_ifconv:971 %mrv_5 = insertvalue i96 %mrv_4, i16 %select_ln340_141

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="1005" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="96">
<![CDATA[
bb102.0_ifconv:972 %ret_ln68 = ret i96 %mrv_5

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
