// Seed: 2201463752
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = -1'b0;
endmodule
module module_1 #(
    parameter id_11 = 32'd63,
    parameter id_2  = 32'd26
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  output wire id_1;
  wire  [  id_2  :  id_2  ]  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  _id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ;
  logic [-1 : id_11] id_30 = 1;
  module_0 modCall_1 (
      id_8,
      id_28,
      id_18,
      id_10,
      id_6
  );
  assign id_29 = id_13;
  assign id_23 = 1 ? id_17 : id_28;
  wire  id_31;
  logic id_32;
  ;
endmodule
