

================================================================
== Vitis HLS Report for 'Bert_layer'
================================================================
* Date:           Sat Sep  2 22:11:42 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.352 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  426102783|  426102783|  4.261 sec|  4.261 sec|  426102784|  426102784|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |                                                                  |                                                       |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |                             Instance                             |                         Module                        |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |grp_Linear_layer_qkv_fu_302                                       |Linear_layer_qkv                                       |  35527694|  35527694|  0.355 sec|  0.355 sec|  35527694|  35527694|       no|
        |grp_Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2_fu_318  |Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2  |      9218|      9218|  92.180 us|  92.180 us|      9218|      9218|       no|
        |grp_Self_attention_fu_324                                         |Self_attention                                         |     44881|     44881|   0.449 ms|   0.449 ms|     44881|     44881|       no|
        |grp_Bert_layer_Pipeline_l_bias_i10_l_j10_fu_332                   |Bert_layer_Pipeline_l_bias_i10_l_j10                   |      9225|      9225|  92.250 us|  92.250 us|      9225|      9225|       no|
        |grp_Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2_fu_339  |Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2  |     36866|     36866|   0.369 ms|   0.369 ms|     36866|     36866|       no|
        |grp_Bert_layer_Pipeline_l_S_k_0_k3_fu_344                         |Bert_layer_Pipeline_l_S_k_0_k3                         |      3848|      3848|  38.480 us|  38.480 us|      3848|      3848|       no|
        |grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11_fu_356                |Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11                |      9225|      9225|  92.250 us|  92.250 us|      9225|      9225|       no|
        |grp_Layer_norm_fu_364                                             |Layer_norm                                             |     56254|     56254|   0.563 ms|   0.563 ms|     56254|     56254|       no|
        |grp_Bert_layer_Pipeline_l_bias_i16_l_j15_fu_374                   |Bert_layer_Pipeline_l_bias_i16_l_j15                   |     36873|     36873|   0.369 ms|   0.369 ms|     36873|     36873|       no|
        |grp_Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2_fu_381  |Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2  |      9218|      9218|  92.180 us|  92.180 us|      9218|      9218|       no|
        |grp_Bert_layer_Pipeline_l_S_k_0_k4_fu_386                         |Bert_layer_Pipeline_l_S_k_0_k4                         |      3848|      3848|  38.480 us|  38.480 us|      3848|      3848|       no|
        |grp_Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16_fu_398                |Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16                |     37067|     37067|   0.371 ms|   0.371 ms|     37067|     37067|       no|
        |grp_Bert_layer_Pipeline_l_bias_i19_l_j18_fu_434                   |Bert_layer_Pipeline_l_bias_i19_l_j18                   |      9225|      9225|  92.250 us|  92.250 us|      9225|      9225|       no|
        |grp_Bert_layer_Pipeline_l_S_k_0_k5_fu_441                         |Bert_layer_Pipeline_l_S_k_0_k5                         |     15368|     15368|   0.154 ms|   0.154 ms|     15368|     15368|       no|
        |grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117_fu_453               |Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117               |      9225|      9225|  92.250 us|  92.250 us|      9225|      9225|       no|
        |grp_Layer_norm_1_fu_460                                           |Layer_norm_1                                           |     56254|     56254|   0.563 ms|   0.563 ms|     56254|     56254|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        +--------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |                    |    Latency (cycles)   | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |    min    |    max    |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |- l_gemm_i9_l_j9    |   35509248|   35509248|      3853|          -|          -|   9216|        no|
        |- l_gemm_i15_l_j14  |  142036992|  142036992|      3853|          -|          -|  36864|        no|
        |- l_gemm_i18_l_j17  |  141677568|  141677568|     15373|          -|          -|   9216|        no|
        +--------------------+-----------+-----------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    474|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      121|  212|   58768|  51918|    0|
|Memory           |      544|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1862|    -|
|Register         |        -|    -|     380|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      665|  212|   59148|  54254|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |      237|   96|      55|    101|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2_fu_318  |Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2  |        0|    0|     45|    182|    0|
    |grp_Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2_fu_339  |Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2  |        0|    0|     51|    195|    0|
    |grp_Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2_fu_381  |Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2  |        0|    0|     45|    182|    0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11_fu_356                |Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11                |        0|    0|    233|    214|    0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117_fu_453               |Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117               |        0|    0|    233|    214|    0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16_fu_398                |Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16                |       35|  117|  26569|  18214|    0|
    |grp_Bert_layer_Pipeline_l_S_k_0_k3_fu_344                         |Bert_layer_Pipeline_l_S_k_0_k3                         |        0|    0|    335|    257|    0|
    |grp_Bert_layer_Pipeline_l_S_k_0_k4_fu_386                         |Bert_layer_Pipeline_l_S_k_0_k4                         |        0|    0|    337|    259|    0|
    |grp_Bert_layer_Pipeline_l_S_k_0_k5_fu_441                         |Bert_layer_Pipeline_l_S_k_0_k5                         |        0|    0|    339|    266|    0|
    |grp_Bert_layer_Pipeline_l_bias_i10_l_j10_fu_332                   |Bert_layer_Pipeline_l_bias_i10_l_j10                   |        0|    0|    233|    214|    0|
    |grp_Bert_layer_Pipeline_l_bias_i16_l_j15_fu_374                   |Bert_layer_Pipeline_l_bias_i16_l_j15                   |        0|    0|    241|    227|    0|
    |grp_Bert_layer_Pipeline_l_bias_i19_l_j18_fu_434                   |Bert_layer_Pipeline_l_bias_i19_l_j18                   |        0|    0|    233|    214|    0|
    |grp_Layer_norm_fu_364                                             |Layer_norm                                             |        0|    0|   1875|   1490|    0|
    |grp_Layer_norm_1_fu_460                                           |Layer_norm_1                                           |        0|    0|   1875|   1490|    0|
    |grp_Linear_layer_qkv_fu_302                                       |Linear_layer_qkv                                       |        0|    5|   1078|   1721|    0|
    |grp_Self_attention_fu_324                                         |Self_attention                                         |       86|   77|  23720|  24016|    0|
    |dadd_64ns_64ns_64_7_full_dsp_1_U396                               |dadd_64ns_64ns_64_7_full_dsp_1                         |        0|    3|    630|   1141|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U388                               |fadd_32ns_32ns_32_5_full_dsp_1                         |        0|    2|    205|    390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U387                           |faddfsub_32ns_32ns_32_5_full_dsp_1                     |        0|    2|    205|    390|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_U391                                |fdiv_32ns_32ns_32_16_no_dsp_1                          |        0|    0|      0|      0|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_U392                                |fdiv_32ns_32ns_32_16_no_dsp_1                          |        0|    0|      0|      0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U389                                |fmul_32ns_32ns_32_4_max_dsp_1                          |        0|    3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U390                                |fmul_32ns_32ns_32_4_max_dsp_1                          |        0|    3|    143|    321|    0|
    |fpext_32ns_64_2_no_dsp_1_U394                                     |fpext_32ns_64_2_no_dsp_1                               |        0|    0|      0|      0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U393                                   |fptrunc_64ns_32_2_no_dsp_1                             |        0|    0|      0|      0|    0|
    |fsqrt_32ns_32ns_32_16_no_dsp_1_U395                               |fsqrt_32ns_32ns_32_16_no_dsp_1                         |        0|    0|      0|      0|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                             |                                                       |      121|  212|  58768|  51918|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory |       Module       | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |v220_U  |v220_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v221_U  |v220_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v222_U  |v220_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v224_U  |v220_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v229_U  |v220_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v223_U  |v223_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v225_U  |v223_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v226_U  |v223_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v230_U  |v223_RAM_AUTO_1R1W  |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v227_U  |v227_RAM_AUTO_1R1W  |      128|  0|   0|    0|  36864|   32|     1|      1179648|
    |v228_U  |v228_RAM_AUTO_1R1W  |      128|  0|   0|    0|  36864|   32|     1|      1179648|
    +--------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total   |                    |      544|  0|   0|    0| 156672|  352|    11|      5013504|
    +--------+--------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln179_1_fu_495_p2             |         +|   0|  0|  17|          14|           1|
    |add_ln179_fu_507_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln180_fu_535_p2               |         +|   0|  0|  13|          10|           1|
    |add_ln286_1_fu_642_p2             |         +|   0|  0|  23|          16|           1|
    |add_ln286_fu_654_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln287_fu_682_p2               |         +|   0|  0|  12|          12|           1|
    |add_ln339_1_fu_806_p2             |         +|   0|  0|  17|          14|           1|
    |add_ln339_fu_818_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln340_fu_846_p2               |         +|   0|  0|  13|          10|           1|
    |empty_374_fu_598_p2               |         +|   0|  0|  17|          14|          14|
    |empty_377_fu_762_p2               |         +|   0|  0|  16|          16|          16|
    |empty_380_fu_911_p2               |         +|   0|  0|  14|          14|          14|
    |empty_376_fu_753_p2               |         -|   0|  0|  16|          16|          16|
    |empty_379_fu_902_p2               |         -|   0|  0|  14|          14|          14|
    |sub_ln182_fu_589_p2               |         -|   0|  0|  17|          14|          14|
    |sub_ln183_fu_627_p2               |         -|   0|  0|  27|          20|          20|
    |sub_ln289_fu_740_p2               |         -|   0|  0|  17|          14|          14|
    |sub_ln290_fu_791_p2               |         -|   0|  0|  29|          22|          22|
    |sub_ln342_fu_885_p2               |         -|   0|  0|  23|          16|          16|
    |sub_ln343_fu_940_p2               |         -|   0|  0|  29|          22|          22|
    |icmp_ln179_fu_489_p2              |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln180_fu_513_p2              |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln286_fu_636_p2              |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln287_fu_660_p2              |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln339_fu_800_p2              |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln340_fu_824_p2              |      icmp|   0|  0|  11|          10|          10|
    |ap_block_state14_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state24_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |select_ln179_1_fu_527_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln179_fu_519_p3            |    select|   0|  0|  10|           1|           1|
    |select_ln286_1_fu_674_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln286_fu_666_p3            |    select|   0|  0|  12|           1|           1|
    |select_ln339_1_fu_838_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln339_fu_830_p3            |    select|   0|  0|  10|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 474|         355|         285|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  164|         37|    1|         37|
    |grp_Linear_layer_qkv_fu_302_v203_q0  |   20|          4|   32|        128|
    |grp_Linear_layer_qkv_fu_302_v204_q0  |   20|          4|   32|        128|
    |grp_Linear_layer_qkv_fu_302_v3_q0    |   20|          4|   32|        128|
    |grp_Linear_layer_qkv_fu_302_v3_q1    |   20|          4|   32|        128|
    |grp_fu_1134_ce                       |   65|         13|    1|         13|
    |grp_fu_1134_opcode                   |   65|         13|    2|         26|
    |grp_fu_1134_p0                       |   65|         13|   32|        416|
    |grp_fu_1134_p1                       |   65|         13|   32|        416|
    |grp_fu_1138_ce                       |   25|          5|    1|          5|
    |grp_fu_1138_p0                       |   25|          5|   32|        160|
    |grp_fu_1138_p1                       |   25|          5|   32|        160|
    |grp_fu_1142_ce                       |   42|          8|    1|          8|
    |grp_fu_1142_p0                       |   42|          8|   32|        256|
    |grp_fu_1142_p1                       |   42|          8|   32|        256|
    |grp_fu_1146_ce                       |   14|          3|    1|          3|
    |grp_fu_1146_p0                       |   14|          3|   32|         96|
    |grp_fu_1146_p1                       |   14|          3|   32|         96|
    |grp_fu_1150_ce                       |   20|          4|    1|          4|
    |grp_fu_1150_p0                       |   20|          4|   32|        128|
    |grp_fu_1150_p1                       |   20|          4|   32|        128|
    |grp_fu_1154_ce                       |   20|          4|    1|          4|
    |grp_fu_1154_p0                       |   20|          4|   32|        128|
    |grp_fu_1154_p1                       |   20|          4|   32|        128|
    |grp_fu_1158_ce                       |   20|          4|    1|          4|
    |grp_fu_1158_p0                       |   20|          4|   64|        256|
    |grp_fu_1161_ce                       |   20|          4|    1|          4|
    |grp_fu_1161_p0                       |   20|          4|   32|        128|
    |grp_fu_1164_ce                       |   14|          3|    1|          3|
    |grp_fu_1164_p0                       |   14|          3|   32|         96|
    |grp_fu_1164_p1                       |   14|          3|   32|         96|
    |grp_fu_1168_ce                       |   14|          3|    1|          3|
    |grp_fu_1168_p0                       |   14|          3|   64|        192|
    |grp_fu_1168_p1                       |   14|          3|   64|        192|
    |i15_fu_246                           |    9|          2|    4|          8|
    |i18_fu_258                           |    9|          2|    4|          8|
    |i9_fu_190                            |    9|          2|    4|          8|
    |indvar_flatten38_fu_250              |    9|          2|   16|         32|
    |indvar_flatten6_fu_194               |    9|          2|   14|         28|
    |indvar_flatten70_fu_262              |    9|          2|   14|         28|
    |j14_fu_242                           |    9|          2|   12|         24|
    |j17_fu_254                           |    9|          2|   10|         20|
    |j9_fu_186                            |    9|          2|   10|         20|
    |v202_address0                        |   14|          3|   14|         42|
    |v202_ce0                             |   14|          3|    1|          3|
    |v203_ce0                             |    9|          2|    1|          2|
    |v204_ce0                             |    9|          2|    1|          2|
    |v205_ce0                             |    9|          2|    1|          2|
    |v206_ce0                             |    9|          2|    1|          2|
    |v207_ce0                             |    9|          2|    1|          2|
    |v208_ce0                             |    9|          2|    1|          2|
    |v220_address0                        |   14|          3|   14|         42|
    |v220_ce0                             |   14|          3|    1|          3|
    |v220_ce1                             |    9|          2|    1|          2|
    |v220_we0                             |    9|          2|    1|          2|
    |v221_address0                        |   14|          3|   14|         42|
    |v221_ce0                             |   14|          3|    1|          3|
    |v221_ce1                             |    9|          2|    1|          2|
    |v221_we0                             |    9|          2|    1|          2|
    |v222_address0                        |   14|          3|   14|         42|
    |v222_ce0                             |   14|          3|    1|          3|
    |v222_ce1                             |    9|          2|    1|          2|
    |v222_we0                             |    9|          2|    1|          2|
    |v223_address0                        |   14|          3|   14|         42|
    |v223_ce0                             |   14|          3|    1|          3|
    |v223_we0                             |    9|          2|    1|          2|
    |v224_address0                        |   31|          6|   14|         84|
    |v224_ce0                             |   31|          6|    1|          6|
    |v224_ce1                             |    9|          2|    1|          2|
    |v224_d0                              |   20|          4|   32|        128|
    |v224_we0                             |   20|          4|    1|          4|
    |v225_address0                        |   14|          3|   14|         42|
    |v225_ce0                             |   14|          3|    1|          3|
    |v225_we0                             |    9|          2|    1|          2|
    |v226_address0                        |   20|          4|   14|         56|
    |v226_ce0                             |   20|          4|    1|          4|
    |v226_we0                             |    9|          2|    1|          2|
    |v227_address0                        |   31|          6|   16|         96|
    |v227_ce0                             |   31|          6|    1|          6|
    |v227_ce1                             |    9|          2|    1|          2|
    |v227_d0                              |   20|          4|   32|        128|
    |v227_we0                             |   20|          4|    1|          4|
    |v228_address0                        |   14|          3|   16|         48|
    |v228_ce0                             |   14|          3|    1|          3|
    |v228_we0                             |    9|          2|    1|          2|
    |v229_address0                        |   31|          6|   14|         84|
    |v229_ce0                             |   31|          6|    1|          6|
    |v229_ce1                             |    9|          2|    1|          2|
    |v229_d0                              |   20|          4|   32|        128|
    |v229_we0                             |   20|          4|    1|          4|
    |v230_address0                        |   14|          3|   14|         42|
    |v230_ce0                             |   14|          3|    1|          3|
    |v230_we0                             |    9|          2|    1|          2|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                | 1862|        385| 1204|       5274|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                      |  36|   0|   36|          0|
    |empty_374_reg_1009                                                             |  14|   0|   14|          0|
    |empty_377_reg_1072                                                             |  16|   0|   16|          0|
    |empty_380_reg_1114                                                             |  14|   0|   14|          0|
    |grp_Bert_layer_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_175_2_fu_318_ap_start_reg  |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_VITIS_LOOP_281_1_VITIS_LOOP_282_2_fu_339_ap_start_reg  |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_VITIS_LOOP_334_1_VITIS_LOOP_335_2_fu_381_ap_start_reg  |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j117_fu_453_ap_start_reg               |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i11_l_j11_fu_356_ap_start_reg                |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i17_l_j16_fu_398_ap_start_reg                |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_k_0_k3_fu_344_ap_start_reg                         |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_k_0_k4_fu_386_ap_start_reg                         |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_k_0_k5_fu_441_ap_start_reg                         |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_bias_i10_l_j10_fu_332_ap_start_reg                   |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_bias_i16_l_j15_fu_374_ap_start_reg                   |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_bias_i19_l_j18_fu_434_ap_start_reg                   |   1|   0|    1|          0|
    |grp_Layer_norm_1_fu_460_ap_start_reg                                           |   1|   0|    1|          0|
    |grp_Layer_norm_fu_364_ap_start_reg                                             |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_fu_302_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_Self_attention_fu_324_ap_start_reg                                         |   1|   0|    1|          0|
    |i15_fu_246                                                                     |   4|   0|    4|          0|
    |i18_fu_258                                                                     |   4|   0|    4|          0|
    |i9_fu_190                                                                      |   4|   0|    4|          0|
    |indvar_flatten38_fu_250                                                        |  16|   0|   16|          0|
    |indvar_flatten6_fu_194                                                         |  14|   0|   14|          0|
    |indvar_flatten70_fu_262                                                        |  14|   0|   14|          0|
    |j14_fu_242                                                                     |  12|   0|   12|          0|
    |j17_fu_254                                                                     |  10|   0|   10|          0|
    |j9_fu_186                                                                      |  10|   0|   10|          0|
    |select_ln179_1_reg_977                                                         |   4|   0|    4|          0|
    |select_ln179_reg_970                                                           |  10|   0|   10|          0|
    |select_ln286_1_reg_1039                                                        |   4|   0|    4|          0|
    |select_ln286_reg_1032                                                          |  12|   0|   12|          0|
    |select_ln339_1_reg_1102                                                        |   4|   0|    4|          0|
    |select_ln339_reg_1095                                                          |  10|   0|   10|          0|
    |sub_ln182_reg_1004                                                             |   6|   0|   14|          8|
    |sub_ln183_reg_1019                                                             |  12|   0|   20|          8|
    |sub_ln289_reg_1067                                                             |   6|   0|   14|          8|
    |sub_ln290_reg_1082                                                             |  14|   0|   22|          8|
    |sub_ln342_reg_1109                                                             |   6|   0|   16|         10|
    |sub_ln343_reg_1124                                                             |  12|   0|   22|         10|
    |v224_load_reg_1024                                                             |  32|   0|   32|          0|
    |v227_load_reg_1087                                                             |  32|   0|   32|          0|
    |v229_load_reg_1129                                                             |  32|   0|   32|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          | 380|   0|  432|         52|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|v202_address0  |  out|   14|   ap_memory|          v202|         array|
|v202_ce0       |  out|    1|   ap_memory|          v202|         array|
|v202_q0        |   in|   32|   ap_memory|          v202|         array|
|v203_address0  |  out|   20|   ap_memory|          v203|         array|
|v203_ce0       |  out|    1|   ap_memory|          v203|         array|
|v203_q0        |   in|   32|   ap_memory|          v203|         array|
|v204_address0  |  out|   10|   ap_memory|          v204|         array|
|v204_ce0       |  out|    1|   ap_memory|          v204|         array|
|v204_q0        |   in|   32|   ap_memory|          v204|         array|
|v205_address0  |  out|   20|   ap_memory|          v205|         array|
|v205_ce0       |  out|    1|   ap_memory|          v205|         array|
|v205_q0        |   in|   32|   ap_memory|          v205|         array|
|v206_address0  |  out|   10|   ap_memory|          v206|         array|
|v206_ce0       |  out|    1|   ap_memory|          v206|         array|
|v206_q0        |   in|   32|   ap_memory|          v206|         array|
|v207_address0  |  out|   20|   ap_memory|          v207|         array|
|v207_ce0       |  out|    1|   ap_memory|          v207|         array|
|v207_q0        |   in|   32|   ap_memory|          v207|         array|
|v208_address0  |  out|   10|   ap_memory|          v208|         array|
|v208_ce0       |  out|    1|   ap_memory|          v208|         array|
|v208_q0        |   in|   32|   ap_memory|          v208|         array|
|v209_address0  |  out|   20|   ap_memory|          v209|         array|
|v209_ce0       |  out|    1|   ap_memory|          v209|         array|
|v209_q0        |   in|   32|   ap_memory|          v209|         array|
|v210_address0  |  out|   10|   ap_memory|          v210|         array|
|v210_ce0       |  out|    1|   ap_memory|          v210|         array|
|v210_q0        |   in|   32|   ap_memory|          v210|         array|
|v211_address0  |  out|   22|   ap_memory|          v211|         array|
|v211_ce0       |  out|    1|   ap_memory|          v211|         array|
|v211_q0        |   in|   32|   ap_memory|          v211|         array|
|v212_address0  |  out|   12|   ap_memory|          v212|         array|
|v212_ce0       |  out|    1|   ap_memory|          v212|         array|
|v212_q0        |   in|   32|   ap_memory|          v212|         array|
|v213_address0  |  out|   22|   ap_memory|          v213|         array|
|v213_ce0       |  out|    1|   ap_memory|          v213|         array|
|v213_q0        |   in|   32|   ap_memory|          v213|         array|
|v214_address0  |  out|   10|   ap_memory|          v214|         array|
|v214_ce0       |  out|    1|   ap_memory|          v214|         array|
|v214_q0        |   in|   32|   ap_memory|          v214|         array|
|v215_address0  |  out|   10|   ap_memory|          v215|         array|
|v215_ce0       |  out|    1|   ap_memory|          v215|         array|
|v215_q0        |   in|   32|   ap_memory|          v215|         array|
|v216_address0  |  out|   10|   ap_memory|          v216|         array|
|v216_ce0       |  out|    1|   ap_memory|          v216|         array|
|v216_q0        |   in|   32|   ap_memory|          v216|         array|
|v217_address0  |  out|   10|   ap_memory|          v217|         array|
|v217_ce0       |  out|    1|   ap_memory|          v217|         array|
|v217_q0        |   in|   32|   ap_memory|          v217|         array|
|v218_address0  |  out|   10|   ap_memory|          v218|         array|
|v218_ce0       |  out|    1|   ap_memory|          v218|         array|
|v218_q0        |   in|   32|   ap_memory|          v218|         array|
|v219_address0  |  out|   14|   ap_memory|          v219|         array|
|v219_ce0       |  out|    1|   ap_memory|          v219|         array|
|v219_we0       |  out|    1|   ap_memory|          v219|         array|
|v219_d0        |  out|   32|   ap_memory|          v219|         array|
+---------------+-----+-----+------------+--------------+--------------+

