Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c0676bd3aee244369f6b9c1439c50275 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_top_ip_func_synth xil_defaultlib.tb_top_ip xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'pkt_valid_out' on this module [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sim_1/new/tb_top_ip.v:60]
ERROR: [VRFC 10-3180] cannot find port 'pkt_data_out' on this module [D:/GitHub/VBTech/VBTech/BISTEthernetPacket/BISTEthernetPacket.srcs/sim_1/new/tb_top_ip.v:59]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
