/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [19:0] _01_;
  reg [6:0] _02_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_1z;
  wire [18:0] celloutsig_0_6z;
  wire [13:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_17z = ~celloutsig_0_1z[0];
  assign celloutsig_1_19z = ~((celloutsig_1_17z | celloutsig_1_5z) & celloutsig_1_17z);
  assign celloutsig_1_3z = ~((celloutsig_1_2z[9] | celloutsig_1_2z[2]) & celloutsig_1_0z[2]);
  assign celloutsig_1_5z = ~((celloutsig_1_3z | celloutsig_1_3z) & celloutsig_1_2z[8]);
  assign celloutsig_1_17z = celloutsig_1_3z | celloutsig_1_10z;
  reg [19:0] _08_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _08_ <= 20'h00000;
    else _08_ <= in_data[24:5];
  assign { _01_[19:4], _00_, _01_[2:0] } = _08_;
  reg [4:0] _09_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _09_ <= 5'h00;
    else _09_ <= celloutsig_0_6z[4:0];
  assign out_data[4:0] = _09_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 7'h00;
    else _02_ <= { celloutsig_1_2z[9:5], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_1z = celloutsig_0_0z[2:0] & in_data[22:20];
  assign celloutsig_1_14z = celloutsig_1_2z[8:4] || _02_[6:2];
  assign celloutsig_0_6z = in_data[68:50] % { 1'h1, _01_[17:4], _00_, _01_[2:0] };
  assign celloutsig_1_0z = - in_data[179:166];
  assign celloutsig_1_1z = | celloutsig_1_0z[5:0];
  assign celloutsig_1_8z = | { celloutsig_1_0z[9], _02_, celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[29:26] << in_data[36:33];
  assign celloutsig_1_7z = { in_data[124:123], celloutsig_1_3z } <<< celloutsig_1_4z[12:10];
  assign celloutsig_1_2z = celloutsig_1_0z[13:3] - celloutsig_1_0z[11:1];
  assign celloutsig_1_4z = { in_data[107:96], celloutsig_1_3z } ~^ { celloutsig_1_2z[4:3], celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_14z } ^ { in_data[148:147], celloutsig_1_7z };
  assign celloutsig_1_10z = ~((celloutsig_1_7z[1] & celloutsig_1_1z) | celloutsig_1_7z[2]);
  assign _01_[3] = _00_;
  assign { out_data[132:128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z };
endmodule
