
*** Running vivado
    with args -log SDF_Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SDF_Top.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source SDF_Top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/utils_1/imports/synth_1/SDF_Stage.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/utils_1/imports/synth_1/SDF_Stage.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top SDF_Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-1810] synth_design options have changed between reference and incremental; A full resynthesis will be run
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 58196
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2608.863 ; gain = 0.000 ; free physical = 168 ; free virtual = 9405
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'address' is neither a static name nor a globally static expression [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:244]
INFO: [Synth 8-638] synthesizing module 'SDF_Top' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/SDF_Top.vhd:33]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 1 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
INFO: [Synth 8-3491] module 'SDF_Stage' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:12' bound to instance 'SDF_stage_inst' of component 'SDF_Stage' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/SDF_Top.vhd:81]
INFO: [Synth 8-638] synthesizing module 'SDF_Stage' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:35]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 1 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'R2_BU' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd:13' bound to instance 'BU_inst' of component 'R2_BU' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:171]
INFO: [Synth 8-638] synthesizing module 'R2_BU' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd:36]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'R2_BU' (0#1) [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd:36]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Rotator' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/Rotator.vhd:11' bound to instance 'Rotator_inst' of component 'Rotator' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:193]
INFO: [Synth 8-638] synthesizing module 'Rotator' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/Rotator.vhd:35]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Rotator' (0#1) [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/Rotator.vhd:35]
	Parameter SR_WIDTH bound to: 16 - type: integer 
	Parameter SR_DEPTH bound to: 2048 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SR_FIFO' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SR_FIFO.vhd:14' bound to instance 'SR_FIFO_inst' of component 'SR_FIFO' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:216]
INFO: [Synth 8-638] synthesizing module 'SR_FIFO' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter SR_WIDTH bound to: 16 - type: integer 
	Parameter SR_DEPTH bound to: 2048 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SR_FIFO' (0#1) [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter ADDR_LENGTH bound to: 9 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'TF_ROM' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/TF_ROM.vhd:23' bound to instance 'TF_ROM_inst' of component 'TF_ROM' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:237]
INFO: [Synth 8-638] synthesizing module 'TF_ROM' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/TF_ROM.vhd:44]
	Parameter ADDR_LENGTH bound to: 9 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TF_ROM' (0#1) [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SDF_Stage' (0#1) [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:35]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 2 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
INFO: [Synth 8-3491] module 'SDF_Stage' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:12' bound to instance 'SDF_stage_inst' of component 'SDF_Stage' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/SDF_Top.vhd:81]
INFO: [Synth 8-638] synthesizing module 'SDF_Stage__parameterized1' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:35]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 2 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'R2_BU' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd:13' bound to instance 'BU_inst' of component 'R2_BU' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:171]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Rotator' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/Rotator.vhd:11' bound to instance 'Rotator_inst' of component 'Rotator' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:193]
	Parameter SR_WIDTH bound to: 16 - type: integer 
	Parameter SR_DEPTH bound to: 1024 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SR_FIFO' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SR_FIFO.vhd:14' bound to instance 'SR_FIFO_inst' of component 'SR_FIFO' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:216]
INFO: [Synth 8-638] synthesizing module 'SR_FIFO__parameterized1' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter SR_WIDTH bound to: 16 - type: integer 
	Parameter SR_DEPTH bound to: 1024 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SR_FIFO__parameterized1' (0#1) [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter ADDR_LENGTH bound to: 8 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'TF_ROM' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/TF_ROM.vhd:23' bound to instance 'TF_ROM_inst' of component 'TF_ROM' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:237]
INFO: [Synth 8-638] synthesizing module 'TF_ROM__parameterized1' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/TF_ROM.vhd:44]
	Parameter ADDR_LENGTH bound to: 8 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TF_ROM__parameterized1' (0#1) [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SDF_Stage__parameterized1' (0#1) [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:35]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
INFO: [Synth 8-3491] module 'SDF_Stage' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:12' bound to instance 'SDF_stage_inst' of component 'SDF_Stage' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/SDF_Top.vhd:81]
INFO: [Synth 8-638] synthesizing module 'SDF_Stage__parameterized3' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:35]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'R2_BU' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd:13' bound to instance 'BU_inst' of component 'R2_BU' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:171]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Rotator' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/Rotator.vhd:11' bound to instance 'Rotator_inst' of component 'Rotator' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:193]
	Parameter SR_WIDTH bound to: 16 - type: integer 
	Parameter SR_DEPTH bound to: 512 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SR_FIFO' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SR_FIFO.vhd:14' bound to instance 'SR_FIFO_inst' of component 'SR_FIFO' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:216]
INFO: [Synth 8-638] synthesizing module 'SR_FIFO__parameterized3' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter SR_WIDTH bound to: 16 - type: integer 
	Parameter SR_DEPTH bound to: 512 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SR_FIFO__parameterized3' (0#1) [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter ADDR_LENGTH bound to: 7 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'TF_ROM' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/TF_ROM.vhd:23' bound to instance 'TF_ROM_inst' of component 'TF_ROM' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:237]
INFO: [Synth 8-638] synthesizing module 'TF_ROM__parameterized3' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/TF_ROM.vhd:44]
	Parameter ADDR_LENGTH bound to: 7 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TF_ROM__parameterized3' (0#1) [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SDF_Stage__parameterized3' (0#1) [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:35]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 4 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
INFO: [Synth 8-3491] module 'SDF_Stage' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:12' bound to instance 'SDF_stage_inst' of component 'SDF_Stage' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/SDF_Top.vhd:81]
INFO: [Synth 8-638] synthesizing module 'SDF_Stage__parameterized5' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:35]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 4 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'R2_BU' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd:13' bound to instance 'BU_inst' of component 'R2_BU' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:171]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Rotator' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/Rotator.vhd:11' bound to instance 'Rotator_inst' of component 'Rotator' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:193]
	Parameter SR_WIDTH bound to: 16 - type: integer 
	Parameter SR_DEPTH bound to: 256 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SR_FIFO' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SR_FIFO.vhd:14' bound to instance 'SR_FIFO_inst' of component 'SR_FIFO' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:216]
INFO: [Synth 8-638] synthesizing module 'SR_FIFO__parameterized5' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter SR_WIDTH bound to: 16 - type: integer 
	Parameter SR_DEPTH bound to: 256 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SR_FIFO__parameterized5' (0#1) [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter ADDR_LENGTH bound to: 7 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'TF_ROM' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/TF_ROM.vhd:23' bound to instance 'TF_ROM_inst' of component 'TF_ROM' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'SDF_Stage__parameterized5' (0#1) [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:35]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 5 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
INFO: [Synth 8-3491] module 'SDF_Stage' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:12' bound to instance 'SDF_stage_inst' of component 'SDF_Stage' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/SDF_Top.vhd:81]
INFO: [Synth 8-638] synthesizing module 'SDF_Stage__parameterized7' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:35]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 5 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'R2_BU' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd:13' bound to instance 'BU_inst' of component 'R2_BU' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:171]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Rotator' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/Rotator.vhd:11' bound to instance 'Rotator_inst' of component 'Rotator' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:193]
	Parameter SR_WIDTH bound to: 16 - type: integer 
	Parameter SR_DEPTH bound to: 128 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SR_FIFO' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SR_FIFO.vhd:14' bound to instance 'SR_FIFO_inst' of component 'SR_FIFO' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:216]
INFO: [Synth 8-638] synthesizing module 'SR_FIFO__parameterized7' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter SR_WIDTH bound to: 16 - type: integer 
	Parameter SR_DEPTH bound to: 128 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SR_FIFO__parameterized7' (0#1) [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter ADDR_LENGTH bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'TF_ROM' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/TF_ROM.vhd:23' bound to instance 'TF_ROM_inst' of component 'TF_ROM' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:237]
INFO: [Synth 8-638] synthesizing module 'TF_ROM__parameterized5' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/TF_ROM.vhd:44]
	Parameter ADDR_LENGTH bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TF_ROM__parameterized5' (0#1) [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SDF_Stage__parameterized7' (0#1) [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:35]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 6 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
INFO: [Synth 8-3491] module 'SDF_Stage' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:12' bound to instance 'SDF_stage_inst' of component 'SDF_Stage' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/SDF_Top.vhd:81]
INFO: [Synth 8-638] synthesizing module 'SDF_Stage__parameterized9' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:35]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 6 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'R2_BU' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd:13' bound to instance 'BU_inst' of component 'R2_BU' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:171]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Rotator' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/Rotator.vhd:11' bound to instance 'Rotator_inst' of component 'Rotator' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:193]
	Parameter SR_WIDTH bound to: 16 - type: integer 
	Parameter SR_DEPTH bound to: 64 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SR_FIFO' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SR_FIFO.vhd:14' bound to instance 'SR_FIFO_inst' of component 'SR_FIFO' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:216]
INFO: [Synth 8-638] synthesizing module 'SR_FIFO__parameterized9' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter SR_WIDTH bound to: 16 - type: integer 
	Parameter SR_DEPTH bound to: 64 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SR_FIFO__parameterized9' (0#1) [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter ADDR_LENGTH bound to: 5 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'TF_ROM' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/TF_ROM.vhd:23' bound to instance 'TF_ROM_inst' of component 'TF_ROM' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:237]
INFO: [Synth 8-638] synthesizing module 'TF_ROM__parameterized7' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/TF_ROM.vhd:44]
	Parameter ADDR_LENGTH bound to: 5 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TF_ROM__parameterized7' (0#1) [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SDF_Stage__parameterized9' (0#1) [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:35]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 7 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
INFO: [Synth 8-3491] module 'SDF_Stage' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:12' bound to instance 'SDF_stage_inst' of component 'SDF_Stage' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/SDF_Top.vhd:81]
INFO: [Synth 8-638] synthesizing module 'SDF_Stage__parameterized11' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:35]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 7 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'R2_BU' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd:13' bound to instance 'BU_inst' of component 'R2_BU' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:171]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Rotator' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/Rotator.vhd:11' bound to instance 'Rotator_inst' of component 'Rotator' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:193]
	Parameter SR_WIDTH bound to: 16 - type: integer 
	Parameter SR_DEPTH bound to: 32 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SR_FIFO' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SR_FIFO.vhd:14' bound to instance 'SR_FIFO_inst' of component 'SR_FIFO' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:216]
INFO: [Synth 8-638] synthesizing module 'SR_FIFO__parameterized11' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter SR_WIDTH bound to: 16 - type: integer 
	Parameter SR_DEPTH bound to: 32 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SR_FIFO__parameterized11' (0#1) [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter ADDR_LENGTH bound to: 5 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'TF_ROM' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/TF_ROM.vhd:23' bound to instance 'TF_ROM_inst' of component 'TF_ROM' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'SDF_Stage__parameterized11' (0#1) [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:35]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 8 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
INFO: [Synth 8-3491] module 'SDF_Stage' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:12' bound to instance 'SDF_stage_inst' of component 'SDF_Stage' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/SDF_Top.vhd:81]
INFO: [Synth 8-638] synthesizing module 'SDF_Stage__parameterized13' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:35]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 8 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'R2_BU' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd:13' bound to instance 'BU_inst' of component 'R2_BU' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:171]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Rotator' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/Rotator.vhd:11' bound to instance 'Rotator_inst' of component 'Rotator' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:193]
	Parameter SR_WIDTH bound to: 16 - type: integer 
	Parameter SR_DEPTH bound to: 16 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SR_FIFO' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SR_FIFO.vhd:14' bound to instance 'SR_FIFO_inst' of component 'SR_FIFO' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:216]
INFO: [Synth 8-638] synthesizing module 'SR_FIFO__parameterized13' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter SR_WIDTH bound to: 16 - type: integer 
	Parameter SR_DEPTH bound to: 16 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SR_FIFO__parameterized13' (0#1) [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter ADDR_LENGTH bound to: 4 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'TF_ROM' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/TF_ROM.vhd:23' bound to instance 'TF_ROM_inst' of component 'TF_ROM' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:237]
INFO: [Synth 8-638] synthesizing module 'TF_ROM__parameterized9' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/TF_ROM.vhd:44]
	Parameter ADDR_LENGTH bound to: 4 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TF_ROM__parameterized9' (0#1) [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SDF_Stage__parameterized13' (0#1) [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:35]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 9 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
INFO: [Synth 8-3491] module 'SDF_Stage' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:12' bound to instance 'SDF_stage_inst' of component 'SDF_Stage' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/SDF_Top.vhd:81]
INFO: [Synth 8-638] synthesizing module 'SDF_Stage__parameterized15' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:35]
	Parameter FFT_TOT_POINTS bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter STAGE bound to: 9 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'R2_BU' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/R2_BU.vhd:13' bound to instance 'BU_inst' of component 'R2_BU' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:171]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Rotator' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/Rotator.vhd:11' bound to instance 'Rotator_inst' of component 'Rotator' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:193]
	Parameter SR_WIDTH bound to: 16 - type: integer 
	Parameter SR_DEPTH bound to: 8 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SR_FIFO' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SR_FIFO.vhd:14' bound to instance 'SR_FIFO_inst' of component 'SR_FIFO' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:216]
INFO: [Synth 8-638] synthesizing module 'SR_FIFO__parameterized15' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter SR_WIDTH bound to: 16 - type: integer 
	Parameter SR_DEPTH bound to: 8 - type: integer 
	Parameter SR_INIT bound to: 0.000000 - type: double 
	Parameter PRECISION bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SR_FIFO__parameterized15' (0#1) [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SR_FIFO.vhd:37]
	Parameter ADDR_LENGTH bound to: 3 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'TF_ROM' declared at '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/TF_ROM.vhd:23' bound to instance 'TF_ROM_inst' of component 'TF_ROM' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:237]
INFO: [Synth 8-638] synthesizing module 'TF_ROM__parameterized11' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/TF_ROM.vhd:44]
	Parameter ADDR_LENGTH bound to: 3 - type: integer 
	Parameter TF_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TF_ROM__parameterized11' (0#1) [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/TF_ROM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SDF_Stage__parameterized15' (0#1) [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'SDF_Top' (0#1) [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/SDF_Top.vhd:33]
WARNING: [Synth 8-5856] 3D RAM FIFO_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  FIFO_reg 
WARNING: [Synth 8-5856] 3D RAM FIFO_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  FIFO_reg 
WARNING: [Synth 8-5856] 3D RAM FIFO_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  FIFO_reg 
WARNING: [Synth 8-5856] 3D RAM FIFO_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  FIFO_reg 
WARNING: [Synth 8-5856] 3D RAM FIFO_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  FIFO_reg 
WARNING: [Synth 8-5856] 3D RAM FIFO_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  FIFO_reg 
WARNING: [Synth 8-5856] 3D RAM FIFO_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  FIFO_reg 
WARNING: [Synth 8-5856] 3D RAM FIFO_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  FIFO_reg 
WARNING: [Synth 8-5856] 3D RAM FIFO_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  FIFO_reg 
WARNING: [Synth 8-3848] Net stage_input[8][0] in module/entity SDF_Top does not have driver. [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/SDF_Top.vhd:68]
WARNING: [Synth 8-3848] Net stage_input[8][1] in module/entity SDF_Top does not have driver. [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/SDF_Top.vhd:68]
WARNING: [Synth 8-3848] Net stage_input[1][1] in module/entity SDF_Top does not have driver. [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/SDF_Top.vhd:68]
WARNING: [Synth 8-3848] Net stage_input[1][0] in module/entity SDF_Top does not have driver. [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/SDF_Top.vhd:68]
WARNING: [Synth 8-3848] Net stage_input[2][1] in module/entity SDF_Top does not have driver. [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/SDF_Top.vhd:68]
WARNING: [Synth 8-3848] Net stage_input[2][0] in module/entity SDF_Top does not have driver. [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/SDF_Top.vhd:68]
WARNING: [Synth 8-3848] Net stage_input[3][1] in module/entity SDF_Top does not have driver. [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/SDF_Top.vhd:68]
WARNING: [Synth 8-3848] Net stage_input[3][0] in module/entity SDF_Top does not have driver. [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/SDF_Top.vhd:68]
WARNING: [Synth 8-3848] Net stage_input[4][1] in module/entity SDF_Top does not have driver. [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/SDF_Top.vhd:68]
WARNING: [Synth 8-3848] Net stage_input[4][0] in module/entity SDF_Top does not have driver. [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/SDF_Top.vhd:68]
WARNING: [Synth 8-3848] Net stage_input[5][1] in module/entity SDF_Top does not have driver. [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/SDF_Top.vhd:68]
WARNING: [Synth 8-3848] Net stage_input[5][0] in module/entity SDF_Top does not have driver. [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/SDF_Top.vhd:68]
WARNING: [Synth 8-3848] Net stage_input[6][1] in module/entity SDF_Top does not have driver. [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/SDF_Top.vhd:68]
WARNING: [Synth 8-3848] Net stage_input[6][0] in module/entity SDF_Top does not have driver. [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/SDF_Top.vhd:68]
WARNING: [Synth 8-3848] Net stage_input[7][1] in module/entity SDF_Top does not have driver. [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/SDF_Top.vhd:68]
WARNING: [Synth 8-3848] Net stage_input[7][0] in module/entity SDF_Top does not have driver. [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/new/SDF_Top.vhd:68]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2608.863 ; gain = 0.000 ; free physical = 1159 ; free virtual = 10337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2608.863 ; gain = 0.000 ; free physical = 1191 ; free virtual = 10369
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'halfway_reg' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:255]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:317]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:317]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:181]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:181]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:183]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:183]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:367]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:367]
WARNING: [Synth 8-327] inferring latch for variable 'halfway_reg' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:255]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:317]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:317]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:181]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:181]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:183]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:183]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:367]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:367]
WARNING: [Synth 8-327] inferring latch for variable 'halfway_reg' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:255]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:317]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:317]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:181]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:181]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:183]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:183]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:367]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:367]
WARNING: [Synth 8-327] inferring latch for variable 'halfway_reg' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:255]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:317]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:317]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:181]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:181]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:183]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:183]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:367]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:367]
WARNING: [Synth 8-327] inferring latch for variable 'halfway_reg' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:255]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:317]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:317]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:181]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:181]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:183]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:183]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:367]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:367]
WARNING: [Synth 8-327] inferring latch for variable 'halfway_reg' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:255]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:317]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:317]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:181]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:181]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:183]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:183]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:367]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:367]
WARNING: [Synth 8-327] inferring latch for variable 'halfway_reg' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:255]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:317]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:317]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:181]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:181]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:183]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:183]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:367]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:367]
WARNING: [Synth 8-327] inferring latch for variable 'halfway_reg' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:255]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:317]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:317]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:181]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:181]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:183]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:183]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:367]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:367]
WARNING: [Synth 8-327] inferring latch for variable 'halfway_reg' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:255]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:317]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_OutMux_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:317]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:181]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_BU_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:181]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:183]
WARNING: [Synth 8-327] inferring latch for variable 'FIFODec_BU_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:183]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[0]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:367]
WARNING: [Synth 8-327] inferring latch for variable 'InDec_FIFOMux_reg[1]' [/home/fralenzi/SDF_proj_v2/SDF_proj_v2.srcs/sources_1/imports/new/SDF_Stage.vhd:367]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:01:04 . Memory (MB): peak = 2632.875 ; gain = 24.012 ; free physical = 203 ; free virtual = 6375
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : synth_design options have changed between reference and incremental


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 63    
	   3 Input   17 Bit       Adders := 27    
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8302  
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 360   
	   3 Input   16 Bit        Muxes := 36    
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 52    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is: A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is: A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is: A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is: A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is: A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is: A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is: A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP Rotator_inst/arg, operation Mode is: A*B.
DSP Report: operator Rotator_inst/arg is absorbed into DSP Rotator_inst/arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
INFO: [Synth 8-5544] ROM "Twiddle_ROM[0][0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Twiddle_ROM[0][1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/sync_counter_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[1][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[1][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/Data_in_ppF_reg[1][15] )
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[0][0]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[0][1]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[0][2]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[0][3]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[0][4]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[0][5]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[0][6]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[0][7]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[0][8]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[0][9]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[0][10]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[0][11]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[0][12]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[0][13]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[0][14]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[0][15]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][0]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][1]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][2]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][3]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][4]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][5]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][6]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][7]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][8]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][9]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][10]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][11]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][12]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][13]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][14]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][0]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][1]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][2]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][3]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][4]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][5]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][6]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][7]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][8]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][9]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][10]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][11]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][12]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][13]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][14]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[1][15]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][0]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][1]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][2]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][3]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][4]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][5]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][6]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][7]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][8]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][9]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][10]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][11]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][12]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][13]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][14]' (LD) to 'Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/InDec_FIFOMux_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Pipeline_generation[9].SDF_stage_inst/InDec_BU_reg[1][15] )
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
INFO: [Synth 8-5544] ROM "Twiddle_ROM[0][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Twiddle_ROM[0][1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
DSP Report: Generating DSP arg, operation Mode is: A*B.
DSP Report: operator arg is absorbed into DSP arg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:32 . Memory (MB): peak = 2644.801 ; gain = 35.938 ; free physical = 205 ; free virtual = 6101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-------------------------------+---------------+----------------+
|Module Name | RTL Object                    | Depth x Width | Implemented As | 
+------------+-------------------------------+---------------+----------------+
|TF_ROM      | Twiddle_ROM[0][0]             | 512x8         | LUT            | 
|TF_ROM      | Twiddle_ROM[0][1]             | 512x8         | LUT            | 
|TF_ROM      | Twiddle_ROM[0][0]             | 256x8         | LUT            | 
|TF_ROM      | Twiddle_ROM[0][1]             | 256x8         | LUT            | 
|TF_ROM      | Twiddle_ROM[0][0]             | 128x8         | LUT            | 
|TF_ROM      | Twiddle_ROM[0][1]             | 128x8         | LUT            | 
|TF_ROM      | Twiddle_ROM[0][0]             | 64x8          | LUT            | 
|TF_ROM      | Twiddle_ROM[0][1]             | 64x8          | LUT            | 
|TF_ROM      | Twiddle_ROM[0][0]             | 32x8          | LUT            | 
|TF_ROM      | Twiddle_ROM[0][1]             | 32x8          | LUT            | 
|SDF_Top     | TF_ROM_inst/Twiddle_ROM[0][1] | 512x8         | LUT            | 
|SDF_Top     | TF_ROM_inst/Twiddle_ROM[0][0] | 512x8         | LUT            | 
|SDF_Top     | TF_ROM_inst/Twiddle_ROM[0][1] | 256x8         | LUT            | 
|SDF_Top     | TF_ROM_inst/Twiddle_ROM[0][0] | 256x8         | LUT            | 
+------------+-------------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:34 . Memory (MB): peak = 2644.801 ; gain = 35.938 ; free physical = 194 ; free virtual = 6120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:34 . Memory (MB): peak = 2644.801 ; gain = 35.938 ; free physical = 187 ; free virtual = 6118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:01:38 . Memory (MB): peak = 2644.801 ; gain = 35.938 ; free physical = 188 ; free virtual = 6120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:21 ; elapsed = 00:01:38 . Memory (MB): peak = 2644.801 ; gain = 35.938 ; free physical = 188 ; free virtual = 6120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:01:38 . Memory (MB): peak = 2644.801 ; gain = 35.938 ; free physical = 188 ; free virtual = 6120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:38 . Memory (MB): peak = 2644.801 ; gain = 35.938 ; free physical = 188 ; free virtual = 6120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:01:38 . Memory (MB): peak = 2644.801 ; gain = 35.938 ; free physical = 188 ; free virtual = 6120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:01:38 . Memory (MB): peak = 2644.801 ; gain = 35.938 ; free physical = 188 ; free virtual = 6120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|SDF_Top     | Pipeline_generation[9].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[7][0][15] | 8      | 32    | YES          | NO                 | YES               | 32     | 0       | 
+------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Rotator     | A*B         | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Rotator     | A*B         | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |    46|
|3     |DSP48E1 |     4|
|4     |LUT1    |    45|
|5     |LUT2    |    93|
|6     |LUT3    |    20|
|7     |LUT4    |    98|
|8     |LUT5    |    77|
|9     |LUT6    |    93|
|10    |SRL16E  |    32|
|11    |FDCE    |   250|
|12    |FDRE    |    32|
|13    |LD      |    64|
|14    |LDC     |     1|
|15    |IBUF    |     2|
|16    |OBUF    |    32|
+------+--------+------+

Report Instance Areas: 
+------+------------------------------------------+---------------------------+------+
|      |Instance                                  |Module                     |Cells |
+------+------------------------------------------+---------------------------+------+
|1     |top                                       |                           |   891|
|2     |  \Pipeline_generation[9].SDF_stage_inst  |SDF_Stage__parameterized15 |   848|
|3     |    BU_inst                               |R2_BU                      |   136|
|4     |    Rotator_inst                          |Rotator                    |   314|
|5     |    SR_FIFO_inst                          |SR_FIFO__parameterized15   |   128|
|6     |    TF_ROM_inst                           |TF_ROM__parameterized11    |     1|
+------+------------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:38 . Memory (MB): peak = 2644.801 ; gain = 35.938 ; free physical = 188 ; free virtual = 6120
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 117 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:26 ; elapsed = 00:01:41 . Memory (MB): peak = 2644.801 ; gain = 35.938 ; free physical = 4195 ; free virtual = 10132
Synthesis Optimization Complete : Time (s): cpu = 00:01:26 ; elapsed = 00:01:41 . Memory (MB): peak = 2644.801 ; gain = 35.938 ; free physical = 4203 ; free virtual = 10132
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2644.801 ; gain = 0.000 ; free physical = 4201 ; free virtual = 10131
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 32 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2656.887 ; gain = 0.000 ; free physical = 4157 ; free virtual = 10087
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  LD => LDCE: 32 instances
  LD => LDCE (inverted pins: G): 32 instances
  LDC => LDCE: 1 instance 

Synth Design complete, checksum: 47e44945
INFO: [Common 17-83] Releasing license: Synthesis
218 Infos, 117 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:42 . Memory (MB): peak = 2656.887 ; gain = 48.023 ; free physical = 4361 ; free virtual = 10291
INFO: [Common 17-1381] The checkpoint '/home/fralenzi/SDF_proj_v2/SDF_proj_v2.runs/synth_1/SDF_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SDF_Top_utilization_synth.rpt -pb SDF_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 24 20:08:46 2022...
