# 👋 Hi, I'm Shahd

Computer Science graduate with hands-on experience in chip design and functional verification.  
I worked on Saudi Arabia’s first locally developed RISC-V core, focusing on instruction-level verification using **SystemVerilog**, **Synopsys VCS**, and **Spike**.

---

## 🛠️ Tools & Skills

- SystemVerilog · UVM · RTL Design  
- Synopsys VCS · Spike Trace Analysis  
- Python · Git · Makefiles · Linux

---

## 🚀 Highlights

- Contributed to the first locally developed RISC-V chip  
- Built and maintained SystemVerilog testbenches  
- Verified execution of floating-point instructions (F-extension)  
- Parsed simulation logs and validated results against the Spike reference model

---
