 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : Follower
Version: L-2016.03
Date   : Wed May  3 18:47:39 2017
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: iBC/BC_async1_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iBC/BC_asynch_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Follower           TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  iBC/BC_async1_reg/CP (DFQD1BWP)          0.00       0.00 r
  iBC/BC_async1_reg/Q (DFQD1BWP)           0.11       0.11 f
  iBC/BC_asynch_reg/D (DFQD1BWP)           0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  iBC/BC_asynch_reg/CP (DFQD1BWP)          0.00       0.10 r
  library hold time                        0.02       0.12
  data required time                                  0.12
  -----------------------------------------------------------
  data required time                                  0.12
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


1
