{:input (genetic.crossover/dumb-crossover 280435797 (genetic.representation/genetic-representation "examples/57913.FED53366.blif") (genetic.representation/genetic-representation "examples/57913.FED53366.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire1_:missing , wire2_20, wire3_18, \\wire:missing_edge , \\wire28_35_37_:missing , \\wire29_36_38_:missing , wire30_39);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire \\wire10_15_:missing ;\n  wire \\wire10_:missing ;\n  wire wire12_13_14_16;\n  wire wire12_13_14_44;\n  wire wire12_18;\n  wire wire14_15;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  wire wire20_39;\n  wire wire22;\n  wire wire23_26;\n  wire wire24;\n  wire wire25;\n  input \\wire28_35_37_:missing ;\n  wire \\wire28_35_37_:missing ;\n  input \\wire29_36_38_:missing ;\n  wire \\wire29_36_38_:missing ;\n  output wire2_20;\n  wire wire2_20;\n  output wire30_39;\n  wire wire30_39;\n  wire \\wire31_:missing_49 ;\n  wire \\wire32_11_:missing ;\n  wire wire32_16;\n  wire wire32_43;\n  wire wire32_47;\n  wire \\wire32_:missing_21_24 ;\n  wire \\wire32_:missing_51 ;\n  wire wire33_37;\n  wire wire33_39;\n  wire wire34_40_54;\n  wire wire34_46;\n  wire wire35_36;\n  output wire3_18;\n  wire wire3_18;\n  wire wire41_42_44;\n  wire \\wire41_:missing ;\n  wire wire43_45_6;\n  wire wire46;\n  wire wire48_53;\n  wire wire49;\n  wire \\wire4_:missing_22_25 ;\n  wire wire5;\n  wire wire50_54;\n  wire wire6_39;\n  wire wire7_39;\n  wire wire8_39_26;\n  wire \\wire8_:missing ;\n  wire wire9_19;\n  wire \\wire:missing_15_17 ;\n  wire \\wire:missing_19 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_47 ;\n  wire \\wire:missing_48 ;\n  wire \\wire:missing_50 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire43_45_6 = 2'h1 >> wire6_39;\n  assign \\wire10_15_:missing  = 4'h8 >> { \\wire:missing_15_17 , wire14_15 };\n  assign \\wire:missing_edge  = 2'h1 >> wire7_39;\n  assign wire33_39 = 2'h1 >> wire33_37;\n  assign wire34_46 = 2'h1 >> wire34_40_54;\n  assign wire35_36 = 4'h6 >> { \\wire28_35_37_:missing , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire29_36_38_:missing , wire35_36 };\n  assign wire33_37 = 4'h8 >> { \\wire28_35_37_:missing , \\wire:missing_edge  };\n  assign \\wire:missing_38  = 4'h8 >> { \\wire29_36_38_:missing , \\wire:missing_edge  };\n  assign wire6_39 = 4'h8 >> { \\wire:missing_edge , wire33_39 };\n  assign wire34_40_54 = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire8_:missing  = 2'h1 >> wire8_39_26;\n  assign \\wire41_:missing  = 4'h6 >> { wire41_42_44, wire41_42_44 };\n  assign \\wire:missing_42  = 4'h8 >> { wire41_42_44, wire41_42_44 };\n  assign \\wire:missing_43  = 4'h6 >> { wire32_43, wire43_45_6 };\n  assign wire12_13_14_44 = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire43_45_6, \\wire:missing_edge  };\n  assign wire9_19 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire10_:missing  = 2'h1 >> \\wire10_15_:missing ;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire32_11_:missing , \\wire32_11_:missing  };\n  assign wire12_18 = 4'h6 >> { wire12_13_14_44, wire12_13_14_16 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire12_13_14_44, wire12_13_14_16 };\n  assign wire14_15 = 4'h8 >> { wire12_13_14_44, wire12_13_14_16 };\n  assign \\wire4_:missing_22_25  = 1'h1;\n  assign wire5 = 1'h0;\n  assign \\wire31_:missing_49  = 1'h1;\n  assign \\wire32_11_:missing  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire50_54 = wire34_40_54;\n  assign wire48_53 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire32_:missing_51 ;\n  assign \\wire:missing_50  = wire50_54;\n  assign wire49 = \\wire31_:missing_49 ;\n  assign \\wire:missing_48  = wire48_53;\n  assign \\wire:missing_47  = wire32_47;\n  assign wire46 = wire34_46;\n  assign wire23_26 = wire8_39_26;\n  assign wire25 = \\wire4_:missing_22_25 ;\n  assign wire24 = \\wire32_:missing_21_24 ;\n  assign \\wire:missing_edge  = wire23_26;\n  assign wire22 = \\wire4_:missing_22_25 ;\n  assign \\wire:missing_edge  = \\wire32_:missing_21_24 ;\n  assign wire2_20 = wire20_39;\n  assign \\wire:missing_19  = wire9_19;\n  assign wire3_18 = wire12_18;\n  assign \\wire:missing_15_17  = \\wire:missing_edge ;\n  assign wire12_13_14_16 = wire32_16;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/776FE80D.v:3.1-114.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire1_:missing , wire2_20, wire3_18, \\wire:missing_edge , \\wire28_35_37_:missing , \\wire29_36_38_:missing , wire30_39);\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:9.8-9.23\" *)\n  wire wire12_13_14_16;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:10.8-10.23\" *)\n  wire wire12_13_14_44;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:11.8-11.17\" *)\n  wire wire12_18;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:13.9-13.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:15.8-15.17\" *)\n  wire wire20_39;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:16.8-16.14\" *)\n  wire wire22;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:17.8-17.17\" *)\n  wire wire23_26;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:18.8-18.14\" *)\n  wire wire24;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:19.8-19.14\" *)\n  wire wire25;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:20.9-20.31\" *)\n  input \\wire28_35_37_:missing ;\n  wire \\wire28_35_37_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:22.9-22.31\" *)\n  input \\wire29_36_38_:missing ;\n  wire \\wire29_36_38_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:24.10-24.18\" *)\n  output wire2_20;\n  wire wire2_20;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:26.10-26.19\" *)\n  output wire30_39;\n  wire wire30_39;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:28.8-28.27\" *)\n  wire \\wire31_:missing_49 ;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:29.8-29.27\" *)\n  wire \\wire32_11_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:30.8-30.17\" *)\n  wire wire32_16;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:33.8-33.30\" *)\n  wire \\wire32_:missing_21_24 ;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:34.8-34.27\" *)\n  wire \\wire32_:missing_51 ;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:37.8-37.20\" *)\n  wire wire34_40_54;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:38.8-38.17\" *)\n  wire wire34_46;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:40.10-40.18\" *)\n  output wire3_18;\n  wire wire3_18;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:45.8-45.14\" *)\n  wire wire46;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:46.8-46.17\" *)\n  wire wire48_53;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:47.8-47.14\" *)\n  wire wire49;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:48.8-48.29\" *)\n  wire \\wire4_:missing_22_25 ;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:49.8-49.13\" *)\n  wire wire5;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:50.8-50.17\" *)\n  wire wire50_54;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:53.8-53.19\" *)\n  wire wire8_39_26;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:54.8-54.23\" *)\n  wire \\wire8_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:55.8-55.16\" *)\n  wire wire9_19;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:56.8-56.27\" *)\n  wire \\wire:missing_15_17 ;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:57.8-57.24\" *)\n  wire \\wire:missing_19 ;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:62.8-62.24\" *)\n  wire \\wire:missing_48 ;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:63.8-63.24\" *)\n  wire \\wire:missing_50 ;\n  (* src = \"/tmp/fuzzmount731121EF/776FE80D.v:64.9-64.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire12_13_14_16 = 1'hx;\n  assign wire12_13_14_44 = 1'h0;\n  assign wire12_18 = 1'hx;\n  assign wire20_39 = 1'hx;\n  assign wire22 = 1'h1;\n  assign wire23_26 = 1'h0;\n  assign wire24 = 1'h0;\n  assign wire25 = 1'h1;\n  assign wire2_20 = 1'hx;\n  assign wire30_39 = 1'hx;\n  assign \\wire31_:missing_49  = 1'h1;\n  assign \\wire32_11_:missing  = 1'h0;\n  assign wire32_16 = 1'hx;\n  assign \\wire32_:missing_21_24  = 1'h0;\n  assign \\wire32_:missing_51  = 1'h0;\n  assign wire34_40_54 = 1'h0;\n  assign wire34_46 = 1'h1;\n  assign wire3_18 = 1'hx;\n  assign wire46 = 1'h1;\n  assign wire48_53 = 1'h0;\n  assign wire49 = 1'h1;\n  assign \\wire4_:missing_22_25  = 1'h1;\n  assign wire5 = 1'h0;\n  assign wire50_54 = 1'h0;\n  assign wire8_39_26 = 1'h0;\n  assign \\wire8_:missing  = 1'h1;\n  assign wire9_19 = 1'h1;\n  assign \\wire:missing_15_17  = 1'h0;\n  assign \\wire:missing_19  = 1'h1;\n  assign \\wire:missing_48  = 1'h0;\n  assign \\wire:missing_50  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 15:37:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp/src/top.v'.\nSBY 15:37:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp] Copy '/tmp/fuzzmount731121EF/776FE80D.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp/src/776FE80D.v'.\nSBY 15:37:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp] Copy '/tmp/fuzzmount731121EF/776FE80D.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp/src/776FE80D.post.v'.\nSBY 15:37:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp] engine_0: abc pdr\nSBY 15:37:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 15:37:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp] base: Warning: Wire presynth.\\wire30_39 is used but has no driver.\nSBY 15:37:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp] base: Warning: Wire presynth.\\wire2_20 is used but has no driver.\nSBY 15:37:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp] base: Warning: Wire presynth.\\wire12_13_14_16 is used but has no driver.\nSBY 15:37:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp] base: finished (returncode=0)\nSBY 15:37:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 15:37:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp] aig: Warning: Wire presynth.\\wire30_39 is used but has no driver.\nSBY 15:37:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp] aig: Warning: Wire presynth.\\wire2_20 is used but has no driver.\nSBY 15:37:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp] aig: Warning: Wire presynth.\\wire12_13_14_16 is used but has no driver.\nSBY 15:37:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp] aig: finished (returncode=0)\nSBY 15:37:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 15:37:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 15:37:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp] engine_0: Warning: The network has no constraints.\nSBY 15:37:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 15:37:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp] engine_0: finished (returncode=0)\nSBY 15:37:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp] engine_0: Status returned by engine: FAIL\nSBY 15:37:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 15:37:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 15:37:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp] summary: engine_0 (abc pdr) returned FAIL\nSBY 15:37:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp'.\nSBY 15:37:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpekwkzmdp] DONE (FAIL, rc=2)\n", :err ""}}}