
stm32f103c8t6_hung.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08003000  08003000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000080a4  08003110  08003110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  0800b1b4  0800b1b4  000091b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b258  0800b258  0000afc4  2**0
                  CONTENTS
  4 .ARM          00000000  0800b258  0800b258  0000afc4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b258  0800b258  0000afc4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b258  0800b258  00009258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b25c  0800b25c  0000925c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000008f8  20001000  0800b260  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001974  200018f8  0800bb58  0000a8f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000326c  0800bb58  0000b26c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000afc4  2**0
                  CONTENTS, READONLY
 12 .version_data 00000004  0800ffc0  0800ffc0  0000afc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 13 .debug_info   0001400b  00000000  00000000  0000afed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004815  00000000  00000000  0001eff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014b0  00000000  00000000  00023810  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fc5  00000000  00000000  00024cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011fea  00000000  00000000  00025c85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00006434  00000000  00000000  00037c6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0003e0a3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000051ec  00000000  00000000  0003e0e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  000432d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08003110 <__do_global_dtors_aux>:
 8003110:	b510      	push	{r4, lr}
 8003112:	4c05      	ldr	r4, [pc, #20]	@ (8003128 <__do_global_dtors_aux+0x18>)
 8003114:	7823      	ldrb	r3, [r4, #0]
 8003116:	b933      	cbnz	r3, 8003126 <__do_global_dtors_aux+0x16>
 8003118:	4b04      	ldr	r3, [pc, #16]	@ (800312c <__do_global_dtors_aux+0x1c>)
 800311a:	b113      	cbz	r3, 8003122 <__do_global_dtors_aux+0x12>
 800311c:	4804      	ldr	r0, [pc, #16]	@ (8003130 <__do_global_dtors_aux+0x20>)
 800311e:	f3af 8000 	nop.w
 8003122:	2301      	movs	r3, #1
 8003124:	7023      	strb	r3, [r4, #0]
 8003126:	bd10      	pop	{r4, pc}
 8003128:	200018f8 	.word	0x200018f8
 800312c:	00000000 	.word	0x00000000
 8003130:	0800b19c 	.word	0x0800b19c

08003134 <frame_dummy>:
 8003134:	b508      	push	{r3, lr}
 8003136:	4b03      	ldr	r3, [pc, #12]	@ (8003144 <frame_dummy+0x10>)
 8003138:	b11b      	cbz	r3, 8003142 <frame_dummy+0xe>
 800313a:	4903      	ldr	r1, [pc, #12]	@ (8003148 <frame_dummy+0x14>)
 800313c:	4803      	ldr	r0, [pc, #12]	@ (800314c <frame_dummy+0x18>)
 800313e:	f3af 8000 	nop.w
 8003142:	bd08      	pop	{r3, pc}
 8003144:	00000000 	.word	0x00000000
 8003148:	200018fc 	.word	0x200018fc
 800314c:	0800b19c 	.word	0x0800b19c

08003150 <CanInit>:
MsgCanTranmitTypeDef *CanReceiveUart;
MsgCanTranmitTypeDef dataCanReceivefromUART;
MsgCanTranmitTypeDef dataCanReceivefromCAN;
FifoCanReceiveTypeDef dataFifoReceivefromCAN;

void CanInit(void){
 8003150:	b580      	push	{r7, lr}
 8003152:	b084      	sub	sp, #16
 8003154:	af00      	add	r7, sp, #0

	dataFifoReceivefromCAN.head=0x00U;
 8003156:	4b1d      	ldr	r3, [pc, #116]	@ (80031cc <CanInit+0x7c>)
 8003158:	2200      	movs	r2, #0
 800315a:	f883 2fc0 	strb.w	r2, [r3, #4032]	@ 0xfc0
	dataFifoReceivefromCAN.tail=0x00U;
 800315e:	4b1b      	ldr	r3, [pc, #108]	@ (80031cc <CanInit+0x7c>)
 8003160:	2200      	movs	r2, #0
 8003162:	f883 2fc1 	strb.w	r2, [r3, #4033]	@ 0xfc1
	dataFifoReceivefromCAN.leng=0x00U;
 8003166:	4b19      	ldr	r3, [pc, #100]	@ (80031cc <CanInit+0x7c>)
 8003168:	2200      	movs	r2, #0
 800316a:	f883 2fc2 	strb.w	r2, [r3, #4034]	@ 0xfc2
	HAL_CAN_Start(&hcan);
 800316e:	4818      	ldr	r0, [pc, #96]	@ (80031d0 <CanInit+0x80>)
 8003170:	f004 f964 	bl	800743c <HAL_CAN_Start>
	for(uint16_t i=0;i<NUMBERLENGID;i++)
 8003174:	2300      	movs	r3, #0
 8003176:	81fb      	strh	r3, [r7, #14]
 8003178:	e006      	b.n	8003188 <CanInit+0x38>
	{
		object_message[i]=0xFFU;
 800317a:	89fb      	ldrh	r3, [r7, #14]
 800317c:	4a15      	ldr	r2, [pc, #84]	@ (80031d4 <CanInit+0x84>)
 800317e:	21ff      	movs	r1, #255	@ 0xff
 8003180:	54d1      	strb	r1, [r2, r3]
	for(uint16_t i=0;i<NUMBERLENGID;i++)
 8003182:	89fb      	ldrh	r3, [r7, #14]
 8003184:	3301      	adds	r3, #1
 8003186:	81fb      	strh	r3, [r7, #14]
 8003188:	89fb      	ldrh	r3, [r7, #14]
 800318a:	f240 52db 	movw	r2, #1499	@ 0x5db
 800318e:	4293      	cmp	r3, r2
 8003190:	d9f3      	bls.n	800317a <CanInit+0x2a>
	}
    uint32_t num_filters = sizeof(CanRxId0) / sizeof(CanRxId0[0]);
 8003192:	230f      	movs	r3, #15
 8003194:	607b      	str	r3, [r7, #4]

	for (uint32_t i = 0; i < num_filters; i++)
 8003196:	2300      	movs	r3, #0
 8003198:	60bb      	str	r3, [r7, #8]
 800319a:	e00d      	b.n	80031b8 <CanInit+0x68>
	{
		object_message[CanRxId0[i]-CanRxId0[0]]=i;
 800319c:	4a0e      	ldr	r2, [pc, #56]	@ (80031d8 <CanInit+0x88>)
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80031a4:	4b0c      	ldr	r3, [pc, #48]	@ (80031d8 <CanInit+0x88>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	68ba      	ldr	r2, [r7, #8]
 80031ac:	b2d1      	uxtb	r1, r2
 80031ae:	4a09      	ldr	r2, [pc, #36]	@ (80031d4 <CanInit+0x84>)
 80031b0:	54d1      	strb	r1, [r2, r3]
	for (uint32_t i = 0; i < num_filters; i++)
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	3301      	adds	r3, #1
 80031b6:	60bb      	str	r3, [r7, #8]
 80031b8:	68ba      	ldr	r2, [r7, #8]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	429a      	cmp	r2, r3
 80031be:	d3ed      	bcc.n	800319c <CanInit+0x4c>
	}
}
 80031c0:	bf00      	nop
 80031c2:	bf00      	nop
 80031c4:	3710      	adds	r7, #16
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	200019b4 	.word	0x200019b4
 80031d0:	20002b90 	.word	0x20002b90
 80031d4:	20001000 	.word	0x20001000
 80031d8:	0800b1f0 	.word	0x0800b1f0

080031dc <FillterConfig>:
void FillterConfig(void){
 80031dc:	b580      	push	{r7, lr}
 80031de:	b082      	sub	sp, #8
 80031e0:	af00      	add	r7, sp, #0
    // Các ID cần lọc
    uint32_t num_filters = sizeof(CanRxId0) / sizeof(CanRxId0[0]);
 80031e2:	230f      	movs	r3, #15
 80031e4:	603b      	str	r3, [r7, #0]
	// Cấu hình bộ lọc cho từng ID
	for (uint32_t i = 0; i < num_filters; i++) {
 80031e6:	2300      	movs	r3, #0
 80031e8:	607b      	str	r3, [r7, #4]
 80031ea:	e029      	b.n	8003240 <FillterConfig+0x64>
		canfilterconfig.FilterBank = i;  // Mỗi bộ lọc có FilterBank riêng
 80031ec:	4a19      	ldr	r2, [pc, #100]	@ (8003254 <FillterConfig+0x78>)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6153      	str	r3, [r2, #20]
		canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;  // Sử dụng chế độ ID Mask
 80031f2:	4b18      	ldr	r3, [pc, #96]	@ (8003254 <FillterConfig+0x78>)
 80031f4:	2200      	movs	r2, #0
 80031f6:	619a      	str	r2, [r3, #24]
		canfilterconfig.SlaveStartFilterBank = 0;
 80031f8:	4b16      	ldr	r3, [pc, #88]	@ (8003254 <FillterConfig+0x78>)
 80031fa:	2200      	movs	r2, #0
 80031fc:	625a      	str	r2, [r3, #36]	@ 0x24

		canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;  // Gán bộ lọc vào FIFO0
 80031fe:	4b15      	ldr	r3, [pc, #84]	@ (8003254 <FillterConfig+0x78>)
 8003200:	2200      	movs	r2, #0
 8003202:	611a      	str	r2, [r3, #16]
		// Dịch ID sang trái 5 bit để tương thích với bộ lọc 32 bit
		canfilterconfig.FilterIdHigh = (CanRxId0[i] << 5);
 8003204:	4a14      	ldr	r2, [pc, #80]	@ (8003258 <FillterConfig+0x7c>)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800320c:	015b      	lsls	r3, r3, #5
 800320e:	4a11      	ldr	r2, [pc, #68]	@ (8003254 <FillterConfig+0x78>)
 8003210:	6013      	str	r3, [r2, #0]
		canfilterconfig.FilterIdLow = 0x0000U;
 8003212:	4b10      	ldr	r3, [pc, #64]	@ (8003254 <FillterConfig+0x78>)
 8003214:	2200      	movs	r2, #0
 8003216:	605a      	str	r2, [r3, #4]

		// Mặt nạ lọc là 0x7FF (chỉ nhận ID chính xác)
		canfilterconfig.FilterMaskIdHigh = (0x7FF << 5);
 8003218:	4b0e      	ldr	r3, [pc, #56]	@ (8003254 <FillterConfig+0x78>)
 800321a:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 800321e:	609a      	str	r2, [r3, #8]
		canfilterconfig.FilterMaskIdLow = 0x0000U;
 8003220:	4b0c      	ldr	r3, [pc, #48]	@ (8003254 <FillterConfig+0x78>)
 8003222:	2200      	movs	r2, #0
 8003224:	60da      	str	r2, [r3, #12]

		canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;  // Sử dụng bộ lọc 32 bit
 8003226:	4b0b      	ldr	r3, [pc, #44]	@ (8003254 <FillterConfig+0x78>)
 8003228:	2201      	movs	r2, #1
 800322a:	61da      	str	r2, [r3, #28]
		canfilterconfig.FilterActivation = ENABLE;  // Kích hoạt bộ lọc
 800322c:	4b09      	ldr	r3, [pc, #36]	@ (8003254 <FillterConfig+0x78>)
 800322e:	2201      	movs	r2, #1
 8003230:	621a      	str	r2, [r3, #32]

		// Cấu hình bộ lọc cho CAN
		HAL_CAN_ConfigFilter(&hcan, &canfilterconfig);
 8003232:	4908      	ldr	r1, [pc, #32]	@ (8003254 <FillterConfig+0x78>)
 8003234:	4809      	ldr	r0, [pc, #36]	@ (800325c <FillterConfig+0x80>)
 8003236:	f004 f838 	bl	80072aa <HAL_CAN_ConfigFilter>
	for (uint32_t i = 0; i < num_filters; i++) {
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	3301      	adds	r3, #1
 800323e:	607b      	str	r3, [r7, #4]
 8003240:	687a      	ldr	r2, [r7, #4]
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	429a      	cmp	r2, r3
 8003246:	d3d1      	bcc.n	80031ec <FillterConfig+0x10>
	}
}
 8003248:	bf00      	nop
 800324a:	bf00      	nop
 800324c:	3708      	adds	r7, #8
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	20001968 	.word	0x20001968
 8003258:	0800b1f0 	.word	0x0800b1f0
 800325c:	20002b90 	.word	0x20002b90

08003260 <USB_LP_CAN1_RX0_IRQHandler>:
	}


}
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8003260:	b590      	push	{r4, r7, lr}
 8003262:	b083      	sub	sp, #12
 8003264:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */
  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
	HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0,&rxHeader,(uint8_t *)datarx);
 8003266:	4b2f      	ldr	r3, [pc, #188]	@ (8003324 <USB_LP_CAN1_RX0_IRQHandler+0xc4>)
 8003268:	4a2f      	ldr	r2, [pc, #188]	@ (8003328 <USB_LP_CAN1_RX0_IRQHandler+0xc8>)
 800326a:	2100      	movs	r1, #0
 800326c:	482f      	ldr	r0, [pc, #188]	@ (800332c <USB_LP_CAN1_RX0_IRQHandler+0xcc>)
 800326e:	f004 f9f8 	bl	8007662 <HAL_CAN_GetRxMessage>
	{
//		dataCanReceivefromCAN.ID[0]=(uint8_t)(rxHeader.StdId>>24);
//		dataCanReceivefromCAN.ID[1]=(uint8_t)(rxHeader.StdId>>16);
//		dataCanReceivefromCAN.ID[2]=(uint8_t)(rxHeader.StdId>>8);
//		dataCanReceivefromCAN.ID[0]=(uint8_t)(rxHeader.StdId);
		dataCanReceivefromCAN.DataIdCan.id=rxHeader.StdId;
 8003272:	4b2d      	ldr	r3, [pc, #180]	@ (8003328 <USB_LP_CAN1_RX0_IRQHandler+0xc8>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a2e      	ldr	r2, [pc, #184]	@ (8003330 <USB_LP_CAN1_RX0_IRQHandler+0xd0>)
 8003278:	6013      	str	r3, [r2, #0]

		dataCanReceivefromCAN.LEN=(uint8_t)(rxHeader.DLC);
 800327a:	4b2b      	ldr	r3, [pc, #172]	@ (8003328 <USB_LP_CAN1_RX0_IRQHandler+0xc8>)
 800327c:	691b      	ldr	r3, [r3, #16]
 800327e:	b2da      	uxtb	r2, r3
 8003280:	4b2b      	ldr	r3, [pc, #172]	@ (8003330 <USB_LP_CAN1_RX0_IRQHandler+0xd0>)
 8003282:	711a      	strb	r2, [r3, #4]
		dataCanReceivefromCAN.MSGTYPE=(uint8_t)(rxHeader.IDE);
 8003284:	4b28      	ldr	r3, [pc, #160]	@ (8003328 <USB_LP_CAN1_RX0_IRQHandler+0xc8>)
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	b2da      	uxtb	r2, r3
 800328a:	4b29      	ldr	r3, [pc, #164]	@ (8003330 <USB_LP_CAN1_RX0_IRQHandler+0xd0>)
 800328c:	715a      	strb	r2, [r3, #5]

		for(uint8_t i=0;i<rxHeader.DLC;i++)
 800328e:	2300      	movs	r3, #0
 8003290:	71fb      	strb	r3, [r7, #7]
 8003292:	e00b      	b.n	80032ac <USB_LP_CAN1_RX0_IRQHandler+0x4c>
		{
			dataCanReceivefromCAN.DATA[i]=datarx[i];
 8003294:	79fa      	ldrb	r2, [r7, #7]
 8003296:	79fb      	ldrb	r3, [r7, #7]
 8003298:	4922      	ldr	r1, [pc, #136]	@ (8003324 <USB_LP_CAN1_RX0_IRQHandler+0xc4>)
 800329a:	5c8a      	ldrb	r2, [r1, r2]
 800329c:	b2d1      	uxtb	r1, r2
 800329e:	4a24      	ldr	r2, [pc, #144]	@ (8003330 <USB_LP_CAN1_RX0_IRQHandler+0xd0>)
 80032a0:	4413      	add	r3, r2
 80032a2:	460a      	mov	r2, r1
 80032a4:	719a      	strb	r2, [r3, #6]
		for(uint8_t i=0;i<rxHeader.DLC;i++)
 80032a6:	79fb      	ldrb	r3, [r7, #7]
 80032a8:	3301      	adds	r3, #1
 80032aa:	71fb      	strb	r3, [r7, #7]
 80032ac:	79fa      	ldrb	r2, [r7, #7]
 80032ae:	4b1e      	ldr	r3, [pc, #120]	@ (8003328 <USB_LP_CAN1_RX0_IRQHandler+0xc8>)
 80032b0:	691b      	ldr	r3, [r3, #16]
 80032b2:	429a      	cmp	r2, r3
 80032b4:	d3ee      	bcc.n	8003294 <USB_LP_CAN1_RX0_IRQHandler+0x34>
		}
		#ifdef CAN_FIFO_GERNARATE
			if(++dataFifoReceivefromCAN.leng<=FIFOCANLENG)
 80032b6:	4b1f      	ldr	r3, [pc, #124]	@ (8003334 <USB_LP_CAN1_RX0_IRQHandler+0xd4>)
 80032b8:	f893 3fc2 	ldrb.w	r3, [r3, #4034]	@ 0xfc2
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	3301      	adds	r3, #1
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	4a1c      	ldr	r2, [pc, #112]	@ (8003334 <USB_LP_CAN1_RX0_IRQHandler+0xd4>)
 80032c4:	4619      	mov	r1, r3
 80032c6:	f882 1fc2 	strb.w	r1, [r2, #4034]	@ 0xfc2
 80032ca:	2bfc      	cmp	r3, #252	@ 0xfc
 80032cc:	d820      	bhi.n	8003310 <USB_LP_CAN1_RX0_IRQHandler+0xb0>
			{
				dataFifoReceivefromCAN.data[dataFifoReceivefromCAN.head]=dataCanReceivefromCAN;//coppy data
 80032ce:	4b19      	ldr	r3, [pc, #100]	@ (8003334 <USB_LP_CAN1_RX0_IRQHandler+0xd4>)
 80032d0:	f893 3fc0 	ldrb.w	r3, [r3, #4032]	@ 0xfc0
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	4a17      	ldr	r2, [pc, #92]	@ (8003334 <USB_LP_CAN1_RX0_IRQHandler+0xd4>)
 80032d8:	011b      	lsls	r3, r3, #4
 80032da:	4413      	add	r3, r2
 80032dc:	4a14      	ldr	r2, [pc, #80]	@ (8003330 <USB_LP_CAN1_RX0_IRQHandler+0xd0>)
 80032de:	461c      	mov	r4, r3
 80032e0:	4613      	mov	r3, r2
 80032e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80032e4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
				dataFifoReceivefromCAN.head =(dataFifoReceivefromCAN.head+1)%FIFOCANLENG;
 80032e8:	4b12      	ldr	r3, [pc, #72]	@ (8003334 <USB_LP_CAN1_RX0_IRQHandler+0xd4>)
 80032ea:	f893 3fc0 	ldrb.w	r3, [r3, #4032]	@ 0xfc0
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	3301      	adds	r3, #1
 80032f2:	4619      	mov	r1, r3
 80032f4:	088b      	lsrs	r3, r1, #2
 80032f6:	4a10      	ldr	r2, [pc, #64]	@ (8003338 <USB_LP_CAN1_RX0_IRQHandler+0xd8>)
 80032f8:	fba2 2303 	umull	r2, r3, r2, r3
 80032fc:	08da      	lsrs	r2, r3, #3
 80032fe:	4613      	mov	r3, r2
 8003300:	019b      	lsls	r3, r3, #6
 8003302:	1a9b      	subs	r3, r3, r2
 8003304:	009b      	lsls	r3, r3, #2
 8003306:	1aca      	subs	r2, r1, r3
 8003308:	b2d2      	uxtb	r2, r2
 800330a:	4b0a      	ldr	r3, [pc, #40]	@ (8003334 <USB_LP_CAN1_RX0_IRQHandler+0xd4>)
 800330c:	f883 2fc0 	strb.w	r2, [r3, #4032]	@ 0xfc0
			}
			cout_CAN_ir++;
 8003310:	4b0a      	ldr	r3, [pc, #40]	@ (800333c <USB_LP_CAN1_RX0_IRQHandler+0xdc>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	3301      	adds	r3, #1
 8003316:	4a09      	ldr	r2, [pc, #36]	@ (800333c <USB_LP_CAN1_RX0_IRQHandler+0xdc>)
 8003318:	6013      	str	r3, [r2, #0]

	}
#endif

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800331a:	bf00      	nop
 800331c:	370c      	adds	r7, #12
 800331e:	46bd      	mov	sp, r7
 8003320:	bd90      	pop	{r4, r7, pc}
 8003322:	bf00      	nop
 8003324:	2000194c 	.word	0x2000194c
 8003328:	20001930 	.word	0x20001930
 800332c:	20002b90 	.word	0x20002b90
 8003330:	200019a4 	.word	0x200019a4
 8003334:	200019b4 	.word	0x200019b4
 8003338:	20820821 	.word	0x20820821
 800333c:	20001954 	.word	0x20001954

08003340 <GetDataCanReceive>:
#ifdef CAN_FIFO_GERNARATE
uint8_t GetDataCanReceive(MsgCanTranmitTypeDef *getDataCan)
{
 8003340:	b490      	push	{r4, r7}
 8003342:	b082      	sub	sp, #8
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
	if(dataFifoReceivefromCAN.leng==0x00U)
 8003348:	4b1e      	ldr	r3, [pc, #120]	@ (80033c4 <GetDataCanReceive+0x84>)
 800334a:	f893 3fc2 	ldrb.w	r3, [r3, #4034]	@ 0xfc2
 800334e:	b2db      	uxtb	r3, r3
 8003350:	2b00      	cmp	r3, #0
 8003352:	d101      	bne.n	8003358 <GetDataCanReceive+0x18>
	{
		return 0x00U;
 8003354:	2300      	movs	r3, #0
 8003356:	e02f      	b.n	80033b8 <GetDataCanReceive+0x78>
	}
	else
	{
		*getDataCan=dataFifoReceivefromCAN.data[dataFifoReceivefromCAN.tail];
 8003358:	4b1a      	ldr	r3, [pc, #104]	@ (80033c4 <GetDataCanReceive+0x84>)
 800335a:	f893 3fc1 	ldrb.w	r3, [r3, #4033]	@ 0xfc1
 800335e:	b2db      	uxtb	r3, r3
 8003360:	6879      	ldr	r1, [r7, #4]
 8003362:	4a18      	ldr	r2, [pc, #96]	@ (80033c4 <GetDataCanReceive+0x84>)
 8003364:	011b      	lsls	r3, r3, #4
 8003366:	4413      	add	r3, r2
 8003368:	460c      	mov	r4, r1
 800336a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800336c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		dataFifoReceivefromCAN.tail=(dataFifoReceivefromCAN.tail+1)%FIFOCANLENG;
 8003370:	4b14      	ldr	r3, [pc, #80]	@ (80033c4 <GetDataCanReceive+0x84>)
 8003372:	f893 3fc1 	ldrb.w	r3, [r3, #4033]	@ 0xfc1
 8003376:	b2db      	uxtb	r3, r3
 8003378:	3301      	adds	r3, #1
 800337a:	4619      	mov	r1, r3
 800337c:	088b      	lsrs	r3, r1, #2
 800337e:	4a12      	ldr	r2, [pc, #72]	@ (80033c8 <GetDataCanReceive+0x88>)
 8003380:	fba2 2303 	umull	r2, r3, r2, r3
 8003384:	08da      	lsrs	r2, r3, #3
 8003386:	4613      	mov	r3, r2
 8003388:	019b      	lsls	r3, r3, #6
 800338a:	1a9b      	subs	r3, r3, r2
 800338c:	009b      	lsls	r3, r3, #2
 800338e:	1aca      	subs	r2, r1, r3
 8003390:	b2d2      	uxtb	r2, r2
 8003392:	4b0c      	ldr	r3, [pc, #48]	@ (80033c4 <GetDataCanReceive+0x84>)
 8003394:	f883 2fc1 	strb.w	r2, [r3, #4033]	@ 0xfc1
		if(dataFifoReceivefromCAN.leng>0x00U)
 8003398:	4b0a      	ldr	r3, [pc, #40]	@ (80033c4 <GetDataCanReceive+0x84>)
 800339a:	f893 3fc2 	ldrb.w	r3, [r3, #4034]	@ 0xfc2
 800339e:	b2db      	uxtb	r3, r3
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d008      	beq.n	80033b6 <GetDataCanReceive+0x76>
		{
			dataFifoReceivefromCAN.leng--;
 80033a4:	4b07      	ldr	r3, [pc, #28]	@ (80033c4 <GetDataCanReceive+0x84>)
 80033a6:	f893 3fc2 	ldrb.w	r3, [r3, #4034]	@ 0xfc2
 80033aa:	b2db      	uxtb	r3, r3
 80033ac:	3b01      	subs	r3, #1
 80033ae:	b2da      	uxtb	r2, r3
 80033b0:	4b04      	ldr	r3, [pc, #16]	@ (80033c4 <GetDataCanReceive+0x84>)
 80033b2:	f883 2fc2 	strb.w	r2, [r3, #4034]	@ 0xfc2
		}

	}
	return 0x01U;
 80033b6:	2301      	movs	r3, #1
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	3708      	adds	r7, #8
 80033bc:	46bd      	mov	sp, r7
 80033be:	bc90      	pop	{r4, r7}
 80033c0:	4770      	bx	lr
 80033c2:	bf00      	nop
 80033c4:	200019b4 	.word	0x200019b4
 80033c8:	20820821 	.word	0x20820821

080033cc <SEND_7DF>:
		ret=TRUE;
	}
	return ret;
}
void SEND_7DF(uint8_t mode)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b082      	sub	sp, #8
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	4603      	mov	r3, r0
 80033d4:	71fb      	strb	r3, [r7, #7]
       // All CAN register are on page 0x0C
//	CAN_Rx_Complete_Flag = 0x00U;
	switch(mode)
 80033d6:	79fb      	ldrb	r3, [r7, #7]
 80033d8:	3b01      	subs	r3, #1
 80033da:	2b15      	cmp	r3, #21
 80033dc:	f200 814a 	bhi.w	8003674 <SEND_7DF+0x2a8>
 80033e0:	a201      	add	r2, pc, #4	@ (adr r2, 80033e8 <SEND_7DF+0x1c>)
 80033e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033e6:	bf00      	nop
 80033e8:	08003441 	.word	0x08003441
 80033ec:	08003675 	.word	0x08003675
 80033f0:	0800349f 	.word	0x0800349f
 80033f4:	08003675 	.word	0x08003675
 80033f8:	080034fd 	.word	0x080034fd
 80033fc:	0800355b 	.word	0x0800355b
 8003400:	08003675 	.word	0x08003675
 8003404:	08003675 	.word	0x08003675
 8003408:	08003675 	.word	0x08003675
 800340c:	08003675 	.word	0x08003675
 8003410:	08003675 	.word	0x08003675
 8003414:	08003675 	.word	0x08003675
 8003418:	08003675 	.word	0x08003675
 800341c:	080035b9 	.word	0x080035b9
 8003420:	08003675 	.word	0x08003675
 8003424:	08003675 	.word	0x08003675
 8003428:	08003675 	.word	0x08003675
 800342c:	08003675 	.word	0x08003675
 8003430:	08003675 	.word	0x08003675
 8003434:	08003675 	.word	0x08003675
 8003438:	08003675 	.word	0x08003675
 800343c:	08003617 	.word	0x08003617
	{
		case STANDARD_MODE:
			DataCanTx[0] = 0x02;          // on message object used
 8003440:	4b8f      	ldr	r3, [pc, #572]	@ (8003680 <SEND_7DF+0x2b4>)
 8003442:	2202      	movs	r2, #2
 8003444:	701a      	strb	r2, [r3, #0]
			DataCanTx[1] = 0x10;              // Initialize data registers based
 8003446:	4b8e      	ldr	r3, [pc, #568]	@ (8003680 <SEND_7DF+0x2b4>)
 8003448:	2210      	movs	r2, #16
 800344a:	705a      	strb	r2, [r3, #1]
			DataCanTx[2] = 0x81;
 800344c:	4b8c      	ldr	r3, [pc, #560]	@ (8003680 <SEND_7DF+0x2b4>)
 800344e:	2281      	movs	r2, #129	@ 0x81
 8003450:	709a      	strb	r2, [r3, #2]
			DataCanTx[3] = 0x55;
 8003452:	4b8b      	ldr	r3, [pc, #556]	@ (8003680 <SEND_7DF+0x2b4>)
 8003454:	2255      	movs	r2, #85	@ 0x55
 8003456:	70da      	strb	r2, [r3, #3]
			DataCanTx[4] = 0x55;
 8003458:	4b89      	ldr	r3, [pc, #548]	@ (8003680 <SEND_7DF+0x2b4>)
 800345a:	2255      	movs	r2, #85	@ 0x55
 800345c:	711a      	strb	r2, [r3, #4]
			DataCanTx[5] = 0x55;
 800345e:	4b88      	ldr	r3, [pc, #544]	@ (8003680 <SEND_7DF+0x2b4>)
 8003460:	2255      	movs	r2, #85	@ 0x55
 8003462:	715a      	strb	r2, [r3, #5]
			DataCanTx[6] = 0x55;
 8003464:	4b86      	ldr	r3, [pc, #536]	@ (8003680 <SEND_7DF+0x2b4>)
 8003466:	2255      	movs	r2, #85	@ 0x55
 8003468:	719a      	strb	r2, [r3, #6]
			DataCanTx[7] = 0x55;
 800346a:	4b85      	ldr	r3, [pc, #532]	@ (8003680 <SEND_7DF+0x2b4>)
 800346c:	2255      	movs	r2, #85	@ 0x55
 800346e:	71da      	strb	r2, [r3, #7]

			TxHeader.IDE = CAN_ID_STD;
 8003470:	4b84      	ldr	r3, [pc, #528]	@ (8003684 <SEND_7DF+0x2b8>)
 8003472:	2200      	movs	r2, #0
 8003474:	609a      	str	r2, [r3, #8]
			TxHeader.StdId = 0X7DF;
 8003476:	4b83      	ldr	r3, [pc, #524]	@ (8003684 <SEND_7DF+0x2b8>)
 8003478:	f240 72df 	movw	r2, #2015	@ 0x7df
 800347c:	601a      	str	r2, [r3, #0]
			TxHeader.RTR = CAN_RTR_DATA;
 800347e:	4b81      	ldr	r3, [pc, #516]	@ (8003684 <SEND_7DF+0x2b8>)
 8003480:	2200      	movs	r2, #0
 8003482:	60da      	str	r2, [r3, #12]
			TxHeader.DLC = 8;
 8003484:	4b7f      	ldr	r3, [pc, #508]	@ (8003684 <SEND_7DF+0x2b8>)
 8003486:	2208      	movs	r2, #8
 8003488:	611a      	str	r2, [r3, #16]
			TxHeader.TransmitGlobalTime = DISABLE;
 800348a:	4b7e      	ldr	r3, [pc, #504]	@ (8003684 <SEND_7DF+0x2b8>)
 800348c:	2200      	movs	r2, #0
 800348e:	751a      	strb	r2, [r3, #20]
			HAL_CAN_AddTxMessage(&hcan, &TxHeader, DataCanTx, &TxMailbox);
 8003490:	4b7d      	ldr	r3, [pc, #500]	@ (8003688 <SEND_7DF+0x2bc>)
 8003492:	4a7b      	ldr	r2, [pc, #492]	@ (8003680 <SEND_7DF+0x2b4>)
 8003494:	497b      	ldr	r1, [pc, #492]	@ (8003684 <SEND_7DF+0x2b8>)
 8003496:	487d      	ldr	r0, [pc, #500]	@ (800368c <SEND_7DF+0x2c0>)
 8003498:	f004 f814 	bl	80074c4 <HAL_CAN_AddTxMessage>
		break;
 800349c:	e0eb      	b.n	8003676 <SEND_7DF+0x2aa>
		case EXTENDED_MODE:

			DataCanTx[0] = 0x02;          // on message object used
 800349e:	4b78      	ldr	r3, [pc, #480]	@ (8003680 <SEND_7DF+0x2b4>)
 80034a0:	2202      	movs	r2, #2
 80034a2:	701a      	strb	r2, [r3, #0]
			DataCanTx[1] = 0x10;              // Initialize data registers based
 80034a4:	4b76      	ldr	r3, [pc, #472]	@ (8003680 <SEND_7DF+0x2b4>)
 80034a6:	2210      	movs	r2, #16
 80034a8:	705a      	strb	r2, [r3, #1]
			DataCanTx[2] = 0x90;
 80034aa:	4b75      	ldr	r3, [pc, #468]	@ (8003680 <SEND_7DF+0x2b4>)
 80034ac:	2290      	movs	r2, #144	@ 0x90
 80034ae:	709a      	strb	r2, [r3, #2]
			DataCanTx[3] = 0x55;
 80034b0:	4b73      	ldr	r3, [pc, #460]	@ (8003680 <SEND_7DF+0x2b4>)
 80034b2:	2255      	movs	r2, #85	@ 0x55
 80034b4:	70da      	strb	r2, [r3, #3]
			DataCanTx[4] = 0x55;
 80034b6:	4b72      	ldr	r3, [pc, #456]	@ (8003680 <SEND_7DF+0x2b4>)
 80034b8:	2255      	movs	r2, #85	@ 0x55
 80034ba:	711a      	strb	r2, [r3, #4]
			DataCanTx[5] = 0x55;
 80034bc:	4b70      	ldr	r3, [pc, #448]	@ (8003680 <SEND_7DF+0x2b4>)
 80034be:	2255      	movs	r2, #85	@ 0x55
 80034c0:	715a      	strb	r2, [r3, #5]
			DataCanTx[6] = 0x55;
 80034c2:	4b6f      	ldr	r3, [pc, #444]	@ (8003680 <SEND_7DF+0x2b4>)
 80034c4:	2255      	movs	r2, #85	@ 0x55
 80034c6:	719a      	strb	r2, [r3, #6]
			DataCanTx[7] = 0x55;
 80034c8:	4b6d      	ldr	r3, [pc, #436]	@ (8003680 <SEND_7DF+0x2b4>)
 80034ca:	2255      	movs	r2, #85	@ 0x55
 80034cc:	71da      	strb	r2, [r3, #7]

			TxHeader.IDE = CAN_ID_STD;
 80034ce:	4b6d      	ldr	r3, [pc, #436]	@ (8003684 <SEND_7DF+0x2b8>)
 80034d0:	2200      	movs	r2, #0
 80034d2:	609a      	str	r2, [r3, #8]
			TxHeader.StdId = 0X7DF;
 80034d4:	4b6b      	ldr	r3, [pc, #428]	@ (8003684 <SEND_7DF+0x2b8>)
 80034d6:	f240 72df 	movw	r2, #2015	@ 0x7df
 80034da:	601a      	str	r2, [r3, #0]
			TxHeader.RTR = CAN_RTR_DATA;
 80034dc:	4b69      	ldr	r3, [pc, #420]	@ (8003684 <SEND_7DF+0x2b8>)
 80034de:	2200      	movs	r2, #0
 80034e0:	60da      	str	r2, [r3, #12]
			TxHeader.DLC = 8;
 80034e2:	4b68      	ldr	r3, [pc, #416]	@ (8003684 <SEND_7DF+0x2b8>)
 80034e4:	2208      	movs	r2, #8
 80034e6:	611a      	str	r2, [r3, #16]
			TxHeader.TransmitGlobalTime = DISABLE;
 80034e8:	4b66      	ldr	r3, [pc, #408]	@ (8003684 <SEND_7DF+0x2b8>)
 80034ea:	2200      	movs	r2, #0
 80034ec:	751a      	strb	r2, [r3, #20]
			HAL_CAN_AddTxMessage(&hcan, &TxHeader, DataCanTx, &TxMailbox);
 80034ee:	4b66      	ldr	r3, [pc, #408]	@ (8003688 <SEND_7DF+0x2bc>)
 80034f0:	4a63      	ldr	r2, [pc, #396]	@ (8003680 <SEND_7DF+0x2b4>)
 80034f2:	4964      	ldr	r1, [pc, #400]	@ (8003684 <SEND_7DF+0x2b8>)
 80034f4:	4865      	ldr	r0, [pc, #404]	@ (800368c <SEND_7DF+0x2c0>)
 80034f6:	f003 ffe5 	bl	80074c4 <HAL_CAN_AddTxMessage>
		break;
 80034fa:	e0bc      	b.n	8003676 <SEND_7DF+0x2aa>
		case CONTROLDTC_OFF:
			DataCanTx[0] = 0x02;          // on message object used
 80034fc:	4b60      	ldr	r3, [pc, #384]	@ (8003680 <SEND_7DF+0x2b4>)
 80034fe:	2202      	movs	r2, #2
 8003500:	701a      	strb	r2, [r3, #0]
			DataCanTx[1] = 0x85;              // Initialize data registers based
 8003502:	4b5f      	ldr	r3, [pc, #380]	@ (8003680 <SEND_7DF+0x2b4>)
 8003504:	2285      	movs	r2, #133	@ 0x85
 8003506:	705a      	strb	r2, [r3, #1]
			DataCanTx[2] = 0x82;
 8003508:	4b5d      	ldr	r3, [pc, #372]	@ (8003680 <SEND_7DF+0x2b4>)
 800350a:	2282      	movs	r2, #130	@ 0x82
 800350c:	709a      	strb	r2, [r3, #2]
			DataCanTx[3] = 0x55;
 800350e:	4b5c      	ldr	r3, [pc, #368]	@ (8003680 <SEND_7DF+0x2b4>)
 8003510:	2255      	movs	r2, #85	@ 0x55
 8003512:	70da      	strb	r2, [r3, #3]
			DataCanTx[4] = 0x55;
 8003514:	4b5a      	ldr	r3, [pc, #360]	@ (8003680 <SEND_7DF+0x2b4>)
 8003516:	2255      	movs	r2, #85	@ 0x55
 8003518:	711a      	strb	r2, [r3, #4]
			DataCanTx[5] = 0x55;
 800351a:	4b59      	ldr	r3, [pc, #356]	@ (8003680 <SEND_7DF+0x2b4>)
 800351c:	2255      	movs	r2, #85	@ 0x55
 800351e:	715a      	strb	r2, [r3, #5]
			DataCanTx[6] = 0x55;
 8003520:	4b57      	ldr	r3, [pc, #348]	@ (8003680 <SEND_7DF+0x2b4>)
 8003522:	2255      	movs	r2, #85	@ 0x55
 8003524:	719a      	strb	r2, [r3, #6]
			DataCanTx[7] = 0x55;
 8003526:	4b56      	ldr	r3, [pc, #344]	@ (8003680 <SEND_7DF+0x2b4>)
 8003528:	2255      	movs	r2, #85	@ 0x55
 800352a:	71da      	strb	r2, [r3, #7]

			TxHeader.IDE = CAN_ID_STD;
 800352c:	4b55      	ldr	r3, [pc, #340]	@ (8003684 <SEND_7DF+0x2b8>)
 800352e:	2200      	movs	r2, #0
 8003530:	609a      	str	r2, [r3, #8]
			TxHeader.StdId = 0X7DF;
 8003532:	4b54      	ldr	r3, [pc, #336]	@ (8003684 <SEND_7DF+0x2b8>)
 8003534:	f240 72df 	movw	r2, #2015	@ 0x7df
 8003538:	601a      	str	r2, [r3, #0]
			TxHeader.RTR = CAN_RTR_DATA;
 800353a:	4b52      	ldr	r3, [pc, #328]	@ (8003684 <SEND_7DF+0x2b8>)
 800353c:	2200      	movs	r2, #0
 800353e:	60da      	str	r2, [r3, #12]
			TxHeader.DLC = 8;
 8003540:	4b50      	ldr	r3, [pc, #320]	@ (8003684 <SEND_7DF+0x2b8>)
 8003542:	2208      	movs	r2, #8
 8003544:	611a      	str	r2, [r3, #16]
			TxHeader.TransmitGlobalTime = DISABLE;
 8003546:	4b4f      	ldr	r3, [pc, #316]	@ (8003684 <SEND_7DF+0x2b8>)
 8003548:	2200      	movs	r2, #0
 800354a:	751a      	strb	r2, [r3, #20]
			HAL_CAN_AddTxMessage(&hcan, &TxHeader, DataCanTx, &TxMailbox);
 800354c:	4b4e      	ldr	r3, [pc, #312]	@ (8003688 <SEND_7DF+0x2bc>)
 800354e:	4a4c      	ldr	r2, [pc, #304]	@ (8003680 <SEND_7DF+0x2b4>)
 8003550:	494c      	ldr	r1, [pc, #304]	@ (8003684 <SEND_7DF+0x2b8>)
 8003552:	484e      	ldr	r0, [pc, #312]	@ (800368c <SEND_7DF+0x2c0>)
 8003554:	f003 ffb6 	bl	80074c4 <HAL_CAN_AddTxMessage>
		break;
 8003558:	e08d      	b.n	8003676 <SEND_7DF+0x2aa>
		case COMM_CONTROL_DISABLE:
			DataCanTx[0] = 0x02;          // on message object used
 800355a:	4b49      	ldr	r3, [pc, #292]	@ (8003680 <SEND_7DF+0x2b4>)
 800355c:	2202      	movs	r2, #2
 800355e:	701a      	strb	r2, [r3, #0]
			DataCanTx[1] = 0x28;              // Initialize data registers based
 8003560:	4b47      	ldr	r3, [pc, #284]	@ (8003680 <SEND_7DF+0x2b4>)
 8003562:	2228      	movs	r2, #40	@ 0x28
 8003564:	705a      	strb	r2, [r3, #1]
			DataCanTx[2] = 0x02;
 8003566:	4b46      	ldr	r3, [pc, #280]	@ (8003680 <SEND_7DF+0x2b4>)
 8003568:	2202      	movs	r2, #2
 800356a:	709a      	strb	r2, [r3, #2]
			DataCanTx[3] = 0x55;
 800356c:	4b44      	ldr	r3, [pc, #272]	@ (8003680 <SEND_7DF+0x2b4>)
 800356e:	2255      	movs	r2, #85	@ 0x55
 8003570:	70da      	strb	r2, [r3, #3]
			DataCanTx[4] = 0x55;
 8003572:	4b43      	ldr	r3, [pc, #268]	@ (8003680 <SEND_7DF+0x2b4>)
 8003574:	2255      	movs	r2, #85	@ 0x55
 8003576:	711a      	strb	r2, [r3, #4]
			DataCanTx[5] = 0x55;
 8003578:	4b41      	ldr	r3, [pc, #260]	@ (8003680 <SEND_7DF+0x2b4>)
 800357a:	2255      	movs	r2, #85	@ 0x55
 800357c:	715a      	strb	r2, [r3, #5]
			DataCanTx[6] = 0x55;
 800357e:	4b40      	ldr	r3, [pc, #256]	@ (8003680 <SEND_7DF+0x2b4>)
 8003580:	2255      	movs	r2, #85	@ 0x55
 8003582:	719a      	strb	r2, [r3, #6]
			DataCanTx[7] = 0x55;
 8003584:	4b3e      	ldr	r3, [pc, #248]	@ (8003680 <SEND_7DF+0x2b4>)
 8003586:	2255      	movs	r2, #85	@ 0x55
 8003588:	71da      	strb	r2, [r3, #7]

			TxHeader.IDE = CAN_ID_STD;
 800358a:	4b3e      	ldr	r3, [pc, #248]	@ (8003684 <SEND_7DF+0x2b8>)
 800358c:	2200      	movs	r2, #0
 800358e:	609a      	str	r2, [r3, #8]
			TxHeader.StdId = 0X7DF;
 8003590:	4b3c      	ldr	r3, [pc, #240]	@ (8003684 <SEND_7DF+0x2b8>)
 8003592:	f240 72df 	movw	r2, #2015	@ 0x7df
 8003596:	601a      	str	r2, [r3, #0]
			TxHeader.RTR = CAN_RTR_DATA;
 8003598:	4b3a      	ldr	r3, [pc, #232]	@ (8003684 <SEND_7DF+0x2b8>)
 800359a:	2200      	movs	r2, #0
 800359c:	60da      	str	r2, [r3, #12]
			TxHeader.DLC = 8;
 800359e:	4b39      	ldr	r3, [pc, #228]	@ (8003684 <SEND_7DF+0x2b8>)
 80035a0:	2208      	movs	r2, #8
 80035a2:	611a      	str	r2, [r3, #16]
			TxHeader.TransmitGlobalTime = DISABLE;
 80035a4:	4b37      	ldr	r3, [pc, #220]	@ (8003684 <SEND_7DF+0x2b8>)
 80035a6:	2200      	movs	r2, #0
 80035a8:	751a      	strb	r2, [r3, #20]
			HAL_CAN_AddTxMessage(&hcan, &TxHeader, DataCanTx, &TxMailbox);
 80035aa:	4b37      	ldr	r3, [pc, #220]	@ (8003688 <SEND_7DF+0x2bc>)
 80035ac:	4a34      	ldr	r2, [pc, #208]	@ (8003680 <SEND_7DF+0x2b4>)
 80035ae:	4935      	ldr	r1, [pc, #212]	@ (8003684 <SEND_7DF+0x2b8>)
 80035b0:	4836      	ldr	r0, [pc, #216]	@ (800368c <SEND_7DF+0x2c0>)
 80035b2:	f003 ff87 	bl	80074c4 <HAL_CAN_AddTxMessage>
		break;
 80035b6:	e05e      	b.n	8003676 <SEND_7DF+0x2aa>
		case COMM_CONTROL_ENABLE:
			DataCanTx[0] = 0x02;          // on message object used
 80035b8:	4b31      	ldr	r3, [pc, #196]	@ (8003680 <SEND_7DF+0x2b4>)
 80035ba:	2202      	movs	r2, #2
 80035bc:	701a      	strb	r2, [r3, #0]
			DataCanTx[1] = 0x29;              // Initialize data registers based
 80035be:	4b30      	ldr	r3, [pc, #192]	@ (8003680 <SEND_7DF+0x2b4>)
 80035c0:	2229      	movs	r2, #41	@ 0x29
 80035c2:	705a      	strb	r2, [r3, #1]
			DataCanTx[2] = 0x02;
 80035c4:	4b2e      	ldr	r3, [pc, #184]	@ (8003680 <SEND_7DF+0x2b4>)
 80035c6:	2202      	movs	r2, #2
 80035c8:	709a      	strb	r2, [r3, #2]
			DataCanTx[3] = 0x55;
 80035ca:	4b2d      	ldr	r3, [pc, #180]	@ (8003680 <SEND_7DF+0x2b4>)
 80035cc:	2255      	movs	r2, #85	@ 0x55
 80035ce:	70da      	strb	r2, [r3, #3]
			DataCanTx[4] = 0x55;
 80035d0:	4b2b      	ldr	r3, [pc, #172]	@ (8003680 <SEND_7DF+0x2b4>)
 80035d2:	2255      	movs	r2, #85	@ 0x55
 80035d4:	711a      	strb	r2, [r3, #4]
			DataCanTx[5] = 0x55;
 80035d6:	4b2a      	ldr	r3, [pc, #168]	@ (8003680 <SEND_7DF+0x2b4>)
 80035d8:	2255      	movs	r2, #85	@ 0x55
 80035da:	715a      	strb	r2, [r3, #5]
			DataCanTx[6] = 0x55;
 80035dc:	4b28      	ldr	r3, [pc, #160]	@ (8003680 <SEND_7DF+0x2b4>)
 80035de:	2255      	movs	r2, #85	@ 0x55
 80035e0:	719a      	strb	r2, [r3, #6]
			DataCanTx[7] = 0x55;
 80035e2:	4b27      	ldr	r3, [pc, #156]	@ (8003680 <SEND_7DF+0x2b4>)
 80035e4:	2255      	movs	r2, #85	@ 0x55
 80035e6:	71da      	strb	r2, [r3, #7]

			TxHeader.IDE = CAN_ID_STD;
 80035e8:	4b26      	ldr	r3, [pc, #152]	@ (8003684 <SEND_7DF+0x2b8>)
 80035ea:	2200      	movs	r2, #0
 80035ec:	609a      	str	r2, [r3, #8]
			TxHeader.StdId = 0X7DF;
 80035ee:	4b25      	ldr	r3, [pc, #148]	@ (8003684 <SEND_7DF+0x2b8>)
 80035f0:	f240 72df 	movw	r2, #2015	@ 0x7df
 80035f4:	601a      	str	r2, [r3, #0]
			TxHeader.RTR = CAN_RTR_DATA;
 80035f6:	4b23      	ldr	r3, [pc, #140]	@ (8003684 <SEND_7DF+0x2b8>)
 80035f8:	2200      	movs	r2, #0
 80035fa:	60da      	str	r2, [r3, #12]
			TxHeader.DLC = 8;
 80035fc:	4b21      	ldr	r3, [pc, #132]	@ (8003684 <SEND_7DF+0x2b8>)
 80035fe:	2208      	movs	r2, #8
 8003600:	611a      	str	r2, [r3, #16]
			TxHeader.TransmitGlobalTime = DISABLE;
 8003602:	4b20      	ldr	r3, [pc, #128]	@ (8003684 <SEND_7DF+0x2b8>)
 8003604:	2200      	movs	r2, #0
 8003606:	751a      	strb	r2, [r3, #20]
			HAL_CAN_AddTxMessage(&hcan, &TxHeader, DataCanTx, &TxMailbox);
 8003608:	4b1f      	ldr	r3, [pc, #124]	@ (8003688 <SEND_7DF+0x2bc>)
 800360a:	4a1d      	ldr	r2, [pc, #116]	@ (8003680 <SEND_7DF+0x2b4>)
 800360c:	491d      	ldr	r1, [pc, #116]	@ (8003684 <SEND_7DF+0x2b8>)
 800360e:	481f      	ldr	r0, [pc, #124]	@ (800368c <SEND_7DF+0x2c0>)
 8003610:	f003 ff58 	bl	80074c4 <HAL_CAN_AddTxMessage>
			break;
 8003614:	e02f      	b.n	8003676 <SEND_7DF+0x2aa>
		case COMM_CONTROL_DISABLE2:
			DataCanTx[0] = 0x02;          // on message object used
 8003616:	4b1a      	ldr	r3, [pc, #104]	@ (8003680 <SEND_7DF+0x2b4>)
 8003618:	2202      	movs	r2, #2
 800361a:	701a      	strb	r2, [r3, #0]
			DataCanTx[1] = 0x3E;              // Initialize data registers based
 800361c:	4b18      	ldr	r3, [pc, #96]	@ (8003680 <SEND_7DF+0x2b4>)
 800361e:	223e      	movs	r2, #62	@ 0x3e
 8003620:	705a      	strb	r2, [r3, #1]
			DataCanTx[2] = 0x80;
 8003622:	4b17      	ldr	r3, [pc, #92]	@ (8003680 <SEND_7DF+0x2b4>)
 8003624:	2280      	movs	r2, #128	@ 0x80
 8003626:	709a      	strb	r2, [r3, #2]
			DataCanTx[3] = 0x55;
 8003628:	4b15      	ldr	r3, [pc, #84]	@ (8003680 <SEND_7DF+0x2b4>)
 800362a:	2255      	movs	r2, #85	@ 0x55
 800362c:	70da      	strb	r2, [r3, #3]
			DataCanTx[4] = 0x55;
 800362e:	4b14      	ldr	r3, [pc, #80]	@ (8003680 <SEND_7DF+0x2b4>)
 8003630:	2255      	movs	r2, #85	@ 0x55
 8003632:	711a      	strb	r2, [r3, #4]
			DataCanTx[5] = 0x55;
 8003634:	4b12      	ldr	r3, [pc, #72]	@ (8003680 <SEND_7DF+0x2b4>)
 8003636:	2255      	movs	r2, #85	@ 0x55
 8003638:	715a      	strb	r2, [r3, #5]
			DataCanTx[6] = 0x55;
 800363a:	4b11      	ldr	r3, [pc, #68]	@ (8003680 <SEND_7DF+0x2b4>)
 800363c:	2255      	movs	r2, #85	@ 0x55
 800363e:	719a      	strb	r2, [r3, #6]
			DataCanTx[7] = 0x55;
 8003640:	4b0f      	ldr	r3, [pc, #60]	@ (8003680 <SEND_7DF+0x2b4>)
 8003642:	2255      	movs	r2, #85	@ 0x55
 8003644:	71da      	strb	r2, [r3, #7]

			TxHeader.IDE = CAN_ID_STD;
 8003646:	4b0f      	ldr	r3, [pc, #60]	@ (8003684 <SEND_7DF+0x2b8>)
 8003648:	2200      	movs	r2, #0
 800364a:	609a      	str	r2, [r3, #8]
			TxHeader.StdId = 0X7DF;
 800364c:	4b0d      	ldr	r3, [pc, #52]	@ (8003684 <SEND_7DF+0x2b8>)
 800364e:	f240 72df 	movw	r2, #2015	@ 0x7df
 8003652:	601a      	str	r2, [r3, #0]
			TxHeader.RTR = CAN_RTR_DATA;
 8003654:	4b0b      	ldr	r3, [pc, #44]	@ (8003684 <SEND_7DF+0x2b8>)
 8003656:	2200      	movs	r2, #0
 8003658:	60da      	str	r2, [r3, #12]
			TxHeader.DLC = 8;
 800365a:	4b0a      	ldr	r3, [pc, #40]	@ (8003684 <SEND_7DF+0x2b8>)
 800365c:	2208      	movs	r2, #8
 800365e:	611a      	str	r2, [r3, #16]
			TxHeader.TransmitGlobalTime = DISABLE;
 8003660:	4b08      	ldr	r3, [pc, #32]	@ (8003684 <SEND_7DF+0x2b8>)
 8003662:	2200      	movs	r2, #0
 8003664:	751a      	strb	r2, [r3, #20]
			HAL_CAN_AddTxMessage(&hcan, &TxHeader, DataCanTx, &TxMailbox);
 8003666:	4b08      	ldr	r3, [pc, #32]	@ (8003688 <SEND_7DF+0x2bc>)
 8003668:	4a05      	ldr	r2, [pc, #20]	@ (8003680 <SEND_7DF+0x2b4>)
 800366a:	4906      	ldr	r1, [pc, #24]	@ (8003684 <SEND_7DF+0x2b8>)
 800366c:	4807      	ldr	r0, [pc, #28]	@ (800368c <SEND_7DF+0x2c0>)
 800366e:	f003 ff29 	bl	80074c4 <HAL_CAN_AddTxMessage>
		break;
 8003672:	e000      	b.n	8003676 <SEND_7DF+0x2aa>
		default:
		break;
 8003674:	bf00      	nop
	}
}
 8003676:	bf00      	nop
 8003678:	3708      	adds	r7, #8
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}
 800367e:	bf00      	nop
 8003680:	20001960 	.word	0x20001960
 8003684:	20001914 	.word	0x20001914
 8003688:	2000195c 	.word	0x2000195c
 800368c:	20002b90 	.word	0x20002b90

08003690 <SEND_796>:
void SEND_796(uint8_t mode)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b082      	sub	sp, #8
 8003694:	af00      	add	r7, sp, #0
 8003696:	4603      	mov	r3, r0
 8003698:	71fb      	strb	r3, [r7, #7]
//	CAN_Rx_Complete_Flag = 0x00U;
	switch(mode)
 800369a:	79fb      	ldrb	r3, [r7, #7]
 800369c:	3b02      	subs	r3, #2
 800369e:	2b13      	cmp	r3, #19
 80036a0:	f200 832d 	bhi.w	8003cfe <SEND_796+0x66e>
 80036a4:	a201      	add	r2, pc, #4	@ (adr r2, 80036ac <SEND_796+0x1c>)
 80036a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036aa:	bf00      	nop
 80036ac:	080036fd 	.word	0x080036fd
 80036b0:	08003cff 	.word	0x08003cff
 80036b4:	0800375b 	.word	0x0800375b
 80036b8:	08003cff 	.word	0x08003cff
 80036bc:	08003cff 	.word	0x08003cff
 80036c0:	080037b9 	.word	0x080037b9
 80036c4:	08003817 	.word	0x08003817
 80036c8:	08003875 	.word	0x08003875
 80036cc:	080038db 	.word	0x080038db
 80036d0:	0800393b 	.word	0x0800393b
 80036d4:	080039b1 	.word	0x080039b1
 80036d8:	08003a0f 	.word	0x08003a0f
 80036dc:	08003cff 	.word	0x08003cff
 80036e0:	08003a6d 	.word	0x08003a6d
 80036e4:	08003acb 	.word	0x08003acb
 80036e8:	08003b29 	.word	0x08003b29
 80036ec:	08003b87 	.word	0x08003b87
 80036f0:	08003be5 	.word	0x08003be5
 80036f4:	08003c55 	.word	0x08003c55
 80036f8:	08003ca1 	.word	0x08003ca1
	{
		case SWVERSION:
			DataCanTx[0] = 0x03;          // on message object used
 80036fc:	4ba6      	ldr	r3, [pc, #664]	@ (8003998 <SEND_796+0x308>)
 80036fe:	2203      	movs	r2, #3
 8003700:	701a      	strb	r2, [r3, #0]
			DataCanTx[1] = 0x22;              // Initialize data registers based
 8003702:	4ba5      	ldr	r3, [pc, #660]	@ (8003998 <SEND_796+0x308>)
 8003704:	2222      	movs	r2, #34	@ 0x22
 8003706:	705a      	strb	r2, [r3, #1]
			DataCanTx[2] = 0xF1;
 8003708:	4ba3      	ldr	r3, [pc, #652]	@ (8003998 <SEND_796+0x308>)
 800370a:	22f1      	movs	r2, #241	@ 0xf1
 800370c:	709a      	strb	r2, [r3, #2]
			DataCanTx[3] = 0x95;
 800370e:	4ba2      	ldr	r3, [pc, #648]	@ (8003998 <SEND_796+0x308>)
 8003710:	2295      	movs	r2, #149	@ 0x95
 8003712:	70da      	strb	r2, [r3, #3]
			DataCanTx[4] = 0x55;
 8003714:	4ba0      	ldr	r3, [pc, #640]	@ (8003998 <SEND_796+0x308>)
 8003716:	2255      	movs	r2, #85	@ 0x55
 8003718:	711a      	strb	r2, [r3, #4]
			DataCanTx[5] = 0x55;
 800371a:	4b9f      	ldr	r3, [pc, #636]	@ (8003998 <SEND_796+0x308>)
 800371c:	2255      	movs	r2, #85	@ 0x55
 800371e:	715a      	strb	r2, [r3, #5]
			DataCanTx[6] = 0x55;
 8003720:	4b9d      	ldr	r3, [pc, #628]	@ (8003998 <SEND_796+0x308>)
 8003722:	2255      	movs	r2, #85	@ 0x55
 8003724:	719a      	strb	r2, [r3, #6]
			DataCanTx[7] = 0x55;
 8003726:	4b9c      	ldr	r3, [pc, #624]	@ (8003998 <SEND_796+0x308>)
 8003728:	2255      	movs	r2, #85	@ 0x55
 800372a:	71da      	strb	r2, [r3, #7]

			TxHeader.IDE = CAN_ID_STD;
 800372c:	4b9b      	ldr	r3, [pc, #620]	@ (800399c <SEND_796+0x30c>)
 800372e:	2200      	movs	r2, #0
 8003730:	609a      	str	r2, [r3, #8]
			TxHeader.StdId = 0x796;
 8003732:	4b9a      	ldr	r3, [pc, #616]	@ (800399c <SEND_796+0x30c>)
 8003734:	f240 7296 	movw	r2, #1942	@ 0x796
 8003738:	601a      	str	r2, [r3, #0]
			TxHeader.RTR = CAN_RTR_DATA;
 800373a:	4b98      	ldr	r3, [pc, #608]	@ (800399c <SEND_796+0x30c>)
 800373c:	2200      	movs	r2, #0
 800373e:	60da      	str	r2, [r3, #12]
			TxHeader.DLC = 8;
 8003740:	4b96      	ldr	r3, [pc, #600]	@ (800399c <SEND_796+0x30c>)
 8003742:	2208      	movs	r2, #8
 8003744:	611a      	str	r2, [r3, #16]
			TxHeader.TransmitGlobalTime = DISABLE;
 8003746:	4b95      	ldr	r3, [pc, #596]	@ (800399c <SEND_796+0x30c>)
 8003748:	2200      	movs	r2, #0
 800374a:	751a      	strb	r2, [r3, #20]
			HAL_CAN_AddTxMessage(&hcan, &TxHeader, DataCanTx, &TxMailbox);
 800374c:	4b94      	ldr	r3, [pc, #592]	@ (80039a0 <SEND_796+0x310>)
 800374e:	4a92      	ldr	r2, [pc, #584]	@ (8003998 <SEND_796+0x308>)
 8003750:	4992      	ldr	r1, [pc, #584]	@ (800399c <SEND_796+0x30c>)
 8003752:	4894      	ldr	r0, [pc, #592]	@ (80039a4 <SEND_796+0x314>)
 8003754:	f003 feb6 	bl	80074c4 <HAL_CAN_AddTxMessage>
		break;
 8003758:	e2d2      	b.n	8003d00 <SEND_796+0x670>
		case EXTENDED_SESSION:
			DataCanTx[0] = 0x02;          // on message object used
 800375a:	4b8f      	ldr	r3, [pc, #572]	@ (8003998 <SEND_796+0x308>)
 800375c:	2202      	movs	r2, #2
 800375e:	701a      	strb	r2, [r3, #0]
			DataCanTx[1] = 0x10;              // Initialize data registers based
 8003760:	4b8d      	ldr	r3, [pc, #564]	@ (8003998 <SEND_796+0x308>)
 8003762:	2210      	movs	r2, #16
 8003764:	705a      	strb	r2, [r3, #1]
			DataCanTx[2] = 0x03;
 8003766:	4b8c      	ldr	r3, [pc, #560]	@ (8003998 <SEND_796+0x308>)
 8003768:	2203      	movs	r2, #3
 800376a:	709a      	strb	r2, [r3, #2]
			DataCanTx[3] = 0x55;
 800376c:	4b8a      	ldr	r3, [pc, #552]	@ (8003998 <SEND_796+0x308>)
 800376e:	2255      	movs	r2, #85	@ 0x55
 8003770:	70da      	strb	r2, [r3, #3]
			DataCanTx[4] = 0x55;
 8003772:	4b89      	ldr	r3, [pc, #548]	@ (8003998 <SEND_796+0x308>)
 8003774:	2255      	movs	r2, #85	@ 0x55
 8003776:	711a      	strb	r2, [r3, #4]
			DataCanTx[5] = 0x55;
 8003778:	4b87      	ldr	r3, [pc, #540]	@ (8003998 <SEND_796+0x308>)
 800377a:	2255      	movs	r2, #85	@ 0x55
 800377c:	715a      	strb	r2, [r3, #5]
			DataCanTx[6] = 0x55;
 800377e:	4b86      	ldr	r3, [pc, #536]	@ (8003998 <SEND_796+0x308>)
 8003780:	2255      	movs	r2, #85	@ 0x55
 8003782:	719a      	strb	r2, [r3, #6]
			DataCanTx[7] = 0x55;
 8003784:	4b84      	ldr	r3, [pc, #528]	@ (8003998 <SEND_796+0x308>)
 8003786:	2255      	movs	r2, #85	@ 0x55
 8003788:	71da      	strb	r2, [r3, #7]

			TxHeader.IDE = CAN_ID_STD;
 800378a:	4b84      	ldr	r3, [pc, #528]	@ (800399c <SEND_796+0x30c>)
 800378c:	2200      	movs	r2, #0
 800378e:	609a      	str	r2, [r3, #8]
			TxHeader.StdId = 0x796;
 8003790:	4b82      	ldr	r3, [pc, #520]	@ (800399c <SEND_796+0x30c>)
 8003792:	f240 7296 	movw	r2, #1942	@ 0x796
 8003796:	601a      	str	r2, [r3, #0]
			TxHeader.RTR = CAN_RTR_DATA;
 8003798:	4b80      	ldr	r3, [pc, #512]	@ (800399c <SEND_796+0x30c>)
 800379a:	2200      	movs	r2, #0
 800379c:	60da      	str	r2, [r3, #12]
			TxHeader.DLC = 8;
 800379e:	4b7f      	ldr	r3, [pc, #508]	@ (800399c <SEND_796+0x30c>)
 80037a0:	2208      	movs	r2, #8
 80037a2:	611a      	str	r2, [r3, #16]
			TxHeader.TransmitGlobalTime = DISABLE;
 80037a4:	4b7d      	ldr	r3, [pc, #500]	@ (800399c <SEND_796+0x30c>)
 80037a6:	2200      	movs	r2, #0
 80037a8:	751a      	strb	r2, [r3, #20]
			HAL_CAN_AddTxMessage(&hcan, &TxHeader, DataCanTx, &TxMailbox);
 80037aa:	4b7d      	ldr	r3, [pc, #500]	@ (80039a0 <SEND_796+0x310>)
 80037ac:	4a7a      	ldr	r2, [pc, #488]	@ (8003998 <SEND_796+0x308>)
 80037ae:	497b      	ldr	r1, [pc, #492]	@ (800399c <SEND_796+0x30c>)
 80037b0:	487c      	ldr	r0, [pc, #496]	@ (80039a4 <SEND_796+0x314>)
 80037b2:	f003 fe87 	bl	80074c4 <HAL_CAN_AddTxMessage>
		break;
 80037b6:	e2a3      	b.n	8003d00 <SEND_796+0x670>
		case PROGRAMMING_SESSION:
			DataCanTx[0] = 0x02;          // on message object used
 80037b8:	4b77      	ldr	r3, [pc, #476]	@ (8003998 <SEND_796+0x308>)
 80037ba:	2202      	movs	r2, #2
 80037bc:	701a      	strb	r2, [r3, #0]
			DataCanTx[1] = 0x10;              // Initialize data registers based
 80037be:	4b76      	ldr	r3, [pc, #472]	@ (8003998 <SEND_796+0x308>)
 80037c0:	2210      	movs	r2, #16
 80037c2:	705a      	strb	r2, [r3, #1]
			DataCanTx[2] = 0x02;
 80037c4:	4b74      	ldr	r3, [pc, #464]	@ (8003998 <SEND_796+0x308>)
 80037c6:	2202      	movs	r2, #2
 80037c8:	709a      	strb	r2, [r3, #2]
			DataCanTx[3] = 0x00;
 80037ca:	4b73      	ldr	r3, [pc, #460]	@ (8003998 <SEND_796+0x308>)
 80037cc:	2200      	movs	r2, #0
 80037ce:	70da      	strb	r2, [r3, #3]
			DataCanTx[4] = 0x00;
 80037d0:	4b71      	ldr	r3, [pc, #452]	@ (8003998 <SEND_796+0x308>)
 80037d2:	2200      	movs	r2, #0
 80037d4:	711a      	strb	r2, [r3, #4]
			DataCanTx[5] = 0x00;
 80037d6:	4b70      	ldr	r3, [pc, #448]	@ (8003998 <SEND_796+0x308>)
 80037d8:	2200      	movs	r2, #0
 80037da:	715a      	strb	r2, [r3, #5]
			DataCanTx[6] = 0x00;
 80037dc:	4b6e      	ldr	r3, [pc, #440]	@ (8003998 <SEND_796+0x308>)
 80037de:	2200      	movs	r2, #0
 80037e0:	719a      	strb	r2, [r3, #6]
			DataCanTx[7] = 0x00;
 80037e2:	4b6d      	ldr	r3, [pc, #436]	@ (8003998 <SEND_796+0x308>)
 80037e4:	2200      	movs	r2, #0
 80037e6:	71da      	strb	r2, [r3, #7]
			TxHeader.IDE = CAN_ID_STD;
 80037e8:	4b6c      	ldr	r3, [pc, #432]	@ (800399c <SEND_796+0x30c>)
 80037ea:	2200      	movs	r2, #0
 80037ec:	609a      	str	r2, [r3, #8]
			TxHeader.StdId = 0x796;
 80037ee:	4b6b      	ldr	r3, [pc, #428]	@ (800399c <SEND_796+0x30c>)
 80037f0:	f240 7296 	movw	r2, #1942	@ 0x796
 80037f4:	601a      	str	r2, [r3, #0]
			TxHeader.RTR = CAN_RTR_DATA;
 80037f6:	4b69      	ldr	r3, [pc, #420]	@ (800399c <SEND_796+0x30c>)
 80037f8:	2200      	movs	r2, #0
 80037fa:	60da      	str	r2, [r3, #12]
			TxHeader.DLC = 8;
 80037fc:	4b67      	ldr	r3, [pc, #412]	@ (800399c <SEND_796+0x30c>)
 80037fe:	2208      	movs	r2, #8
 8003800:	611a      	str	r2, [r3, #16]
			TxHeader.TransmitGlobalTime = DISABLE;
 8003802:	4b66      	ldr	r3, [pc, #408]	@ (800399c <SEND_796+0x30c>)
 8003804:	2200      	movs	r2, #0
 8003806:	751a      	strb	r2, [r3, #20]
			HAL_CAN_AddTxMessage(&hcan, &TxHeader, DataCanTx, &TxMailbox);
 8003808:	4b65      	ldr	r3, [pc, #404]	@ (80039a0 <SEND_796+0x310>)
 800380a:	4a63      	ldr	r2, [pc, #396]	@ (8003998 <SEND_796+0x308>)
 800380c:	4963      	ldr	r1, [pc, #396]	@ (800399c <SEND_796+0x30c>)
 800380e:	4865      	ldr	r0, [pc, #404]	@ (80039a4 <SEND_796+0x314>)
 8003810:	f003 fe58 	bl	80074c4 <HAL_CAN_AddTxMessage>

		break;
 8003814:	e274      	b.n	8003d00 <SEND_796+0x670>
		case REQUEST_SEED:
			DataCanTx[0] = 0x02;          // on message object used
 8003816:	4b60      	ldr	r3, [pc, #384]	@ (8003998 <SEND_796+0x308>)
 8003818:	2202      	movs	r2, #2
 800381a:	701a      	strb	r2, [r3, #0]
			DataCanTx[1] = 0x27;              // Initialize data registers based
 800381c:	4b5e      	ldr	r3, [pc, #376]	@ (8003998 <SEND_796+0x308>)
 800381e:	2227      	movs	r2, #39	@ 0x27
 8003820:	705a      	strb	r2, [r3, #1]
			DataCanTx[2] = 0x01;
 8003822:	4b5d      	ldr	r3, [pc, #372]	@ (8003998 <SEND_796+0x308>)
 8003824:	2201      	movs	r2, #1
 8003826:	709a      	strb	r2, [r3, #2]
			DataCanTx[3] = 0x55;
 8003828:	4b5b      	ldr	r3, [pc, #364]	@ (8003998 <SEND_796+0x308>)
 800382a:	2255      	movs	r2, #85	@ 0x55
 800382c:	70da      	strb	r2, [r3, #3]
			DataCanTx[4] = 0x55;
 800382e:	4b5a      	ldr	r3, [pc, #360]	@ (8003998 <SEND_796+0x308>)
 8003830:	2255      	movs	r2, #85	@ 0x55
 8003832:	711a      	strb	r2, [r3, #4]
			DataCanTx[5] = 0x55;
 8003834:	4b58      	ldr	r3, [pc, #352]	@ (8003998 <SEND_796+0x308>)
 8003836:	2255      	movs	r2, #85	@ 0x55
 8003838:	715a      	strb	r2, [r3, #5]
			DataCanTx[6] = 0x55;
 800383a:	4b57      	ldr	r3, [pc, #348]	@ (8003998 <SEND_796+0x308>)
 800383c:	2255      	movs	r2, #85	@ 0x55
 800383e:	719a      	strb	r2, [r3, #6]
			DataCanTx[7] = 0x55;
 8003840:	4b55      	ldr	r3, [pc, #340]	@ (8003998 <SEND_796+0x308>)
 8003842:	2255      	movs	r2, #85	@ 0x55
 8003844:	71da      	strb	r2, [r3, #7]

			TxHeader.IDE = CAN_ID_STD;
 8003846:	4b55      	ldr	r3, [pc, #340]	@ (800399c <SEND_796+0x30c>)
 8003848:	2200      	movs	r2, #0
 800384a:	609a      	str	r2, [r3, #8]
			TxHeader.StdId = 0x796;
 800384c:	4b53      	ldr	r3, [pc, #332]	@ (800399c <SEND_796+0x30c>)
 800384e:	f240 7296 	movw	r2, #1942	@ 0x796
 8003852:	601a      	str	r2, [r3, #0]
			TxHeader.RTR = CAN_RTR_DATA;
 8003854:	4b51      	ldr	r3, [pc, #324]	@ (800399c <SEND_796+0x30c>)
 8003856:	2200      	movs	r2, #0
 8003858:	60da      	str	r2, [r3, #12]
			TxHeader.DLC = 8;
 800385a:	4b50      	ldr	r3, [pc, #320]	@ (800399c <SEND_796+0x30c>)
 800385c:	2208      	movs	r2, #8
 800385e:	611a      	str	r2, [r3, #16]
			TxHeader.TransmitGlobalTime = DISABLE;
 8003860:	4b4e      	ldr	r3, [pc, #312]	@ (800399c <SEND_796+0x30c>)
 8003862:	2200      	movs	r2, #0
 8003864:	751a      	strb	r2, [r3, #20]
			HAL_CAN_AddTxMessage(&hcan, &TxHeader, DataCanTx, &TxMailbox);
 8003866:	4b4e      	ldr	r3, [pc, #312]	@ (80039a0 <SEND_796+0x310>)
 8003868:	4a4b      	ldr	r2, [pc, #300]	@ (8003998 <SEND_796+0x308>)
 800386a:	494c      	ldr	r1, [pc, #304]	@ (800399c <SEND_796+0x30c>)
 800386c:	484d      	ldr	r0, [pc, #308]	@ (80039a4 <SEND_796+0x314>)
 800386e:	f003 fe29 	bl	80074c4 <HAL_CAN_AddTxMessage>
		break;
 8003872:	e245      	b.n	8003d00 <SEND_796+0x670>
		case SEND_KEY:
			DataCanTx[0] = 0x06;          // on message object used
 8003874:	4b48      	ldr	r3, [pc, #288]	@ (8003998 <SEND_796+0x308>)
 8003876:	2206      	movs	r2, #6
 8003878:	701a      	strb	r2, [r3, #0]
			DataCanTx[1] = 0x27;              // Initialize data registers based
 800387a:	4b47      	ldr	r3, [pc, #284]	@ (8003998 <SEND_796+0x308>)
 800387c:	2227      	movs	r2, #39	@ 0x27
 800387e:	705a      	strb	r2, [r3, #1]
			DataCanTx[2] = 0x02;
 8003880:	4b45      	ldr	r3, [pc, #276]	@ (8003998 <SEND_796+0x308>)
 8003882:	2202      	movs	r2, #2
 8003884:	709a      	strb	r2, [r3, #2]
			DataCanTx[3] = KeyData[0];
 8003886:	4b48      	ldr	r3, [pc, #288]	@ (80039a8 <SEND_796+0x318>)
 8003888:	781a      	ldrb	r2, [r3, #0]
 800388a:	4b43      	ldr	r3, [pc, #268]	@ (8003998 <SEND_796+0x308>)
 800388c:	70da      	strb	r2, [r3, #3]
			DataCanTx[4] = KeyData[1];
 800388e:	4b46      	ldr	r3, [pc, #280]	@ (80039a8 <SEND_796+0x318>)
 8003890:	785a      	ldrb	r2, [r3, #1]
 8003892:	4b41      	ldr	r3, [pc, #260]	@ (8003998 <SEND_796+0x308>)
 8003894:	711a      	strb	r2, [r3, #4]
			DataCanTx[5] = KeyData[2];
 8003896:	4b44      	ldr	r3, [pc, #272]	@ (80039a8 <SEND_796+0x318>)
 8003898:	789a      	ldrb	r2, [r3, #2]
 800389a:	4b3f      	ldr	r3, [pc, #252]	@ (8003998 <SEND_796+0x308>)
 800389c:	715a      	strb	r2, [r3, #5]
			DataCanTx[6] = KeyData[3];
 800389e:	4b42      	ldr	r3, [pc, #264]	@ (80039a8 <SEND_796+0x318>)
 80038a0:	78da      	ldrb	r2, [r3, #3]
 80038a2:	4b3d      	ldr	r3, [pc, #244]	@ (8003998 <SEND_796+0x308>)
 80038a4:	719a      	strb	r2, [r3, #6]
			DataCanTx[7] = 0x55;
 80038a6:	4b3c      	ldr	r3, [pc, #240]	@ (8003998 <SEND_796+0x308>)
 80038a8:	2255      	movs	r2, #85	@ 0x55
 80038aa:	71da      	strb	r2, [r3, #7]

			TxHeader.IDE = CAN_ID_STD;
 80038ac:	4b3b      	ldr	r3, [pc, #236]	@ (800399c <SEND_796+0x30c>)
 80038ae:	2200      	movs	r2, #0
 80038b0:	609a      	str	r2, [r3, #8]
			TxHeader.StdId = 0x796;
 80038b2:	4b3a      	ldr	r3, [pc, #232]	@ (800399c <SEND_796+0x30c>)
 80038b4:	f240 7296 	movw	r2, #1942	@ 0x796
 80038b8:	601a      	str	r2, [r3, #0]
			TxHeader.RTR = CAN_RTR_DATA;
 80038ba:	4b38      	ldr	r3, [pc, #224]	@ (800399c <SEND_796+0x30c>)
 80038bc:	2200      	movs	r2, #0
 80038be:	60da      	str	r2, [r3, #12]
			TxHeader.DLC = 8;
 80038c0:	4b36      	ldr	r3, [pc, #216]	@ (800399c <SEND_796+0x30c>)
 80038c2:	2208      	movs	r2, #8
 80038c4:	611a      	str	r2, [r3, #16]
			TxHeader.TransmitGlobalTime = DISABLE;
 80038c6:	4b35      	ldr	r3, [pc, #212]	@ (800399c <SEND_796+0x30c>)
 80038c8:	2200      	movs	r2, #0
 80038ca:	751a      	strb	r2, [r3, #20]
			HAL_CAN_AddTxMessage(&hcan, &TxHeader, DataCanTx, &TxMailbox);
 80038cc:	4b34      	ldr	r3, [pc, #208]	@ (80039a0 <SEND_796+0x310>)
 80038ce:	4a32      	ldr	r2, [pc, #200]	@ (8003998 <SEND_796+0x308>)
 80038d0:	4932      	ldr	r1, [pc, #200]	@ (800399c <SEND_796+0x30c>)
 80038d2:	4834      	ldr	r0, [pc, #208]	@ (80039a4 <SEND_796+0x314>)
 80038d4:	f003 fdf6 	bl	80074c4 <HAL_CAN_AddTxMessage>

		break;
 80038d8:	e212      	b.n	8003d00 <SEND_796+0x670>

		case ROUTINE_BINARY_UPDATE:
			DataCanTx[0] = 0x05;          // on message object used
 80038da:	4b2f      	ldr	r3, [pc, #188]	@ (8003998 <SEND_796+0x308>)
 80038dc:	2205      	movs	r2, #5
 80038de:	701a      	strb	r2, [r3, #0]
			DataCanTx[1] = 0x31;              // Initialize data registers based
 80038e0:	4b2d      	ldr	r3, [pc, #180]	@ (8003998 <SEND_796+0x308>)
 80038e2:	2231      	movs	r2, #49	@ 0x31
 80038e4:	705a      	strb	r2, [r3, #1]
			DataCanTx[2] = 0x01;
 80038e6:	4b2c      	ldr	r3, [pc, #176]	@ (8003998 <SEND_796+0x308>)
 80038e8:	2201      	movs	r2, #1
 80038ea:	709a      	strb	r2, [r3, #2]
			DataCanTx[3] = 0xFF;
 80038ec:	4b2a      	ldr	r3, [pc, #168]	@ (8003998 <SEND_796+0x308>)
 80038ee:	22ff      	movs	r2, #255	@ 0xff
 80038f0:	70da      	strb	r2, [r3, #3]
			DataCanTx[4] = 0x00;
 80038f2:	4b29      	ldr	r3, [pc, #164]	@ (8003998 <SEND_796+0x308>)
 80038f4:	2200      	movs	r2, #0
 80038f6:	711a      	strb	r2, [r3, #4]
			DataCanTx[5] = download_type;
 80038f8:	4b2c      	ldr	r3, [pc, #176]	@ (80039ac <SEND_796+0x31c>)
 80038fa:	781a      	ldrb	r2, [r3, #0]
 80038fc:	4b26      	ldr	r3, [pc, #152]	@ (8003998 <SEND_796+0x308>)
 80038fe:	715a      	strb	r2, [r3, #5]
			DataCanTx[6] = 0x55;
 8003900:	4b25      	ldr	r3, [pc, #148]	@ (8003998 <SEND_796+0x308>)
 8003902:	2255      	movs	r2, #85	@ 0x55
 8003904:	719a      	strb	r2, [r3, #6]
			DataCanTx[7] = 0x55;
 8003906:	4b24      	ldr	r3, [pc, #144]	@ (8003998 <SEND_796+0x308>)
 8003908:	2255      	movs	r2, #85	@ 0x55
 800390a:	71da      	strb	r2, [r3, #7]

			TxHeader.IDE = CAN_ID_STD;
 800390c:	4b23      	ldr	r3, [pc, #140]	@ (800399c <SEND_796+0x30c>)
 800390e:	2200      	movs	r2, #0
 8003910:	609a      	str	r2, [r3, #8]
			TxHeader.StdId = 0x796;
 8003912:	4b22      	ldr	r3, [pc, #136]	@ (800399c <SEND_796+0x30c>)
 8003914:	f240 7296 	movw	r2, #1942	@ 0x796
 8003918:	601a      	str	r2, [r3, #0]
			TxHeader.RTR = CAN_RTR_DATA;
 800391a:	4b20      	ldr	r3, [pc, #128]	@ (800399c <SEND_796+0x30c>)
 800391c:	2200      	movs	r2, #0
 800391e:	60da      	str	r2, [r3, #12]
			TxHeader.DLC = 8;
 8003920:	4b1e      	ldr	r3, [pc, #120]	@ (800399c <SEND_796+0x30c>)
 8003922:	2208      	movs	r2, #8
 8003924:	611a      	str	r2, [r3, #16]
			TxHeader.TransmitGlobalTime = DISABLE;
 8003926:	4b1d      	ldr	r3, [pc, #116]	@ (800399c <SEND_796+0x30c>)
 8003928:	2200      	movs	r2, #0
 800392a:	751a      	strb	r2, [r3, #20]
			HAL_CAN_AddTxMessage(&hcan, &TxHeader, DataCanTx, &TxMailbox);
 800392c:	4b1c      	ldr	r3, [pc, #112]	@ (80039a0 <SEND_796+0x310>)
 800392e:	4a1a      	ldr	r2, [pc, #104]	@ (8003998 <SEND_796+0x308>)
 8003930:	491a      	ldr	r1, [pc, #104]	@ (800399c <SEND_796+0x30c>)
 8003932:	481c      	ldr	r0, [pc, #112]	@ (80039a4 <SEND_796+0x314>)
 8003934:	f003 fdc6 	bl	80074c4 <HAL_CAN_AddTxMessage>
		break;
 8003938:	e1e2      	b.n	8003d00 <SEND_796+0x670>
		case REQUEST_DOWNLOAD_1:
			DataCanTx[0] = 0x10;          // on message object used
 800393a:	4b17      	ldr	r3, [pc, #92]	@ (8003998 <SEND_796+0x308>)
 800393c:	2210      	movs	r2, #16
 800393e:	701a      	strb	r2, [r3, #0]
			DataCanTx[1] = 0x09;              // Initialize data registers based
 8003940:	4b15      	ldr	r3, [pc, #84]	@ (8003998 <SEND_796+0x308>)
 8003942:	2209      	movs	r2, #9
 8003944:	705a      	strb	r2, [r3, #1]
			DataCanTx[2] = 0x34;
 8003946:	4b14      	ldr	r3, [pc, #80]	@ (8003998 <SEND_796+0x308>)
 8003948:	2234      	movs	r2, #52	@ 0x34
 800394a:	709a      	strb	r2, [r3, #2]
			DataCanTx[3] = 0x00U;
 800394c:	4b12      	ldr	r3, [pc, #72]	@ (8003998 <SEND_796+0x308>)
 800394e:	2200      	movs	r2, #0
 8003950:	70da      	strb	r2, [r3, #3]
			DataCanTx[4] = 0x33;
 8003952:	4b11      	ldr	r3, [pc, #68]	@ (8003998 <SEND_796+0x308>)
 8003954:	2233      	movs	r2, #51	@ 0x33
 8003956:	711a      	strb	r2, [r3, #4]
			DataCanTx[5] = 0x00U;//download_type;
 8003958:	4b0f      	ldr	r3, [pc, #60]	@ (8003998 <SEND_796+0x308>)
 800395a:	2200      	movs	r2, #0
 800395c:	715a      	strb	r2, [r3, #5]
			DataCanTx[6] = 0x40;
 800395e:	4b0e      	ldr	r3, [pc, #56]	@ (8003998 <SEND_796+0x308>)
 8003960:	2240      	movs	r2, #64	@ 0x40
 8003962:	719a      	strb	r2, [r3, #6]
			DataCanTx[7] = 0x00U;
 8003964:	4b0c      	ldr	r3, [pc, #48]	@ (8003998 <SEND_796+0x308>)
 8003966:	2200      	movs	r2, #0
 8003968:	71da      	strb	r2, [r3, #7]

			TxHeader.IDE = CAN_ID_STD;
 800396a:	4b0c      	ldr	r3, [pc, #48]	@ (800399c <SEND_796+0x30c>)
 800396c:	2200      	movs	r2, #0
 800396e:	609a      	str	r2, [r3, #8]
			TxHeader.StdId = 0x796;
 8003970:	4b0a      	ldr	r3, [pc, #40]	@ (800399c <SEND_796+0x30c>)
 8003972:	f240 7296 	movw	r2, #1942	@ 0x796
 8003976:	601a      	str	r2, [r3, #0]
			TxHeader.RTR = CAN_RTR_DATA;
 8003978:	4b08      	ldr	r3, [pc, #32]	@ (800399c <SEND_796+0x30c>)
 800397a:	2200      	movs	r2, #0
 800397c:	60da      	str	r2, [r3, #12]
			TxHeader.DLC = 8;
 800397e:	4b07      	ldr	r3, [pc, #28]	@ (800399c <SEND_796+0x30c>)
 8003980:	2208      	movs	r2, #8
 8003982:	611a      	str	r2, [r3, #16]
			TxHeader.TransmitGlobalTime = DISABLE;
 8003984:	4b05      	ldr	r3, [pc, #20]	@ (800399c <SEND_796+0x30c>)
 8003986:	2200      	movs	r2, #0
 8003988:	751a      	strb	r2, [r3, #20]
			HAL_CAN_AddTxMessage(&hcan, &TxHeader, DataCanTx, &TxMailbox);
 800398a:	4b05      	ldr	r3, [pc, #20]	@ (80039a0 <SEND_796+0x310>)
 800398c:	4a02      	ldr	r2, [pc, #8]	@ (8003998 <SEND_796+0x308>)
 800398e:	4903      	ldr	r1, [pc, #12]	@ (800399c <SEND_796+0x30c>)
 8003990:	4804      	ldr	r0, [pc, #16]	@ (80039a4 <SEND_796+0x314>)
 8003992:	f003 fd97 	bl	80074c4 <HAL_CAN_AddTxMessage>
		break;
 8003996:	e1b3      	b.n	8003d00 <SEND_796+0x670>
 8003998:	20001960 	.word	0x20001960
 800399c:	20001914 	.word	0x20001914
 80039a0:	2000195c 	.word	0x2000195c
 80039a4:	20002b90 	.word	0x20002b90
 80039a8:	2000192c 	.word	0x2000192c
 80039ac:	20002c84 	.word	0x20002c84
		case REQUEST_DOWNLOAD_2:
			DataCanTx[0] = 0x21;          // on message object used
 80039b0:	4ba4      	ldr	r3, [pc, #656]	@ (8003c44 <SEND_796+0x5b4>)
 80039b2:	2221      	movs	r2, #33	@ 0x21
 80039b4:	701a      	strb	r2, [r3, #0]
			DataCanTx[1] = 0x55;//TGT_Info[14];              // Initialize data registers based
 80039b6:	4ba3      	ldr	r3, [pc, #652]	@ (8003c44 <SEND_796+0x5b4>)
 80039b8:	2255      	movs	r2, #85	@ 0x55
 80039ba:	705a      	strb	r2, [r3, #1]
			DataCanTx[2] = 0x55;//TGT_Info[13];
 80039bc:	4ba1      	ldr	r3, [pc, #644]	@ (8003c44 <SEND_796+0x5b4>)
 80039be:	2255      	movs	r2, #85	@ 0x55
 80039c0:	709a      	strb	r2, [r3, #2]
			DataCanTx[3] = 0x55;//TGT_Info[12];
 80039c2:	4ba0      	ldr	r3, [pc, #640]	@ (8003c44 <SEND_796+0x5b4>)
 80039c4:	2255      	movs	r2, #85	@ 0x55
 80039c6:	70da      	strb	r2, [r3, #3]
			DataCanTx[4] = 0x55;
 80039c8:	4b9e      	ldr	r3, [pc, #632]	@ (8003c44 <SEND_796+0x5b4>)
 80039ca:	2255      	movs	r2, #85	@ 0x55
 80039cc:	711a      	strb	r2, [r3, #4]
			DataCanTx[5] = 0x55;
 80039ce:	4b9d      	ldr	r3, [pc, #628]	@ (8003c44 <SEND_796+0x5b4>)
 80039d0:	2255      	movs	r2, #85	@ 0x55
 80039d2:	715a      	strb	r2, [r3, #5]
			DataCanTx[6] = 0x55;
 80039d4:	4b9b      	ldr	r3, [pc, #620]	@ (8003c44 <SEND_796+0x5b4>)
 80039d6:	2255      	movs	r2, #85	@ 0x55
 80039d8:	719a      	strb	r2, [r3, #6]
			DataCanTx[7] = 0x55;
 80039da:	4b9a      	ldr	r3, [pc, #616]	@ (8003c44 <SEND_796+0x5b4>)
 80039dc:	2255      	movs	r2, #85	@ 0x55
 80039de:	71da      	strb	r2, [r3, #7]

			TxHeader.IDE = CAN_ID_STD;
 80039e0:	4b99      	ldr	r3, [pc, #612]	@ (8003c48 <SEND_796+0x5b8>)
 80039e2:	2200      	movs	r2, #0
 80039e4:	609a      	str	r2, [r3, #8]
			TxHeader.StdId = 0x796;
 80039e6:	4b98      	ldr	r3, [pc, #608]	@ (8003c48 <SEND_796+0x5b8>)
 80039e8:	f240 7296 	movw	r2, #1942	@ 0x796
 80039ec:	601a      	str	r2, [r3, #0]
			TxHeader.RTR = CAN_RTR_DATA;
 80039ee:	4b96      	ldr	r3, [pc, #600]	@ (8003c48 <SEND_796+0x5b8>)
 80039f0:	2200      	movs	r2, #0
 80039f2:	60da      	str	r2, [r3, #12]
			TxHeader.DLC = 8;
 80039f4:	4b94      	ldr	r3, [pc, #592]	@ (8003c48 <SEND_796+0x5b8>)
 80039f6:	2208      	movs	r2, #8
 80039f8:	611a      	str	r2, [r3, #16]
			TxHeader.TransmitGlobalTime = DISABLE;
 80039fa:	4b93      	ldr	r3, [pc, #588]	@ (8003c48 <SEND_796+0x5b8>)
 80039fc:	2200      	movs	r2, #0
 80039fe:	751a      	strb	r2, [r3, #20]
			HAL_CAN_AddTxMessage(&hcan, &TxHeader, DataCanTx, &TxMailbox);
 8003a00:	4b92      	ldr	r3, [pc, #584]	@ (8003c4c <SEND_796+0x5bc>)
 8003a02:	4a90      	ldr	r2, [pc, #576]	@ (8003c44 <SEND_796+0x5b4>)
 8003a04:	4990      	ldr	r1, [pc, #576]	@ (8003c48 <SEND_796+0x5b8>)
 8003a06:	4892      	ldr	r0, [pc, #584]	@ (8003c50 <SEND_796+0x5c0>)
 8003a08:	f003 fd5c 	bl	80074c4 <HAL_CAN_AddTxMessage>

		break;
 8003a0c:	e178      	b.n	8003d00 <SEND_796+0x670>
		case REQUEST_TRANSFER_EXIT:
			DataCanTx[0] = 0x01;          // on message object used
 8003a0e:	4b8d      	ldr	r3, [pc, #564]	@ (8003c44 <SEND_796+0x5b4>)
 8003a10:	2201      	movs	r2, #1
 8003a12:	701a      	strb	r2, [r3, #0]
			DataCanTx[1] = 0x37;              // Initialize data registers based
 8003a14:	4b8b      	ldr	r3, [pc, #556]	@ (8003c44 <SEND_796+0x5b4>)
 8003a16:	2237      	movs	r2, #55	@ 0x37
 8003a18:	705a      	strb	r2, [r3, #1]
			DataCanTx[2] = 0x55;
 8003a1a:	4b8a      	ldr	r3, [pc, #552]	@ (8003c44 <SEND_796+0x5b4>)
 8003a1c:	2255      	movs	r2, #85	@ 0x55
 8003a1e:	709a      	strb	r2, [r3, #2]
			DataCanTx[3] = 0x55;
 8003a20:	4b88      	ldr	r3, [pc, #544]	@ (8003c44 <SEND_796+0x5b4>)
 8003a22:	2255      	movs	r2, #85	@ 0x55
 8003a24:	70da      	strb	r2, [r3, #3]
			DataCanTx[4] = 0x55;
 8003a26:	4b87      	ldr	r3, [pc, #540]	@ (8003c44 <SEND_796+0x5b4>)
 8003a28:	2255      	movs	r2, #85	@ 0x55
 8003a2a:	711a      	strb	r2, [r3, #4]
			DataCanTx[5] = 0x55;
 8003a2c:	4b85      	ldr	r3, [pc, #532]	@ (8003c44 <SEND_796+0x5b4>)
 8003a2e:	2255      	movs	r2, #85	@ 0x55
 8003a30:	715a      	strb	r2, [r3, #5]
			DataCanTx[6] = 0x55;
 8003a32:	4b84      	ldr	r3, [pc, #528]	@ (8003c44 <SEND_796+0x5b4>)
 8003a34:	2255      	movs	r2, #85	@ 0x55
 8003a36:	719a      	strb	r2, [r3, #6]
			DataCanTx[7] = 0x55;
 8003a38:	4b82      	ldr	r3, [pc, #520]	@ (8003c44 <SEND_796+0x5b4>)
 8003a3a:	2255      	movs	r2, #85	@ 0x55
 8003a3c:	71da      	strb	r2, [r3, #7]

			TxHeader.IDE = CAN_ID_STD;
 8003a3e:	4b82      	ldr	r3, [pc, #520]	@ (8003c48 <SEND_796+0x5b8>)
 8003a40:	2200      	movs	r2, #0
 8003a42:	609a      	str	r2, [r3, #8]
			TxHeader.StdId = 0x796;
 8003a44:	4b80      	ldr	r3, [pc, #512]	@ (8003c48 <SEND_796+0x5b8>)
 8003a46:	f240 7296 	movw	r2, #1942	@ 0x796
 8003a4a:	601a      	str	r2, [r3, #0]
			TxHeader.RTR = CAN_RTR_DATA;
 8003a4c:	4b7e      	ldr	r3, [pc, #504]	@ (8003c48 <SEND_796+0x5b8>)
 8003a4e:	2200      	movs	r2, #0
 8003a50:	60da      	str	r2, [r3, #12]
			TxHeader.DLC = 8;
 8003a52:	4b7d      	ldr	r3, [pc, #500]	@ (8003c48 <SEND_796+0x5b8>)
 8003a54:	2208      	movs	r2, #8
 8003a56:	611a      	str	r2, [r3, #16]
			TxHeader.TransmitGlobalTime = DISABLE;
 8003a58:	4b7b      	ldr	r3, [pc, #492]	@ (8003c48 <SEND_796+0x5b8>)
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	751a      	strb	r2, [r3, #20]
			HAL_CAN_AddTxMessage(&hcan, &TxHeader, DataCanTx, &TxMailbox);
 8003a5e:	4b7b      	ldr	r3, [pc, #492]	@ (8003c4c <SEND_796+0x5bc>)
 8003a60:	4a78      	ldr	r2, [pc, #480]	@ (8003c44 <SEND_796+0x5b4>)
 8003a62:	4979      	ldr	r1, [pc, #484]	@ (8003c48 <SEND_796+0x5b8>)
 8003a64:	487a      	ldr	r0, [pc, #488]	@ (8003c50 <SEND_796+0x5c0>)
 8003a66:	f003 fd2d 	bl	80074c4 <HAL_CAN_AddTxMessage>

		break;
 8003a6a:	e149      	b.n	8003d00 <SEND_796+0x670>
		case ECU_RESET:
			DataCanTx[0] = 0x02;          // on message object used
 8003a6c:	4b75      	ldr	r3, [pc, #468]	@ (8003c44 <SEND_796+0x5b4>)
 8003a6e:	2202      	movs	r2, #2
 8003a70:	701a      	strb	r2, [r3, #0]
			DataCanTx[1] = 0x11;              // Initialize data registers based
 8003a72:	4b74      	ldr	r3, [pc, #464]	@ (8003c44 <SEND_796+0x5b4>)
 8003a74:	2211      	movs	r2, #17
 8003a76:	705a      	strb	r2, [r3, #1]
			DataCanTx[2] = 0x01;
 8003a78:	4b72      	ldr	r3, [pc, #456]	@ (8003c44 <SEND_796+0x5b4>)
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	709a      	strb	r2, [r3, #2]
			DataCanTx[3] = 0x55;
 8003a7e:	4b71      	ldr	r3, [pc, #452]	@ (8003c44 <SEND_796+0x5b4>)
 8003a80:	2255      	movs	r2, #85	@ 0x55
 8003a82:	70da      	strb	r2, [r3, #3]
			DataCanTx[4] = 0x55;
 8003a84:	4b6f      	ldr	r3, [pc, #444]	@ (8003c44 <SEND_796+0x5b4>)
 8003a86:	2255      	movs	r2, #85	@ 0x55
 8003a88:	711a      	strb	r2, [r3, #4]
			DataCanTx[5] = 0x55;
 8003a8a:	4b6e      	ldr	r3, [pc, #440]	@ (8003c44 <SEND_796+0x5b4>)
 8003a8c:	2255      	movs	r2, #85	@ 0x55
 8003a8e:	715a      	strb	r2, [r3, #5]
			DataCanTx[6] = 0x55;
 8003a90:	4b6c      	ldr	r3, [pc, #432]	@ (8003c44 <SEND_796+0x5b4>)
 8003a92:	2255      	movs	r2, #85	@ 0x55
 8003a94:	719a      	strb	r2, [r3, #6]
			DataCanTx[7] = 0x55;
 8003a96:	4b6b      	ldr	r3, [pc, #428]	@ (8003c44 <SEND_796+0x5b4>)
 8003a98:	2255      	movs	r2, #85	@ 0x55
 8003a9a:	71da      	strb	r2, [r3, #7]

			TxHeader.IDE = CAN_ID_STD;
 8003a9c:	4b6a      	ldr	r3, [pc, #424]	@ (8003c48 <SEND_796+0x5b8>)
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	609a      	str	r2, [r3, #8]
			TxHeader.StdId = 0x796;
 8003aa2:	4b69      	ldr	r3, [pc, #420]	@ (8003c48 <SEND_796+0x5b8>)
 8003aa4:	f240 7296 	movw	r2, #1942	@ 0x796
 8003aa8:	601a      	str	r2, [r3, #0]
			TxHeader.RTR = CAN_RTR_DATA;
 8003aaa:	4b67      	ldr	r3, [pc, #412]	@ (8003c48 <SEND_796+0x5b8>)
 8003aac:	2200      	movs	r2, #0
 8003aae:	60da      	str	r2, [r3, #12]
			TxHeader.DLC = 8;
 8003ab0:	4b65      	ldr	r3, [pc, #404]	@ (8003c48 <SEND_796+0x5b8>)
 8003ab2:	2208      	movs	r2, #8
 8003ab4:	611a      	str	r2, [r3, #16]
			TxHeader.TransmitGlobalTime = DISABLE;
 8003ab6:	4b64      	ldr	r3, [pc, #400]	@ (8003c48 <SEND_796+0x5b8>)
 8003ab8:	2200      	movs	r2, #0
 8003aba:	751a      	strb	r2, [r3, #20]
			HAL_CAN_AddTxMessage(&hcan, &TxHeader, DataCanTx, &TxMailbox);
 8003abc:	4b63      	ldr	r3, [pc, #396]	@ (8003c4c <SEND_796+0x5bc>)
 8003abe:	4a61      	ldr	r2, [pc, #388]	@ (8003c44 <SEND_796+0x5b4>)
 8003ac0:	4961      	ldr	r1, [pc, #388]	@ (8003c48 <SEND_796+0x5b8>)
 8003ac2:	4863      	ldr	r0, [pc, #396]	@ (8003c50 <SEND_796+0x5c0>)
 8003ac4:	f003 fcfe 	bl	80074c4 <HAL_CAN_AddTxMessage>
		break;
 8003ac8:	e11a      	b.n	8003d00 <SEND_796+0x670>
		case READ_PARTNUMBER:
			DataCanTx[0] = 0x03;          // on message object used
 8003aca:	4b5e      	ldr	r3, [pc, #376]	@ (8003c44 <SEND_796+0x5b4>)
 8003acc:	2203      	movs	r2, #3
 8003ace:	701a      	strb	r2, [r3, #0]
			DataCanTx[1] = 0x22;              // Initialize data registers based
 8003ad0:	4b5c      	ldr	r3, [pc, #368]	@ (8003c44 <SEND_796+0x5b4>)
 8003ad2:	2222      	movs	r2, #34	@ 0x22
 8003ad4:	705a      	strb	r2, [r3, #1]
			DataCanTx[2] = 0xF1;
 8003ad6:	4b5b      	ldr	r3, [pc, #364]	@ (8003c44 <SEND_796+0x5b4>)
 8003ad8:	22f1      	movs	r2, #241	@ 0xf1
 8003ada:	709a      	strb	r2, [r3, #2]
			DataCanTx[3] = 0x87;
 8003adc:	4b59      	ldr	r3, [pc, #356]	@ (8003c44 <SEND_796+0x5b4>)
 8003ade:	2287      	movs	r2, #135	@ 0x87
 8003ae0:	70da      	strb	r2, [r3, #3]
			DataCanTx[4] = 0x55;
 8003ae2:	4b58      	ldr	r3, [pc, #352]	@ (8003c44 <SEND_796+0x5b4>)
 8003ae4:	2255      	movs	r2, #85	@ 0x55
 8003ae6:	711a      	strb	r2, [r3, #4]
			DataCanTx[5] = 0x55;
 8003ae8:	4b56      	ldr	r3, [pc, #344]	@ (8003c44 <SEND_796+0x5b4>)
 8003aea:	2255      	movs	r2, #85	@ 0x55
 8003aec:	715a      	strb	r2, [r3, #5]
			DataCanTx[6] = 0x55;
 8003aee:	4b55      	ldr	r3, [pc, #340]	@ (8003c44 <SEND_796+0x5b4>)
 8003af0:	2255      	movs	r2, #85	@ 0x55
 8003af2:	719a      	strb	r2, [r3, #6]
			DataCanTx[7] = 0x55;
 8003af4:	4b53      	ldr	r3, [pc, #332]	@ (8003c44 <SEND_796+0x5b4>)
 8003af6:	2255      	movs	r2, #85	@ 0x55
 8003af8:	71da      	strb	r2, [r3, #7]

			TxHeader.IDE = CAN_ID_STD;
 8003afa:	4b53      	ldr	r3, [pc, #332]	@ (8003c48 <SEND_796+0x5b8>)
 8003afc:	2200      	movs	r2, #0
 8003afe:	609a      	str	r2, [r3, #8]
			TxHeader.StdId = 0x796;
 8003b00:	4b51      	ldr	r3, [pc, #324]	@ (8003c48 <SEND_796+0x5b8>)
 8003b02:	f240 7296 	movw	r2, #1942	@ 0x796
 8003b06:	601a      	str	r2, [r3, #0]
			TxHeader.RTR = CAN_RTR_DATA;
 8003b08:	4b4f      	ldr	r3, [pc, #316]	@ (8003c48 <SEND_796+0x5b8>)
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	60da      	str	r2, [r3, #12]
			TxHeader.DLC = 8;
 8003b0e:	4b4e      	ldr	r3, [pc, #312]	@ (8003c48 <SEND_796+0x5b8>)
 8003b10:	2208      	movs	r2, #8
 8003b12:	611a      	str	r2, [r3, #16]
			TxHeader.TransmitGlobalTime = DISABLE;
 8003b14:	4b4c      	ldr	r3, [pc, #304]	@ (8003c48 <SEND_796+0x5b8>)
 8003b16:	2200      	movs	r2, #0
 8003b18:	751a      	strb	r2, [r3, #20]
			HAL_CAN_AddTxMessage(&hcan, &TxHeader, DataCanTx, &TxMailbox);
 8003b1a:	4b4c      	ldr	r3, [pc, #304]	@ (8003c4c <SEND_796+0x5bc>)
 8003b1c:	4a49      	ldr	r2, [pc, #292]	@ (8003c44 <SEND_796+0x5b4>)
 8003b1e:	494a      	ldr	r1, [pc, #296]	@ (8003c48 <SEND_796+0x5b8>)
 8003b20:	484b      	ldr	r0, [pc, #300]	@ (8003c50 <SEND_796+0x5c0>)
 8003b22:	f003 fccf 	bl	80074c4 <HAL_CAN_AddTxMessage>
		break;
 8003b26:	e0eb      	b.n	8003d00 <SEND_796+0x670>
		case CONTROL_FLOW:
			DataCanTx[0] = 0x30;          // on message object used
 8003b28:	4b46      	ldr	r3, [pc, #280]	@ (8003c44 <SEND_796+0x5b4>)
 8003b2a:	2230      	movs	r2, #48	@ 0x30
 8003b2c:	701a      	strb	r2, [r3, #0]
			DataCanTx[1] = 0x08;              // Initialize data registers based
 8003b2e:	4b45      	ldr	r3, [pc, #276]	@ (8003c44 <SEND_796+0x5b4>)
 8003b30:	2208      	movs	r2, #8
 8003b32:	705a      	strb	r2, [r3, #1]
			DataCanTx[2] = 0x01;
 8003b34:	4b43      	ldr	r3, [pc, #268]	@ (8003c44 <SEND_796+0x5b4>)
 8003b36:	2201      	movs	r2, #1
 8003b38:	709a      	strb	r2, [r3, #2]
			DataCanTx[3] = 0x55;
 8003b3a:	4b42      	ldr	r3, [pc, #264]	@ (8003c44 <SEND_796+0x5b4>)
 8003b3c:	2255      	movs	r2, #85	@ 0x55
 8003b3e:	70da      	strb	r2, [r3, #3]
			DataCanTx[4] = 0x55;
 8003b40:	4b40      	ldr	r3, [pc, #256]	@ (8003c44 <SEND_796+0x5b4>)
 8003b42:	2255      	movs	r2, #85	@ 0x55
 8003b44:	711a      	strb	r2, [r3, #4]
			DataCanTx[5] = 0x55;
 8003b46:	4b3f      	ldr	r3, [pc, #252]	@ (8003c44 <SEND_796+0x5b4>)
 8003b48:	2255      	movs	r2, #85	@ 0x55
 8003b4a:	715a      	strb	r2, [r3, #5]
			DataCanTx[6] = 0x55;
 8003b4c:	4b3d      	ldr	r3, [pc, #244]	@ (8003c44 <SEND_796+0x5b4>)
 8003b4e:	2255      	movs	r2, #85	@ 0x55
 8003b50:	719a      	strb	r2, [r3, #6]
			DataCanTx[7] = 0x55;
 8003b52:	4b3c      	ldr	r3, [pc, #240]	@ (8003c44 <SEND_796+0x5b4>)
 8003b54:	2255      	movs	r2, #85	@ 0x55
 8003b56:	71da      	strb	r2, [r3, #7]

			TxHeader.IDE = CAN_ID_STD;
 8003b58:	4b3b      	ldr	r3, [pc, #236]	@ (8003c48 <SEND_796+0x5b8>)
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	609a      	str	r2, [r3, #8]
			TxHeader.StdId = 0x796;
 8003b5e:	4b3a      	ldr	r3, [pc, #232]	@ (8003c48 <SEND_796+0x5b8>)
 8003b60:	f240 7296 	movw	r2, #1942	@ 0x796
 8003b64:	601a      	str	r2, [r3, #0]
			TxHeader.RTR = CAN_RTR_DATA;
 8003b66:	4b38      	ldr	r3, [pc, #224]	@ (8003c48 <SEND_796+0x5b8>)
 8003b68:	2200      	movs	r2, #0
 8003b6a:	60da      	str	r2, [r3, #12]
			TxHeader.DLC = 8;
 8003b6c:	4b36      	ldr	r3, [pc, #216]	@ (8003c48 <SEND_796+0x5b8>)
 8003b6e:	2208      	movs	r2, #8
 8003b70:	611a      	str	r2, [r3, #16]
			TxHeader.TransmitGlobalTime = DISABLE;
 8003b72:	4b35      	ldr	r3, [pc, #212]	@ (8003c48 <SEND_796+0x5b8>)
 8003b74:	2200      	movs	r2, #0
 8003b76:	751a      	strb	r2, [r3, #20]
			HAL_CAN_AddTxMessage(&hcan, &TxHeader, DataCanTx, &TxMailbox);
 8003b78:	4b34      	ldr	r3, [pc, #208]	@ (8003c4c <SEND_796+0x5bc>)
 8003b7a:	4a32      	ldr	r2, [pc, #200]	@ (8003c44 <SEND_796+0x5b4>)
 8003b7c:	4932      	ldr	r1, [pc, #200]	@ (8003c48 <SEND_796+0x5b8>)
 8003b7e:	4834      	ldr	r0, [pc, #208]	@ (8003c50 <SEND_796+0x5c0>)
 8003b80:	f003 fca0 	bl	80074c4 <HAL_CAN_AddTxMessage>
		break;
 8003b84:	e0bc      	b.n	8003d00 <SEND_796+0x670>
		case FIRT_FARME:
			DataCanTx[0] = 0x10;          // on message object used
 8003b86:	4b2f      	ldr	r3, [pc, #188]	@ (8003c44 <SEND_796+0x5b4>)
 8003b88:	2210      	movs	r2, #16
 8003b8a:	701a      	strb	r2, [r3, #0]
			DataCanTx[1] = 0x0C;              // Initialize data registers based
 8003b8c:	4b2d      	ldr	r3, [pc, #180]	@ (8003c44 <SEND_796+0x5b4>)
 8003b8e:	220c      	movs	r2, #12
 8003b90:	705a      	strb	r2, [r3, #1]
			DataCanTx[2] = 0x3D;
 8003b92:	4b2c      	ldr	r3, [pc, #176]	@ (8003c44 <SEND_796+0x5b4>)
 8003b94:	223d      	movs	r2, #61	@ 0x3d
 8003b96:	709a      	strb	r2, [r3, #2]
			DataCanTx[3] = 0x4D;
 8003b98:	4b2a      	ldr	r3, [pc, #168]	@ (8003c44 <SEND_796+0x5b4>)
 8003b9a:	224d      	movs	r2, #77	@ 0x4d
 8003b9c:	70da      	strb	r2, [r3, #3]
			DataCanTx[4] = 0x43;
 8003b9e:	4b29      	ldr	r3, [pc, #164]	@ (8003c44 <SEND_796+0x5b4>)
 8003ba0:	2243      	movs	r2, #67	@ 0x43
 8003ba2:	711a      	strb	r2, [r3, #4]
			DataCanTx[5] = 0x4E;
 8003ba4:	4b27      	ldr	r3, [pc, #156]	@ (8003c44 <SEND_796+0x5b4>)
 8003ba6:	224e      	movs	r2, #78	@ 0x4e
 8003ba8:	715a      	strb	r2, [r3, #5]
			DataCanTx[6] = 0x45;
 8003baa:	4b26      	ldr	r3, [pc, #152]	@ (8003c44 <SEND_796+0x5b4>)
 8003bac:	2245      	movs	r2, #69	@ 0x45
 8003bae:	719a      	strb	r2, [r3, #6]
			DataCanTx[7] = 0x58;
 8003bb0:	4b24      	ldr	r3, [pc, #144]	@ (8003c44 <SEND_796+0x5b4>)
 8003bb2:	2258      	movs	r2, #88	@ 0x58
 8003bb4:	71da      	strb	r2, [r3, #7]

			TxHeader.IDE = CAN_ID_STD;
 8003bb6:	4b24      	ldr	r3, [pc, #144]	@ (8003c48 <SEND_796+0x5b8>)
 8003bb8:	2200      	movs	r2, #0
 8003bba:	609a      	str	r2, [r3, #8]
			TxHeader.StdId = 0x796;
 8003bbc:	4b22      	ldr	r3, [pc, #136]	@ (8003c48 <SEND_796+0x5b8>)
 8003bbe:	f240 7296 	movw	r2, #1942	@ 0x796
 8003bc2:	601a      	str	r2, [r3, #0]
			TxHeader.RTR = CAN_RTR_DATA;
 8003bc4:	4b20      	ldr	r3, [pc, #128]	@ (8003c48 <SEND_796+0x5b8>)
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	60da      	str	r2, [r3, #12]
			TxHeader.DLC = 8;
 8003bca:	4b1f      	ldr	r3, [pc, #124]	@ (8003c48 <SEND_796+0x5b8>)
 8003bcc:	2208      	movs	r2, #8
 8003bce:	611a      	str	r2, [r3, #16]
			TxHeader.TransmitGlobalTime = DISABLE;
 8003bd0:	4b1d      	ldr	r3, [pc, #116]	@ (8003c48 <SEND_796+0x5b8>)
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	751a      	strb	r2, [r3, #20]
			HAL_CAN_AddTxMessage(&hcan, &TxHeader, DataCanTx, &TxMailbox);
 8003bd6:	4b1d      	ldr	r3, [pc, #116]	@ (8003c4c <SEND_796+0x5bc>)
 8003bd8:	4a1a      	ldr	r2, [pc, #104]	@ (8003c44 <SEND_796+0x5b4>)
 8003bda:	491b      	ldr	r1, [pc, #108]	@ (8003c48 <SEND_796+0x5b8>)
 8003bdc:	481c      	ldr	r0, [pc, #112]	@ (8003c50 <SEND_796+0x5c0>)
 8003bde:	f003 fc71 	bl	80074c4 <HAL_CAN_AddTxMessage>
		break;
 8003be2:	e08d      	b.n	8003d00 <SEND_796+0x670>
			case CONSECUTIVE:
			DataCanTx[0] = 0x21;          // on message object used
 8003be4:	4b17      	ldr	r3, [pc, #92]	@ (8003c44 <SEND_796+0x5b4>)
 8003be6:	2221      	movs	r2, #33	@ 0x21
 8003be8:	701a      	strb	r2, [r3, #0]
			DataCanTx[1] = 0x57;              // Initialize data registers based
 8003bea:	4b16      	ldr	r3, [pc, #88]	@ (8003c44 <SEND_796+0x5b4>)
 8003bec:	2257      	movs	r2, #87	@ 0x57
 8003bee:	705a      	strb	r2, [r3, #1]
			DataCanTx[2] = 0x52;
 8003bf0:	4b14      	ldr	r3, [pc, #80]	@ (8003c44 <SEND_796+0x5b4>)
 8003bf2:	2252      	movs	r2, #82	@ 0x52
 8003bf4:	709a      	strb	r2, [r3, #2]
			DataCanTx[3] = 0x49;
 8003bf6:	4b13      	ldr	r3, [pc, #76]	@ (8003c44 <SEND_796+0x5b4>)
 8003bf8:	2249      	movs	r2, #73	@ 0x49
 8003bfa:	70da      	strb	r2, [r3, #3]
			DataCanTx[4] = 0x54;
 8003bfc:	4b11      	ldr	r3, [pc, #68]	@ (8003c44 <SEND_796+0x5b4>)
 8003bfe:	2254      	movs	r2, #84	@ 0x54
 8003c00:	711a      	strb	r2, [r3, #4]
			DataCanTx[5] = 0x45;
 8003c02:	4b10      	ldr	r3, [pc, #64]	@ (8003c44 <SEND_796+0x5b4>)
 8003c04:	2245      	movs	r2, #69	@ 0x45
 8003c06:	715a      	strb	r2, [r3, #5]
			DataCanTx[6] = 0x32;
 8003c08:	4b0e      	ldr	r3, [pc, #56]	@ (8003c44 <SEND_796+0x5b4>)
 8003c0a:	2232      	movs	r2, #50	@ 0x32
 8003c0c:	719a      	strb	r2, [r3, #6]
			DataCanTx[7] = 0x30;
 8003c0e:	4b0d      	ldr	r3, [pc, #52]	@ (8003c44 <SEND_796+0x5b4>)
 8003c10:	2230      	movs	r2, #48	@ 0x30
 8003c12:	71da      	strb	r2, [r3, #7]

			TxHeader.IDE = CAN_ID_STD;
 8003c14:	4b0c      	ldr	r3, [pc, #48]	@ (8003c48 <SEND_796+0x5b8>)
 8003c16:	2200      	movs	r2, #0
 8003c18:	609a      	str	r2, [r3, #8]
			TxHeader.StdId = 0x796;
 8003c1a:	4b0b      	ldr	r3, [pc, #44]	@ (8003c48 <SEND_796+0x5b8>)
 8003c1c:	f240 7296 	movw	r2, #1942	@ 0x796
 8003c20:	601a      	str	r2, [r3, #0]
			TxHeader.RTR = CAN_RTR_DATA;
 8003c22:	4b09      	ldr	r3, [pc, #36]	@ (8003c48 <SEND_796+0x5b8>)
 8003c24:	2200      	movs	r2, #0
 8003c26:	60da      	str	r2, [r3, #12]
			TxHeader.DLC = 8;
 8003c28:	4b07      	ldr	r3, [pc, #28]	@ (8003c48 <SEND_796+0x5b8>)
 8003c2a:	2208      	movs	r2, #8
 8003c2c:	611a      	str	r2, [r3, #16]
			TxHeader.TransmitGlobalTime = DISABLE;
 8003c2e:	4b06      	ldr	r3, [pc, #24]	@ (8003c48 <SEND_796+0x5b8>)
 8003c30:	2200      	movs	r2, #0
 8003c32:	751a      	strb	r2, [r3, #20]
			HAL_CAN_AddTxMessage(&hcan, &TxHeader, DataCanTx, &TxMailbox);
 8003c34:	4b05      	ldr	r3, [pc, #20]	@ (8003c4c <SEND_796+0x5bc>)
 8003c36:	4a03      	ldr	r2, [pc, #12]	@ (8003c44 <SEND_796+0x5b4>)
 8003c38:	4903      	ldr	r1, [pc, #12]	@ (8003c48 <SEND_796+0x5b8>)
 8003c3a:	4805      	ldr	r0, [pc, #20]	@ (8003c50 <SEND_796+0x5c0>)
 8003c3c:	f003 fc42 	bl	80074c4 <HAL_CAN_AddTxMessage>
		break;
 8003c40:	e05e      	b.n	8003d00 <SEND_796+0x670>
 8003c42:	bf00      	nop
 8003c44:	20001960 	.word	0x20001960
 8003c48:	20001914 	.word	0x20001914
 8003c4c:	2000195c 	.word	0x2000195c
 8003c50:	20002b90 	.word	0x20002b90
		case FIRT_FARME_check:// bo FF->SF
			DataCanTx[0] = 0x07;          // on message object used
 8003c54:	4b2c      	ldr	r3, [pc, #176]	@ (8003d08 <SEND_796+0x678>)
 8003c56:	2207      	movs	r2, #7
 8003c58:	701a      	strb	r2, [r3, #0]
			DataCanTx[1] = 0x23;              // Initialize data registers based
 8003c5a:	4b2b      	ldr	r3, [pc, #172]	@ (8003d08 <SEND_796+0x678>)
 8003c5c:	2223      	movs	r2, #35	@ 0x23
 8003c5e:	705a      	strb	r2, [r3, #1]
			DataCanTx[2] = 0x23;
 8003c60:	4b29      	ldr	r3, [pc, #164]	@ (8003d08 <SEND_796+0x678>)
 8003c62:	2223      	movs	r2, #35	@ 0x23
 8003c64:	709a      	strb	r2, [r3, #2]
//			DataCanTx[3] = address_check[0];
//			DataCanTx[4] = address_check[1];
//			DataCanTx[5] = address_check[2];
			DataCanTx[6] = 0x00;
 8003c66:	4b28      	ldr	r3, [pc, #160]	@ (8003d08 <SEND_796+0x678>)
 8003c68:	2200      	movs	r2, #0
 8003c6a:	719a      	strb	r2, [r3, #6]
			DataCanTx[7] = 0xfd;
 8003c6c:	4b26      	ldr	r3, [pc, #152]	@ (8003d08 <SEND_796+0x678>)
 8003c6e:	22fd      	movs	r2, #253	@ 0xfd
 8003c70:	71da      	strb	r2, [r3, #7]

			TxHeader.IDE = CAN_ID_STD;
 8003c72:	4b26      	ldr	r3, [pc, #152]	@ (8003d0c <SEND_796+0x67c>)
 8003c74:	2200      	movs	r2, #0
 8003c76:	609a      	str	r2, [r3, #8]
			TxHeader.StdId = 0x796;
 8003c78:	4b24      	ldr	r3, [pc, #144]	@ (8003d0c <SEND_796+0x67c>)
 8003c7a:	f240 7296 	movw	r2, #1942	@ 0x796
 8003c7e:	601a      	str	r2, [r3, #0]
			TxHeader.RTR = CAN_RTR_DATA;
 8003c80:	4b22      	ldr	r3, [pc, #136]	@ (8003d0c <SEND_796+0x67c>)
 8003c82:	2200      	movs	r2, #0
 8003c84:	60da      	str	r2, [r3, #12]
			TxHeader.DLC = 8;
 8003c86:	4b21      	ldr	r3, [pc, #132]	@ (8003d0c <SEND_796+0x67c>)
 8003c88:	2208      	movs	r2, #8
 8003c8a:	611a      	str	r2, [r3, #16]
			TxHeader.TransmitGlobalTime = DISABLE;
 8003c8c:	4b1f      	ldr	r3, [pc, #124]	@ (8003d0c <SEND_796+0x67c>)
 8003c8e:	2200      	movs	r2, #0
 8003c90:	751a      	strb	r2, [r3, #20]
			HAL_CAN_AddTxMessage(&hcan, &TxHeader, DataCanTx, &TxMailbox);
 8003c92:	4b1f      	ldr	r3, [pc, #124]	@ (8003d10 <SEND_796+0x680>)
 8003c94:	4a1c      	ldr	r2, [pc, #112]	@ (8003d08 <SEND_796+0x678>)
 8003c96:	491d      	ldr	r1, [pc, #116]	@ (8003d0c <SEND_796+0x67c>)
 8003c98:	481e      	ldr	r0, [pc, #120]	@ (8003d14 <SEND_796+0x684>)
 8003c9a:	f003 fc13 	bl	80074c4 <HAL_CAN_AddTxMessage>
		break;
 8003c9e:	e02f      	b.n	8003d00 <SEND_796+0x670>
		case CONSECUTIVE_check:
			DataCanTx[0] = 0x21;          // on message object used
 8003ca0:	4b19      	ldr	r3, [pc, #100]	@ (8003d08 <SEND_796+0x678>)
 8003ca2:	2221      	movs	r2, #33	@ 0x21
 8003ca4:	701a      	strb	r2, [r3, #0]
			DataCanTx[1] = 0x00;              // Initialize data registers based
 8003ca6:	4b18      	ldr	r3, [pc, #96]	@ (8003d08 <SEND_796+0x678>)
 8003ca8:	2200      	movs	r2, #0
 8003caa:	705a      	strb	r2, [r3, #1]
			DataCanTx[2] = 0x10;
 8003cac:	4b16      	ldr	r3, [pc, #88]	@ (8003d08 <SEND_796+0x678>)
 8003cae:	2210      	movs	r2, #16
 8003cb0:	709a      	strb	r2, [r3, #2]
			DataCanTx[3] = 0x55;
 8003cb2:	4b15      	ldr	r3, [pc, #84]	@ (8003d08 <SEND_796+0x678>)
 8003cb4:	2255      	movs	r2, #85	@ 0x55
 8003cb6:	70da      	strb	r2, [r3, #3]
			DataCanTx[4] = 0x55;
 8003cb8:	4b13      	ldr	r3, [pc, #76]	@ (8003d08 <SEND_796+0x678>)
 8003cba:	2255      	movs	r2, #85	@ 0x55
 8003cbc:	711a      	strb	r2, [r3, #4]
			DataCanTx[5] = 0x55;
 8003cbe:	4b12      	ldr	r3, [pc, #72]	@ (8003d08 <SEND_796+0x678>)
 8003cc0:	2255      	movs	r2, #85	@ 0x55
 8003cc2:	715a      	strb	r2, [r3, #5]
			DataCanTx[6] = 0x55;
 8003cc4:	4b10      	ldr	r3, [pc, #64]	@ (8003d08 <SEND_796+0x678>)
 8003cc6:	2255      	movs	r2, #85	@ 0x55
 8003cc8:	719a      	strb	r2, [r3, #6]
			DataCanTx[7] = 0x55;
 8003cca:	4b0f      	ldr	r3, [pc, #60]	@ (8003d08 <SEND_796+0x678>)
 8003ccc:	2255      	movs	r2, #85	@ 0x55
 8003cce:	71da      	strb	r2, [r3, #7]

			TxHeader.IDE = CAN_ID_STD;
 8003cd0:	4b0e      	ldr	r3, [pc, #56]	@ (8003d0c <SEND_796+0x67c>)
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	609a      	str	r2, [r3, #8]
			TxHeader.StdId = 0x796;
 8003cd6:	4b0d      	ldr	r3, [pc, #52]	@ (8003d0c <SEND_796+0x67c>)
 8003cd8:	f240 7296 	movw	r2, #1942	@ 0x796
 8003cdc:	601a      	str	r2, [r3, #0]
			TxHeader.RTR = CAN_RTR_DATA;
 8003cde:	4b0b      	ldr	r3, [pc, #44]	@ (8003d0c <SEND_796+0x67c>)
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	60da      	str	r2, [r3, #12]
			TxHeader.DLC = 8;
 8003ce4:	4b09      	ldr	r3, [pc, #36]	@ (8003d0c <SEND_796+0x67c>)
 8003ce6:	2208      	movs	r2, #8
 8003ce8:	611a      	str	r2, [r3, #16]
			TxHeader.TransmitGlobalTime = DISABLE;
 8003cea:	4b08      	ldr	r3, [pc, #32]	@ (8003d0c <SEND_796+0x67c>)
 8003cec:	2200      	movs	r2, #0
 8003cee:	751a      	strb	r2, [r3, #20]
			HAL_CAN_AddTxMessage(&hcan, &TxHeader, DataCanTx, &TxMailbox);
 8003cf0:	4b07      	ldr	r3, [pc, #28]	@ (8003d10 <SEND_796+0x680>)
 8003cf2:	4a05      	ldr	r2, [pc, #20]	@ (8003d08 <SEND_796+0x678>)
 8003cf4:	4905      	ldr	r1, [pc, #20]	@ (8003d0c <SEND_796+0x67c>)
 8003cf6:	4807      	ldr	r0, [pc, #28]	@ (8003d14 <SEND_796+0x684>)
 8003cf8:	f003 fbe4 	bl	80074c4 <HAL_CAN_AddTxMessage>
		break;
 8003cfc:	e000      	b.n	8003d00 <SEND_796+0x670>
		default:
		break;
 8003cfe:	bf00      	nop
	}

}
 8003d00:	bf00      	nop
 8003d02:	3708      	adds	r7, #8
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}
 8003d08:	20001960 	.word	0x20001960
 8003d0c:	20001914 	.word	0x20001914
 8003d10:	2000195c 	.word	0x2000195c
 8003d14:	20002b90 	.word	0x20002b90

08003d18 <SEND_541>:
void SEND_541(uint8_t IGN_Sw)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b082      	sub	sp, #8
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	4603      	mov	r3, r0
 8003d20:	71fb      	strb	r3, [r7, #7]
	DataCanTx[0] = IGN_Sw;          // on message object used
 8003d22:	4a19      	ldr	r2, [pc, #100]	@ (8003d88 <SEND_541+0x70>)
 8003d24:	79fb      	ldrb	r3, [r7, #7]
 8003d26:	7013      	strb	r3, [r2, #0]
	DataCanTx[1] = 0x00U;              // Initialize data registers based
 8003d28:	4b17      	ldr	r3, [pc, #92]	@ (8003d88 <SEND_541+0x70>)
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	705a      	strb	r2, [r3, #1]
	DataCanTx[2] = 0x00U;
 8003d2e:	4b16      	ldr	r3, [pc, #88]	@ (8003d88 <SEND_541+0x70>)
 8003d30:	2200      	movs	r2, #0
 8003d32:	709a      	strb	r2, [r3, #2]
	DataCanTx[3] = 0x00U;
 8003d34:	4b14      	ldr	r3, [pc, #80]	@ (8003d88 <SEND_541+0x70>)
 8003d36:	2200      	movs	r2, #0
 8003d38:	70da      	strb	r2, [r3, #3]
	DataCanTx[4] = 0x00U;
 8003d3a:	4b13      	ldr	r3, [pc, #76]	@ (8003d88 <SEND_541+0x70>)
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	711a      	strb	r2, [r3, #4]
	DataCanTx[5] = 0x00U;
 8003d40:	4b11      	ldr	r3, [pc, #68]	@ (8003d88 <SEND_541+0x70>)
 8003d42:	2200      	movs	r2, #0
 8003d44:	715a      	strb	r2, [r3, #5]
	DataCanTx[6] = 0x00U;
 8003d46:	4b10      	ldr	r3, [pc, #64]	@ (8003d88 <SEND_541+0x70>)
 8003d48:	2200      	movs	r2, #0
 8003d4a:	719a      	strb	r2, [r3, #6]
	DataCanTx[7] = 0x00U;
 8003d4c:	4b0e      	ldr	r3, [pc, #56]	@ (8003d88 <SEND_541+0x70>)
 8003d4e:	2200      	movs	r2, #0
 8003d50:	71da      	strb	r2, [r3, #7]

	TxHeader.IDE = CAN_ID_STD;
 8003d52:	4b0e      	ldr	r3, [pc, #56]	@ (8003d8c <SEND_541+0x74>)
 8003d54:	2200      	movs	r2, #0
 8003d56:	609a      	str	r2, [r3, #8]
	TxHeader.StdId = 0x541;
 8003d58:	4b0c      	ldr	r3, [pc, #48]	@ (8003d8c <SEND_541+0x74>)
 8003d5a:	f240 5241 	movw	r2, #1345	@ 0x541
 8003d5e:	601a      	str	r2, [r3, #0]
	TxHeader.RTR = CAN_RTR_DATA;
 8003d60:	4b0a      	ldr	r3, [pc, #40]	@ (8003d8c <SEND_541+0x74>)
 8003d62:	2200      	movs	r2, #0
 8003d64:	60da      	str	r2, [r3, #12]
	TxHeader.DLC = 8;
 8003d66:	4b09      	ldr	r3, [pc, #36]	@ (8003d8c <SEND_541+0x74>)
 8003d68:	2208      	movs	r2, #8
 8003d6a:	611a      	str	r2, [r3, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 8003d6c:	4b07      	ldr	r3, [pc, #28]	@ (8003d8c <SEND_541+0x74>)
 8003d6e:	2200      	movs	r2, #0
 8003d70:	751a      	strb	r2, [r3, #20]
	HAL_CAN_AddTxMessage(&hcan, &TxHeader, DataCanTx, &TxMailbox);
 8003d72:	4b07      	ldr	r3, [pc, #28]	@ (8003d90 <SEND_541+0x78>)
 8003d74:	4a04      	ldr	r2, [pc, #16]	@ (8003d88 <SEND_541+0x70>)
 8003d76:	4905      	ldr	r1, [pc, #20]	@ (8003d8c <SEND_541+0x74>)
 8003d78:	4806      	ldr	r0, [pc, #24]	@ (8003d94 <SEND_541+0x7c>)
 8003d7a:	f003 fba3 	bl	80074c4 <HAL_CAN_AddTxMessage>
}
 8003d7e:	bf00      	nop
 8003d80:	3708      	adds	r7, #8
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	bf00      	nop
 8003d88:	20001960 	.word	0x20001960
 8003d8c:	20001914 	.word	0x20001914
 8003d90:	2000195c 	.word	0x2000195c
 8003d94:	20002b90 	.word	0x20002b90

08003d98 <TGT_Write_Flash>:
uint8_t TGT_Write_Flash (volatile uint8_t *buf, uint16_t index, uint8_t numbytes,uint8_t Page_Num)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b084      	sub	sp, #16
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
 8003da0:	4608      	mov	r0, r1
 8003da2:	4611      	mov	r1, r2
 8003da4:	461a      	mov	r2, r3
 8003da6:	4603      	mov	r3, r0
 8003da8:	807b      	strh	r3, [r7, #2]
 8003daa:	460b      	mov	r3, r1
 8003dac:	707b      	strb	r3, [r7, #1]
 8003dae:	4613      	mov	r3, r2
 8003db0:	703b      	strb	r3, [r7, #0]
	static uint8_t cnt = 0;
	static uint8_t page = 0xFF;
	uint8_t last_byte = 0x00U;
 8003db2:	2300      	movs	r3, #0
 8003db4:	73fb      	strb	r3, [r7, #15]
	if ( page != Page_Num )
 8003db6:	4b84      	ldr	r3, [pc, #528]	@ (8003fc8 <TGT_Write_Flash+0x230>)
 8003db8:	781b      	ldrb	r3, [r3, #0]
 8003dba:	783a      	ldrb	r2, [r7, #0]
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	d02b      	beq.n	8003e18 <TGT_Write_Flash+0x80>
	{
		page = Page_Num;
 8003dc0:	4a81      	ldr	r2, [pc, #516]	@ (8003fc8 <TGT_Write_Flash+0x230>)
 8003dc2:	783b      	ldrb	r3, [r7, #0]
 8003dc4:	7013      	strb	r3, [r2, #0]
		DataCanTx[0] = 0x10;
 8003dc6:	4b81      	ldr	r3, [pc, #516]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003dc8:	2210      	movs	r2, #16
 8003dca:	701a      	strb	r2, [r3, #0]
		DataCanTx[1] = 0xff;
 8003dcc:	4b7f      	ldr	r3, [pc, #508]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003dce:	22ff      	movs	r2, #255	@ 0xff
 8003dd0:	705a      	strb	r2, [r3, #1]
		DataCanTx[2] = 0x36;
 8003dd2:	4b7e      	ldr	r3, [pc, #504]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003dd4:	2236      	movs	r2, #54	@ 0x36
 8003dd6:	709a      	strb	r2, [r3, #2]
		DataCanTx[3] = Page_Num+1;
 8003dd8:	783b      	ldrb	r3, [r7, #0]
 8003dda:	3301      	adds	r3, #1
 8003ddc:	b2da      	uxtb	r2, r3
 8003dde:	4b7b      	ldr	r3, [pc, #492]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003de0:	70da      	strb	r2, [r3, #3]
		DataCanTx[4] = *(buf+0);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	781b      	ldrb	r3, [r3, #0]
 8003de6:	b2da      	uxtb	r2, r3
 8003de8:	4b78      	ldr	r3, [pc, #480]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003dea:	711a      	strb	r2, [r3, #4]
		DataCanTx[5] = *(buf+1);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	3301      	adds	r3, #1
 8003df0:	781b      	ldrb	r3, [r3, #0]
 8003df2:	b2da      	uxtb	r2, r3
 8003df4:	4b75      	ldr	r3, [pc, #468]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003df6:	715a      	strb	r2, [r3, #5]
		DataCanTx[6] = *(buf+2);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	3302      	adds	r3, #2
 8003dfc:	781b      	ldrb	r3, [r3, #0]
 8003dfe:	b2da      	uxtb	r2, r3
 8003e00:	4b72      	ldr	r3, [pc, #456]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003e02:	719a      	strb	r2, [r3, #6]
		DataCanTx[7] = *(buf+3);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	3303      	adds	r3, #3
 8003e08:	781b      	ldrb	r3, [r3, #0]
 8003e0a:	b2da      	uxtb	r2, r3
 8003e0c:	4b6f      	ldr	r3, [pc, #444]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003e0e:	71da      	strb	r2, [r3, #7]
		cnt = 0;
 8003e10:	4b6f      	ldr	r3, [pc, #444]	@ (8003fd0 <TGT_Write_Flash+0x238>)
 8003e12:	2200      	movs	r2, #0
 8003e14:	701a      	strb	r2, [r3, #0]
 8003e16:	e0af      	b.n	8003f78 <TGT_Write_Flash+0x1e0>
	}
	else
	{
		if ( cnt == 16 )
 8003e18:	4b6d      	ldr	r3, [pc, #436]	@ (8003fd0 <TGT_Write_Flash+0x238>)
 8003e1a:	781b      	ldrb	r3, [r3, #0]
 8003e1c:	2b10      	cmp	r3, #16
 8003e1e:	d13d      	bne.n	8003e9c <TGT_Write_Flash+0x104>
		{
			DataCanTx[0] = 0x20;
 8003e20:	4b6a      	ldr	r3, [pc, #424]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003e22:	2220      	movs	r2, #32
 8003e24:	701a      	strb	r2, [r3, #0]
			DataCanTx[1] = *(buf+index +0);
 8003e26:	887b      	ldrh	r3, [r7, #2]
 8003e28:	687a      	ldr	r2, [r7, #4]
 8003e2a:	4413      	add	r3, r2
 8003e2c:	781b      	ldrb	r3, [r3, #0]
 8003e2e:	b2da      	uxtb	r2, r3
 8003e30:	4b66      	ldr	r3, [pc, #408]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003e32:	705a      	strb	r2, [r3, #1]
			DataCanTx[2] = *(buf+index +1);
 8003e34:	887b      	ldrh	r3, [r7, #2]
 8003e36:	3301      	adds	r3, #1
 8003e38:	687a      	ldr	r2, [r7, #4]
 8003e3a:	4413      	add	r3, r2
 8003e3c:	781b      	ldrb	r3, [r3, #0]
 8003e3e:	b2da      	uxtb	r2, r3
 8003e40:	4b62      	ldr	r3, [pc, #392]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003e42:	709a      	strb	r2, [r3, #2]
			DataCanTx[3] = *(buf+index +2);
 8003e44:	887b      	ldrh	r3, [r7, #2]
 8003e46:	3302      	adds	r3, #2
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	4413      	add	r3, r2
 8003e4c:	781b      	ldrb	r3, [r3, #0]
 8003e4e:	b2da      	uxtb	r2, r3
 8003e50:	4b5e      	ldr	r3, [pc, #376]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003e52:	70da      	strb	r2, [r3, #3]
			DataCanTx[4] = *(buf+index +3);
 8003e54:	887b      	ldrh	r3, [r7, #2]
 8003e56:	3303      	adds	r3, #3
 8003e58:	687a      	ldr	r2, [r7, #4]
 8003e5a:	4413      	add	r3, r2
 8003e5c:	781b      	ldrb	r3, [r3, #0]
 8003e5e:	b2da      	uxtb	r2, r3
 8003e60:	4b5a      	ldr	r3, [pc, #360]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003e62:	711a      	strb	r2, [r3, #4]
			DataCanTx[5] = *(buf+index +4);
 8003e64:	887b      	ldrh	r3, [r7, #2]
 8003e66:	3304      	adds	r3, #4
 8003e68:	687a      	ldr	r2, [r7, #4]
 8003e6a:	4413      	add	r3, r2
 8003e6c:	781b      	ldrb	r3, [r3, #0]
 8003e6e:	b2da      	uxtb	r2, r3
 8003e70:	4b56      	ldr	r3, [pc, #344]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003e72:	715a      	strb	r2, [r3, #5]
			DataCanTx[6] = *(buf+index +5);
 8003e74:	887b      	ldrh	r3, [r7, #2]
 8003e76:	3305      	adds	r3, #5
 8003e78:	687a      	ldr	r2, [r7, #4]
 8003e7a:	4413      	add	r3, r2
 8003e7c:	781b      	ldrb	r3, [r3, #0]
 8003e7e:	b2da      	uxtb	r2, r3
 8003e80:	4b52      	ldr	r3, [pc, #328]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003e82:	719a      	strb	r2, [r3, #6]
			DataCanTx[7] = *(buf+index +6);
 8003e84:	887b      	ldrh	r3, [r7, #2]
 8003e86:	3306      	adds	r3, #6
 8003e88:	687a      	ldr	r2, [r7, #4]
 8003e8a:	4413      	add	r3, r2
 8003e8c:	781b      	ldrb	r3, [r3, #0]
 8003e8e:	b2da      	uxtb	r2, r3
 8003e90:	4b4e      	ldr	r3, [pc, #312]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003e92:	71da      	strb	r2, [r3, #7]
			cnt = 0;
 8003e94:	4b4e      	ldr	r3, [pc, #312]	@ (8003fd0 <TGT_Write_Flash+0x238>)
 8003e96:	2200      	movs	r2, #0
 8003e98:	701a      	strb	r2, [r3, #0]
 8003e9a:	e03c      	b.n	8003f16 <TGT_Write_Flash+0x17e>

		}
		else
		{
			DataCanTx[0] = cnt+0x20;//cnt+0x20
 8003e9c:	4b4c      	ldr	r3, [pc, #304]	@ (8003fd0 <TGT_Write_Flash+0x238>)
 8003e9e:	781b      	ldrb	r3, [r3, #0]
 8003ea0:	3320      	adds	r3, #32
 8003ea2:	b2da      	uxtb	r2, r3
 8003ea4:	4b49      	ldr	r3, [pc, #292]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003ea6:	701a      	strb	r2, [r3, #0]
			DataCanTx[1] = *(buf+index +0);
 8003ea8:	887b      	ldrh	r3, [r7, #2]
 8003eaa:	687a      	ldr	r2, [r7, #4]
 8003eac:	4413      	add	r3, r2
 8003eae:	781b      	ldrb	r3, [r3, #0]
 8003eb0:	b2da      	uxtb	r2, r3
 8003eb2:	4b46      	ldr	r3, [pc, #280]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003eb4:	705a      	strb	r2, [r3, #1]
			DataCanTx[2] = *(buf+index +1);
 8003eb6:	887b      	ldrh	r3, [r7, #2]
 8003eb8:	3301      	adds	r3, #1
 8003eba:	687a      	ldr	r2, [r7, #4]
 8003ebc:	4413      	add	r3, r2
 8003ebe:	781b      	ldrb	r3, [r3, #0]
 8003ec0:	b2da      	uxtb	r2, r3
 8003ec2:	4b42      	ldr	r3, [pc, #264]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003ec4:	709a      	strb	r2, [r3, #2]
			DataCanTx[3] = *(buf+index +2);
 8003ec6:	887b      	ldrh	r3, [r7, #2]
 8003ec8:	3302      	adds	r3, #2
 8003eca:	687a      	ldr	r2, [r7, #4]
 8003ecc:	4413      	add	r3, r2
 8003ece:	781b      	ldrb	r3, [r3, #0]
 8003ed0:	b2da      	uxtb	r2, r3
 8003ed2:	4b3e      	ldr	r3, [pc, #248]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003ed4:	70da      	strb	r2, [r3, #3]
			DataCanTx[4] = *(buf+index +3);
 8003ed6:	887b      	ldrh	r3, [r7, #2]
 8003ed8:	3303      	adds	r3, #3
 8003eda:	687a      	ldr	r2, [r7, #4]
 8003edc:	4413      	add	r3, r2
 8003ede:	781b      	ldrb	r3, [r3, #0]
 8003ee0:	b2da      	uxtb	r2, r3
 8003ee2:	4b3a      	ldr	r3, [pc, #232]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003ee4:	711a      	strb	r2, [r3, #4]
			DataCanTx[5] = *(buf+index +4);
 8003ee6:	887b      	ldrh	r3, [r7, #2]
 8003ee8:	3304      	adds	r3, #4
 8003eea:	687a      	ldr	r2, [r7, #4]
 8003eec:	4413      	add	r3, r2
 8003eee:	781b      	ldrb	r3, [r3, #0]
 8003ef0:	b2da      	uxtb	r2, r3
 8003ef2:	4b36      	ldr	r3, [pc, #216]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003ef4:	715a      	strb	r2, [r3, #5]
			DataCanTx[6] = *(buf+index +5);
 8003ef6:	887b      	ldrh	r3, [r7, #2]
 8003ef8:	3305      	adds	r3, #5
 8003efa:	687a      	ldr	r2, [r7, #4]
 8003efc:	4413      	add	r3, r2
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	b2da      	uxtb	r2, r3
 8003f02:	4b32      	ldr	r3, [pc, #200]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003f04:	719a      	strb	r2, [r3, #6]
			DataCanTx[7] = *(buf+index +6);
 8003f06:	887b      	ldrh	r3, [r7, #2]
 8003f08:	3306      	adds	r3, #6
 8003f0a:	687a      	ldr	r2, [r7, #4]
 8003f0c:	4413      	add	r3, r2
 8003f0e:	781b      	ldrb	r3, [r3, #0]
 8003f10:	b2da      	uxtb	r2, r3
 8003f12:	4b2e      	ldr	r3, [pc, #184]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003f14:	71da      	strb	r2, [r3, #7]
		}

		if ( numbytes == 4 )
 8003f16:	787b      	ldrb	r3, [r7, #1]
 8003f18:	2b04      	cmp	r3, #4
 8003f1a:	d12d      	bne.n	8003f78 <TGT_Write_Flash+0x1e0>
		{
			DataCanTx[0] = cnt+0x20;
 8003f1c:	4b2c      	ldr	r3, [pc, #176]	@ (8003fd0 <TGT_Write_Flash+0x238>)
 8003f1e:	781b      	ldrb	r3, [r3, #0]
 8003f20:	3320      	adds	r3, #32
 8003f22:	b2da      	uxtb	r2, r3
 8003f24:	4b29      	ldr	r3, [pc, #164]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003f26:	701a      	strb	r2, [r3, #0]
			DataCanTx[1] = *(buf+index +0);
 8003f28:	887b      	ldrh	r3, [r7, #2]
 8003f2a:	687a      	ldr	r2, [r7, #4]
 8003f2c:	4413      	add	r3, r2
 8003f2e:	781b      	ldrb	r3, [r3, #0]
 8003f30:	b2da      	uxtb	r2, r3
 8003f32:	4b26      	ldr	r3, [pc, #152]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003f34:	705a      	strb	r2, [r3, #1]
			DataCanTx[2] = *(buf+index +1);
 8003f36:	887b      	ldrh	r3, [r7, #2]
 8003f38:	3301      	adds	r3, #1
 8003f3a:	687a      	ldr	r2, [r7, #4]
 8003f3c:	4413      	add	r3, r2
 8003f3e:	781b      	ldrb	r3, [r3, #0]
 8003f40:	b2da      	uxtb	r2, r3
 8003f42:	4b22      	ldr	r3, [pc, #136]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003f44:	709a      	strb	r2, [r3, #2]
			DataCanTx[3] = *(buf+index +2);
 8003f46:	887b      	ldrh	r3, [r7, #2]
 8003f48:	3302      	adds	r3, #2
 8003f4a:	687a      	ldr	r2, [r7, #4]
 8003f4c:	4413      	add	r3, r2
 8003f4e:	781b      	ldrb	r3, [r3, #0]
 8003f50:	b2da      	uxtb	r2, r3
 8003f52:	4b1e      	ldr	r3, [pc, #120]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003f54:	70da      	strb	r2, [r3, #3]
			DataCanTx[4] = *(buf+index +3);
 8003f56:	887b      	ldrh	r3, [r7, #2]
 8003f58:	3303      	adds	r3, #3
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	4413      	add	r3, r2
 8003f5e:	781b      	ldrb	r3, [r3, #0]
 8003f60:	b2da      	uxtb	r2, r3
 8003f62:	4b1a      	ldr	r3, [pc, #104]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003f64:	711a      	strb	r2, [r3, #4]
			DataCanTx[5] = 0x55U;
 8003f66:	4b19      	ldr	r3, [pc, #100]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003f68:	2255      	movs	r2, #85	@ 0x55
 8003f6a:	715a      	strb	r2, [r3, #5]
			DataCanTx[6] = 0x55U;
 8003f6c:	4b17      	ldr	r3, [pc, #92]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003f6e:	2255      	movs	r2, #85	@ 0x55
 8003f70:	719a      	strb	r2, [r3, #6]
			DataCanTx[7] = 0x55U;
 8003f72:	4b16      	ldr	r3, [pc, #88]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003f74:	2255      	movs	r2, #85	@ 0x55
 8003f76:	71da      	strb	r2, [r3, #7]
		}

	}
	last_byte++;
 8003f78:	7bfb      	ldrb	r3, [r7, #15]
 8003f7a:	3301      	adds	r3, #1
 8003f7c:	73fb      	strb	r3, [r7, #15]
	cnt++;
 8003f7e:	4b14      	ldr	r3, [pc, #80]	@ (8003fd0 <TGT_Write_Flash+0x238>)
 8003f80:	781b      	ldrb	r3, [r3, #0]
 8003f82:	3301      	adds	r3, #1
 8003f84:	b2da      	uxtb	r2, r3
 8003f86:	4b12      	ldr	r3, [pc, #72]	@ (8003fd0 <TGT_Write_Flash+0x238>)
 8003f88:	701a      	strb	r2, [r3, #0]
	// Other bytes of the message are "don't care".
	CAN_Rx_Complete_Flag = 0x00U;
 8003f8a:	4b12      	ldr	r3, [pc, #72]	@ (8003fd4 <TGT_Write_Flash+0x23c>)
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	701a      	strb	r2, [r3, #0]
	TxHeader.IDE = CAN_ID_STD;
 8003f90:	4b11      	ldr	r3, [pc, #68]	@ (8003fd8 <TGT_Write_Flash+0x240>)
 8003f92:	2200      	movs	r2, #0
 8003f94:	609a      	str	r2, [r3, #8]
	TxHeader.StdId = 0x796U;
 8003f96:	4b10      	ldr	r3, [pc, #64]	@ (8003fd8 <TGT_Write_Flash+0x240>)
 8003f98:	f240 7296 	movw	r2, #1942	@ 0x796
 8003f9c:	601a      	str	r2, [r3, #0]
	TxHeader.RTR = CAN_RTR_DATA;
 8003f9e:	4b0e      	ldr	r3, [pc, #56]	@ (8003fd8 <TGT_Write_Flash+0x240>)
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	60da      	str	r2, [r3, #12]
	TxHeader.DLC = 8;
 8003fa4:	4b0c      	ldr	r3, [pc, #48]	@ (8003fd8 <TGT_Write_Flash+0x240>)
 8003fa6:	2208      	movs	r2, #8
 8003fa8:	611a      	str	r2, [r3, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 8003faa:	4b0b      	ldr	r3, [pc, #44]	@ (8003fd8 <TGT_Write_Flash+0x240>)
 8003fac:	2200      	movs	r2, #0
 8003fae:	751a      	strb	r2, [r3, #20]
	HAL_CAN_AddTxMessage(&hcan, &TxHeader, DataCanTx, &TxMailbox);
 8003fb0:	4b0a      	ldr	r3, [pc, #40]	@ (8003fdc <TGT_Write_Flash+0x244>)
 8003fb2:	4a06      	ldr	r2, [pc, #24]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003fb4:	4908      	ldr	r1, [pc, #32]	@ (8003fd8 <TGT_Write_Flash+0x240>)
 8003fb6:	480a      	ldr	r0, [pc, #40]	@ (8003fe0 <TGT_Write_Flash+0x248>)
 8003fb8:	f003 fa84 	bl	80074c4 <HAL_CAN_AddTxMessage>
	return DataCanTx[0];
 8003fbc:	4b03      	ldr	r3, [pc, #12]	@ (8003fcc <TGT_Write_Flash+0x234>)
 8003fbe:	781b      	ldrb	r3, [r3, #0]
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3710      	adds	r7, #16
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}
 8003fc8:	200015dc 	.word	0x200015dc
 8003fcc:	20001960 	.word	0x20001960
 8003fd0:	20002978 	.word	0x20002978
 8003fd4:	20001959 	.word	0x20001959
 8003fd8:	20001914 	.word	0x20001914
 8003fdc:	2000195c 	.word	0x2000195c
 8003fe0:	20002b90 	.word	0x20002b90

08003fe4 <Mode_Complete>:

void Mode_Complete(MsgCanTranmitTypeDef * DataCan)// 79E là id phản hồi.
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b083      	sub	sp, #12
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]

	switch(Transfer_Mode)
 8003fec:	4b52      	ldr	r3, [pc, #328]	@ (8004138 <Mode_Complete+0x154>)
 8003fee:	781b      	ldrb	r3, [r3, #0]
 8003ff0:	b2db      	uxtb	r3, r3
 8003ff2:	3b02      	subs	r3, #2
 8003ff4:	2b0a      	cmp	r3, #10
 8003ff6:	f200 8089 	bhi.w	800410c <Mode_Complete+0x128>
 8003ffa:	a201      	add	r2, pc, #4	@ (adr r2, 8004000 <Mode_Complete+0x1c>)
 8003ffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004000:	0800402d 	.word	0x0800402d
 8004004:	0800410d 	.word	0x0800410d
 8004008:	08004045 	.word	0x08004045
 800400c:	08004075 	.word	0x08004075
 8004010:	0800410d 	.word	0x0800410d
 8004014:	0800405d 	.word	0x0800405d
 8004018:	0800408d 	.word	0x0800408d
 800401c:	080040dd 	.word	0x080040dd
 8004020:	080040f5 	.word	0x080040f5
 8004024:	080040d5 	.word	0x080040d5
 8004028:	080040d5 	.word	0x080040d5
	{
		case SWVERSION:
			if ( DataCan->DATA[1] == 0x62U && DataCan->DATA[2] == 0xF1U )
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	79db      	ldrb	r3, [r3, #7]
 8004030:	2b62      	cmp	r3, #98	@ 0x62
 8004032:	d16f      	bne.n	8004114 <Mode_Complete+0x130>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	7a1b      	ldrb	r3, [r3, #8]
 8004038:	2bf1      	cmp	r3, #241	@ 0xf1
 800403a:	d16b      	bne.n	8004114 <Mode_Complete+0x130>
			{
				CAN_Rx_Complete_Flag = 0x01U;       // Indicate Rx Complete
 800403c:	4b3f      	ldr	r3, [pc, #252]	@ (800413c <Mode_Complete+0x158>)
 800403e:	2201      	movs	r2, #1
 8004040:	701a      	strb	r2, [r3, #0]
			}
		break;
 8004042:	e067      	b.n	8004114 <Mode_Complete+0x130>
		case EXTENDED_SESSION:
			if ( DataCan->DATA[1] == 0x50 && DataCan->DATA[2] == 0x03 )
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	79db      	ldrb	r3, [r3, #7]
 8004048:	2b50      	cmp	r3, #80	@ 0x50
 800404a:	d165      	bne.n	8004118 <Mode_Complete+0x134>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	7a1b      	ldrb	r3, [r3, #8]
 8004050:	2b03      	cmp	r3, #3
 8004052:	d161      	bne.n	8004118 <Mode_Complete+0x134>
			{
				CAN_Rx_Complete_Flag = 1;       // Indicate Rx Complete
 8004054:	4b39      	ldr	r3, [pc, #228]	@ (800413c <Mode_Complete+0x158>)
 8004056:	2201      	movs	r2, #1
 8004058:	701a      	strb	r2, [r3, #0]
			}
		break;
 800405a:	e05d      	b.n	8004118 <Mode_Complete+0x134>
		case PROGRAMMING_SESSION:
			if ( DataCan->DATA[1] == 0x50 && DataCan->DATA[2] == 0x02 )
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	79db      	ldrb	r3, [r3, #7]
 8004060:	2b50      	cmp	r3, #80	@ 0x50
 8004062:	d15b      	bne.n	800411c <Mode_Complete+0x138>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	7a1b      	ldrb	r3, [r3, #8]
 8004068:	2b02      	cmp	r3, #2
 800406a:	d157      	bne.n	800411c <Mode_Complete+0x138>
			{
				CAN_Rx_Complete_Flag = 1;       // Indicate Rx Complete
 800406c:	4b33      	ldr	r3, [pc, #204]	@ (800413c <Mode_Complete+0x158>)
 800406e:	2201      	movs	r2, #1
 8004070:	701a      	strb	r2, [r3, #0]
			}
		break;
 8004072:	e053      	b.n	800411c <Mode_Complete+0x138>
		case CONTROLDTC_OFF:
			if ( DataCan->DATA[1] == 0xC5 && DataCan->DATA[2] == 0x02 )
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	79db      	ldrb	r3, [r3, #7]
 8004078:	2bc5      	cmp	r3, #197	@ 0xc5
 800407a:	d151      	bne.n	8004120 <Mode_Complete+0x13c>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	7a1b      	ldrb	r3, [r3, #8]
 8004080:	2b02      	cmp	r3, #2
 8004082:	d14d      	bne.n	8004120 <Mode_Complete+0x13c>
			{
				CAN_Rx_Complete_Flag = 1;       // Indicate Rx Complete
 8004084:	4b2d      	ldr	r3, [pc, #180]	@ (800413c <Mode_Complete+0x158>)
 8004086:	2201      	movs	r2, #1
 8004088:	701a      	strb	r2, [r3, #0]
			}
		break;
 800408a:	e049      	b.n	8004120 <Mode_Complete+0x13c>
		case REQUEST_SEED:
			if ( DataCan->DATA[1] == 0x67 && DataCan->DATA[2] == 0x01 )
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	79db      	ldrb	r3, [r3, #7]
 8004090:	2b67      	cmp	r3, #103	@ 0x67
 8004092:	d147      	bne.n	8004124 <Mode_Complete+0x140>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	7a1b      	ldrb	r3, [r3, #8]
 8004098:	2b01      	cmp	r3, #1
 800409a:	d143      	bne.n	8004124 <Mode_Complete+0x140>
			{
				KeyData[0] = DataCan->DATA[3]+0x10;       // Indicate Rx Complete
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	7a5b      	ldrb	r3, [r3, #9]
 80040a0:	3310      	adds	r3, #16
 80040a2:	b2da      	uxtb	r2, r3
 80040a4:	4b26      	ldr	r3, [pc, #152]	@ (8004140 <Mode_Complete+0x15c>)
 80040a6:	701a      	strb	r2, [r3, #0]
				KeyData[1] = DataCan->DATA[4]+0x10;       // Indicate Rx Complete
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	7a9b      	ldrb	r3, [r3, #10]
 80040ac:	3310      	adds	r3, #16
 80040ae:	b2da      	uxtb	r2, r3
 80040b0:	4b23      	ldr	r3, [pc, #140]	@ (8004140 <Mode_Complete+0x15c>)
 80040b2:	705a      	strb	r2, [r3, #1]
				KeyData[2] = DataCan->DATA[5]+0x10;       // Indicate Rx Complete
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	7adb      	ldrb	r3, [r3, #11]
 80040b8:	3310      	adds	r3, #16
 80040ba:	b2da      	uxtb	r2, r3
 80040bc:	4b20      	ldr	r3, [pc, #128]	@ (8004140 <Mode_Complete+0x15c>)
 80040be:	709a      	strb	r2, [r3, #2]
				KeyData[3] = DataCan->DATA[6]+0x10;       // Indicate Rx Complete
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	7b1b      	ldrb	r3, [r3, #12]
 80040c4:	3310      	adds	r3, #16
 80040c6:	b2da      	uxtb	r2, r3
 80040c8:	4b1d      	ldr	r3, [pc, #116]	@ (8004140 <Mode_Complete+0x15c>)
 80040ca:	70da      	strb	r2, [r3, #3]
				CAN_Rx_Complete_Flag = 1;       // Indicate Rx Complete
 80040cc:	4b1b      	ldr	r3, [pc, #108]	@ (800413c <Mode_Complete+0x158>)
 80040ce:	2201      	movs	r2, #1
 80040d0:	701a      	strb	r2, [r3, #0]
			}
		break;
 80040d2:	e027      	b.n	8004124 <Mode_Complete+0x140>
		case REQUEST_DOWNLOAD_1:
		case REQUEST_DOWNLOAD_2:
			//if ( CAN_Rx_Buf[0] == 0x76 || CAN_Rx_Buf[1] == 0x08 )
			//{
				CAN_Rx_Complete_Flag = 1;       // Indicate Rx Complete
 80040d4:	4b19      	ldr	r3, [pc, #100]	@ (800413c <Mode_Complete+0x158>)
 80040d6:	2201      	movs	r2, #1
 80040d8:	701a      	strb	r2, [r3, #0]
			//}
		break;
 80040da:	e028      	b.n	800412e <Mode_Complete+0x14a>
		case SEND_KEY:
			if ( DataCan->DATA[1] == 0x67 && DataCan->DATA[2] == 0x02 )
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	79db      	ldrb	r3, [r3, #7]
 80040e0:	2b67      	cmp	r3, #103	@ 0x67
 80040e2:	d121      	bne.n	8004128 <Mode_Complete+0x144>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	7a1b      	ldrb	r3, [r3, #8]
 80040e8:	2b02      	cmp	r3, #2
 80040ea:	d11d      	bne.n	8004128 <Mode_Complete+0x144>
			{
				CAN_Rx_Complete_Flag = 1;       // Indicate Rx Complete
 80040ec:	4b13      	ldr	r3, [pc, #76]	@ (800413c <Mode_Complete+0x158>)
 80040ee:	2201      	movs	r2, #1
 80040f0:	701a      	strb	r2, [r3, #0]
			}
		break;
 80040f2:	e019      	b.n	8004128 <Mode_Complete+0x144>
		case ROUTINE_BINARY_UPDATE:
			if ( DataCan->DATA[1] == 0x71 && DataCan->DATA[2] == 0x01 )
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	79db      	ldrb	r3, [r3, #7]
 80040f8:	2b71      	cmp	r3, #113	@ 0x71
 80040fa:	d117      	bne.n	800412c <Mode_Complete+0x148>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	7a1b      	ldrb	r3, [r3, #8]
 8004100:	2b01      	cmp	r3, #1
 8004102:	d113      	bne.n	800412c <Mode_Complete+0x148>
			{
				CAN_Rx_Complete_Flag = 1;       // Indicate Rx Complete
 8004104:	4b0d      	ldr	r3, [pc, #52]	@ (800413c <Mode_Complete+0x158>)
 8004106:	2201      	movs	r2, #1
 8004108:	701a      	strb	r2, [r3, #0]
			}
		break;
 800410a:	e00f      	b.n	800412c <Mode_Complete+0x148>

		default:
			CAN_Rx_Complete_Flag = 0;
 800410c:	4b0b      	ldr	r3, [pc, #44]	@ (800413c <Mode_Complete+0x158>)
 800410e:	2200      	movs	r2, #0
 8004110:	701a      	strb	r2, [r3, #0]
		break;
 8004112:	e00c      	b.n	800412e <Mode_Complete+0x14a>
		break;
 8004114:	bf00      	nop
 8004116:	e00a      	b.n	800412e <Mode_Complete+0x14a>
		break;
 8004118:	bf00      	nop
 800411a:	e008      	b.n	800412e <Mode_Complete+0x14a>
		break;
 800411c:	bf00      	nop
 800411e:	e006      	b.n	800412e <Mode_Complete+0x14a>
		break;
 8004120:	bf00      	nop
 8004122:	e004      	b.n	800412e <Mode_Complete+0x14a>
		break;
 8004124:	bf00      	nop
 8004126:	e002      	b.n	800412e <Mode_Complete+0x14a>
		break;
 8004128:	bf00      	nop
 800412a:	e000      	b.n	800412e <Mode_Complete+0x14a>
		break;
 800412c:	bf00      	nop
	}
}
 800412e:	bf00      	nop
 8004130:	370c      	adds	r7, #12
 8004132:	46bd      	mov	sp, r7
 8004134:	bc80      	pop	{r7}
 8004136:	4770      	bx	lr
 8004138:	20001958 	.word	0x20001958
 800413c:	20001959 	.word	0x20001959
 8004140:	2000192c 	.word	0x2000192c

08004144 <ApplDescEcuResetHard>:
 * main-handler or later).
 *   - The function "DescSetNegResponse" can be called within this main-handler or later
 * but before calling "DescProcessingDone".
 ********************************************************************************  */
void  ApplDescEcuResetHard(DescMsgContext* pMsgContext)
{
 8004144:	b480      	push	{r7}
 8004146:	b083      	sub	sp, #12
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
//  else
//  {
//    DescSetNegResponse(kDescNrcRequestOutOfRange);
//  }
//  DescProcessingDone();
}
 800414c:	bf00      	nop
 800414e:	370c      	adds	r7, #12
 8004150:	46bd      	mov	sp, r7
 8004152:	bc80      	pop	{r7}
 8004154:	4770      	bx	lr

08004156 <ApplDescEcuResetSoft>:
 * main-handler or later).
 *   - The function "DescSetNegResponse" can be called within this main-handler or later
 * but before calling "DescProcessingDone".
 ********************************************************************************  */
void  ApplDescEcuResetSoft(DescMsgContext* pMsgContext)
{
 8004156:	b480      	push	{r7}
 8004158:	b083      	sub	sp, #12
 800415a:	af00      	add	r7, sp, #0
 800415c:	6078      	str	r0, [r7, #4]
//  else
//  {
//    DescSetNegResponse(kDescNrcRequestOutOfRange);
//  }
//  DescProcessingDone();
}
 800415e:	bf00      	nop
 8004160:	370c      	adds	r7, #12
 8004162:	46bd      	mov	sp, r7
 8004164:	bc80      	pop	{r7}
 8004166:	4770      	bx	lr

08004168 <ApplDescClearDiagInfo>:
 * main-handler or later).
 *   - The function "DescSetNegResponse" can be called within this main-handler or later
 * but before calling "DescProcessingDone".
 ********************************************************************************  */
void  ApplDescClearDiagInfo(DescMsgContext* pMsgContext)
{
 8004168:	b480      	push	{r7}
 800416a:	b083      	sub	sp, #12
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
//    /* Request contains invalid data - send negative response! */
//    DescSetNegResponse(kDescNrcRequestOutOfRange);
//  }
//  /* User service processing finished. */
//  DescProcessingDone();
}
 8004170:	bf00      	nop
 8004172:	370c      	adds	r7, #12
 8004174:	46bd      	mov	sp, r7
 8004176:	bc80      	pop	{r7}
 8004178:	4770      	bx	lr

0800417a <ApplDescReadDtcRNODTCBSM>:
 * main-handler or later).
 *   - The function "DescSetNegResponse" can be called within this main-handler or later
 * but before calling "DescProcessingDone".
 ********************************************************************************  */
void  ApplDescReadDtcRNODTCBSM(DescMsgContext* pMsgContext)
{
 800417a:	b480      	push	{r7}
 800417c:	b083      	sub	sp, #12
 800417e:	af00      	add	r7, sp, #0
 8004180:	6078      	str	r0, [r7, #4]
//    /* Request contains invalid data - send negative response! */
//    DescSetNegResponse(kDescNrcRequestOutOfRange);
//  }
//  /* User service processing finished. */
//  DescProcessingDone();
}
 8004182:	bf00      	nop
 8004184:	370c      	adds	r7, #12
 8004186:	46bd      	mov	sp, r7
 8004188:	bc80      	pop	{r7}
 800418a:	4770      	bx	lr

0800418c <ApplDescReadDtcRDTCBSM>:
 * main-handler or later).
 *   - The function "DescSetNegResponse" can be called within this main-handler or later
 * but before calling "DescProcessingDone".
 ********************************************************************************  */
void  ApplDescReadDtcRDTCBSM(DescMsgContext* pMsgContext)
{
 800418c:	b480      	push	{r7}
 800418e:	b083      	sub	sp, #12
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
//    /* Request contains invalid data - send negative response! */
//    DescSetNegResponse(kDescNrcRequestOutOfRange);
//  }
//  /* User service processing finished. */
//  DescProcessingDone();
}
 8004194:	bf00      	nop
 8004196:	370c      	adds	r7, #12
 8004198:	46bd      	mov	sp, r7
 800419a:	bc80      	pop	{r7}
 800419c:	4770      	bx	lr

0800419e <ApplDescReadMemoryByAddress>:
 * main-handler or later).
 *   - The function "DescSetNegResponse" can be called within this main-handler or later
 * but before calling "DescProcessingDone".
 ********************************************************************************  */
void  ApplDescReadMemoryByAddress(DescMsgContext* pMsgContext)
{
 800419e:	b480      	push	{r7}
 80041a0:	b083      	sub	sp, #12
 80041a2:	af00      	add	r7, sp, #0
 80041a4:	6078      	str	r0, [r7, #4]
//  {
//    DescSetNegResponse(kDescNrcRequestOutOfRange);
//  }
//
//  DescProcessingDone();
}
 80041a6:	bf00      	nop
 80041a8:	370c      	adds	r7, #12
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bc80      	pop	{r7}
 80041ae:	4770      	bx	lr

080041b0 <ApplDescWriteDidCAMERA_System_On_Time>:
 * main-handler or later).
 *   - The function "DescSetNegResponse" can be called within this main-handler or later
 * but before calling "DescProcessingDone".
 ********************************************************************************  */
void  ApplDescWriteDidCAMERA_System_On_Time(DescMsgContext* pMsgContext)
{
 80041b0:	b480      	push	{r7}
 80041b2:	b083      	sub	sp, #12
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
//    /* Request contains invalid data - send negative response! */
//    DescSetNegResponse(kDescNrcRequestOutOfRange);
//  }
//  /* User service processing finished. */
//  DescProcessingDone();
}
 80041b8:	bf00      	nop
 80041ba:	370c      	adds	r7, #12
 80041bc:	46bd      	mov	sp, r7
 80041be:	bc80      	pop	{r7}
 80041c0:	4770      	bx	lr

080041c2 <ApplDescWriteDidCAMERA_Operating_Time_and_System_On>:
 * main-handler or later).
 *   - The function "DescSetNegResponse" can be called within this main-handler or later
 * but before calling "DescProcessingDone".
 ********************************************************************************  */
void  ApplDescWriteDidCAMERA_Operating_Time_and_System_On(DescMsgContext* pMsgContext)
{
 80041c2:	b480      	push	{r7}
 80041c4:	b083      	sub	sp, #12
 80041c6:	af00      	add	r7, sp, #0
 80041c8:	6078      	str	r0, [r7, #4]
//    /* Request contains invalid data - send negative response! */
//    DescSetNegResponse(kDescNrcRequestOutOfRange);
//  }
//  /* User service processing finished. */
//  DescProcessingDone();
}
 80041ca:	bf00      	nop
 80041cc:	370c      	adds	r7, #12
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bc80      	pop	{r7}
 80041d2:	4770      	bx	lr

080041d4 <ApplDescWriteDidCAMERA_Warning_Text_Language>:
 * main-handler or later).
 *   - The function "DescSetNegResponse" can be called within this main-handler or later
 * but before calling "DescProcessingDone".
 ********************************************************************************  */
void  ApplDescWriteDidCAMERA_Warning_Text_Language(DescMsgContext* pMsgContext)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b083      	sub	sp, #12
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
//    /* Request contains invalid data - send negative response! */
//    DescSetNegResponse(kDescNrcRequestOutOfRange);
//  }
//  /* User service processing finished. */
//  DescProcessingDone();
}
 80041dc:	bf00      	nop
 80041de:	370c      	adds	r7, #12
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bc80      	pop	{r7}
 80041e4:	4770      	bx	lr

080041e6 <ApplDescWriteDidCAMERA_Reset_Counter>:
 * main-handler or later).
 *   - The function "DescSetNegResponse" can be called within this main-handler or later
 * but before calling "DescProcessingDone".
 ********************************************************************************  */
void  ApplDescWriteDidCAMERA_Reset_Counter(DescMsgContext* pMsgContext)
{
 80041e6:	b480      	push	{r7}
 80041e8:	b083      	sub	sp, #12
 80041ea:	af00      	add	r7, sp, #0
 80041ec:	6078      	str	r0, [r7, #4]
//    /* Request contains invalid data - send negative response! */
//    DescSetNegResponse(kDescNrcRequestOutOfRange);
//  }
//  /* User service processing finished. */
//  DescProcessingDone();
}
 80041ee:	bf00      	nop
 80041f0:	370c      	adds	r7, #12
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bc80      	pop	{r7}
 80041f6:	4770      	bx	lr

080041f8 <ApplDescRequestDownload>:
 * main-handler or later).
 *   - The function "DescSetNegResponse" can be called within this main-handler or later
 * but before calling "DescProcessingDone".
 ********************************************************************************  */
void  ApplDescRequestDownload(DescMsgContext* pMsgContext)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b083      	sub	sp, #12
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
//    /* Request contains invalid data - send negative response! */
//    DescSetNegResponse(kDescNrcRequestOutOfRange);
//   }
//
//  DescProcessingDone();
}
 8004200:	bf00      	nop
 8004202:	370c      	adds	r7, #12
 8004204:	46bd      	mov	sp, r7
 8004206:	bc80      	pop	{r7}
 8004208:	4770      	bx	lr

0800420a <ApplDescTransferData>:
 * main-handler or later).
 *   - The function "DescSetNegResponse" can be called within this main-handler or later
 * but before calling "DescProcessingDone".
 ********************************************************************************  */
void  ApplDescTransferData(DescMsgContext* pMsgContext)
{
 800420a:	b480      	push	{r7}
 800420c:	b083      	sub	sp, #12
 800420e:	af00      	add	r7, sp, #0
 8004210:	6078      	str	r0, [r7, #4]
//  {
//    DescSetNegResponse(kDescNrcRequestOutOfRange);
//  }
//
//  DescProcessingDone();
}
 8004212:	bf00      	nop
 8004214:	370c      	adds	r7, #12
 8004216:	46bd      	mov	sp, r7
 8004218:	bc80      	pop	{r7}
 800421a:	4770      	bx	lr

0800421c <ApplDescRequestTransferExit>:
 * main-handler or later).
 *   - The function "DescSetNegResponse" can be called within this main-handler or later
 * but before calling "DescProcessingDone".
 ********************************************************************************  */
void  ApplDescRequestTransferExit(DescMsgContext* pMsgContext)
{
 800421c:	b480      	push	{r7}
 800421e:	b083      	sub	sp, #12
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
//  {
//    DescSetNegResponse(kDescNrcRequestOutOfRange);
//  }
//
//  DescProcessingDone();
}
 8004224:	bf00      	nop
 8004226:	370c      	adds	r7, #12
 8004228:	46bd      	mov	sp, r7
 800422a:	bc80      	pop	{r7}
 800422c:	4770      	bx	lr

0800422e <ApplDescWriteMemoryByAddress>:
 * main-handler or later).
 *   - The function "DescSetNegResponse" can be called within this main-handler or later
 * but before calling "DescProcessingDone".
 ********************************************************************************  */
void  ApplDescWriteMemoryByAddress(DescMsgContext* pMsgContext)
{
 800422e:	b480      	push	{r7}
 8004230:	b083      	sub	sp, #12
 8004232:	af00      	add	r7, sp, #0
 8004234:	6078      	str	r0, [r7, #4]
//    DescSetNegResponse(kDescNrcRequestOutOfRange);
//  }
//  /* User service processing finished. */
//
//  DescProcessingDone();
}
 8004236:	bf00      	nop
 8004238:	370c      	adds	r7, #12
 800423a:	46bd      	mov	sp, r7
 800423c:	bc80      	pop	{r7}
 800423e:	4770      	bx	lr

08004240 <ApplDescControlDtcSettingEnable>:
 * main-handler or later).
 *   - The function "DescSetNegResponse" can be called within this main-handler or later
 * but before calling "DescProcessingDone".
 ********************************************************************************  */
void  ApplDescControlDtcSettingEnable(DescMsgContext* pMsgContext)
{
 8004240:	b480      	push	{r7}
 8004242:	b083      	sub	sp, #12
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
//  /* Contains no request data */
//  /* Contains no response data */
//  /* User service processing finished. */
//	Diag_DTC_Set_On();
//  DescProcessingDone();
}
 8004248:	bf00      	nop
 800424a:	370c      	adds	r7, #12
 800424c:	46bd      	mov	sp, r7
 800424e:	bc80      	pop	{r7}
 8004250:	4770      	bx	lr

08004252 <ApplDescControlDtcSettingDisable>:
 * main-handler or later).
 *   - The function "DescSetNegResponse" can be called within this main-handler or later
 * but before calling "DescProcessingDone".
 ********************************************************************************  */
void  ApplDescControlDtcSettingDisable(DescMsgContext* pMsgContext)
{
 8004252:	b480      	push	{r7}
 8004254:	b083      	sub	sp, #12
 8004256:	af00      	add	r7, sp, #0
 8004258:	6078      	str	r0, [r7, #4]
//  /* Contains no request data */
//  /* Contains no response data */
//  /* User service processing finished. */
//  	Diag_DTC_Set_Off();
//  DescProcessingDone();
}
 800425a:	bf00      	nop
 800425c:	370c      	adds	r7, #12
 800425e:	46bd      	mov	sp, r7
 8004260:	bc80      	pop	{r7}
 8004262:	4770      	bx	lr

08004264 <ApplDescCheckSessionTransition>:
 * Particularitie(s) and limitation(s):
 *   - The function "DescSessionTransitionChecked" may be called.
 *   - The function "DescSetNegResponse" may be called.
 ********************************************************************************  */
void  ApplDescCheckSessionTransition(DescStateGroup newState, DescStateGroup formerState)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b082      	sub	sp, #8
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
 800426c:	6039      	str	r1, [r7, #0]
   */
  //DescSetNegResponse(DESC_CONTEXT_PARAM_FIRST kDescNrcConditionsNotCorrect);
  /* Confirm the session will be accepted.
   * This can be done later, but just store the iContext parameter (if exists) globaly to be able to give the correct acknowledgment.
   */
  DescSessionTransitionChecked(DESC_CONTEXT_PARAM_ONLY);;
 800426e:	f000 fb1d 	bl	80048ac <DescProcessingDone>
}
 8004272:	bf00      	nop
 8004274:	3708      	adds	r7, #8
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
	...

0800427c <DescUsdtNetIsoTpInitContext>:
* DESCRIPTION:       Re-initialization
*
*
*******************************************************************************/
static void DescUsdtNetIsoTpInitContext(void)
{
 800427c:	b480      	push	{r7}
 800427e:	af00      	add	r7, sp, #0
  g_descUsdtNetInfoPoolIsoTp[DESC_TPCONTEXT_PARAM_VALUE].descHandle = kDescUsdtNetInvalidDescContext;
 8004280:	4b0b      	ldr	r3, [pc, #44]	@ (80042b0 <DescUsdtNetIsoTpInitContext+0x34>)
 8004282:	22ff      	movs	r2, #255	@ 0xff
 8004284:	719a      	strb	r2, [r3, #6]
  g_descUsdtNetInfoPoolIsoTp[DESC_TPCONTEXT_PARAM_VALUE].reqDataPtr = g_descBuffer[DESC_TPCONTEXT_PARAM_VALUE];
 8004286:	4b0a      	ldr	r3, [pc, #40]	@ (80042b0 <DescUsdtNetIsoTpInitContext+0x34>)
 8004288:	4a0a      	ldr	r2, [pc, #40]	@ (80042b4 <DescUsdtNetIsoTpInitContext+0x38>)
 800428a:	60da      	str	r2, [r3, #12]
  g_descUsdtNetInfoPoolIsoTp[DESC_TPCONTEXT_PARAM_VALUE].resDataPtr = g_descBuffer[DESC_TPCONTEXT_PARAM_VALUE];
 800428c:	4b08      	ldr	r3, [pc, #32]	@ (80042b0 <DescUsdtNetIsoTpInitContext+0x34>)
 800428e:	4a09      	ldr	r2, [pc, #36]	@ (80042b4 <DescUsdtNetIsoTpInitContext+0x38>)
 8004290:	611a      	str	r2, [r3, #16]
  g_descUsdtNetInfoPoolIsoTp[DESC_TPCONTEXT_PARAM_VALUE].resType = kDescUsdtResponseNone;
 8004292:	4b07      	ldr	r3, [pc, #28]	@ (80042b0 <DescUsdtNetIsoTpInitContext+0x34>)
 8004294:	2200      	movs	r2, #0
 8004296:	711a      	strb	r2, [r3, #4]
  g_descInterruptContextCtrl[DESC_CONTEXT_PARAM_VALUE].isContextLocked = 0;
 8004298:	4a07      	ldr	r2, [pc, #28]	@ (80042b8 <DescUsdtNetIsoTpInitContext+0x3c>)
 800429a:	7953      	ldrb	r3, [r2, #5]
 800429c:	f36f 0300 	bfc	r3, #0, #1
 80042a0:	7153      	strb	r3, [r2, #5]
  g_descInterruptContextCtrl[DESC_CONTEXT_PARAM_VALUE].activity = kDescContextIdle;
 80042a2:	4b05      	ldr	r3, [pc, #20]	@ (80042b8 <DescUsdtNetIsoTpInitContext+0x3c>)
 80042a4:	2200      	movs	r2, #0
 80042a6:	711a      	strb	r2, [r3, #4]

}
 80042a8:	bf00      	nop
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bc80      	pop	{r7}
 80042ae:	4770      	bx	lr
 80042b0:	20002a80 	.word	0x20002a80
 80042b4:	20002980 	.word	0x20002980
 80042b8:	20002a98 	.word	0x20002a98

080042bc <Dest_Init>:
void Dest_Init(void)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	af00      	add	r7, sp, #0
	DescUsdtNetIsoTpInitContext();
 80042c0:	f7ff ffdc 	bl	800427c <DescUsdtNetIsoTpInitContext>
	DescStateOnceInit();
 80042c4:	f000 f986 	bl	80045d4 <DescStateOnceInit>
}
 80042c8:	bf00      	nop
 80042ca:	bd80      	pop	{r7, pc}

080042cc <DescStateTask>:
    }
	return returnValue;

}
void DescStateTask(void)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	af00      	add	r7, sp, #0

	  /*-------------------------*/

	  /*-------------------------*/
	  g_descInterruptContextCtrl[DESC_CONTEXT_PARAM_VALUE].activity = kDescContextActiveRxEnd;
 80042d0:	4b16      	ldr	r3, [pc, #88]	@ (800432c <DescStateTask+0x60>)
 80042d2:	2202      	movs	r2, #2
 80042d4:	711a      	strb	r2, [r3, #4]
	  if(g_descInterruptContextCtrl[DESC_CONTEXT_PARAM_VALUE].activity == kDescContextActiveRxEnd)
 80042d6:	4b15      	ldr	r3, [pc, #84]	@ (800432c <DescStateTask+0x60>)
 80042d8:	791b      	ldrb	r3, [r3, #4]
 80042da:	2b02      	cmp	r3, #2
 80042dc:	d124      	bne.n	8004328 <DescStateTask+0x5c>
	  {
	    /* Switch to process state */
		g_descInterruptContextCtrl[DESC_CONTEXT_PARAM_VALUE].activity = kDescContextActiveProcess;
 80042de:	4b13      	ldr	r3, [pc, #76]	@ (800432c <DescStateTask+0x60>)
 80042e0:	2204      	movs	r2, #4
 80042e2:	711a      	strb	r2, [r3, #4]
	    /* Check if this instance is a internal request */
	    if(g_descInterruptContextCtrl[DESC_CONTEXT_PARAM_VALUE].infoPoolPtr->reqType != kDescUsdtNetReqTypeInternal)
	#endif
	    {
	      /* transfer addressing information from infoPool into MsgContext */
	      if (g_descInterruptContextCtrl[DESC_CONTEXT_PARAM_VALUE].infoPoolPtr->reqType == kDescUsdtNetReqTypeFunctional)
 80042e4:	4b11      	ldr	r3, [pc, #68]	@ (800432c <DescStateTask+0x60>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	78db      	ldrb	r3, [r3, #3]
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	d106      	bne.n	80042fc <DescStateTask+0x30>
	      {
	        /* Specify that the current request was actually a functional one */
	        g_descMsgContext[DESC_CONTEXT_PARAM_VALUE].msgAddInfo.reqType = kDescFuncReq;
 80042ee:	4a10      	ldr	r2, [pc, #64]	@ (8004330 <DescStateTask+0x64>)
 80042f0:	7b93      	ldrb	r3, [r2, #14]
 80042f2:	2102      	movs	r1, #2
 80042f4:	f361 0301 	bfi	r3, r1, #0, #2
 80042f8:	7393      	strb	r3, [r2, #14]
 80042fa:	e005      	b.n	8004308 <DescStateTask+0x3c>
	      }
	      else
	      {
	        /* Set request addressing method */
	        g_descMsgContext[DESC_CONTEXT_PARAM_VALUE].msgAddInfo.reqType = kDescPhysReq;
 80042fc:	4a0c      	ldr	r2, [pc, #48]	@ (8004330 <DescStateTask+0x64>)
 80042fe:	7b93      	ldrb	r3, [r2, #14]
 8004300:	2101      	movs	r1, #1
 8004302:	f361 0301 	bfi	r3, r1, #0, #2
 8004306:	7393      	strb	r3, [r2, #14]
	      }
	      /* Copy the SID for RCR-RP response.
	       * necessary for multi session diag to know which one will be sent
	       */
	      g_descRcrrpBuffer[DESC_CONTEXT_PARAM_VALUE][1] = *g_descInterruptContextCtrl[DESC_CONTEXT_PARAM_VALUE].infoPoolPtr->reqDataPtr;
 8004308:	4b08      	ldr	r3, [pc, #32]	@ (800432c <DescStateTask+0x60>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	68db      	ldr	r3, [r3, #12]
 800430e:	781a      	ldrb	r2, [r3, #0]
 8004310:	4b08      	ldr	r3, [pc, #32]	@ (8004334 <DescStateTask+0x68>)
 8004312:	705a      	strb	r2, [r3, #1]

	      /* Activate always the T2 timer. Once the timeout occurs,
	       * there will be decision about sending a response or not.
	       */
	      DescActivateT2Timer(DESC_CONTEXT_PARAM_VALUE);
 8004314:	4b08      	ldr	r3, [pc, #32]	@ (8004338 <DescStateTask+0x6c>)
 8004316:	2204      	movs	r2, #4
 8004318:	801a      	strh	r2, [r3, #0]
	      /* Set request addressing method always to simulate physical reception */
	      g_descMsgContext[DESC_CONTEXT_PARAM_VALUE].msgAddInfo.reqType = kDescPhysReq;
	    }
	#endif
		/* Stores the length */
		g_descMsgContext[0].reqDataLen = g_descInterruptContextCtrl[0].infoPoolPtr->dataLength;
 800431a:	4b04      	ldr	r3, [pc, #16]	@ (800432c <DescStateTask+0x60>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	891a      	ldrh	r2, [r3, #8]
 8004320:	4b03      	ldr	r3, [pc, #12]	@ (8004330 <DescStateTask+0x64>)
 8004322:	809a      	strh	r2, [r3, #4]

		/* Clear the error code */
		//g_descNegResCode[DESC_CONTEXT_PARAM_VALUE] = kDescNrcNone;
		/* Process the dispatcher */
		DescDispatcher();
 8004324:	f000 f80a 	bl	800433c <DescDispatcher>
	  }
}
 8004328:	bf00      	nop
 800432a:	bd80      	pop	{r7, pc}
 800432c:	20002a98 	.word	0x20002a98
 8004330:	20002aa0 	.word	0x20002aa0
 8004334:	20002ac0 	.word	0x20002ac0
 8004338:	2000297c 	.word	0x2000297c

0800433c <DescDispatcher>:
    }
  }
  return returnValue;
}
static void DescDispatcher(void)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b086      	sub	sp, #24
 8004340:	af00      	add	r7, sp, #0
	  /* Code optimization */
	  uint8_t * msg;
	  msg = g_descInterruptContextCtrl[0].infoPoolPtr->reqDataPtr;/// cai nay là dau cuoi
 8004342:	4b87      	ldr	r3, [pc, #540]	@ (8004560 <DescDispatcher+0x224>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	68db      	ldr	r3, [r3, #12]
 8004348:	617b      	str	r3, [r7, #20]
	  g_descContextCtrl[0].isApplError = 0;
 800434a:	4a86      	ldr	r2, [pc, #536]	@ (8004564 <DescDispatcher+0x228>)
 800434c:	7853      	ldrb	r3, [r2, #1]
 800434e:	f36f 03c3 	bfc	r3, #3, #1
 8004352:	7053      	strb	r3, [r2, #1]
	  /* Set default response on request type (phys - yes, func - no) */
	  g_descMsgContext[0].msgAddInfo.resOnReq = kDescDefaultResOnReq;
 8004354:	4a84      	ldr	r2, [pc, #528]	@ (8004568 <DescDispatcher+0x22c>)
 8004356:	7b93      	ldrb	r3, [r2, #14]
 8004358:	2101      	movs	r1, #1
 800435a:	f361 0383 	bfi	r3, r1, #2, #2
 800435e:	7393      	strb	r3, [r2, #14]
	  /* Update the context phase */
	  g_descInterruptContextCtrl[0].activity = kDescContextActiveProcess;
 8004360:	4b7f      	ldr	r3, [pc, #508]	@ (8004560 <DescDispatcher+0x224>)
 8004362:	2204      	movs	r2, #4
 8004364:	711a      	strb	r2, [r3, #4]
	  /*---------------------------------------------*/
	  /*              Search service ID              */
	  /*---------------------------------------------*/
	  /* If service not supported */
	  /* -------------------------*/
	  g_descCurReqSvc[0] = DescFindSvc(msg[0]);
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	781b      	ldrb	r3, [r3, #0]
 800436a:	4618      	mov	r0, r3
 800436c:	f000 f90c 	bl	8004588 <DescFindSvc>
 8004370:	4603      	mov	r3, r0
 8004372:	461a      	mov	r2, r3
 8004374:	4b7d      	ldr	r3, [pc, #500]	@ (800456c <DescDispatcher+0x230>)
 8004376:	701a      	strb	r2, [r3, #0]
	  if(g_descCurReqSvc[0] < kDescInvalidSvcHandle)
 8004378:	4b7c      	ldr	r3, [pc, #496]	@ (800456c <DescDispatcher+0x230>)
 800437a:	781b      	ldrb	r3, [r3, #0]
 800437c:	2b12      	cmp	r3, #18
 800437e:	f200 80ec 	bhi.w	800455a <DescDispatcher+0x21e>
	  {
			DescSvcHead   * refDescSvcHead;
			refDescSvcHead = &g_descSvcHead[g_descCurReqSvc[0]];
 8004382:	4b7a      	ldr	r3, [pc, #488]	@ (800456c <DescDispatcher+0x230>)
 8004384:	781b      	ldrb	r3, [r3, #0]
 8004386:	00db      	lsls	r3, r3, #3
 8004388:	4a79      	ldr	r2, [pc, #484]	@ (8004570 <DescDispatcher+0x234>)
 800438a:	4413      	add	r3, r2
 800438c:	613b      	str	r3, [r7, #16]
		    /* -----------------------------------------------*/
		    /*      Set the default state for the response    */
		    /* -----------------------------------------------*/
		    g_descMsgContext[0].msgAddInfo.resOnReq = refDescSvcHead->resOnReq;
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	789b      	ldrb	r3, [r3, #2]
 8004392:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8004396:	b2d9      	uxtb	r1, r3
 8004398:	4a73      	ldr	r2, [pc, #460]	@ (8004568 <DescDispatcher+0x22c>)
 800439a:	7b93      	ldrb	r3, [r2, #14]
 800439c:	f361 0383 	bfi	r3, r1, #2, #2
 80043a0:	7393      	strb	r3, [r2, #14]
			/*------------------------------------*/
			/*     Service ID session check       */
			/*------------------------------------*/

			if ((refDescSvcHead->checkSessionState & g_descCurState.stateSession) != 0)// Hung dang code o doan nay
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	78db      	ldrb	r3, [r3, #3]
 80043a6:	f3c3 0304 	ubfx	r3, r3, #0, #5
 80043aa:	b2db      	uxtb	r3, r3
 80043ac:	461a      	mov	r2, r3
 80043ae:	4b71      	ldr	r3, [pc, #452]	@ (8004574 <DescDispatcher+0x238>)
 80043b0:	781b      	ldrb	r3, [r3, #0]
 80043b2:	f3c3 0304 	ubfx	r3, r3, #0, #5
 80043b6:	b2db      	uxtb	r3, r3
 80043b8:	4013      	ands	r3, r2
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	f000 80cd 	beq.w	800455a <DescDispatcher+0x21e>
			{

		        if(g_descMsgContext[0].reqDataLen >= refDescSvcHead->minReqLength)
 80043c0:	4b69      	ldr	r3, [pc, #420]	@ (8004568 <DescDispatcher+0x22c>)
 80043c2:	889b      	ldrh	r3, [r3, #4]
 80043c4:	693a      	ldr	r2, [r7, #16]
 80043c6:	7912      	ldrb	r2, [r2, #4]
 80043c8:	4293      	cmp	r3, r2
 80043ca:	f0c0 80c6 	bcc.w	800455a <DescDispatcher+0x21e>
		        {
		            uint8_t supPosResBit;
		            uint8_t svcInstFailedBytePosMask = 0;
 80043ce:	2300      	movs	r3, #0
 80043d0:	71fb      	strb	r3, [r7, #7]
		            /* SID is no more of relevance - position to the first sub-service byte */
		            msg++;
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	3301      	adds	r3, #1
 80043d6:	617b      	str	r3, [r7, #20]
		            /*---------------------------------------------*/
		            /*   Suppress positive response bit calc       */
		            /*---------------------------------------------*/
		            supPosResBit = refDescSvcHead->suppPosRes;
 80043d8:	693b      	ldr	r3, [r7, #16]
 80043da:	789b      	ldrb	r3, [r3, #2]
 80043dc:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	73fb      	strb	r3, [r7, #15]
		            /* compose 0x80 or 0x00 depending on the CDD info */
		            supPosResBit <<= 7;
 80043e4:	7bfb      	ldrb	r3, [r7, #15]
 80043e6:	01db      	lsls	r3, r3, #7
 80043e8:	73fb      	strb	r3, [r7, #15]
		            /* Extract the information to the application */
		            g_descMsgContext[0].msgAddInfo.suppPosRes =  (((supPosResBit & *msg)!= 0)?0x01:0x00);
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	781a      	ldrb	r2, [r3, #0]
 80043ee:	7bfb      	ldrb	r3, [r7, #15]
 80043f0:	4013      	ands	r3, r2
 80043f2:	b2db      	uxtb	r3, r3
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	bf14      	ite	ne
 80043f8:	2301      	movne	r3, #1
 80043fa:	2300      	moveq	r3, #0
 80043fc:	b2d9      	uxtb	r1, r3
 80043fe:	4a5a      	ldr	r2, [pc, #360]	@ (8004568 <DescDispatcher+0x22c>)
 8004400:	7b93      	ldrb	r3, [r2, #14]
 8004402:	f361 1304 	bfi	r3, r1, #4, #1
 8004406:	7393      	strb	r3, [r2, #14]
		            /* Mask out the SPRMB */
		            *msg &= (uint8_t)(~supPosResBit);/* compose 0x80 or 0x00 depending on the CDD info */
 8004408:	697b      	ldr	r3, [r7, #20]
 800440a:	781a      	ldrb	r2, [r3, #0]
 800440c:	7bfb      	ldrb	r3, [r7, #15]
 800440e:	43db      	mvns	r3, r3
 8004410:	b2db      	uxtb	r3, r3
 8004412:	4013      	ands	r3, r2
 8004414:	b2da      	uxtb	r2, r3
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	701a      	strb	r2, [r3, #0]
		            /*---------------------------------------------*/
		            /*              Search service instance        */
		            /*---------------------------------------------*/
		            /* if at least one instance is defined - check if it is valid */

		            if(refDescSvcHead->reqHeadExLen > 0)
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	785b      	ldrb	r3, [r3, #1]
 800441e:	f003 030f 	and.w	r3, r3, #15
 8004422:	b2db      	uxtb	r3, r3
 8004424:	2b00      	cmp	r3, #0
 8004426:	d00a      	beq.n	800443e <DescDispatcher+0x102>
		            { /*lint -e{644}*/
		              g_descCurReqSvcInst[0] = (uint8_t)DescFindSvcInst(msg, refDescSvcHead, &svcInstFailedBytePosMask);
 8004428:	1dfb      	adds	r3, r7, #7
 800442a:	461a      	mov	r2, r3
 800442c:	6939      	ldr	r1, [r7, #16]
 800442e:	6978      	ldr	r0, [r7, #20]
 8004430:	f000 f8ea 	bl	8004608 <DescFindSvcInst>
 8004434:	4603      	mov	r3, r0
 8004436:	461a      	mov	r2, r3
 8004438:	4b4f      	ldr	r3, [pc, #316]	@ (8004578 <DescDispatcher+0x23c>)
 800443a:	701a      	strb	r2, [r3, #0]
 800443c:	e003      	b.n	8004446 <DescDispatcher+0x10a>
		            }
		            else
		            {
		              g_descCurReqSvcInst[0] = refDescSvcHead->svcInstFirstItem;
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	795a      	ldrb	r2, [r3, #5]
 8004442:	4b4d      	ldr	r3, [pc, #308]	@ (8004578 <DescDispatcher+0x23c>)
 8004444:	701a      	strb	r2, [r3, #0]
		            }
		            if((g_descCurReqSvcInst[0]) < kDescInvalidSvcInstHandle)
 8004446:	4b4c      	ldr	r3, [pc, #304]	@ (8004578 <DescDispatcher+0x23c>)
 8004448:	781b      	ldrb	r3, [r3, #0]
 800444a:	2b1c      	cmp	r3, #28
 800444c:	f200 8085 	bhi.w	800455a <DescDispatcher+0x21e>
		            {

						DescSvcInst   * refDescSvcInst;
						refDescSvcInst = &g_descSvcInst[g_descCurReqSvcInst[0]];
 8004450:	4b49      	ldr	r3, [pc, #292]	@ (8004578 <DescDispatcher+0x23c>)
 8004452:	781b      	ldrb	r3, [r3, #0]
 8004454:	011b      	lsls	r3, r3, #4
 8004456:	4a49      	ldr	r2, [pc, #292]	@ (800457c <DescDispatcher+0x240>)
 8004458:	4413      	add	r3, r2
 800445a:	60bb      	str	r3, [r7, #8]
			            /* -----------------------------------------------*/
			            /*      Set the default state for the response    */
			            /* -----------------------------------------------*/
			            /* Set service instance specific addressing information */
			            g_descMsgContext[0].msgAddInfo.resOnReq = refDescSvcInst->msgAddInfo.resOnReq;
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	789b      	ldrb	r3, [r3, #2]
 8004460:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8004464:	b2d9      	uxtb	r1, r3
 8004466:	4a40      	ldr	r2, [pc, #256]	@ (8004568 <DescDispatcher+0x22c>)
 8004468:	7b93      	ldrb	r3, [r2, #14]
 800446a:	f361 0383 	bfi	r3, r1, #2, #2
 800446e:	7393      	strb	r3, [r2, #14]

			            /*---------------------------------------------*/
			            /*  Service instance addressing method check   */
			            /*---------------------------------------------*/
			            if ((refDescSvcInst->msgAddInfo.reqType &
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	789b      	ldrb	r3, [r3, #2]
 8004474:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8004478:	b2db      	uxtb	r3, r3
 800447a:	461a      	mov	r2, r3
			                 g_descMsgContext[0].msgAddInfo.reqType) != 0)
 800447c:	4b3a      	ldr	r3, [pc, #232]	@ (8004568 <DescDispatcher+0x22c>)
 800447e:	7b9b      	ldrb	r3, [r3, #14]
 8004480:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8004484:	b2db      	uxtb	r3, r3
			            if ((refDescSvcInst->msgAddInfo.reqType &
 8004486:	4013      	ands	r3, r2
 8004488:	2b00      	cmp	r3, #0
 800448a:	d066      	beq.n	800455a <DescDispatcher+0x21e>
				#endif
						  {
							/* Request length (top limit) check */
							/* If the table stored length is not zero -
							check it for matching with the request length */
							if((refDescSvcInst->reqLen == 0) ||
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	881b      	ldrh	r3, [r3, #0]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d005      	beq.n	80044a0 <DescDispatcher+0x164>
							  (refDescSvcInst->reqLen == g_descMsgContext[0].reqDataLen))
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	881a      	ldrh	r2, [r3, #0]
 8004498:	4b33      	ldr	r3, [pc, #204]	@ (8004568 <DescDispatcher+0x22c>)
 800449a:	889b      	ldrh	r3, [r3, #4]
							if((refDescSvcInst->reqLen == 0) ||
 800449c:	429a      	cmp	r2, r3
 800449e:	d155      	bne.n	800454c <DescDispatcher+0x210>
							{
				#if 1
								GPIOA->ODR ^=(1<<5);
 80044a0:	4b37      	ldr	r3, [pc, #220]	@ (8004580 <DescDispatcher+0x244>)
 80044a2:	68db      	ldr	r3, [r3, #12]
 80044a4:	4a36      	ldr	r2, [pc, #216]	@ (8004580 <DescDispatcher+0x244>)
 80044a6:	f083 0320 	eor.w	r3, r3, #32
 80044aa:	60d3      	str	r3, [r2, #12]
							  /* Generated state checks */
							  g_descNegResCode[DESC_CONTEXT_PARAM_VALUE] = DescCheckState(&(refDescSvcInst->checkState));
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	3304      	adds	r3, #4
 80044b0:	4618      	mov	r0, r3
 80044b2:	f000 fa09 	bl	80048c8 <DescCheckState>
 80044b6:	4603      	mov	r3, r0
 80044b8:	461a      	mov	r2, r3
 80044ba:	4b32      	ldr	r3, [pc, #200]	@ (8004584 <DescDispatcher+0x248>)
 80044bc:	701a      	strb	r2, [r3, #0]

							  /* If any error was detected - go out */
							  if(g_descNegResCode[DESC_CONTEXT_PARAM_VALUE] == kDescNrcNone)
 80044be:	4b31      	ldr	r3, [pc, #196]	@ (8004584 <DescDispatcher+0x248>)
 80044c0:	781b      	ldrb	r3, [r3, #0]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d131      	bne.n	800452a <DescDispatcher+0x1ee>
				#endif
							  {
								/* Release the PostHandler call feature */
								g_descContextCtrl[DESC_CONTEXT_PARAM_VALUE].isApplError = 1;
 80044c6:	4a27      	ldr	r2, [pc, #156]	@ (8004564 <DescDispatcher+0x228>)
 80044c8:	7853      	ldrb	r3, [r2, #1]
 80044ca:	f043 0308 	orr.w	r3, r3, #8
 80044ce:	7053      	strb	r3, [r2, #1]
								/* OEM specific hook for pre-service execution */
								DescOemOnValidService(DESC_CONTEXT_PARAM_VALUE);

								/* If any error was detected - go out */
								/* Do not use pre-processor encapsulation - since good compilers would optimize this check. */
								if(g_descNegResCode[DESC_CONTEXT_PARAM_VALUE] == kDescNrcNone)
 80044d0:	4b2c      	ldr	r3, [pc, #176]	@ (8004584 <DescDispatcher+0x248>)
 80044d2:	781b      	ldrb	r3, [r3, #0]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d13f      	bne.n	8004558 <DescDispatcher+0x21c>
								  /* If any error was detected - go out */
								  if(g_descNegResCode[DESC_CONTEXT_PARAM_VALUE] == kDescNrcNone)
				#endif
								  {
									/* Prepare the application information */
									g_descMsgContext[DESC_CONTEXT_PARAM_VALUE].reqData    = (DescMsg)(msg + DescExtractReqExtHeadLen(refDescSvcHead->reqHeadExLen));
 80044d8:	693b      	ldr	r3, [r7, #16]
 80044da:	785b      	ldrb	r3, [r3, #1]
 80044dc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80044e0:	b2db      	uxtb	r3, r3
 80044e2:	461a      	mov	r2, r3
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	4413      	add	r3, r2
 80044e8:	4a1f      	ldr	r2, [pc, #124]	@ (8004568 <DescDispatcher+0x22c>)
 80044ea:	6013      	str	r3, [r2, #0]
									/* This is the extension of the response header (the header without the resposne SID), so for the complete length - add 1 */
									g_descMsgContext[DESC_CONTEXT_PARAM_VALUE].resData    = (DescMsg)(msg + DescExtractResExtHeadLen(refDescSvcHead->resHeadExLen));
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	785b      	ldrb	r3, [r3, #1]
 80044f0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	461a      	mov	r2, r3
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	4413      	add	r3, r2
 80044fc:	4a1a      	ldr	r2, [pc, #104]	@ (8004568 <DescDispatcher+0x22c>)
 80044fe:	6093      	str	r3, [r2, #8]
									/* The length contains up to now the whole request length, so just substract the header length */
									g_descMsgContext[DESC_CONTEXT_PARAM_VALUE].reqDataLen -= (DescMsgLen)(DescExtractReqExtHeadLen(refDescSvcHead->reqHeadExLen) + 1);
 8004500:	4b19      	ldr	r3, [pc, #100]	@ (8004568 <DescDispatcher+0x22c>)
 8004502:	889b      	ldrh	r3, [r3, #4]
 8004504:	693a      	ldr	r2, [r7, #16]
 8004506:	7852      	ldrb	r2, [r2, #1]
 8004508:	f3c2 0203 	ubfx	r2, r2, #0, #4
 800450c:	b2d2      	uxtb	r2, r2
 800450e:	3201      	adds	r2, #1
 8004510:	b2d2      	uxtb	r2, r2
 8004512:	1a9b      	subs	r3, r3, r2
 8004514:	b29a      	uxth	r2, r3
 8004516:	4b14      	ldr	r3, [pc, #80]	@ (8004568 <DescDispatcher+0x22c>)
 8004518:	809a      	strh	r2, [r3, #4]
									/* Zero the response length - optimization for no data responses */
									g_descMsgContext[DESC_CONTEXT_PARAM_VALUE].resDataLen = 0;
 800451a:	4b13      	ldr	r3, [pc, #76]	@ (8004568 <DescDispatcher+0x22c>)
 800451c:	2200      	movs	r2, #0
 800451e:	819a      	strh	r2, [r3, #12]
									/*---------------------------------------------*/
				#if defined (DESC_ENABLE_PERMANENT_MAINHANDLER_MULTICALL)
									/* If each service needs it - start always here to save ROM for the application */
									_DescStartRepeatedServiceCall(DESC_CONTEXT_PARAM_VALUE, refDescSvcInst->mainHandler);
				#endif
									refDescSvcInst->mainHandler(&g_descMsgContext[DESC_CONTEXT_PARAM_VALUE]);
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	4810      	ldr	r0, [pc, #64]	@ (8004568 <DescDispatcher+0x22c>)
 8004526:	4798      	blx	r3
 8004528:	e017      	b.n	800455a <DescDispatcher+0x21e>
							  }
				#if 1
							  else
							  {
								/* Correct the negative response code dependent on the sub-function instantiation */
								if((g_descNegResCode[DESC_CONTEXT_PARAM_VALUE] == kDescNrcSubfunctionNotSupportedInActiveSession)
 800452a:	4b16      	ldr	r3, [pc, #88]	@ (8004584 <DescDispatcher+0x248>)
 800452c:	781b      	ldrb	r3, [r3, #0]
 800452e:	2b7e      	cmp	r3, #126	@ 0x7e
 8004530:	d109      	bne.n	8004546 <DescDispatcher+0x20a>
								  &&(refDescSvcHead->hasSubFunction == 0))
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	789b      	ldrb	r3, [r3, #2]
 8004536:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800453a:	b2db      	uxtb	r3, r3
 800453c:	2b00      	cmp	r3, #0
 800453e:	d102      	bne.n	8004546 <DescDispatcher+0x20a>
								{
								  g_descNegResCode[DESC_CONTEXT_PARAM_VALUE] = kDescOemNrcParamIdNotSupportedInSession;
 8004540:	4b10      	ldr	r3, [pc, #64]	@ (8004584 <DescDispatcher+0x248>)
 8004542:	2231      	movs	r2, #49	@ 0x31
 8004544:	701a      	strb	r2, [r3, #0]
								}

								/* EXAMPLE: Additional activities may be necessary */
								DescOemOnInvalidRequest(DESC_CONTEXT_PARAM_VALUE);
 8004546:	f000 f9eb 	bl	8004920 <DescOemOnInvalidReq_27>
							  if(g_descNegResCode[DESC_CONTEXT_PARAM_VALUE] == kDescNrcNone)
 800454a:	e005      	b.n	8004558 <DescDispatcher+0x21c>
							  }
				#endif
							}
							else
							{
							  g_descNegResCode[DESC_CONTEXT_PARAM_VALUE] = kDescNrcInvalidFormat;
 800454c:	4b0d      	ldr	r3, [pc, #52]	@ (8004584 <DescDispatcher+0x248>)
 800454e:	2213      	movs	r2, #19
 8004550:	701a      	strb	r2, [r3, #0]
							  /* EXAMPLE: Additional activities may be necessary */
							  DescOemOnInvalidRequest(DESC_CONTEXT_PARAM_VALUE);
 8004552:	f000 f9e5 	bl	8004920 <DescOemOnInvalidReq_27>
 8004556:	e000      	b.n	800455a <DescDispatcher+0x21e>
							  if(g_descNegResCode[DESC_CONTEXT_PARAM_VALUE] == kDescNrcNone)
 8004558:	bf00      	nop
	  }
	  else
	  {
		//  GPIOA->ODR &=~(1<<5);
	  }
}
 800455a:	3718      	adds	r7, #24
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}
 8004560:	20002a98 	.word	0x20002a98
 8004564:	20002a94 	.word	0x20002a94
 8004568:	20002aa0 	.word	0x20002aa0
 800456c:	20002ab4 	.word	0x20002ab4
 8004570:	20001628 	.word	0x20001628
 8004574:	20002ac4 	.word	0x20002ac4
 8004578:	20002ab8 	.word	0x20002ab8
 800457c:	200016d8 	.word	0x200016d8
 8004580:	40010800 	.word	0x40010800
 8004584:	20002abc 	.word	0x20002abc

08004588 <DescFindSvc>:
*
* DESCRIPTION:       Search a service ID.
*
*******************************************************************************/
static uint8_t DescFindSvc(uint8_t reqSvcId)
{
 8004588:	b480      	push	{r7}
 800458a:	b085      	sub	sp, #20
 800458c:	af00      	add	r7, sp, #0
 800458e:	4603      	mov	r3, r0
 8004590:	71fb      	strb	r3, [r7, #7]
  uint8_t result  = kDescInvalidSvcHandle;
 8004592:	2313      	movs	r3, #19
 8004594:	73fb      	strb	r3, [r7, #15]
  uint8_t     byteVar = 0;
 8004596:	2300      	movs	r3, #0
 8004598:	73bb      	strb	r3, [r7, #14]

  /* check if it is in the correct range (0x00-0x3f or 0x80-bf => bit2 must be 0) */
  /* check if it is not bigger that the maximum defined SID */
  if (((reqSvcId & kDescPosResIdOffset) == 0)&&
 800459a:	79fb      	ldrb	r3, [r7, #7]
 800459c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d10e      	bne.n	80045c2 <DescFindSvc+0x3a>
 80045a4:	79fb      	ldrb	r3, [r7, #7]
 80045a6:	2b85      	cmp	r3, #133	@ 0x85
 80045a8:	d80b      	bhi.n	80045c2 <DescFindSvc+0x3a>
       (reqSvcId <= kDescMaxReqSid))
  {
    /* find in which response range is the request. */
    if ((reqSvcId & 0x80) != 0)
 80045aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	da01      	bge.n	80045b6 <DescFindSvc+0x2e>
    {
      byteVar = kDescPosResIdOffset;
 80045b2:	2340      	movs	r3, #64	@ 0x40
 80045b4:	73bb      	strb	r3, [r7, #14]
    }
    result = g_descSidMap[reqSvcId - byteVar];
 80045b6:	79fa      	ldrb	r2, [r7, #7]
 80045b8:	7bbb      	ldrb	r3, [r7, #14]
 80045ba:	1ad3      	subs	r3, r2, r3
 80045bc:	4a04      	ldr	r2, [pc, #16]	@ (80045d0 <DescFindSvc+0x48>)
 80045be:	5cd3      	ldrb	r3, [r2, r3]
 80045c0:	73fb      	strb	r3, [r7, #15]
  }

  return result;
 80045c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	3714      	adds	r7, #20
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bc80      	pop	{r7}
 80045cc:	4770      	bx	lr
 80045ce:	bf00      	nop
 80045d0:	200015e0 	.word	0x200015e0

080045d4 <DescStateOnceInit>:
*
* DESCRIPTION:       Initilizes the state subcomponent common data.
*
*******************************************************************************/
static void DescStateOnceInit(void)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	af00      	add	r7, sp, #0
  DescStateInit();
 80045d8:	f000 f802 	bl	80045e0 <DescStateInit>
}
 80045dc:	bf00      	nop
 80045de:	bd80      	pop	{r7, pc}

080045e0 <DescStateInit>:

void  DescStateInit(void)
{
 80045e0:	b480      	push	{r7}
 80045e2:	af00      	add	r7, sp, #0
  g_descCurState.stateSession = kDescStateSessionDefault;
 80045e4:	4a07      	ldr	r2, [pc, #28]	@ (8004604 <DescStateInit+0x24>)
 80045e6:	7813      	ldrb	r3, [r2, #0]
 80045e8:	2101      	movs	r1, #1
 80045ea:	f361 0304 	bfi	r3, r1, #0, #5
 80045ee:	7013      	strb	r3, [r2, #0]
  g_descCurState.stateSecurityAccess = kDescStateSecurityAccessLocked;
 80045f0:	4a04      	ldr	r2, [pc, #16]	@ (8004604 <DescStateInit+0x24>)
 80045f2:	7813      	ldrb	r3, [r2, #0]
 80045f4:	2101      	movs	r1, #1
 80045f6:	f361 1346 	bfi	r3, r1, #5, #2
 80045fa:	7013      	strb	r3, [r2, #0]
}
 80045fc:	bf00      	nop
 80045fe:	46bd      	mov	sp, r7
 8004600:	bc80      	pop	{r7}
 8004602:	4770      	bx	lr
 8004604:	20002ac4 	.word	0x20002ac4

08004608 <DescFindSvcInst>:
*
* DESCRIPTION:       Linear search for service instance.
*
*******************************************************************************/
static uint8_t DescFindSvcInst(uint8_t * reqHeadPtr,  DescSvcHead   * pSvcHead, uint8_t* failedByteMask)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b086      	sub	sp, #24
 800460c:	af00      	add	r7, sp, #0
 800460e:	60f8      	str	r0, [r7, #12]
 8004610:	60b9      	str	r1, [r7, #8]
 8004612:	607a      	str	r2, [r7, #4]
  uint8_t        reqSvcInstHandle;
  uint8_t        offset;
  uint8_t            currColFound;
  uint8_t            incStep;
  uint8_t                isEqual;
  incStep = DescGetSvcInstHeadExtEntrySize(pSvcHead);
 8004614:	68b8      	ldr	r0, [r7, #8]
 8004616:	f000 f86b 	bl	80046f0 <DescGetSvcInstHeadExtEntrySize>
 800461a:	4603      	mov	r3, r0
 800461c:	74fb      	strb	r3, [r7, #19]
  /* Mark subserviceInstance handle as invalid */
  reqSvcInstHandle = kDescInvalidSvcInstHandle;
 800461e:	231d      	movs	r3, #29
 8004620:	75bb      	strb	r3, [r7, #22]
  /* No error still found */
  *failedByteMask = 0;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2200      	movs	r2, #0
 8004626:	701a      	strb	r2, [r3, #0]
  offset = 0;
 8004628:	2300      	movs	r3, #0
 800462a:	757b      	strb	r3, [r7, #21]
	  for(iter = pSvcHead->svcInstHeadExtFirstItem;
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	799b      	ldrb	r3, [r3, #6]
 8004630:	75fb      	strb	r3, [r7, #23]
 8004632:	e045      	b.n	80046c0 <DescFindSvcInst+0xb8>
		  iter < (pSvcHead + 1)->svcInstHeadExtFirstItem;
		  iter+= incStep)
	  {
		currColFound = 0;
 8004634:	2300      	movs	r3, #0
 8004636:	753b      	strb	r3, [r7, #20]
		do
		{
		  isEqual = V_BOOL_EXPR(reqHeadPtr[currColFound] == g_descSvcInstHeadExt[iter + currColFound]);
 8004638:	7d3b      	ldrb	r3, [r7, #20]
 800463a:	68fa      	ldr	r2, [r7, #12]
 800463c:	4413      	add	r3, r2
 800463e:	781a      	ldrb	r2, [r3, #0]
 8004640:	7df9      	ldrb	r1, [r7, #23]
 8004642:	7d3b      	ldrb	r3, [r7, #20]
 8004644:	440b      	add	r3, r1
 8004646:	4929      	ldr	r1, [pc, #164]	@ (80046ec <DescFindSvcInst+0xe4>)
 8004648:	5ccb      	ldrb	r3, [r1, r3]
 800464a:	429a      	cmp	r2, r3
 800464c:	d101      	bne.n	8004652 <DescFindSvcInst+0x4a>
 800464e:	2301      	movs	r3, #1
 8004650:	e000      	b.n	8004654 <DescFindSvcInst+0x4c>
 8004652:	2300      	movs	r3, #0
 8004654:	74bb      	strb	r3, [r7, #18]
		  currColFound++;
 8004656:	7d3b      	ldrb	r3, [r7, #20]
 8004658:	3301      	adds	r3, #1
 800465a:	753b      	strb	r3, [r7, #20]
		}
		while ((currColFound < pSvcHead->reqHeadExLen)&&(isEqual != kDescFalse));
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	785b      	ldrb	r3, [r3, #1]
 8004660:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8004664:	b2db      	uxtb	r3, r3
 8004666:	461a      	mov	r2, r3
 8004668:	7d3b      	ldrb	r3, [r7, #20]
 800466a:	4293      	cmp	r3, r2
 800466c:	d202      	bcs.n	8004674 <DescFindSvcInst+0x6c>
 800466e:	7cbb      	ldrb	r3, [r7, #18]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d1e1      	bne.n	8004638 <DescFindSvcInst+0x30>
		if(isEqual != kDescFalse)
 8004674:	7cbb      	ldrb	r3, [r7, #18]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d005      	beq.n	8004686 <DescFindSvcInst+0x7e>
		{
		  reqSvcInstHandle = (uint8_t)(offset + pSvcHead->svcInstFirstItem);
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	795a      	ldrb	r2, [r3, #5]
 800467e:	7d7b      	ldrb	r3, [r7, #21]
 8004680:	4413      	add	r3, r2
 8004682:	75bb      	strb	r3, [r7, #22]
		  break;
 8004684:	e024      	b.n	80046d0 <DescFindSvcInst+0xc8>
		}
		else
		{
		  /* Compensate post increment */
		  currColFound--;
 8004686:	7d3b      	ldrb	r3, [r7, #20]
 8004688:	3b01      	subs	r3, #1
 800468a:	753b      	strb	r3, [r7, #20]
		  /* Check for deepest error column */
		  if(currColFound > *failedByteMask)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	781b      	ldrb	r3, [r3, #0]
 8004690:	7d3a      	ldrb	r2, [r7, #20]
 8004692:	429a      	cmp	r2, r3
 8004694:	d902      	bls.n	800469c <DescFindSvcInst+0x94>
		  {
			/* Use 0x02, to skip the SID bit */
			*failedByteMask = currColFound;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	7d3a      	ldrb	r2, [r7, #20]
 800469a:	701a      	strb	r2, [r3, #0]
		  }
		  /* Check if it makes sense to continue the search */
		  if(reqHeadPtr[currColFound] < g_descSvcInstHeadExt[iter + currColFound])
 800469c:	7d3b      	ldrb	r3, [r7, #20]
 800469e:	68fa      	ldr	r2, [r7, #12]
 80046a0:	4413      	add	r3, r2
 80046a2:	781a      	ldrb	r2, [r3, #0]
 80046a4:	7df9      	ldrb	r1, [r7, #23]
 80046a6:	7d3b      	ldrb	r3, [r7, #20]
 80046a8:	440b      	add	r3, r1
 80046aa:	4910      	ldr	r1, [pc, #64]	@ (80046ec <DescFindSvcInst+0xe4>)
 80046ac:	5ccb      	ldrb	r3, [r1, r3]
 80046ae:	429a      	cmp	r2, r3
 80046b0:	d30d      	bcc.n	80046ce <DescFindSvcInst+0xc6>
			/* That was it */
			break;
		  }
		}
		/* Increment the reference */
		offset++;
 80046b2:	7d7b      	ldrb	r3, [r7, #21]
 80046b4:	3301      	adds	r3, #1
 80046b6:	757b      	strb	r3, [r7, #21]
		  iter+= incStep)
 80046b8:	7dfa      	ldrb	r2, [r7, #23]
 80046ba:	7cfb      	ldrb	r3, [r7, #19]
 80046bc:	4413      	add	r3, r2
 80046be:	75fb      	strb	r3, [r7, #23]
		  iter < (pSvcHead + 1)->svcInstHeadExtFirstItem;
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	3308      	adds	r3, #8
 80046c4:	799b      	ldrb	r3, [r3, #6]
 80046c6:	7dfa      	ldrb	r2, [r7, #23]
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d3b3      	bcc.n	8004634 <DescFindSvcInst+0x2c>
 80046cc:	e000      	b.n	80046d0 <DescFindSvcInst+0xc8>
			break;
 80046ce:	bf00      	nop
	  }

  /* Use 0x02, to skip the SID bit */
  *failedByteMask = (uint8_t)(0x02 << *failedByteMask);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	781b      	ldrb	r3, [r3, #0]
 80046d4:	461a      	mov	r2, r3
 80046d6:	2302      	movs	r3, #2
 80046d8:	4093      	lsls	r3, r2
 80046da:	b2da      	uxtb	r2, r3
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	701a      	strb	r2, [r3, #0]
  return reqSvcInstHandle;
 80046e0:	7dbb      	ldrb	r3, [r7, #22]
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3718      	adds	r7, #24
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
 80046ea:	bf00      	nop
 80046ec:	200016c0 	.word	0x200016c0

080046f0 <DescGetSvcInstHeadExtEntrySize>:
*
* DESCRIPTION:       Binary search for service instance.
*
*******************************************************************************/
static uint8_t DescGetSvcInstHeadExtEntrySize( DescSvcHead   * pSvcHead)
{
 80046f0:	b480      	push	{r7}
 80046f2:	b083      	sub	sp, #12
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  return (uint8_t)((pSvcHead->isReqHeadExtEchoed != 0)?
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	789b      	ldrb	r3, [r3, #2]
 80046fc:	f003 0320 	and.w	r3, r3, #32
 8004700:	b2db      	uxtb	r3, r3
 8004702:	2b00      	cmp	r3, #0
 8004704:	d005      	beq.n	8004712 <DescGetSvcInstHeadExtEntrySize+0x22>
                  (pSvcHead->reqHeadExLen):(pSvcHead->reqHeadExLen + pSvcHead->resHeadExLen));
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	785b      	ldrb	r3, [r3, #1]
 800470a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800470e:	b2db      	uxtb	r3, r3
 8004710:	e00c      	b.n	800472c <DescGetSvcInstHeadExtEntrySize+0x3c>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	785b      	ldrb	r3, [r3, #1]
 8004716:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800471a:	b2db      	uxtb	r3, r3
 800471c:	461a      	mov	r2, r3
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	785b      	ldrb	r3, [r3, #1]
 8004722:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8004726:	b2db      	uxtb	r3, r3
  return (uint8_t)((pSvcHead->isReqHeadExtEchoed != 0)?
 8004728:	4413      	add	r3, r2
 800472a:	b2db      	uxtb	r3, r3
}
 800472c:	4618      	mov	r0, r3
 800472e:	370c      	adds	r7, #12
 8004730:	46bd      	mov	sp, r7
 8004732:	bc80      	pop	{r7}
 8004734:	4770      	bx	lr

08004736 <DescOemStartSessionDefault>:
 *       - Contains all request properties.
 *       - Access type: read/write
 * Particularitie(s) and limitation(s): none
 ********************************************************************************  */
static void  DescOemStartSessionDefault(DescMsgContext* pMsgContext)
{
 8004736:	b580      	push	{r7, lr}
 8004738:	b082      	sub	sp, #8
 800473a:	af00      	add	r7, sp, #0
 800473c:	6078      	str	r0, [r7, #4]
	//GPIOA->ODR ^=(1<<5);
	DescOemPrepareSessionControl(pMsgContext, kDescStateSessionDefault);
 800473e:	2101      	movs	r1, #1
 8004740:	6878      	ldr	r0, [r7, #4]
 8004742:	f000 f875 	bl	8004830 <DescOemPrepareSessionControl>
}
 8004746:	bf00      	nop
 8004748:	3708      	adds	r7, #8
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}

0800474e <DescOemStartSessionProgramming>:
 *       - Contains all request properties.
 *       - Access type: read/write
 * Particularitie(s) and limitation(s): none
 ********************************************************************************  */
static void  DescOemStartSessionProgramming(DescMsgContext* pMsgContext)
{
 800474e:	b480      	push	{r7}
 8004750:	b083      	sub	sp, #12
 8004752:	af00      	add	r7, sp, #0
 8004754:	6078      	str	r0, [r7, #4]
  //DescOemPrepareSessionControl(pMsgContext, kDescStateSessionProgramming);
}
 8004756:	bf00      	nop
 8004758:	370c      	adds	r7, #12
 800475a:	46bd      	mov	sp, r7
 800475c:	bc80      	pop	{r7}
 800475e:	4770      	bx	lr

08004760 <DescOemStartSessionExtended>:
 *       - Contains all request properties.
 *       - Access type: read/write
 * Particularitie(s) and limitation(s): none
 ********************************************************************************  */
static void  DescOemStartSessionExtended(DescMsgContext* pMsgContext)
{
 8004760:	b480      	push	{r7}
 8004762:	b083      	sub	sp, #12
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 // DescOemPrepareSessionControl(pMsgContext, kDescStateSessionExtended);
}
 8004768:	bf00      	nop
 800476a:	370c      	adds	r7, #12
 800476c:	46bd      	mov	sp, r7
 800476e:	bc80      	pop	{r7}
 8004770:	4770      	bx	lr

08004772 <DescOemStartSessionProgramming_Session_for_KWP2000>:
 *       - Contains all request properties.
 *       - Access type: read/write
 * Particularitie(s) and limitation(s): none
 ********************************************************************************  */
static void  DescOemStartSessionProgramming_Session_for_KWP2000(DescMsgContext* pMsgContext)
{
 8004772:	b480      	push	{r7}
 8004774:	b083      	sub	sp, #12
 8004776:	af00      	add	r7, sp, #0
 8004778:	6078      	str	r0, [r7, #4]
 // DescOemPrepareSessionControl(pMsgContext, kDescStateSessionECUProgrammingMode);
}
 800477a:	bf00      	nop
 800477c:	370c      	adds	r7, #12
 800477e:	46bd      	mov	sp, r7
 8004780:	bc80      	pop	{r7}
 8004782:	4770      	bx	lr

08004784 <DescOemStartSessionExtended_Session_for_KWP2000>:
 *       - Contains all request properties.
 *       - Access type: read/write
 * Particularitie(s) and limitation(s): none
 ********************************************************************************  */
static void  DescOemStartSessionExtended_Session_for_KWP2000(DescMsgContext* pMsgContext)
{
 8004784:	b480      	push	{r7}
 8004786:	b083      	sub	sp, #12
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
 // DescOemPrepareSessionControl(pMsgContext, kDescStateSessionExtendedDiagnosticMode);
}
 800478c:	bf00      	nop
 800478e:	370c      	adds	r7, #12
 8004790:	46bd      	mov	sp, r7
 8004792:	bc80      	pop	{r7}
 8004794:	4770      	bx	lr

08004796 <DescOemGetRequestSeed_Unlock_Level_1>:
 *       - Contains all request properties.
 *       - Access type: read/write
 * Particularitie(s) and limitation(s): none
 ********************************************************************************  */
static void  DescOemGetRequestSeed_Unlock_Level_1(DescMsgContext* pMsgContext)
{
 8004796:	b480      	push	{r7}
 8004798:	b083      	sub	sp, #12
 800479a:	af00      	add	r7, sp, #0
 800479c:	6078      	str	r0, [r7, #4]
 // DescOemSecuritySeed(pMsgContext, kDescStateSecurityAccessUnlockedL1);
}
 800479e:	bf00      	nop
 80047a0:	370c      	adds	r7, #12
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bc80      	pop	{r7}
 80047a6:	4770      	bx	lr

080047a8 <DescOemSendSendKey_Unlock_Level_1>:
 *       - Contains all request properties.
 *       - Access type: read/write
 * Particularitie(s) and limitation(s): none
 ********************************************************************************  */
static void  DescOemSendSendKey_Unlock_Level_1(DescMsgContext* pMsgContext)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b083      	sub	sp, #12
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  //DescOemSecurityKey(pMsgContext, kDescStateSecurityAccessUnlockedL1);
}
 80047b0:	bf00      	nop
 80047b2:	370c      	adds	r7, #12
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bc80      	pop	{r7}
 80047b8:	4770      	bx	lr

080047ba <DescOemProcessTesterPresent>:
*
* DESCRIPTION:
*
*******************************************************************************/
static void  DescOemProcessTesterPresent(DescMsgContext *pMsgContext)
{
 80047ba:	b480      	push	{r7}
 80047bc:	b083      	sub	sp, #12
 80047be:	af00      	add	r7, sp, #0
 80047c0:	6078      	str	r0, [r7, #4]
//#if (kDescNumContexts == 1)
//  /* Avoid warnings */
//  DESC_IGNORE_UNREF_PARAM(pMsgContext);
//#endif
//  DescProcessingDone(DESC_CONTEXT_PARAM_WRAPPER_ONLY(pMsgContext->iContext));
}
 80047c2:	bf00      	nop
 80047c4:	370c      	adds	r7, #12
 80047c6:	46bd      	mov	sp, r7
 80047c8:	bc80      	pop	{r7}
 80047ca:	4770      	bx	lr

080047cc <DescOemEnableCommunication>:
*
* DESCRIPTION:       Central communciation Dispatching
*
*******************************************************************************/
static void  DescOemEnableCommunication(DescMsgContext *pMsgContext)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b083      	sub	sp, #12
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
//  else
//  {
//    DescSetNegResponse(DESC_CONTEXT_PARAM_WRAPPER_FIRST(pMsgContext->iContext) errorCode);
//    DescProcessingDone(DESC_CONTEXT_PARAM_WRAPPER_ONLY(pMsgContext->iContext));
//  }
}
 80047d4:	bf00      	nop
 80047d6:	370c      	adds	r7, #12
 80047d8:	46bd      	mov	sp, r7
 80047da:	bc80      	pop	{r7}
 80047dc:	4770      	bx	lr

080047de <DescRoutineControlByIdentifier>:
*
* DESCRIPTION:       Main handler for RID handling.
*
*******************************************************************************/
static void  DescRoutineControlByIdentifier(DescMsgContext* pMsgContext)
{
 80047de:	b480      	push	{r7}
 80047e0:	b083      	sub	sp, #12
 80047e2:	af00      	add	r7, sp, #0
 80047e4:	6078      	str	r0, [r7, #4]
//    g_descNegResCode[DESC_CONTEXT_PARAM_VALUE] = kDescNrcInvalidFormat;
//  }
//
//  /* Error Case */
//  DescProcessingDone(DESC_CONTEXT_PARAM_ONLY);
}
 80047e6:	bf00      	nop
 80047e8:	370c      	adds	r7, #12
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bc80      	pop	{r7}
 80047ee:	4770      	bx	lr

080047f0 <DescOemStopDiagnosticSession>:
*
* DESCRIPTION:       Session management.
*
*******************************************************************************/
static void DescOemStopDiagnosticSession(DescMsgContext *pMsgContext)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b083      	sub	sp, #12
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  pMsgContext->resDataLen = pMsgContext->reqDataLen;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	889a      	ldrh	r2, [r3, #4]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	819a      	strh	r2, [r3, #12]
  /* Ask the application for permission to accept the session transition */
 // ApplDescCheckSessionTransition(DESC_CONTEXT_PARAM_WRAPPER_FIRST(pMsgContext->iContext) kDescStateSessionDefault, g_descCurState.stateSession);
}
 8004800:	bf00      	nop
 8004802:	370c      	adds	r7, #12
 8004804:	46bd      	mov	sp, r7
 8004806:	bc80      	pop	{r7}
 8004808:	4770      	bx	lr

0800480a <DescOemCommonCommCtrl>:
*
* DESCRIPTION:       Central communciation Dispatching
*
*******************************************************************************/
static void  DescOemCommonCommCtrl(DescMsgContext *pMsgContext)
{
 800480a:	b480      	push	{r7}
 800480c:	b083      	sub	sp, #12
 800480e:	af00      	add	r7, sp, #0
 8004810:	6078      	str	r0, [r7, #4]
//  else
//  {
//    DescSetNegResponse(DESC_CONTEXT_PARAM_WRAPPER_FIRST(pMsgContext->iContext) errorCode);
//    DescProcessingDone(DESC_CONTEXT_PARAM_WRAPPER_ONLY(pMsgContext->iContext));
//  }
}
 8004812:	bf00      	nop
 8004814:	370c      	adds	r7, #12
 8004816:	46bd      	mov	sp, r7
 8004818:	bc80      	pop	{r7}
 800481a:	4770      	bx	lr

0800481c <DescReadDataByIdentifier>:
*
* DESCRIPTION:       Main handler for PID list handling.
*
*******************************************************************************/
static void  DescReadDataByIdentifier(DescMsgContext *pMsgContext)
{
 800481c:	b480      	push	{r7}
 800481e:	b083      	sub	sp, #12
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
//    }
//  }
//#endif
//  /* Reaching this point means diagnostic error was found */
//  DescFinalProcessingDone(DESC_CONTEXT_PARAM_ONLY);
}
 8004824:	bf00      	nop
 8004826:	370c      	adds	r7, #12
 8004828:	46bd      	mov	sp, r7
 800482a:	bc80      	pop	{r7}
 800482c:	4770      	bx	lr
	...

08004830 <DescOemPrepareSessionControl>:
*
* DESCRIPTION:       Prepares the response for DiagnosticSessionControl.
*
*******************************************************************************/
static void DescOemPrepareSessionControl(DescMsgContext *pMsgContext, DescStateGroup targetSession)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b082      	sub	sp, #8
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
 8004838:	6039      	str	r1, [r7, #0]
	if (targetSession == kDescStateSessionProgramming)
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	2b02      	cmp	r3, #2
 800483e:	d111      	bne.n	8004864 <DescOemPrepareSessionControl+0x34>
	{
		if ((IlGetEngCond_ENG() != 0x03U) && (IlGetEngCond_IGN() == 0x03U))
 8004840:	4b0e      	ldr	r3, [pc, #56]	@ (800487c <DescOemPrepareSessionControl+0x4c>)
 8004842:	781b      	ldrb	r3, [r3, #0]
 8004844:	f003 0307 	and.w	r3, r3, #7
 8004848:	b2db      	uxtb	r3, r3
 800484a:	2b03      	cmp	r3, #3
 800484c:	d006      	beq.n	800485c <DescOemPrepareSessionControl+0x2c>
 800484e:	4b0b      	ldr	r3, [pc, #44]	@ (800487c <DescOemPrepareSessionControl+0x4c>)
 8004850:	781b      	ldrb	r3, [r3, #0]
 8004852:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004856:	b2db      	uxtb	r3, r3
 8004858:	2b18      	cmp	r3, #24
 800485a:	d003      	beq.n	8004864 <DescOemPrepareSessionControl+0x34>
		{

		}
		else
		{
			DescSetNegResponse(kDescNrcConditionsNotCorrect);
 800485c:	2022      	movs	r0, #34	@ 0x22
 800485e:	f000 f811 	bl	8004884 <DescSetNegResponse>
			//DescProcessingDone((pMsgContext->iContext));
			return;
 8004862:	e008      	b.n	8004876 <DescOemPrepareSessionControl+0x46>
		}
	}
	ApplDescCheckSessionTransition(targetSession, g_descCurState.stateSession);
 8004864:	4b06      	ldr	r3, [pc, #24]	@ (8004880 <DescOemPrepareSessionControl+0x50>)
 8004866:	781b      	ldrb	r3, [r3, #0]
 8004868:	f3c3 0304 	ubfx	r3, r3, #0, #5
 800486c:	b2db      	uxtb	r3, r3
 800486e:	4619      	mov	r1, r3
 8004870:	6838      	ldr	r0, [r7, #0]
 8004872:	f7ff fcf7 	bl	8004264 <ApplDescCheckSessionTransition>
}
 8004876:	3708      	adds	r7, #8
 8004878:	46bd      	mov	sp, r7
 800487a:	bd80      	pop	{r7, pc}
 800487c:	20002ac8 	.word	0x20002ac8
 8004880:	20002ac4 	.word	0x20002ac4

08004884 <DescSetNegResponse>:
*
* DESCRIPTION:       Sets the error.
*
*******************************************************************************/
void  DescSetNegResponse( DescNegResCode errorCode)
{
 8004884:	b480      	push	{r7}
 8004886:	b083      	sub	sp, #12
 8004888:	af00      	add	r7, sp, #0
 800488a:	4603      	mov	r3, r0
 800488c:	71fb      	strb	r3, [r7, #7]
  //DescAssertContext((DESC_CONTEXT_PARAM_VALUE < kDescNumContexts),kDescAssertInvalidContextId);
  /* Ignore setting an error if already set */
  if (g_descNegResCode[0] == kDescNrcNone)
 800488e:	4b06      	ldr	r3, [pc, #24]	@ (80048a8 <DescSetNegResponse+0x24>)
 8004890:	781b      	ldrb	r3, [r3, #0]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d102      	bne.n	800489c <DescSetNegResponse+0x18>
  {
    g_descNegResCode[0] = errorCode;
 8004896:	4a04      	ldr	r2, [pc, #16]	@ (80048a8 <DescSetNegResponse+0x24>)
 8004898:	79fb      	ldrb	r3, [r7, #7]
 800489a:	7013      	strb	r3, [r2, #0]
  }
}
 800489c:	bf00      	nop
 800489e:	370c      	adds	r7, #12
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bc80      	pop	{r7}
 80048a4:	4770      	bx	lr
 80048a6:	bf00      	nop
 80048a8:	20002abc 	.word	0x20002abc

080048ac <DescProcessingDone>:
*
* DESCRIPTION:       Depending on the current situation, provides the right
*                    action.
*******************************************************************************/
void  DescProcessingDone(void)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b083      	sub	sp, #12
 80048b0:	af00      	add	r7, sp, #0
	uint8_t a=0x00U;
 80048b2:	2300      	movs	r3, #0
 80048b4:	71fb      	strb	r3, [r7, #7]
	a +=1;
 80048b6:	79fb      	ldrb	r3, [r7, #7]
 80048b8:	3301      	adds	r3, #1
 80048ba:	71fb      	strb	r3, [r7, #7]
//    default:
//      /* Unknown context mode */
//      DescAssertCommonAlways(kDescAssertInvalidContextMode);
//      break;
//  }
}
 80048bc:	bf00      	nop
 80048be:	370c      	adds	r7, #12
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bc80      	pop	{r7}
 80048c4:	4770      	bx	lr
	...

080048c8 <DescCheckState>:

static DescNegResCode DescCheckState( DescStateInfo  * refState)
{
 80048c8:	b480      	push	{r7}
 80048ca:	b083      	sub	sp, #12
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  if((refState->stateSession & g_descCurState.stateSession) == 0)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	781b      	ldrb	r3, [r3, #0]
 80048d4:	f3c3 0304 	ubfx	r3, r3, #0, #5
 80048d8:	b2db      	uxtb	r3, r3
 80048da:	461a      	mov	r2, r3
 80048dc:	4b0f      	ldr	r3, [pc, #60]	@ (800491c <DescCheckState+0x54>)
 80048de:	781b      	ldrb	r3, [r3, #0]
 80048e0:	f3c3 0304 	ubfx	r3, r3, #0, #5
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	4013      	ands	r3, r2
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d101      	bne.n	80048f0 <DescCheckState+0x28>
  {
    return kDescNrcRejectStateSession;
 80048ec:	237e      	movs	r3, #126	@ 0x7e
 80048ee:	e010      	b.n	8004912 <DescCheckState+0x4a>
  }
  if((refState->stateSecurityAccess & g_descCurState.stateSecurityAccess) == 0)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	781b      	ldrb	r3, [r3, #0]
 80048f4:	f3c3 1341 	ubfx	r3, r3, #5, #2
 80048f8:	b2db      	uxtb	r3, r3
 80048fa:	461a      	mov	r2, r3
 80048fc:	4b07      	ldr	r3, [pc, #28]	@ (800491c <DescCheckState+0x54>)
 80048fe:	781b      	ldrb	r3, [r3, #0]
 8004900:	f3c3 1341 	ubfx	r3, r3, #5, #2
 8004904:	b2db      	uxtb	r3, r3
 8004906:	4013      	ands	r3, r2
 8004908:	2b00      	cmp	r3, #0
 800490a:	d101      	bne.n	8004910 <DescCheckState+0x48>
  {
    return kDescNrcRejectStateSecurityAccess;
 800490c:	2333      	movs	r3, #51	@ 0x33
 800490e:	e000      	b.n	8004912 <DescCheckState+0x4a>
  }

  return kDescNrcNone;
 8004910:	2300      	movs	r3, #0
}
 8004912:	4618      	mov	r0, r3
 8004914:	370c      	adds	r7, #12
 8004916:	46bd      	mov	sp, r7
 8004918:	bc80      	pop	{r7}
 800491a:	4770      	bx	lr
 800491c:	20002ac4 	.word	0x20002ac4

08004920 <DescOemOnInvalidReq_27>:
*
* DESCRIPTION:       Special security state handling on invalid request
*
*******************************************************************************/
static void DescOemOnInvalidReq_27(void)
{
 8004920:	b480      	push	{r7}
 8004922:	af00      	add	r7, sp, #0
  /* Take only service $27 into account */
  if(g_descInterruptContextCtrl[DESC_CONTEXT_PARAM_VALUE].infoPoolPtr->reqDataPtr[0] == 0x27)
 8004924:	4b06      	ldr	r3, [pc, #24]	@ (8004940 <DescOemOnInvalidReq_27+0x20>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	68db      	ldr	r3, [r3, #12]
 800492a:	781b      	ldrb	r3, [r3, #0]
 800492c:	2b27      	cmp	r3, #39	@ 0x27
 800492e:	d102      	bne.n	8004936 <DescOemOnInvalidReq_27+0x16>
  {
    g_descIsKeyAwaited = kDescFalse;
 8004930:	4b04      	ldr	r3, [pc, #16]	@ (8004944 <DescOemOnInvalidReq_27+0x24>)
 8004932:	2200      	movs	r2, #0
 8004934:	701a      	strb	r2, [r3, #0]
  }
}
 8004936:	bf00      	nop
 8004938:	46bd      	mov	sp, r7
 800493a:	bc80      	pop	{r7}
 800493c:	4770      	bx	lr
 800493e:	bf00      	nop
 8004940:	20002a98 	.word	0x20002a98
 8004944:	20002abd 	.word	0x20002abd

08004948 <initw5500>:
        printf("DHCP Failed. Using static IP fallback.\r\n");
        // gọi lại hàm cấu hình IP tĩnh nếu muốn
    }
}
void initw5500(void)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b08a      	sub	sp, #40	@ 0x28
 800494c:	af00      	add	r7, sp, #0
	uint8_t ip[4]   = {192, 168, 165, 67};
 800494e:	4b23      	ldr	r3, [pc, #140]	@ (80049dc <initw5500+0x94>)
 8004950:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t sn[4]   = {255, 255, 255, 0};
 8004952:	f06f 437f 	mvn.w	r3, #4278190080	@ 0xff000000
 8004956:	623b      	str	r3, [r7, #32]
	uint8_t gw[4]   = {192, 168, 165, 254};
 8004958:	4b21      	ldr	r3, [pc, #132]	@ (80049e0 <initw5500+0x98>)
 800495a:	61fb      	str	r3, [r7, #28]
	uint8_t mac[6]  = {0x00, 0x08, 0xDC, 0x00, 0x00, 0x01};
 800495c:	4a21      	ldr	r2, [pc, #132]	@ (80049e4 <initw5500+0x9c>)
 800495e:	f107 0314 	add.w	r3, r7, #20
 8004962:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004966:	6018      	str	r0, [r3, #0]
 8004968:	3304      	adds	r3, #4
 800496a:	8019      	strh	r1, [r3, #0]
	uint8_t tx_size[8] = {2,2,2,2,2,2,2,2};  // 2KB cho mỗi socket truyền
 800496c:	4a1e      	ldr	r2, [pc, #120]	@ (80049e8 <initw5500+0xa0>)
 800496e:	f107 030c 	add.w	r3, r7, #12
 8004972:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004976:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t rx_size[8] = {2,2,2,2,2,2,2,2};  // 2KB cho mỗi socket nhận
 800497a:	4a1b      	ldr	r2, [pc, #108]	@ (80049e8 <initw5500+0xa0>)
 800497c:	1d3b      	adds	r3, r7, #4
 800497e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004982:	e883 0003 	stmia.w	r3, {r0, r1}
	wizchip_init(tx_size, rx_size);  // tx_size/rx_size: {2,2,2,2,2,2,2,
 8004986:	1d3a      	adds	r2, r7, #4
 8004988:	f107 030c 	add.w	r3, r7, #12
 800498c:	4611      	mov	r1, r2
 800498e:	4618      	mov	r0, r3
 8004990:	f001 ff6c 	bl	800686c <wizchip_init>
	setSHAR(mac);   // Set MAC address
 8004994:	f107 0314 	add.w	r3, r7, #20
 8004998:	2206      	movs	r2, #6
 800499a:	4619      	mov	r1, r3
 800499c:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 80049a0:	f001 fe6e 	bl	8006680 <WIZCHIP_WRITE_BUF>
	setGAR(gw);     // Set Gateway address
 80049a4:	f107 031c 	add.w	r3, r7, #28
 80049a8:	2204      	movs	r2, #4
 80049aa:	4619      	mov	r1, r3
 80049ac:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80049b0:	f001 fe66 	bl	8006680 <WIZCHIP_WRITE_BUF>
	setSUBR(sn);    // Set Subnet mask
 80049b4:	f107 0320 	add.w	r3, r7, #32
 80049b8:	2204      	movs	r2, #4
 80049ba:	4619      	mov	r1, r3
 80049bc:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 80049c0:	f001 fe5e 	bl	8006680 <WIZCHIP_WRITE_BUF>
	setSIPR(ip);    // Set IP address
 80049c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80049c8:	2204      	movs	r2, #4
 80049ca:	4619      	mov	r1, r3
 80049cc:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 80049d0:	f001 fe56 	bl	8006680 <WIZCHIP_WRITE_BUF>

	//set_dhcp_ip();

}
 80049d4:	bf00      	nop
 80049d6:	3728      	adds	r7, #40	@ 0x28
 80049d8:	46bd      	mov	sp, r7
 80049da:	bd80      	pop	{r7, pc}
 80049dc:	43a5a8c0 	.word	0x43a5a8c0
 80049e0:	fea5a8c0 	.word	0xfea5a8c0
 80049e4:	0800b1dc 	.word	0x0800b1dc
 80049e8:	0800b1e4 	.word	0x0800b1e4

080049ec <LED_RUN>:
	L_lED_Timeout =FALSE;
	object=object;// avoid warning
}

void LED_RUN (volatile tMsg_CAN_Rx_Data_s *Rx_Data1,volatile tMsg_CAN_Rx_Data_s *Rx_Data2)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b082      	sub	sp, #8
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
 80049f4:	6039      	str	r1, [r7, #0]
	if(L_lED_Inteerupt==TRUE)
 80049f6:	4b1f      	ldr	r3, [pc, #124]	@ (8004a74 <LED_RUN+0x88>)
 80049f8:	781b      	ldrb	r3, [r3, #0]
 80049fa:	2b01      	cmp	r3, #1
 80049fc:	d136      	bne.n	8004a6c <LED_RUN+0x80>
	{

		Rx_Data1->Cur_Data=ILGet_InforLedBle();
 80049fe:	f000 fd7b 	bl	80054f8 <ILGet_InforLedBle>
 8004a02:	4603      	mov	r3, r0
 8004a04:	461a      	mov	r2, r3
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	70da      	strb	r2, [r3, #3]
		if(Rx_Data1->Cur_Data!=Rx_Data1->Pre_Data)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	78db      	ldrb	r3, [r3, #3]
 8004a0e:	b2da      	uxtb	r2, r3
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	795b      	ldrb	r3, [r3, #5]
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d007      	beq.n	8004a2a <LED_RUN+0x3e>
		{
			Rx_Data1->Pre_Data=Rx_Data1->Cur_Data;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	78db      	ldrb	r3, [r3, #3]
 8004a1e:	b2da      	uxtb	r2, r3
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	715a      	strb	r2, [r3, #5]
			Rx_Data1->Is_Change=TRUE;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2201      	movs	r2, #1
 8004a28:	701a      	strb	r2, [r3, #0]
		}
	  	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, Rx_Data1->Cur_Data);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	78db      	ldrb	r3, [r3, #3]
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	461a      	mov	r2, r3
 8004a32:	2140      	movs	r1, #64	@ 0x40
 8004a34:	4810      	ldr	r0, [pc, #64]	@ (8004a78 <LED_RUN+0x8c>)
 8004a36:	f003 fb45 	bl	80080c4 <HAL_GPIO_WritePin>

		Rx_Data2->Cur_Data=ILGet_InforLedYellow();
 8004a3a:	f000 fd6f 	bl	800551c <ILGet_InforLedYellow>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	461a      	mov	r2, r3
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	70da      	strb	r2, [r3, #3]
		if(Rx_Data2->Cur_Data!=Rx_Data2->Pre_Data)
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	78db      	ldrb	r3, [r3, #3]
 8004a4a:	b2da      	uxtb	r2, r3
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	795b      	ldrb	r3, [r3, #5]
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	429a      	cmp	r2, r3
 8004a54:	d007      	beq.n	8004a66 <LED_RUN+0x7a>
		{
			Rx_Data2->Pre_Data=Rx_Data2->Cur_Data;
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	78db      	ldrb	r3, [r3, #3]
 8004a5a:	b2da      	uxtb	r2, r3
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	715a      	strb	r2, [r3, #5]
			Rx_Data2->Is_Change=TRUE;
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	2201      	movs	r2, #1
 8004a64:	701a      	strb	r2, [r3, #0]
		}
	  	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, Rx_Data2->Cur_Data);
		L_lED_Inteerupt=FALSE;
 8004a66:	4b03      	ldr	r3, [pc, #12]	@ (8004a74 <LED_RUN+0x88>)
 8004a68:	2200      	movs	r2, #0
 8004a6a:	701a      	strb	r2, [r3, #0]
	}
 	//Com_Led_Data();

}
 8004a6c:	bf00      	nop
 8004a6e:	3708      	adds	r7, #8
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bd80      	pop	{r7, pc}
 8004a74:	20002acd 	.word	0x20002acd
 8004a78:	40010800 	.word	0x40010800

08004a7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b083      	sub	sp, #12
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	4603      	mov	r3, r0
 8004a84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	db0b      	blt.n	8004aa6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a8e:	79fb      	ldrb	r3, [r7, #7]
 8004a90:	f003 021f 	and.w	r2, r3, #31
 8004a94:	4906      	ldr	r1, [pc, #24]	@ (8004ab0 <__NVIC_EnableIRQ+0x34>)
 8004a96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a9a:	095b      	lsrs	r3, r3, #5
 8004a9c:	2001      	movs	r0, #1
 8004a9e:	fa00 f202 	lsl.w	r2, r0, r2
 8004aa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004aa6:	bf00      	nop
 8004aa8:	370c      	adds	r7, #12
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bc80      	pop	{r7}
 8004aae:	4770      	bx	lr
 8004ab0:	e000e100 	.word	0xe000e100

08004ab4 <Timer2_Init>:

extern uint8_t count_lock;
extern uint32_t lastModbusTime;
uint32_t timedelayall[TOTAL_TIMER]={0,};
void Timer2_Init(void)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	af00      	add	r7, sp, #0
	// Enable Clock for Timer2
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8004ab8:	4b13      	ldr	r3, [pc, #76]	@ (8004b08 <Timer2_Init+0x54>)
 8004aba:	69db      	ldr	r3, [r3, #28]
 8004abc:	4a12      	ldr	r2, [pc, #72]	@ (8004b08 <Timer2_Init+0x54>)
 8004abe:	f043 0301 	orr.w	r3, r3, #1
 8004ac2:	61d3      	str	r3, [r2, #28]

	// Reset Timer
	TIM2->CR1 = 0;
 8004ac4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004ac8:	2200      	movs	r2, #0
 8004aca:	601a      	str	r2, [r3, #0]
	TIM2->PSC = 71;       // Prescaler (72MHz / (71 + 1) = 1MHz tick)
 8004acc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004ad0:	2247      	movs	r2, #71	@ 0x47
 8004ad2:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM2->ARR = 999;      // Auto reload value (1ms)
 8004ad4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004ad8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004adc:	62da      	str	r2, [r3, #44]	@ 0x2c

	// Enable Update Interrupt
	TIM2->DIER |= TIM_DIER_UIE;
 8004ade:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004ae8:	f043 0301 	orr.w	r3, r3, #1
 8004aec:	60d3      	str	r3, [r2, #12]

	// Enable Timer
	TIM2->CR1 |= TIM_CR1_CEN;
 8004aee:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004af8:	f043 0301 	orr.w	r3, r3, #1
 8004afc:	6013      	str	r3, [r2, #0]

	// Enable NVIC for TIM2 IRQ
	NVIC_EnableIRQ(TIM2_IRQn);
 8004afe:	201c      	movs	r0, #28
 8004b00:	f7ff ffbc 	bl	8004a7c <__NVIC_EnableIRQ>

}
 8004b04:	bf00      	nop
 8004b06:	bd80      	pop	{r7, pc}
 8004b08:	40021000 	.word	0x40021000

08004b0c <Timer3_Init>:
void Timer3_Init(void)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	af00      	add	r7, sp, #0
	// Bật clock cho Timer3
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8004b10:	4b10      	ldr	r3, [pc, #64]	@ (8004b54 <Timer3_Init+0x48>)
 8004b12:	69db      	ldr	r3, [r3, #28]
 8004b14:	4a0f      	ldr	r2, [pc, #60]	@ (8004b54 <Timer3_Init+0x48>)
 8004b16:	f043 0302 	orr.w	r3, r3, #2
 8004b1a:	61d3      	str	r3, [r2, #28]

	// Reset Timer3 cấu hình lại
	TIM3->CR1 = 0;
 8004b1c:	4b0e      	ldr	r3, [pc, #56]	@ (8004b58 <Timer3_Init+0x4c>)
 8004b1e:	2200      	movs	r2, #0
 8004b20:	601a      	str	r2, [r3, #0]
	TIM3->PSC = 71;      // Prescaler: (72MHz / 72 = 1MHz)
 8004b22:	4b0d      	ldr	r3, [pc, #52]	@ (8004b58 <Timer3_Init+0x4c>)
 8004b24:	2247      	movs	r2, #71	@ 0x47
 8004b26:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM3->ARR = 999;     // Auto Reload: 1ms
 8004b28:	4b0b      	ldr	r3, [pc, #44]	@ (8004b58 <Timer3_Init+0x4c>)
 8004b2a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004b2e:	62da      	str	r2, [r3, #44]	@ 0x2c

	// Bật ngắt khi tràn
	TIM3->DIER |= TIM_DIER_UIE;
 8004b30:	4b09      	ldr	r3, [pc, #36]	@ (8004b58 <Timer3_Init+0x4c>)
 8004b32:	68db      	ldr	r3, [r3, #12]
 8004b34:	4a08      	ldr	r2, [pc, #32]	@ (8004b58 <Timer3_Init+0x4c>)
 8004b36:	f043 0301 	orr.w	r3, r3, #1
 8004b3a:	60d3      	str	r3, [r2, #12]

	// Bật Timer
	TIM3->CR1 |= TIM_CR1_CEN;
 8004b3c:	4b06      	ldr	r3, [pc, #24]	@ (8004b58 <Timer3_Init+0x4c>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a05      	ldr	r2, [pc, #20]	@ (8004b58 <Timer3_Init+0x4c>)
 8004b42:	f043 0301 	orr.w	r3, r3, #1
 8004b46:	6013      	str	r3, [r2, #0]

	// Bật ngắt trong NVIC
	NVIC_EnableIRQ(TIM3_IRQn);
 8004b48:	201d      	movs	r0, #29
 8004b4a:	f7ff ff97 	bl	8004a7c <__NVIC_EnableIRQ>

}
 8004b4e:	bf00      	nop
 8004b50:	bd80      	pop	{r7, pc}
 8004b52:	bf00      	nop
 8004b54:	40021000 	.word	0x40021000
 8004b58:	40000400 	.word	0x40000400

08004b5c <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	af00      	add	r7, sp, #0
	static uint8_t timer=0x00U;
	static uint8_t timer_mobus=0x00U;
    if (TIM3->SR & TIM_SR_UIF)  // Kiểm tra xem có ngắt xảy ra không
 8004b60:	4b14      	ldr	r3, [pc, #80]	@ (8004bb4 <TIM3_IRQHandler+0x58>)
 8004b62:	691b      	ldr	r3, [r3, #16]
 8004b64:	f003 0301 	and.w	r3, r3, #1
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d021      	beq.n	8004bb0 <TIM3_IRQHandler+0x54>
    {
    	timer++;
 8004b6c:	4b12      	ldr	r3, [pc, #72]	@ (8004bb8 <TIM3_IRQHandler+0x5c>)
 8004b6e:	781b      	ldrb	r3, [r3, #0]
 8004b70:	3301      	adds	r3, #1
 8004b72:	b2da      	uxtb	r2, r3
 8004b74:	4b10      	ldr	r3, [pc, #64]	@ (8004bb8 <TIM3_IRQHandler+0x5c>)
 8004b76:	701a      	strb	r2, [r3, #0]
    	if(timer>=0x01U)
 8004b78:	4b0f      	ldr	r3, [pc, #60]	@ (8004bb8 <TIM3_IRQHandler+0x5c>)
 8004b7a:	781b      	ldrb	r3, [r3, #0]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d004      	beq.n	8004b8a <TIM3_IRQHandler+0x2e>
    	{
    		Task_uart();
 8004b80:	f006 f8c4 	bl	800ad0c <Task_uart>
    		timer=0x00U;
 8004b84:	4b0c      	ldr	r3, [pc, #48]	@ (8004bb8 <TIM3_IRQHandler+0x5c>)
 8004b86:	2200      	movs	r2, #0
 8004b88:	701a      	strb	r2, [r3, #0]
    	}
    	timer_mobus++;
 8004b8a:	4b0c      	ldr	r3, [pc, #48]	@ (8004bbc <TIM3_IRQHandler+0x60>)
 8004b8c:	781b      	ldrb	r3, [r3, #0]
 8004b8e:	3301      	adds	r3, #1
 8004b90:	b2da      	uxtb	r2, r3
 8004b92:	4b0a      	ldr	r3, [pc, #40]	@ (8004bbc <TIM3_IRQHandler+0x60>)
 8004b94:	701a      	strb	r2, [r3, #0]
    	if(timer_mobus>=10U)
 8004b96:	4b09      	ldr	r3, [pc, #36]	@ (8004bbc <TIM3_IRQHandler+0x60>)
 8004b98:	781b      	ldrb	r3, [r3, #0]
 8004b9a:	2b09      	cmp	r3, #9
 8004b9c:	d902      	bls.n	8004ba4 <TIM3_IRQHandler+0x48>
    	{
    		timer_mobus=0x00U;
 8004b9e:	4b07      	ldr	r3, [pc, #28]	@ (8004bbc <TIM3_IRQHandler+0x60>)
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	701a      	strb	r2, [r3, #0]
    		//ModbusCommon_Run();
    	}
		TIM3->SR &= ~TIM_SR_UIF; // Xóa cờ UIF (bit 0)
 8004ba4:	4b03      	ldr	r3, [pc, #12]	@ (8004bb4 <TIM3_IRQHandler+0x58>)
 8004ba6:	691b      	ldr	r3, [r3, #16]
 8004ba8:	4a02      	ldr	r2, [pc, #8]	@ (8004bb4 <TIM3_IRQHandler+0x58>)
 8004baa:	f023 0301 	bic.w	r3, r3, #1
 8004bae:	6113      	str	r3, [r2, #16]
    }
}
 8004bb0:	bf00      	nop
 8004bb2:	bd80      	pop	{r7, pc}
 8004bb4:	40000400 	.word	0x40000400
 8004bb8:	20002b24 	.word	0x20002b24
 8004bbc:	20002b25 	.word	0x20002b25

08004bc0 <millis>:
uint32_t millis(void)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	af00      	add	r7, sp, #0
	return _tGloabal_milis;
 8004bc4:	4b02      	ldr	r3, [pc, #8]	@ (8004bd0 <millis+0x10>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bc80      	pop	{r7}
 8004bce:	4770      	bx	lr
 8004bd0:	20002b10 	.word	0x20002b10

08004bd4 <TIM2_IRQHandler>:
		return 1;
	}
	return 0x00U;
}
void TIM2_IRQHandler(void)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b082      	sub	sp, #8
 8004bd8:	af00      	add	r7, sp, #0
	static volatile uint8_t vcan_cout=0x00U;
	static uint8_t time100ms=0x00;
	static uint8_t giay=0x00U;
    if (TIM2->SR & TIM_SR_UIF)  // Kiểm tra xem có ngắt xảy ra không
 8004bda:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004bde:	691b      	ldr	r3, [r3, #16]
 8004be0:	f003 0301 	and.w	r3, r3, #1
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	f000 8084 	beq.w	8004cf2 <TIM2_IRQHandler+0x11e>
    {
      	++_tGloabal_milis;
 8004bea:	4b44      	ldr	r3, [pc, #272]	@ (8004cfc <TIM2_IRQHandler+0x128>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	3301      	adds	r3, #1
 8004bf0:	4a42      	ldr	r2, [pc, #264]	@ (8004cfc <TIM2_IRQHandler+0x128>)
 8004bf2:	6013      	str	r3, [r2, #0]
      	UartCheckEndOffFrame();
 8004bf4:	f006 fa28 	bl	800b048 <UartCheckEndOffFrame>
      	if(++vcan_cout>=0x0AU)
 8004bf8:	4b41      	ldr	r3, [pc, #260]	@ (8004d00 <TIM2_IRQHandler+0x12c>)
 8004bfa:	781b      	ldrb	r3, [r3, #0]
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	3301      	adds	r3, #1
 8004c00:	b2db      	uxtb	r3, r3
 8004c02:	4a3f      	ldr	r2, [pc, #252]	@ (8004d00 <TIM2_IRQHandler+0x12c>)
 8004c04:	4619      	mov	r1, r3
 8004c06:	7011      	strb	r1, [r2, #0]
 8004c08:	2b09      	cmp	r3, #9
 8004c0a:	d904      	bls.n	8004c16 <TIM2_IRQHandler+0x42>
      	{
      		DescStateTask();
 8004c0c:	f7ff fb5e 	bl	80042cc <DescStateTask>
      		vcan_cout=0x00U;
 8004c10:	4b3b      	ldr	r3, [pc, #236]	@ (8004d00 <TIM2_IRQHandler+0x12c>)
 8004c12:	2200      	movs	r2, #0
 8004c14:	701a      	strb	r2, [r3, #0]
      	}
      	if(++time100ms>=100U)
 8004c16:	4b3b      	ldr	r3, [pc, #236]	@ (8004d04 <TIM2_IRQHandler+0x130>)
 8004c18:	781b      	ldrb	r3, [r3, #0]
 8004c1a:	3301      	adds	r3, #1
 8004c1c:	b2da      	uxtb	r2, r3
 8004c1e:	4b39      	ldr	r3, [pc, #228]	@ (8004d04 <TIM2_IRQHandler+0x130>)
 8004c20:	701a      	strb	r2, [r3, #0]
 8004c22:	4b38      	ldr	r3, [pc, #224]	@ (8004d04 <TIM2_IRQHandler+0x130>)
 8004c24:	781b      	ldrb	r3, [r3, #0]
 8004c26:	2b63      	cmp	r3, #99	@ 0x63
 8004c28:	d915      	bls.n	8004c56 <TIM2_IRQHandler+0x82>
      	{
      		time100ms=0X00u;
 8004c2a:	4b36      	ldr	r3, [pc, #216]	@ (8004d04 <TIM2_IRQHandler+0x130>)
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	701a      	strb	r2, [r3, #0]
      		timetick_100ms=0x01U;
 8004c30:	4b35      	ldr	r3, [pc, #212]	@ (8004d08 <TIM2_IRQHandler+0x134>)
 8004c32:	2201      	movs	r2, #1
 8004c34:	701a      	strb	r2, [r3, #0]
      		if(++giay>=10)
 8004c36:	4b35      	ldr	r3, [pc, #212]	@ (8004d0c <TIM2_IRQHandler+0x138>)
 8004c38:	781b      	ldrb	r3, [r3, #0]
 8004c3a:	3301      	adds	r3, #1
 8004c3c:	b2da      	uxtb	r2, r3
 8004c3e:	4b33      	ldr	r3, [pc, #204]	@ (8004d0c <TIM2_IRQHandler+0x138>)
 8004c40:	701a      	strb	r2, [r3, #0]
 8004c42:	4b32      	ldr	r3, [pc, #200]	@ (8004d0c <TIM2_IRQHandler+0x138>)
 8004c44:	781b      	ldrb	r3, [r3, #0]
 8004c46:	2b09      	cmp	r3, #9
 8004c48:	d905      	bls.n	8004c56 <TIM2_IRQHandler+0x82>
      		{
      			giay=0x00U;
 8004c4a:	4b30      	ldr	r3, [pc, #192]	@ (8004d0c <TIM2_IRQHandler+0x138>)
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	701a      	strb	r2, [r3, #0]
      			giay60=0x01U;
 8004c50:	4b2f      	ldr	r3, [pc, #188]	@ (8004d10 <TIM2_IRQHandler+0x13c>)
 8004c52:	2201      	movs	r2, #1
 8004c54:	701a      	strb	r2, [r3, #0]

      		}
      	}
		if(_tGloabal_milis>=0x7FFFFFFFU)
 8004c56:	4b29      	ldr	r3, [pc, #164]	@ (8004cfc <TIM2_IRQHandler+0x128>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d33f      	bcc.n	8004ce2 <TIM2_IRQHandler+0x10e>
		{
			_tGloabal_milis=0x00U;
 8004c62:	4b26      	ldr	r3, [pc, #152]	@ (8004cfc <TIM2_IRQHandler+0x128>)
 8004c64:	2200      	movs	r2, #0
 8004c66:	601a      	str	r2, [r3, #0]
			for(int i=0;i<TOTAL_TIMER_DELAY;i++)
 8004c68:	2300      	movs	r3, #0
 8004c6a:	607b      	str	r3, [r7, #4]
 8004c6c:	e027      	b.n	8004cbe <TIM2_IRQHandler+0xea>
			{
				TID_Timer[i].Time_Cur=0x00U;
 8004c6e:	4a29      	ldr	r2, [pc, #164]	@ (8004d14 <TIM2_IRQHandler+0x140>)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	011b      	lsls	r3, r3, #4
 8004c74:	4413      	add	r3, r2
 8004c76:	2200      	movs	r2, #0
 8004c78:	601a      	str	r2, [r3, #0]
				if(TID_Timer[i].End_Time>0x7FFFFFFFU)
 8004c7a:	4a26      	ldr	r2, [pc, #152]	@ (8004d14 <TIM2_IRQHandler+0x140>)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	011b      	lsls	r3, r3, #4
 8004c80:	4413      	add	r3, r2
 8004c82:	330c      	adds	r3, #12
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	da0f      	bge.n	8004caa <TIM2_IRQHandler+0xd6>
				{
					TID_Timer[i].End_Time=TID_Timer[i].End_Time-0x7FFFFFFFU;
 8004c8a:	4a22      	ldr	r2, [pc, #136]	@ (8004d14 <TIM2_IRQHandler+0x140>)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	011b      	lsls	r3, r3, #4
 8004c90:	4413      	add	r3, r2
 8004c92:	330c      	adds	r3, #12
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8004c9a:	3301      	adds	r3, #1
 8004c9c:	491d      	ldr	r1, [pc, #116]	@ (8004d14 <TIM2_IRQHandler+0x140>)
 8004c9e:	687a      	ldr	r2, [r7, #4]
 8004ca0:	0112      	lsls	r2, r2, #4
 8004ca2:	440a      	add	r2, r1
 8004ca4:	320c      	adds	r2, #12
 8004ca6:	6013      	str	r3, [r2, #0]
 8004ca8:	e006      	b.n	8004cb8 <TIM2_IRQHandler+0xe4>
				}
				else
				{
					TID_Timer[i].End_Time=0x00U;
 8004caa:	4a1a      	ldr	r2, [pc, #104]	@ (8004d14 <TIM2_IRQHandler+0x140>)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	011b      	lsls	r3, r3, #4
 8004cb0:	4413      	add	r3, r2
 8004cb2:	330c      	adds	r3, #12
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	601a      	str	r2, [r3, #0]
			for(int i=0;i<TOTAL_TIMER_DELAY;i++)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	3301      	adds	r3, #1
 8004cbc:	607b      	str	r3, [r7, #4]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2b03      	cmp	r3, #3
 8004cc2:	ddd4      	ble.n	8004c6e <TIM2_IRQHandler+0x9a>
				}

			}
			if(lastModbusTime>0x7FFFFFFFU)
 8004cc4:	4b14      	ldr	r3, [pc, #80]	@ (8004d18 <TIM2_IRQHandler+0x144>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	da07      	bge.n	8004cdc <TIM2_IRQHandler+0x108>
			{
				lastModbusTime=lastModbusTime-0x7FFFFFFFU;
 8004ccc:	4b12      	ldr	r3, [pc, #72]	@ (8004d18 <TIM2_IRQHandler+0x144>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8004cd4:	3301      	adds	r3, #1
 8004cd6:	4a10      	ldr	r2, [pc, #64]	@ (8004d18 <TIM2_IRQHandler+0x144>)
 8004cd8:	6013      	str	r3, [r2, #0]
 8004cda:	e002      	b.n	8004ce2 <TIM2_IRQHandler+0x10e>
			}
			else
			{
				lastModbusTime=0x00U;
 8004cdc:	4b0e      	ldr	r3, [pc, #56]	@ (8004d18 <TIM2_IRQHandler+0x144>)
 8004cde:	2200      	movs	r2, #0
 8004ce0:	601a      	str	r2, [r3, #0]
			}

		}
		TIM2->SR &= ~TIM_SR_UIF; // Xóa cờ UIF (bit 0)
 8004ce2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004ce6:	691b      	ldr	r3, [r3, #16]
 8004ce8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004cec:	f023 0301 	bic.w	r3, r3, #1
 8004cf0:	6113      	str	r3, [r2, #16]
    }

}
 8004cf2:	bf00      	nop
 8004cf4:	3708      	adds	r7, #8
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bd80      	pop	{r7, pc}
 8004cfa:	bf00      	nop
 8004cfc:	20002b10 	.word	0x20002b10
 8004d00:	20002b26 	.word	0x20002b26
 8004d04:	20002b27 	.word	0x20002b27
 8004d08:	20002b14 	.word	0x20002b14
 8004d0c:	20002b28 	.word	0x20002b28
 8004d10:	20002b15 	.word	0x20002b15
 8004d14:	20002ad0 	.word	0x20002ad0
 8004d18:	20002b50 	.word	0x20002b50

08004d1c <reset_timer>:
void reset_timer(void)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b083      	sub	sp, #12
 8004d20:	af00      	add	r7, sp, #0

	for(int i=0;i<TOTAL_TIMER_DELAY;i++)
 8004d22:	2300      	movs	r3, #0
 8004d24:	607b      	str	r3, [r7, #4]
 8004d26:	e020      	b.n	8004d6a <reset_timer+0x4e>
	{
		TID_Timer[i].active=0x00U;
 8004d28:	4a14      	ldr	r2, [pc, #80]	@ (8004d7c <reset_timer+0x60>)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	011b      	lsls	r3, r3, #4
 8004d2e:	4413      	add	r3, r2
 8004d30:	3304      	adds	r3, #4
 8004d32:	2200      	movs	r2, #0
 8004d34:	701a      	strb	r2, [r3, #0]
		TID_Timer[i].Time_Delay=0x00U;
 8004d36:	4a11      	ldr	r2, [pc, #68]	@ (8004d7c <reset_timer+0x60>)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	011b      	lsls	r3, r3, #4
 8004d3c:	4413      	add	r3, r2
 8004d3e:	3308      	adds	r3, #8
 8004d40:	2200      	movs	r2, #0
 8004d42:	601a      	str	r2, [r3, #0]
		TID_Timer[i].Time_Cur=0x00U;
 8004d44:	4a0d      	ldr	r2, [pc, #52]	@ (8004d7c <reset_timer+0x60>)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	011b      	lsls	r3, r3, #4
 8004d4a:	4413      	add	r3, r2
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	601a      	str	r2, [r3, #0]
		TID_Timer[i].End_Time=0x00U;
 8004d50:	4a0a      	ldr	r2, [pc, #40]	@ (8004d7c <reset_timer+0x60>)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	011b      	lsls	r3, r3, #4
 8004d56:	4413      	add	r3, r2
 8004d58:	330c      	adds	r3, #12
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	601a      	str	r2, [r3, #0]
		_tGloabal_milis=0x00U;
 8004d5e:	4b08      	ldr	r3, [pc, #32]	@ (8004d80 <reset_timer+0x64>)
 8004d60:	2200      	movs	r2, #0
 8004d62:	601a      	str	r2, [r3, #0]
	for(int i=0;i<TOTAL_TIMER_DELAY;i++)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	3301      	adds	r3, #1
 8004d68:	607b      	str	r3, [r7, #4]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2b03      	cmp	r3, #3
 8004d6e:	dddb      	ble.n	8004d28 <reset_timer+0xc>
	}

}
 8004d70:	bf00      	nop
 8004d72:	bf00      	nop
 8004d74:	370c      	adds	r7, #12
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bc80      	pop	{r7}
 8004d7a:	4770      	bx	lr
 8004d7c:	20002ad0 	.word	0x20002ad0
 8004d80:	20002b10 	.word	0x20002b10

08004d84 <reset_timer_one_channel>:
void reset_timer_one_channel(uint8_t id)
{
 8004d84:	b480      	push	{r7}
 8004d86:	b083      	sub	sp, #12
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	71fb      	strb	r3, [r7, #7]
	TID_Timer[id].active=0x00U;
 8004d8e:	79fb      	ldrb	r3, [r7, #7]
 8004d90:	4a0f      	ldr	r2, [pc, #60]	@ (8004dd0 <reset_timer_one_channel+0x4c>)
 8004d92:	011b      	lsls	r3, r3, #4
 8004d94:	4413      	add	r3, r2
 8004d96:	3304      	adds	r3, #4
 8004d98:	2200      	movs	r2, #0
 8004d9a:	701a      	strb	r2, [r3, #0]
	TID_Timer[id].Time_Delay=0x00U;
 8004d9c:	79fb      	ldrb	r3, [r7, #7]
 8004d9e:	4a0c      	ldr	r2, [pc, #48]	@ (8004dd0 <reset_timer_one_channel+0x4c>)
 8004da0:	011b      	lsls	r3, r3, #4
 8004da2:	4413      	add	r3, r2
 8004da4:	3308      	adds	r3, #8
 8004da6:	2200      	movs	r2, #0
 8004da8:	601a      	str	r2, [r3, #0]
	TID_Timer[id].Time_Cur=0x00U;
 8004daa:	79fb      	ldrb	r3, [r7, #7]
 8004dac:	4a08      	ldr	r2, [pc, #32]	@ (8004dd0 <reset_timer_one_channel+0x4c>)
 8004dae:	011b      	lsls	r3, r3, #4
 8004db0:	4413      	add	r3, r2
 8004db2:	2200      	movs	r2, #0
 8004db4:	601a      	str	r2, [r3, #0]
	TID_Timer[id].End_Time=0x00U;
 8004db6:	79fb      	ldrb	r3, [r7, #7]
 8004db8:	4a05      	ldr	r2, [pc, #20]	@ (8004dd0 <reset_timer_one_channel+0x4c>)
 8004dba:	011b      	lsls	r3, r3, #4
 8004dbc:	4413      	add	r3, r2
 8004dbe:	330c      	adds	r3, #12
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	601a      	str	r2, [r3, #0]
}
 8004dc4:	bf00      	nop
 8004dc6:	370c      	adds	r7, #12
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bc80      	pop	{r7}
 8004dcc:	4770      	bx	lr
 8004dce:	bf00      	nop
 8004dd0:	20002ad0 	.word	0x20002ad0

08004dd4 <Delay_SetTimer>:
void Delay_SetTimer(uint8_t id,uint32_t timer)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b083      	sub	sp, #12
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	4603      	mov	r3, r0
 8004ddc:	6039      	str	r1, [r7, #0]
 8004dde:	71fb      	strb	r3, [r7, #7]
	TID_Timer[id].active=0x01U;
 8004de0:	79fb      	ldrb	r3, [r7, #7]
 8004de2:	4a15      	ldr	r2, [pc, #84]	@ (8004e38 <Delay_SetTimer+0x64>)
 8004de4:	011b      	lsls	r3, r3, #4
 8004de6:	4413      	add	r3, r2
 8004de8:	3304      	adds	r3, #4
 8004dea:	2201      	movs	r2, #1
 8004dec:	701a      	strb	r2, [r3, #0]
	TID_Timer[id].Time_Delay=timer;
 8004dee:	79fb      	ldrb	r3, [r7, #7]
 8004df0:	4a11      	ldr	r2, [pc, #68]	@ (8004e38 <Delay_SetTimer+0x64>)
 8004df2:	011b      	lsls	r3, r3, #4
 8004df4:	4413      	add	r3, r2
 8004df6:	3308      	adds	r3, #8
 8004df8:	683a      	ldr	r2, [r7, #0]
 8004dfa:	601a      	str	r2, [r3, #0]
	TID_Timer[id].Time_Cur=_tGloabal_milis;
 8004dfc:	79fb      	ldrb	r3, [r7, #7]
 8004dfe:	4a0f      	ldr	r2, [pc, #60]	@ (8004e3c <Delay_SetTimer+0x68>)
 8004e00:	6812      	ldr	r2, [r2, #0]
 8004e02:	490d      	ldr	r1, [pc, #52]	@ (8004e38 <Delay_SetTimer+0x64>)
 8004e04:	011b      	lsls	r3, r3, #4
 8004e06:	440b      	add	r3, r1
 8004e08:	601a      	str	r2, [r3, #0]
	TID_Timer[id].End_Time=TID_Timer[id].Time_Cur+TID_Timer[id].Time_Delay;
 8004e0a:	79fb      	ldrb	r3, [r7, #7]
 8004e0c:	4a0a      	ldr	r2, [pc, #40]	@ (8004e38 <Delay_SetTimer+0x64>)
 8004e0e:	011b      	lsls	r3, r3, #4
 8004e10:	4413      	add	r3, r2
 8004e12:	6819      	ldr	r1, [r3, #0]
 8004e14:	79fb      	ldrb	r3, [r7, #7]
 8004e16:	4a08      	ldr	r2, [pc, #32]	@ (8004e38 <Delay_SetTimer+0x64>)
 8004e18:	011b      	lsls	r3, r3, #4
 8004e1a:	4413      	add	r3, r2
 8004e1c:	3308      	adds	r3, #8
 8004e1e:	681a      	ldr	r2, [r3, #0]
 8004e20:	79fb      	ldrb	r3, [r7, #7]
 8004e22:	440a      	add	r2, r1
 8004e24:	4904      	ldr	r1, [pc, #16]	@ (8004e38 <Delay_SetTimer+0x64>)
 8004e26:	011b      	lsls	r3, r3, #4
 8004e28:	440b      	add	r3, r1
 8004e2a:	330c      	adds	r3, #12
 8004e2c:	601a      	str	r2, [r3, #0]
}
 8004e2e:	bf00      	nop
 8004e30:	370c      	adds	r7, #12
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bc80      	pop	{r7}
 8004e36:	4770      	bx	lr
 8004e38:	20002ad0 	.word	0x20002ad0
 8004e3c:	20002b10 	.word	0x20002b10

08004e40 <Delay_GetTimer>:
uint8_t Delay_GetTimer(uint8_t id)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b082      	sub	sp, #8
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	4603      	mov	r3, r0
 8004e48:	71fb      	strb	r3, [r7, #7]
	TID_Timer[id].Time_Cur=_tGloabal_milis;
 8004e4a:	79fb      	ldrb	r3, [r7, #7]
 8004e4c:	4a16      	ldr	r2, [pc, #88]	@ (8004ea8 <Delay_GetTimer+0x68>)
 8004e4e:	6812      	ldr	r2, [r2, #0]
 8004e50:	4916      	ldr	r1, [pc, #88]	@ (8004eac <Delay_GetTimer+0x6c>)
 8004e52:	011b      	lsls	r3, r3, #4
 8004e54:	440b      	add	r3, r1
 8004e56:	601a      	str	r2, [r3, #0]
	if(TID_Timer[id].active==0x01U)
 8004e58:	79fb      	ldrb	r3, [r7, #7]
 8004e5a:	4a14      	ldr	r2, [pc, #80]	@ (8004eac <Delay_GetTimer+0x6c>)
 8004e5c:	011b      	lsls	r3, r3, #4
 8004e5e:	4413      	add	r3, r2
 8004e60:	3304      	adds	r3, #4
 8004e62:	781b      	ldrb	r3, [r3, #0]
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d119      	bne.n	8004e9c <Delay_GetTimer+0x5c>
	{
		if(TID_Timer[id].Time_Cur>=TID_Timer[id].End_Time)
 8004e68:	79fb      	ldrb	r3, [r7, #7]
 8004e6a:	4a10      	ldr	r2, [pc, #64]	@ (8004eac <Delay_GetTimer+0x6c>)
 8004e6c:	011b      	lsls	r3, r3, #4
 8004e6e:	4413      	add	r3, r2
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	79fb      	ldrb	r3, [r7, #7]
 8004e74:	490d      	ldr	r1, [pc, #52]	@ (8004eac <Delay_GetTimer+0x6c>)
 8004e76:	011b      	lsls	r3, r3, #4
 8004e78:	440b      	add	r3, r1
 8004e7a:	330c      	adds	r3, #12
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	429a      	cmp	r2, r3
 8004e80:	d30c      	bcc.n	8004e9c <Delay_GetTimer+0x5c>
		{
			Delay_SetTimer(id,TID_Timer[id].Time_Delay);
 8004e82:	79fb      	ldrb	r3, [r7, #7]
 8004e84:	4a09      	ldr	r2, [pc, #36]	@ (8004eac <Delay_GetTimer+0x6c>)
 8004e86:	011b      	lsls	r3, r3, #4
 8004e88:	4413      	add	r3, r2
 8004e8a:	3308      	adds	r3, #8
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	79fb      	ldrb	r3, [r7, #7]
 8004e90:	4611      	mov	r1, r2
 8004e92:	4618      	mov	r0, r3
 8004e94:	f7ff ff9e 	bl	8004dd4 <Delay_SetTimer>
			return 0x01U;
 8004e98:	2301      	movs	r3, #1
 8004e9a:	e000      	b.n	8004e9e <Delay_GetTimer+0x5e>
		}
	}
	return 0x00U;
 8004e9c:	2300      	movs	r3, #0
}
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	3708      	adds	r7, #8
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}
 8004ea6:	bf00      	nop
 8004ea8:	20002b10 	.word	0x20002b10
 8004eac:	20002ad0 	.word	0x20002ad0

08004eb0 <check_timedelay>:
uint8_t check_timedelay(uint8_t id, uint32_t timedelay)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b082      	sub	sp, #8
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	6039      	str	r1, [r7, #0]
 8004eba:	71fb      	strb	r3, [r7, #7]
    if(timedelayall[id]==0x00U)
 8004ebc:	79fb      	ldrb	r3, [r7, #7]
 8004ebe:	4a12      	ldr	r2, [pc, #72]	@ (8004f08 <check_timedelay+0x58>)
 8004ec0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d109      	bne.n	8004edc <check_timedelay+0x2c>
    {
      timedelayall[id]=millis()+timedelay;//milise();
 8004ec8:	f7ff fe7a 	bl	8004bc0 <millis>
 8004ecc:	4601      	mov	r1, r0
 8004ece:	79fb      	ldrb	r3, [r7, #7]
 8004ed0:	683a      	ldr	r2, [r7, #0]
 8004ed2:	440a      	add	r2, r1
 8004ed4:	490c      	ldr	r1, [pc, #48]	@ (8004f08 <check_timedelay+0x58>)
 8004ed6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8004eda:	e00f      	b.n	8004efc <check_timedelay+0x4c>
    }
    else if(millis()>=timedelayall[id])
 8004edc:	f7ff fe70 	bl	8004bc0 <millis>
 8004ee0:	4602      	mov	r2, r0
 8004ee2:	79fb      	ldrb	r3, [r7, #7]
 8004ee4:	4908      	ldr	r1, [pc, #32]	@ (8004f08 <check_timedelay+0x58>)
 8004ee6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004eea:	429a      	cmp	r2, r3
 8004eec:	d306      	bcc.n	8004efc <check_timedelay+0x4c>
    {
    	timedelayall[id]=0x00U;
 8004eee:	79fb      	ldrb	r3, [r7, #7]
 8004ef0:	4a05      	ldr	r2, [pc, #20]	@ (8004f08 <check_timedelay+0x58>)
 8004ef2:	2100      	movs	r1, #0
 8004ef4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    	return 0x01U;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e000      	b.n	8004efe <check_timedelay+0x4e>
    }
    return 0x00U;
 8004efc:	2300      	movs	r3, #0
}
 8004efe:	4618      	mov	r0, r3
 8004f00:	3708      	adds	r7, #8
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}
 8004f06:	bf00      	nop
 8004f08:	20002b18 	.word	0x20002b18

08004f0c <DS1307_DecodeBCD>:
static MsgStateControlCoil ControlCoil[ADR_REG_TOTALCOIL];
uint32_t lastModbusTime[ADR_REG_TOTALCOIL];
//Receive 2 byte in *data


uint8_t DS1307_DecodeBCD(uint8_t bin) {
 8004f0c:	b480      	push	{r7}
 8004f0e:	b083      	sub	sp, #12
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	4603      	mov	r3, r0
 8004f14:	71fb      	strb	r3, [r7, #7]
    return (((bin & 0xf0) >> 4) * 10) + (bin & 0x0f);
 8004f16:	79fb      	ldrb	r3, [r7, #7]
 8004f18:	091b      	lsrs	r3, r3, #4
 8004f1a:	b2db      	uxtb	r3, r3
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	0092      	lsls	r2, r2, #2
 8004f20:	4413      	add	r3, r2
 8004f22:	005b      	lsls	r3, r3, #1
 8004f24:	b2da      	uxtb	r2, r3
 8004f26:	79fb      	ldrb	r3, [r7, #7]
 8004f28:	f003 030f 	and.w	r3, r3, #15
 8004f2c:	b2db      	uxtb	r3, r3
 8004f2e:	4413      	add	r3, r2
 8004f30:	b2db      	uxtb	r3, r3
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	370c      	adds	r7, #12
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bc80      	pop	{r7}
 8004f3a:	4770      	bx	lr

08004f3c <DS1307_EncodeBCD>:

uint8_t DS1307_EncodeBCD(uint8_t dec) {
 8004f3c:	b480      	push	{r7}
 8004f3e:	b083      	sub	sp, #12
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	4603      	mov	r3, r0
 8004f44:	71fb      	strb	r3, [r7, #7]
    return (dec % 10 + ((dec / 10) << 4));
 8004f46:	79fa      	ldrb	r2, [r7, #7]
 8004f48:	4b0c      	ldr	r3, [pc, #48]	@ (8004f7c <DS1307_EncodeBCD+0x40>)
 8004f4a:	fba3 1302 	umull	r1, r3, r3, r2
 8004f4e:	08d9      	lsrs	r1, r3, #3
 8004f50:	460b      	mov	r3, r1
 8004f52:	009b      	lsls	r3, r3, #2
 8004f54:	440b      	add	r3, r1
 8004f56:	005b      	lsls	r3, r3, #1
 8004f58:	1ad3      	subs	r3, r2, r3
 8004f5a:	b2da      	uxtb	r2, r3
 8004f5c:	79fb      	ldrb	r3, [r7, #7]
 8004f5e:	4907      	ldr	r1, [pc, #28]	@ (8004f7c <DS1307_EncodeBCD+0x40>)
 8004f60:	fba1 1303 	umull	r1, r3, r1, r3
 8004f64:	08db      	lsrs	r3, r3, #3
 8004f66:	b2db      	uxtb	r3, r3
 8004f68:	011b      	lsls	r3, r3, #4
 8004f6a:	b2db      	uxtb	r3, r3
 8004f6c:	4413      	add	r3, r2
 8004f6e:	b2db      	uxtb	r3, r3
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	370c      	adds	r7, #12
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bc80      	pop	{r7}
 8004f78:	4770      	bx	lr
 8004f7a:	bf00      	nop
 8004f7c:	cccccccd 	.word	0xcccccccd

08004f80 <reset_buffer>:
    return 0;
}


void reset_buffer(uint8_t * str,uint8_t size)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b085      	sub	sp, #20
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
 8004f88:	460b      	mov	r3, r1
 8004f8a:	70fb      	strb	r3, [r7, #3]
	for(int i=0;i<size;i++)
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	60fb      	str	r3, [r7, #12]
 8004f90:	e007      	b.n	8004fa2 <reset_buffer+0x22>
	{
		*(str+i)='\0';
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	687a      	ldr	r2, [r7, #4]
 8004f96:	4413      	add	r3, r2
 8004f98:	2200      	movs	r2, #0
 8004f9a:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<size;i++)
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	3301      	adds	r3, #1
 8004fa0:	60fb      	str	r3, [r7, #12]
 8004fa2:	78fb      	ldrb	r3, [r7, #3]
 8004fa4:	68fa      	ldr	r2, [r7, #12]
 8004fa6:	429a      	cmp	r2, r3
 8004fa8:	dbf3      	blt.n	8004f92 <reset_buffer+0x12>
	}
}
 8004faa:	bf00      	nop
 8004fac:	bf00      	nop
 8004fae:	3714      	adds	r7, #20
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bc80      	pop	{r7}
 8004fb4:	4770      	bx	lr
	...

08004fb8 <settimer>:
void settimer(void)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b086      	sub	sp, #24
 8004fbc:	af04      	add	r7, sp, #16
	uint8_t i=0x00U;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	71fb      	strb	r3, [r7, #7]
	uint8_t timer_set[7];
	timer_set[0]=DS1307_EncodeBCD(30);
 8004fc2:	201e      	movs	r0, #30
 8004fc4:	f7ff ffba 	bl	8004f3c <DS1307_EncodeBCD>
 8004fc8:	4603      	mov	r3, r0
 8004fca:	703b      	strb	r3, [r7, #0]
	timer_set[1]=DS1307_EncodeBCD(59);
 8004fcc:	203b      	movs	r0, #59	@ 0x3b
 8004fce:	f7ff ffb5 	bl	8004f3c <DS1307_EncodeBCD>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	707b      	strb	r3, [r7, #1]
	timer_set[2]=DS1307_EncodeBCD(8);
 8004fd6:	2008      	movs	r0, #8
 8004fd8:	f7ff ffb0 	bl	8004f3c <DS1307_EncodeBCD>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	70bb      	strb	r3, [r7, #2]
	timer_set[3]=DS1307_EncodeBCD(4);
 8004fe0:	2004      	movs	r0, #4
 8004fe2:	f7ff ffab 	bl	8004f3c <DS1307_EncodeBCD>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	70fb      	strb	r3, [r7, #3]
	timer_set[4]=DS1307_EncodeBCD(26);
 8004fea:	201a      	movs	r0, #26
 8004fec:	f7ff ffa6 	bl	8004f3c <DS1307_EncodeBCD>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	713b      	strb	r3, [r7, #4]
	timer_set[5]=DS1307_EncodeBCD(2);
 8004ff4:	2002      	movs	r0, #2
 8004ff6:	f7ff ffa1 	bl	8004f3c <DS1307_EncodeBCD>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	717b      	strb	r3, [r7, #5]
	timer_set[6]=DS1307_EncodeBCD(25);
 8004ffe:	2019      	movs	r0, #25
 8005000:	f7ff ff9c 	bl	8004f3c <DS1307_EncodeBCD>
 8005004:	4603      	mov	r3, r0
 8005006:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Mem_Write(&hi2c1, ADDD_SLAVE_DS1302 << 1,0x00,1, timer_set, sizeof(timer_set), DS1307_TIMEOUT);
 8005008:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800500c:	9302      	str	r3, [sp, #8]
 800500e:	2307      	movs	r3, #7
 8005010:	9301      	str	r3, [sp, #4]
 8005012:	463b      	mov	r3, r7
 8005014:	9300      	str	r3, [sp, #0]
 8005016:	2301      	movs	r3, #1
 8005018:	2200      	movs	r2, #0
 800501a:	21d0      	movs	r1, #208	@ 0xd0
 800501c:	4817      	ldr	r0, [pc, #92]	@ (800507c <settimer+0xc4>)
 800501e:	f003 f9ad 	bl	800837c <HAL_I2C_Mem_Write>
	data_rtc.update_time=0x00U;
 8005022:	4b17      	ldr	r3, [pc, #92]	@ (8005080 <settimer+0xc8>)
 8005024:	2200      	movs	r2, #0
 8005026:	741a      	strb	r2, [r3, #16]
	for(i=0x00U; i<ADR_REG_TOTALCOIL ; i++)
 8005028:	2300      	movs	r3, #0
 800502a:	71fb      	strb	r3, [r7, #7]
 800502c:	e01e      	b.n	800506c <settimer+0xb4>
	{
		ControlCoil[i].use_Automode=True;
 800502e:	79fb      	ldrb	r3, [r7, #7]
 8005030:	4a14      	ldr	r2, [pc, #80]	@ (8005084 <settimer+0xcc>)
 8005032:	009b      	lsls	r3, r3, #2
 8005034:	4413      	add	r3, r2
 8005036:	2201      	movs	r2, #1
 8005038:	709a      	strb	r2, [r3, #2]
		ControlCoil[i].ActiveState =False;
 800503a:	79fb      	ldrb	r3, [r7, #7]
 800503c:	4a11      	ldr	r2, [pc, #68]	@ (8005084 <settimer+0xcc>)
 800503e:	009b      	lsls	r3, r3, #2
 8005040:	4413      	add	r3, r2
 8005042:	2200      	movs	r2, #0
 8005044:	70da      	strb	r2, [r3, #3]
		ControlCoil[i].auto_control=False;
 8005046:	79fb      	ldrb	r3, [r7, #7]
 8005048:	4a0e      	ldr	r2, [pc, #56]	@ (8005084 <settimer+0xcc>)
 800504a:	009b      	lsls	r3, r3, #2
 800504c:	4413      	add	r3, r2
 800504e:	2200      	movs	r2, #0
 8005050:	705a      	strb	r2, [r3, #1]
		ControlCoil[i].mobus_control=False;
 8005052:	79fb      	ldrb	r3, [r7, #7]
 8005054:	4a0b      	ldr	r2, [pc, #44]	@ (8005084 <settimer+0xcc>)
 8005056:	2100      	movs	r1, #0
 8005058:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
		lastModbusTime[i]=0x00U;
 800505c:	79fb      	ldrb	r3, [r7, #7]
 800505e:	4a0a      	ldr	r2, [pc, #40]	@ (8005088 <settimer+0xd0>)
 8005060:	2100      	movs	r1, #0
 8005062:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i=0x00U; i<ADR_REG_TOTALCOIL ; i++)
 8005066:	79fb      	ldrb	r3, [r7, #7]
 8005068:	3301      	adds	r3, #1
 800506a:	71fb      	strb	r3, [r7, #7]
 800506c:	79fb      	ldrb	r3, [r7, #7]
 800506e:	2b03      	cmp	r3, #3
 8005070:	d9dd      	bls.n	800502e <settimer+0x76>
	}
}
 8005072:	bf00      	nop
 8005074:	bf00      	nop
 8005076:	3708      	adds	r7, #8
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}
 800507c:	20002bb8 	.word	0x20002bb8
 8005080:	20002b2c 	.word	0x20002b2c
 8005084:	20002b40 	.word	0x20002b40
 8005088:	20002b50 	.word	0x20002b50

0800508c <gettime>:
void gettime(void)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b088      	sub	sp, #32
 8005090:	af04      	add	r7, sp, #16
	uint8_t get_time[7];
	uint16_t datatime;
	if(data_rtc.update_time==0x01U)
 8005092:	4b6c      	ldr	r3, [pc, #432]	@ (8005244 <gettime+0x1b8>)
 8005094:	7c1b      	ldrb	r3, [r3, #16]
 8005096:	b2db      	uxtb	r3, r3
 8005098:	2b01      	cmp	r3, #1
 800509a:	d149      	bne.n	8005130 <gettime+0xa4>
	{
		get_time[0]=DS1307_EncodeBCD(data_rtc.sec);
 800509c:	4b69      	ldr	r3, [pc, #420]	@ (8005244 <gettime+0x1b8>)
 800509e:	781b      	ldrb	r3, [r3, #0]
 80050a0:	b2db      	uxtb	r3, r3
 80050a2:	4618      	mov	r0, r3
 80050a4:	f7ff ff4a 	bl	8004f3c <DS1307_EncodeBCD>
 80050a8:	4603      	mov	r3, r0
 80050aa:	713b      	strb	r3, [r7, #4]
		get_time[1]=DS1307_EncodeBCD(data_rtc.min);
 80050ac:	4b65      	ldr	r3, [pc, #404]	@ (8005244 <gettime+0x1b8>)
 80050ae:	785b      	ldrb	r3, [r3, #1]
 80050b0:	b2db      	uxtb	r3, r3
 80050b2:	4618      	mov	r0, r3
 80050b4:	f7ff ff42 	bl	8004f3c <DS1307_EncodeBCD>
 80050b8:	4603      	mov	r3, r0
 80050ba:	717b      	strb	r3, [r7, #5]
		get_time[2]=DS1307_EncodeBCD(data_rtc.hour);
 80050bc:	4b61      	ldr	r3, [pc, #388]	@ (8005244 <gettime+0x1b8>)
 80050be:	789b      	ldrb	r3, [r3, #2]
 80050c0:	b2db      	uxtb	r3, r3
 80050c2:	4618      	mov	r0, r3
 80050c4:	f7ff ff3a 	bl	8004f3c <DS1307_EncodeBCD>
 80050c8:	4603      	mov	r3, r0
 80050ca:	71bb      	strb	r3, [r7, #6]
		get_time[3]=DS1307_EncodeBCD(data_rtc.dow);
 80050cc:	4b5d      	ldr	r3, [pc, #372]	@ (8005244 <gettime+0x1b8>)
 80050ce:	78db      	ldrb	r3, [r3, #3]
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	4618      	mov	r0, r3
 80050d4:	f7ff ff32 	bl	8004f3c <DS1307_EncodeBCD>
 80050d8:	4603      	mov	r3, r0
 80050da:	71fb      	strb	r3, [r7, #7]
		get_time[4]=DS1307_EncodeBCD(data_rtc.date);
 80050dc:	4b59      	ldr	r3, [pc, #356]	@ (8005244 <gettime+0x1b8>)
 80050de:	791b      	ldrb	r3, [r3, #4]
 80050e0:	b2db      	uxtb	r3, r3
 80050e2:	4618      	mov	r0, r3
 80050e4:	f7ff ff2a 	bl	8004f3c <DS1307_EncodeBCD>
 80050e8:	4603      	mov	r3, r0
 80050ea:	723b      	strb	r3, [r7, #8]
		get_time[5]=DS1307_EncodeBCD(data_rtc.month);
 80050ec:	4b55      	ldr	r3, [pc, #340]	@ (8005244 <gettime+0x1b8>)
 80050ee:	795b      	ldrb	r3, [r3, #5]
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	4618      	mov	r0, r3
 80050f4:	f7ff ff22 	bl	8004f3c <DS1307_EncodeBCD>
 80050f8:	4603      	mov	r3, r0
 80050fa:	727b      	strb	r3, [r7, #9]
		get_time[6]=DS1307_EncodeBCD(data_rtc.year);
 80050fc:	4b51      	ldr	r3, [pc, #324]	@ (8005244 <gettime+0x1b8>)
 80050fe:	88db      	ldrh	r3, [r3, #6]
 8005100:	b29b      	uxth	r3, r3
 8005102:	b2db      	uxtb	r3, r3
 8005104:	4618      	mov	r0, r3
 8005106:	f7ff ff19 	bl	8004f3c <DS1307_EncodeBCD>
 800510a:	4603      	mov	r3, r0
 800510c:	72bb      	strb	r3, [r7, #10]
		HAL_I2C_Mem_Write(&hi2c1, ADDD_SLAVE_DS1302 << 1,0x00,1, get_time, sizeof(get_time), DS1307_TIMEOUT);
 800510e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005112:	9302      	str	r3, [sp, #8]
 8005114:	2307      	movs	r3, #7
 8005116:	9301      	str	r3, [sp, #4]
 8005118:	1d3b      	adds	r3, r7, #4
 800511a:	9300      	str	r3, [sp, #0]
 800511c:	2301      	movs	r3, #1
 800511e:	2200      	movs	r2, #0
 8005120:	21d0      	movs	r1, #208	@ 0xd0
 8005122:	4849      	ldr	r0, [pc, #292]	@ (8005248 <gettime+0x1bc>)
 8005124:	f003 f92a 	bl	800837c <HAL_I2C_Mem_Write>
		data_rtc.update_time=0x00U;
 8005128:	4b46      	ldr	r3, [pc, #280]	@ (8005244 <gettime+0x1b8>)
 800512a:	2200      	movs	r2, #0
 800512c:	741a      	strb	r2, [r3, #16]
 800512e:	e04c      	b.n	80051ca <gettime+0x13e>

	}
	else
	{
		HAL_I2C_Mem_Read(&hi2c1, ADDD_SLAVE_DS1302 << 1,0x00,1, get_time, sizeof(get_time), DS1307_TIMEOUT);
 8005130:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005134:	9302      	str	r3, [sp, #8]
 8005136:	2307      	movs	r3, #7
 8005138:	9301      	str	r3, [sp, #4]
 800513a:	1d3b      	adds	r3, r7, #4
 800513c:	9300      	str	r3, [sp, #0]
 800513e:	2301      	movs	r3, #1
 8005140:	2200      	movs	r2, #0
 8005142:	21d0      	movs	r1, #208	@ 0xd0
 8005144:	4840      	ldr	r0, [pc, #256]	@ (8005248 <gettime+0x1bc>)
 8005146:	f003 fa13 	bl	8008570 <HAL_I2C_Mem_Read>
		data_rtc.sec=DS1307_DecodeBCD(get_time[0]& 0x7f);
 800514a:	793b      	ldrb	r3, [r7, #4]
 800514c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005150:	b2db      	uxtb	r3, r3
 8005152:	4618      	mov	r0, r3
 8005154:	f7ff feda 	bl	8004f0c <DS1307_DecodeBCD>
 8005158:	4603      	mov	r3, r0
 800515a:	461a      	mov	r2, r3
 800515c:	4b39      	ldr	r3, [pc, #228]	@ (8005244 <gettime+0x1b8>)
 800515e:	701a      	strb	r2, [r3, #0]
		data_rtc.min=DS1307_DecodeBCD(get_time[1]);
 8005160:	797b      	ldrb	r3, [r7, #5]
 8005162:	4618      	mov	r0, r3
 8005164:	f7ff fed2 	bl	8004f0c <DS1307_DecodeBCD>
 8005168:	4603      	mov	r3, r0
 800516a:	461a      	mov	r2, r3
 800516c:	4b35      	ldr	r3, [pc, #212]	@ (8005244 <gettime+0x1b8>)
 800516e:	705a      	strb	r2, [r3, #1]
		data_rtc.hour=DS1307_DecodeBCD(get_time[2]& 0x3f);
 8005170:	79bb      	ldrb	r3, [r7, #6]
 8005172:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005176:	b2db      	uxtb	r3, r3
 8005178:	4618      	mov	r0, r3
 800517a:	f7ff fec7 	bl	8004f0c <DS1307_DecodeBCD>
 800517e:	4603      	mov	r3, r0
 8005180:	461a      	mov	r2, r3
 8005182:	4b30      	ldr	r3, [pc, #192]	@ (8005244 <gettime+0x1b8>)
 8005184:	709a      	strb	r2, [r3, #2]
		data_rtc.dow=DS1307_DecodeBCD(get_time[3]);
 8005186:	79fb      	ldrb	r3, [r7, #7]
 8005188:	4618      	mov	r0, r3
 800518a:	f7ff febf 	bl	8004f0c <DS1307_DecodeBCD>
 800518e:	4603      	mov	r3, r0
 8005190:	461a      	mov	r2, r3
 8005192:	4b2c      	ldr	r3, [pc, #176]	@ (8005244 <gettime+0x1b8>)
 8005194:	70da      	strb	r2, [r3, #3]
		data_rtc.date=DS1307_DecodeBCD(get_time[4]);
 8005196:	7a3b      	ldrb	r3, [r7, #8]
 8005198:	4618      	mov	r0, r3
 800519a:	f7ff feb7 	bl	8004f0c <DS1307_DecodeBCD>
 800519e:	4603      	mov	r3, r0
 80051a0:	461a      	mov	r2, r3
 80051a2:	4b28      	ldr	r3, [pc, #160]	@ (8005244 <gettime+0x1b8>)
 80051a4:	711a      	strb	r2, [r3, #4]
		data_rtc.month=DS1307_DecodeBCD(get_time[5]);
 80051a6:	7a7b      	ldrb	r3, [r7, #9]
 80051a8:	4618      	mov	r0, r3
 80051aa:	f7ff feaf 	bl	8004f0c <DS1307_DecodeBCD>
 80051ae:	4603      	mov	r3, r0
 80051b0:	461a      	mov	r2, r3
 80051b2:	4b24      	ldr	r3, [pc, #144]	@ (8005244 <gettime+0x1b8>)
 80051b4:	715a      	strb	r2, [r3, #5]
		data_rtc.year=DS1307_DecodeBCD(get_time[6])+2000;
 80051b6:	7abb      	ldrb	r3, [r7, #10]
 80051b8:	4618      	mov	r0, r3
 80051ba:	f7ff fea7 	bl	8004f0c <DS1307_DecodeBCD>
 80051be:	4603      	mov	r3, r0
 80051c0:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80051c4:	b29a      	uxth	r2, r3
 80051c6:	4b1f      	ldr	r3, [pc, #124]	@ (8005244 <gettime+0x1b8>)
 80051c8:	80da      	strh	r2, [r3, #6]

	}
	// copy data real time data from data_rtc to holding register
	datatime=(data_rtc.year<<8)|(uint16_t)(data_rtc.month);
 80051ca:	4b1e      	ldr	r3, [pc, #120]	@ (8005244 <gettime+0x1b8>)
 80051cc:	88db      	ldrh	r3, [r3, #6]
 80051ce:	b29b      	uxth	r3, r3
 80051d0:	021b      	lsls	r3, r3, #8
 80051d2:	b21a      	sxth	r2, r3
 80051d4:	4b1b      	ldr	r3, [pc, #108]	@ (8005244 <gettime+0x1b8>)
 80051d6:	795b      	ldrb	r3, [r3, #5]
 80051d8:	b2db      	uxtb	r3, r3
 80051da:	b21b      	sxth	r3, r3
 80051dc:	4313      	orrs	r3, r2
 80051de:	b21b      	sxth	r3, r3
 80051e0:	81fb      	strh	r3, [r7, #14]
	*(MobusDataPtr[HOLDING_register] + ADR_REG_HOLDING_UPDATE_REALTIME ) =datatime;
 80051e2:	4b1a      	ldr	r3, [pc, #104]	@ (800524c <gettime+0x1c0>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	33c8      	adds	r3, #200	@ 0xc8
 80051e8:	89fa      	ldrh	r2, [r7, #14]
 80051ea:	801a      	strh	r2, [r3, #0]
	datatime=(uint16_t)(data_rtc.date<<8)|(uint16_t)(data_rtc.dow);
 80051ec:	4b15      	ldr	r3, [pc, #84]	@ (8005244 <gettime+0x1b8>)
 80051ee:	791b      	ldrb	r3, [r3, #4]
 80051f0:	b2db      	uxtb	r3, r3
 80051f2:	021b      	lsls	r3, r3, #8
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	4a13      	ldr	r2, [pc, #76]	@ (8005244 <gettime+0x1b8>)
 80051f8:	78d2      	ldrb	r2, [r2, #3]
 80051fa:	b2d2      	uxtb	r2, r2
 80051fc:	4313      	orrs	r3, r2
 80051fe:	81fb      	strh	r3, [r7, #14]
	*(MobusDataPtr[HOLDING_register] + ADR_REG_HOLDING_UPDATE_REALTIME +1) =datatime;
 8005200:	4b12      	ldr	r3, [pc, #72]	@ (800524c <gettime+0x1c0>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	33ca      	adds	r3, #202	@ 0xca
 8005206:	89fa      	ldrh	r2, [r7, #14]
 8005208:	801a      	strh	r2, [r3, #0]
	datatime=(uint16_t)(data_rtc.hour<<8)|(uint16_t)(data_rtc.min);
 800520a:	4b0e      	ldr	r3, [pc, #56]	@ (8005244 <gettime+0x1b8>)
 800520c:	789b      	ldrb	r3, [r3, #2]
 800520e:	b2db      	uxtb	r3, r3
 8005210:	021b      	lsls	r3, r3, #8
 8005212:	b29b      	uxth	r3, r3
 8005214:	4a0b      	ldr	r2, [pc, #44]	@ (8005244 <gettime+0x1b8>)
 8005216:	7852      	ldrb	r2, [r2, #1]
 8005218:	b2d2      	uxtb	r2, r2
 800521a:	4313      	orrs	r3, r2
 800521c:	81fb      	strh	r3, [r7, #14]
	*(MobusDataPtr[HOLDING_register] + ADR_REG_HOLDING_UPDATE_REALTIME +2) =datatime;
 800521e:	4b0b      	ldr	r3, [pc, #44]	@ (800524c <gettime+0x1c0>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	33cc      	adds	r3, #204	@ 0xcc
 8005224:	89fa      	ldrh	r2, [r7, #14]
 8005226:	801a      	strh	r2, [r3, #0]
	datatime=(uint16_t)(data_rtc.sec<<8)|(uint16_t)(0);
 8005228:	4b06      	ldr	r3, [pc, #24]	@ (8005244 <gettime+0x1b8>)
 800522a:	781b      	ldrb	r3, [r3, #0]
 800522c:	b2db      	uxtb	r3, r3
 800522e:	021b      	lsls	r3, r3, #8
 8005230:	81fb      	strh	r3, [r7, #14]
	*(MobusDataPtr[HOLDING_register] + ADR_REG_HOLDING_UPDATE_REALTIME +3) =datatime;
 8005232:	4b06      	ldr	r3, [pc, #24]	@ (800524c <gettime+0x1c0>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	33ce      	adds	r3, #206	@ 0xce
 8005238:	89fa      	ldrh	r2, [r7, #14]
 800523a:	801a      	strh	r2, [r3, #0]
}
 800523c:	bf00      	nop
 800523e:	3710      	adds	r7, #16
 8005240:	46bd      	mov	sp, r7
 8005242:	bd80      	pop	{r7, pc}
 8005244:	20002b2c 	.word	0x20002b2c
 8005248:	20002bb8 	.word	0x20002bb8
 800524c:	200018e0 	.word	0x200018e0

08005250 <Task_LED_UV>:
void Task_LED_UV(void)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b082      	sub	sp, #8
 8005254:	af00      	add	r7, sp, #0
	uint32_t time_now=millis();
 8005256:	f7ff fcb3 	bl	8004bc0 <millis>
 800525a:	6038      	str	r0, [r7, #0]
	uint8_t i=0x00U;
 800525c:	2300      	movs	r3, #0
 800525e:	71fb      	strb	r3, [r7, #7]
	for( i=0;i<ADR_REG_TOTALCOIL;i++)
 8005260:	2300      	movs	r3, #0
 8005262:	71fb      	strb	r3, [r7, #7]
 8005264:	e011      	b.n	800528a <Task_LED_UV+0x3a>
	{
		if( time_now>=(TIME_RECOVER_HOUR+lastModbusTime[i]))
 8005266:	79fb      	ldrb	r3, [r7, #7]
 8005268:	4a2f      	ldr	r2, [pc, #188]	@ (8005328 <Task_LED_UV+0xd8>)
 800526a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800526e:	4b2f      	ldr	r3, [pc, #188]	@ (800532c <Task_LED_UV+0xdc>)
 8005270:	4413      	add	r3, r2
 8005272:	683a      	ldr	r2, [r7, #0]
 8005274:	429a      	cmp	r2, r3
 8005276:	d305      	bcc.n	8005284 <Task_LED_UV+0x34>
		{
			ControlCoil[i].use_Automode=True;
 8005278:	79fb      	ldrb	r3, [r7, #7]
 800527a:	4a2d      	ldr	r2, [pc, #180]	@ (8005330 <Task_LED_UV+0xe0>)
 800527c:	009b      	lsls	r3, r3, #2
 800527e:	4413      	add	r3, r2
 8005280:	2201      	movs	r2, #1
 8005282:	709a      	strb	r2, [r3, #2]
	for( i=0;i<ADR_REG_TOTALCOIL;i++)
 8005284:	79fb      	ldrb	r3, [r7, #7]
 8005286:	3301      	adds	r3, #1
 8005288:	71fb      	strb	r3, [r7, #7]
 800528a:	79fb      	ldrb	r3, [r7, #7]
 800528c:	2b03      	cmp	r3, #3
 800528e:	d9ea      	bls.n	8005266 <Task_LED_UV+0x16>
		}
	}
	if(data_rtc.hour>=9U && data_rtc.hour<11U)//LED UV1 enable
 8005290:	4b28      	ldr	r3, [pc, #160]	@ (8005334 <Task_LED_UV+0xe4>)
 8005292:	789b      	ldrb	r3, [r3, #2]
 8005294:	b2db      	uxtb	r3, r3
 8005296:	2b08      	cmp	r3, #8
 8005298:	d90e      	bls.n	80052b8 <Task_LED_UV+0x68>
 800529a:	4b26      	ldr	r3, [pc, #152]	@ (8005334 <Task_LED_UV+0xe4>)
 800529c:	789b      	ldrb	r3, [r3, #2]
 800529e:	b2db      	uxtb	r3, r3
 80052a0:	2b0a      	cmp	r3, #10
 80052a2:	d809      	bhi.n	80052b8 <Task_LED_UV+0x68>
	{

		ControlCoil[ADR_REG_COIL_0].auto_control=True;
 80052a4:	4b22      	ldr	r3, [pc, #136]	@ (8005330 <Task_LED_UV+0xe0>)
 80052a6:	2201      	movs	r2, #1
 80052a8:	705a      	strb	r2, [r3, #1]
		ControlCoil[ADR_REG_COIL_1].auto_control=False;
 80052aa:	4b21      	ldr	r3, [pc, #132]	@ (8005330 <Task_LED_UV+0xe0>)
 80052ac:	2200      	movs	r2, #0
 80052ae:	715a      	strb	r2, [r3, #5]
		ControlCoil[ADR_REG_COIL_2].auto_control=False;
 80052b0:	4b1f      	ldr	r3, [pc, #124]	@ (8005330 <Task_LED_UV+0xe0>)
 80052b2:	2200      	movs	r2, #0
 80052b4:	725a      	strb	r2, [r3, #9]
 80052b6:	e030      	b.n	800531a <Task_LED_UV+0xca>
	}
	else if(data_rtc.hour>=11U &&  data_rtc.hour<13U)
 80052b8:	4b1e      	ldr	r3, [pc, #120]	@ (8005334 <Task_LED_UV+0xe4>)
 80052ba:	789b      	ldrb	r3, [r3, #2]
 80052bc:	b2db      	uxtb	r3, r3
 80052be:	2b0a      	cmp	r3, #10
 80052c0:	d90e      	bls.n	80052e0 <Task_LED_UV+0x90>
 80052c2:	4b1c      	ldr	r3, [pc, #112]	@ (8005334 <Task_LED_UV+0xe4>)
 80052c4:	789b      	ldrb	r3, [r3, #2]
 80052c6:	b2db      	uxtb	r3, r3
 80052c8:	2b0c      	cmp	r3, #12
 80052ca:	d809      	bhi.n	80052e0 <Task_LED_UV+0x90>
	{
		ControlCoil[ADR_REG_COIL_0].auto_control=False;
 80052cc:	4b18      	ldr	r3, [pc, #96]	@ (8005330 <Task_LED_UV+0xe0>)
 80052ce:	2200      	movs	r2, #0
 80052d0:	705a      	strb	r2, [r3, #1]
		ControlCoil[ADR_REG_COIL_1].auto_control=True;
 80052d2:	4b17      	ldr	r3, [pc, #92]	@ (8005330 <Task_LED_UV+0xe0>)
 80052d4:	2201      	movs	r2, #1
 80052d6:	715a      	strb	r2, [r3, #5]
		ControlCoil[ADR_REG_COIL_2].auto_control=False;
 80052d8:	4b15      	ldr	r3, [pc, #84]	@ (8005330 <Task_LED_UV+0xe0>)
 80052da:	2200      	movs	r2, #0
 80052dc:	725a      	strb	r2, [r3, #9]
 80052de:	e01c      	b.n	800531a <Task_LED_UV+0xca>
	}
	else if(data_rtc.hour>=13U && data_rtc.hour<15U)
 80052e0:	4b14      	ldr	r3, [pc, #80]	@ (8005334 <Task_LED_UV+0xe4>)
 80052e2:	789b      	ldrb	r3, [r3, #2]
 80052e4:	b2db      	uxtb	r3, r3
 80052e6:	2b0c      	cmp	r3, #12
 80052e8:	d90e      	bls.n	8005308 <Task_LED_UV+0xb8>
 80052ea:	4b12      	ldr	r3, [pc, #72]	@ (8005334 <Task_LED_UV+0xe4>)
 80052ec:	789b      	ldrb	r3, [r3, #2]
 80052ee:	b2db      	uxtb	r3, r3
 80052f0:	2b0e      	cmp	r3, #14
 80052f2:	d809      	bhi.n	8005308 <Task_LED_UV+0xb8>
	{
		ControlCoil[ADR_REG_COIL_0].auto_control=False;
 80052f4:	4b0e      	ldr	r3, [pc, #56]	@ (8005330 <Task_LED_UV+0xe0>)
 80052f6:	2200      	movs	r2, #0
 80052f8:	705a      	strb	r2, [r3, #1]
		ControlCoil[ADR_REG_COIL_1].auto_control=False;
 80052fa:	4b0d      	ldr	r3, [pc, #52]	@ (8005330 <Task_LED_UV+0xe0>)
 80052fc:	2200      	movs	r2, #0
 80052fe:	715a      	strb	r2, [r3, #5]
		ControlCoil[ADR_REG_COIL_2].auto_control=True;
 8005300:	4b0b      	ldr	r3, [pc, #44]	@ (8005330 <Task_LED_UV+0xe0>)
 8005302:	2201      	movs	r2, #1
 8005304:	725a      	strb	r2, [r3, #9]
 8005306:	e008      	b.n	800531a <Task_LED_UV+0xca>
	}
	else
	{
		ControlCoil[ADR_REG_COIL_0].auto_control=False;
 8005308:	4b09      	ldr	r3, [pc, #36]	@ (8005330 <Task_LED_UV+0xe0>)
 800530a:	2200      	movs	r2, #0
 800530c:	705a      	strb	r2, [r3, #1]
		ControlCoil[ADR_REG_COIL_1].auto_control=False;
 800530e:	4b08      	ldr	r3, [pc, #32]	@ (8005330 <Task_LED_UV+0xe0>)
 8005310:	2200      	movs	r2, #0
 8005312:	715a      	strb	r2, [r3, #5]
		ControlCoil[ADR_REG_COIL_2].auto_control=False;
 8005314:	4b06      	ldr	r3, [pc, #24]	@ (8005330 <Task_LED_UV+0xe0>)
 8005316:	2200      	movs	r2, #0
 8005318:	725a      	strb	r2, [r3, #9]
	}
	Task_FAN_QUARTER();
 800531a:	f000 f80d 	bl	8005338 <Task_FAN_QUARTER>

}
 800531e:	bf00      	nop
 8005320:	3708      	adds	r7, #8
 8005322:	46bd      	mov	sp, r7
 8005324:	bd80      	pop	{r7, pc}
 8005326:	bf00      	nop
 8005328:	20002b50 	.word	0x20002b50
 800532c:	00a4cb80 	.word	0x00a4cb80
 8005330:	20002b40 	.word	0x20002b40
 8005334:	20002b2c 	.word	0x20002b2c

08005338 <Task_FAN_QUARTER>:
void Task_FAN_QUARTER(void)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b082      	sub	sp, #8
 800533c:	af00      	add	r7, sp, #0
	uint8_t i=0x00U;
 800533e:	2300      	movs	r3, #0
 8005340:	71fb      	strb	r3, [r7, #7]
	if(data_rtc.hour>=3U && data_rtc.hour<=6U)
 8005342:	4b37      	ldr	r3, [pc, #220]	@ (8005420 <Task_FAN_QUARTER+0xe8>)
 8005344:	789b      	ldrb	r3, [r3, #2]
 8005346:	b2db      	uxtb	r3, r3
 8005348:	2b02      	cmp	r3, #2
 800534a:	d908      	bls.n	800535e <Task_FAN_QUARTER+0x26>
 800534c:	4b34      	ldr	r3, [pc, #208]	@ (8005420 <Task_FAN_QUARTER+0xe8>)
 800534e:	789b      	ldrb	r3, [r3, #2]
 8005350:	b2db      	uxtb	r3, r3
 8005352:	2b06      	cmp	r3, #6
 8005354:	d803      	bhi.n	800535e <Task_FAN_QUARTER+0x26>
	{
		ControlCoil[ADR_REG_COIL_3].auto_control=True;
 8005356:	4b33      	ldr	r3, [pc, #204]	@ (8005424 <Task_FAN_QUARTER+0xec>)
 8005358:	2201      	movs	r2, #1
 800535a:	735a      	strb	r2, [r3, #13]
 800535c:	e01e      	b.n	800539c <Task_FAN_QUARTER+0x64>
	}
	else if(data_rtc.hour>18U && data_rtc.hour<=20U)
 800535e:	4b30      	ldr	r3, [pc, #192]	@ (8005420 <Task_FAN_QUARTER+0xe8>)
 8005360:	789b      	ldrb	r3, [r3, #2]
 8005362:	b2db      	uxtb	r3, r3
 8005364:	2b12      	cmp	r3, #18
 8005366:	d908      	bls.n	800537a <Task_FAN_QUARTER+0x42>
 8005368:	4b2d      	ldr	r3, [pc, #180]	@ (8005420 <Task_FAN_QUARTER+0xe8>)
 800536a:	789b      	ldrb	r3, [r3, #2]
 800536c:	b2db      	uxtb	r3, r3
 800536e:	2b14      	cmp	r3, #20
 8005370:	d803      	bhi.n	800537a <Task_FAN_QUARTER+0x42>
	{
		ControlCoil[ADR_REG_COIL_3].auto_control=True;
 8005372:	4b2c      	ldr	r3, [pc, #176]	@ (8005424 <Task_FAN_QUARTER+0xec>)
 8005374:	2201      	movs	r2, #1
 8005376:	735a      	strb	r2, [r3, #13]
 8005378:	e010      	b.n	800539c <Task_FAN_QUARTER+0x64>
	}
	else if(data_rtc.hour>= 11U && data_rtc.hour<13U)
 800537a:	4b29      	ldr	r3, [pc, #164]	@ (8005420 <Task_FAN_QUARTER+0xe8>)
 800537c:	789b      	ldrb	r3, [r3, #2]
 800537e:	b2db      	uxtb	r3, r3
 8005380:	2b0a      	cmp	r3, #10
 8005382:	d908      	bls.n	8005396 <Task_FAN_QUARTER+0x5e>
 8005384:	4b26      	ldr	r3, [pc, #152]	@ (8005420 <Task_FAN_QUARTER+0xe8>)
 8005386:	789b      	ldrb	r3, [r3, #2]
 8005388:	b2db      	uxtb	r3, r3
 800538a:	2b0c      	cmp	r3, #12
 800538c:	d803      	bhi.n	8005396 <Task_FAN_QUARTER+0x5e>
	{
		ControlCoil[ADR_REG_COIL_3].auto_control=True;
 800538e:	4b25      	ldr	r3, [pc, #148]	@ (8005424 <Task_FAN_QUARTER+0xec>)
 8005390:	2201      	movs	r2, #1
 8005392:	735a      	strb	r2, [r3, #13]
 8005394:	e002      	b.n	800539c <Task_FAN_QUARTER+0x64>
	}
	else
	{
		ControlCoil[ADR_REG_COIL_3].auto_control=False;
 8005396:	4b23      	ldr	r3, [pc, #140]	@ (8005424 <Task_FAN_QUARTER+0xec>)
 8005398:	2200      	movs	r2, #0
 800539a:	735a      	strb	r2, [r3, #13]
	}
	for(i=0x00U;i<ADR_REG_TOTALCOIL;i++)
 800539c:	2300      	movs	r3, #0
 800539e:	71fb      	strb	r3, [r7, #7]
 80053a0:	e036      	b.n	8005410 <Task_FAN_QUARTER+0xd8>
	{
		ControlCoil[i].ActiveState= ControlCoil[i].use_Automode?ControlCoil[i].auto_control:ControlCoil[i].mobus_control;
 80053a2:	79fb      	ldrb	r3, [r7, #7]
 80053a4:	4a1f      	ldr	r2, [pc, #124]	@ (8005424 <Task_FAN_QUARTER+0xec>)
 80053a6:	009b      	lsls	r3, r3, #2
 80053a8:	4413      	add	r3, r2
 80053aa:	789b      	ldrb	r3, [r3, #2]
 80053ac:	b2db      	uxtb	r3, r3
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d006      	beq.n	80053c0 <Task_FAN_QUARTER+0x88>
 80053b2:	79fb      	ldrb	r3, [r7, #7]
 80053b4:	4a1b      	ldr	r2, [pc, #108]	@ (8005424 <Task_FAN_QUARTER+0xec>)
 80053b6:	009b      	lsls	r3, r3, #2
 80053b8:	4413      	add	r3, r2
 80053ba:	785b      	ldrb	r3, [r3, #1]
 80053bc:	b2da      	uxtb	r2, r3
 80053be:	e004      	b.n	80053ca <Task_FAN_QUARTER+0x92>
 80053c0:	79fb      	ldrb	r3, [r7, #7]
 80053c2:	4a18      	ldr	r2, [pc, #96]	@ (8005424 <Task_FAN_QUARTER+0xec>)
 80053c4:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 80053c8:	b2da      	uxtb	r2, r3
 80053ca:	79fb      	ldrb	r3, [r7, #7]
 80053cc:	4915      	ldr	r1, [pc, #84]	@ (8005424 <Task_FAN_QUARTER+0xec>)
 80053ce:	009b      	lsls	r3, r3, #2
 80053d0:	440b      	add	r3, r1
 80053d2:	70da      	strb	r2, [r3, #3]

		*(MobusDataCoilPtr[0] +i)=ControlCoil[i].ActiveState;
 80053d4:	79fb      	ldrb	r3, [r7, #7]
 80053d6:	4a14      	ldr	r2, [pc, #80]	@ (8005428 <Task_FAN_QUARTER+0xf0>)
 80053d8:	6811      	ldr	r1, [r2, #0]
 80053da:	79fa      	ldrb	r2, [r7, #7]
 80053dc:	440a      	add	r2, r1
 80053de:	4911      	ldr	r1, [pc, #68]	@ (8005424 <Task_FAN_QUARTER+0xec>)
 80053e0:	009b      	lsls	r3, r3, #2
 80053e2:	440b      	add	r3, r1
 80053e4:	78db      	ldrb	r3, [r3, #3]
 80053e6:	b2db      	uxtb	r3, r3
 80053e8:	7013      	strb	r3, [r2, #0]

		HAL_GPIO_WritePin(GPIOA, 1<<(i+3),ControlCoil[i].ActiveState );
 80053ea:	79fb      	ldrb	r3, [r7, #7]
 80053ec:	3303      	adds	r3, #3
 80053ee:	2201      	movs	r2, #1
 80053f0:	fa02 f303 	lsl.w	r3, r2, r3
 80053f4:	b299      	uxth	r1, r3
 80053f6:	79fb      	ldrb	r3, [r7, #7]
 80053f8:	4a0a      	ldr	r2, [pc, #40]	@ (8005424 <Task_FAN_QUARTER+0xec>)
 80053fa:	009b      	lsls	r3, r3, #2
 80053fc:	4413      	add	r3, r2
 80053fe:	78db      	ldrb	r3, [r3, #3]
 8005400:	b2db      	uxtb	r3, r3
 8005402:	461a      	mov	r2, r3
 8005404:	4809      	ldr	r0, [pc, #36]	@ (800542c <Task_FAN_QUARTER+0xf4>)
 8005406:	f002 fe5d 	bl	80080c4 <HAL_GPIO_WritePin>
	for(i=0x00U;i<ADR_REG_TOTALCOIL;i++)
 800540a:	79fb      	ldrb	r3, [r7, #7]
 800540c:	3301      	adds	r3, #1
 800540e:	71fb      	strb	r3, [r7, #7]
 8005410:	79fb      	ldrb	r3, [r7, #7]
 8005412:	2b03      	cmp	r3, #3
 8005414:	d9c5      	bls.n	80053a2 <Task_FAN_QUARTER+0x6a>
	}

}
 8005416:	bf00      	nop
 8005418:	bf00      	nop
 800541a:	3708      	adds	r7, #8
 800541c:	46bd      	mov	sp, r7
 800541e:	bd80      	pop	{r7, pc}
 8005420:	20002b2c 	.word	0x20002b2c
 8005424:	20002b40 	.word	0x20002b40
 8005428:	200018e8 	.word	0x200018e8
 800542c:	40010800 	.word	0x40010800

08005430 <Realtime_UpdateWithDayOfWeek>:
//11 10 00 64 00 04 08 19 05 07 04 0b 00 30 00 a5 0c: năm, tháng, ngày, thứ, giờ phút, giây , null.
void Realtime_UpdateWithDayOfWeek(uint8_t year, uint8_t month, uint8_t date, uint8_t dow, uint8_t hour,uint8_t min, uint8_t sec)
{
 8005430:	b490      	push	{r4, r7}
 8005432:	b082      	sub	sp, #8
 8005434:	af00      	add	r7, sp, #0
 8005436:	4604      	mov	r4, r0
 8005438:	4608      	mov	r0, r1
 800543a:	4611      	mov	r1, r2
 800543c:	461a      	mov	r2, r3
 800543e:	4623      	mov	r3, r4
 8005440:	71fb      	strb	r3, [r7, #7]
 8005442:	4603      	mov	r3, r0
 8005444:	71bb      	strb	r3, [r7, #6]
 8005446:	460b      	mov	r3, r1
 8005448:	717b      	strb	r3, [r7, #5]
 800544a:	4613      	mov	r3, r2
 800544c:	713b      	strb	r3, [r7, #4]
	if((data_rtc.hour != hour) || (data_rtc.min !=min))
 800544e:	4b15      	ldr	r3, [pc, #84]	@ (80054a4 <Realtime_UpdateWithDayOfWeek+0x74>)
 8005450:	789b      	ldrb	r3, [r3, #2]
 8005452:	b2db      	uxtb	r3, r3
 8005454:	7c3a      	ldrb	r2, [r7, #16]
 8005456:	429a      	cmp	r2, r3
 8005458:	d105      	bne.n	8005466 <Realtime_UpdateWithDayOfWeek+0x36>
 800545a:	4b12      	ldr	r3, [pc, #72]	@ (80054a4 <Realtime_UpdateWithDayOfWeek+0x74>)
 800545c:	785b      	ldrb	r3, [r3, #1]
 800545e:	b2db      	uxtb	r3, r3
 8005460:	7d3a      	ldrb	r2, [r7, #20]
 8005462:	429a      	cmp	r2, r3
 8005464:	d018      	beq.n	8005498 <Realtime_UpdateWithDayOfWeek+0x68>
	{
		data_rtc.update_time=0x01U;
 8005466:	4b0f      	ldr	r3, [pc, #60]	@ (80054a4 <Realtime_UpdateWithDayOfWeek+0x74>)
 8005468:	2201      	movs	r2, #1
 800546a:	741a      	strb	r2, [r3, #16]
		data_rtc.year  =(uint16_t)year;
 800546c:	79fb      	ldrb	r3, [r7, #7]
 800546e:	b29a      	uxth	r2, r3
 8005470:	4b0c      	ldr	r3, [pc, #48]	@ (80054a4 <Realtime_UpdateWithDayOfWeek+0x74>)
 8005472:	80da      	strh	r2, [r3, #6]
		data_rtc.month =month;
 8005474:	4a0b      	ldr	r2, [pc, #44]	@ (80054a4 <Realtime_UpdateWithDayOfWeek+0x74>)
 8005476:	79bb      	ldrb	r3, [r7, #6]
 8005478:	7153      	strb	r3, [r2, #5]
		data_rtc.date =date;
 800547a:	4a0a      	ldr	r2, [pc, #40]	@ (80054a4 <Realtime_UpdateWithDayOfWeek+0x74>)
 800547c:	797b      	ldrb	r3, [r7, #5]
 800547e:	7113      	strb	r3, [r2, #4]
		data_rtc.dow =dow;
 8005480:	4a08      	ldr	r2, [pc, #32]	@ (80054a4 <Realtime_UpdateWithDayOfWeek+0x74>)
 8005482:	793b      	ldrb	r3, [r7, #4]
 8005484:	70d3      	strb	r3, [r2, #3]
		data_rtc.hour=hour;
 8005486:	4a07      	ldr	r2, [pc, #28]	@ (80054a4 <Realtime_UpdateWithDayOfWeek+0x74>)
 8005488:	7c3b      	ldrb	r3, [r7, #16]
 800548a:	7093      	strb	r3, [r2, #2]
		data_rtc.min =min;
 800548c:	4a05      	ldr	r2, [pc, #20]	@ (80054a4 <Realtime_UpdateWithDayOfWeek+0x74>)
 800548e:	7d3b      	ldrb	r3, [r7, #20]
 8005490:	7053      	strb	r3, [r2, #1]
		data_rtc.sec =sec;
 8005492:	4a04      	ldr	r2, [pc, #16]	@ (80054a4 <Realtime_UpdateWithDayOfWeek+0x74>)
 8005494:	7e3b      	ldrb	r3, [r7, #24]
 8005496:	7013      	strb	r3, [r2, #0]
	}
}
 8005498:	bf00      	nop
 800549a:	3708      	adds	r7, #8
 800549c:	46bd      	mov	sp, r7
 800549e:	bc90      	pop	{r4, r7}
 80054a0:	4770      	bx	lr
 80054a2:	bf00      	nop
 80054a4:	20002b2c 	.word	0x20002b2c

080054a8 <Mobus_write_singleCoil>:

void Mobus_write_singleCoil(uint8_t address, uint8_t value)//11  05 00 02 ff 00 2f 6a :write coil
{
 80054a8:	b590      	push	{r4, r7, lr}
 80054aa:	b083      	sub	sp, #12
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	4603      	mov	r3, r0
 80054b0:	460a      	mov	r2, r1
 80054b2:	71fb      	strb	r3, [r7, #7]
 80054b4:	4613      	mov	r3, r2
 80054b6:	71bb      	strb	r3, [r7, #6]
	ControlCoil[address].use_Automode	= False;
 80054b8:	79fb      	ldrb	r3, [r7, #7]
 80054ba:	4a0d      	ldr	r2, [pc, #52]	@ (80054f0 <Mobus_write_singleCoil+0x48>)
 80054bc:	009b      	lsls	r3, r3, #2
 80054be:	4413      	add	r3, r2
 80054c0:	2200      	movs	r2, #0
 80054c2:	709a      	strb	r2, [r3, #2]
	ControlCoil[address].mobus_control = (value>0)?True:False;
 80054c4:	79bb      	ldrb	r3, [r7, #6]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	bf14      	ite	ne
 80054ca:	2301      	movne	r3, #1
 80054cc:	2300      	moveq	r3, #0
 80054ce:	b2da      	uxtb	r2, r3
 80054d0:	79fb      	ldrb	r3, [r7, #7]
 80054d2:	4611      	mov	r1, r2
 80054d4:	4a06      	ldr	r2, [pc, #24]	@ (80054f0 <Mobus_write_singleCoil+0x48>)
 80054d6:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
	lastModbusTime[address] = millis();
 80054da:	79fc      	ldrb	r4, [r7, #7]
 80054dc:	f7ff fb70 	bl	8004bc0 <millis>
 80054e0:	4603      	mov	r3, r0
 80054e2:	4a04      	ldr	r2, [pc, #16]	@ (80054f4 <Mobus_write_singleCoil+0x4c>)
 80054e4:	f842 3024 	str.w	r3, [r2, r4, lsl #2]

}
 80054e8:	bf00      	nop
 80054ea:	370c      	adds	r7, #12
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bd90      	pop	{r4, r7, pc}
 80054f0:	20002b40 	.word	0x20002b40
 80054f4:	20002b50 	.word	0x20002b50

080054f8 <ILGet_InforLedBle>:

#include "il_para.h"


uint8_t ILGet_InforLedBle(void)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b083      	sub	sp, #12
 80054fc:	af00      	add	r7, sp, #0
	uint8_t ret;
	ret=(uint8_t)LED_UV.LED8.LED1;
 80054fe:	4b06      	ldr	r3, [pc, #24]	@ (8005518 <ILGet_InforLedBle+0x20>)
 8005500:	781b      	ldrb	r3, [r3, #0]
 8005502:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005506:	b2db      	uxtb	r3, r3
 8005508:	71fb      	strb	r3, [r7, #7]
	return ret;
 800550a:	79fb      	ldrb	r3, [r7, #7]
}
 800550c:	4618      	mov	r0, r3
 800550e:	370c      	adds	r7, #12
 8005510:	46bd      	mov	sp, r7
 8005512:	bc80      	pop	{r7}
 8005514:	4770      	bx	lr
 8005516:	bf00      	nop
 8005518:	20002acc 	.word	0x20002acc

0800551c <ILGet_InforLedYellow>:
uint8_t ILGet_InforLedYellow(void)
{
 800551c:	b480      	push	{r7}
 800551e:	b083      	sub	sp, #12
 8005520:	af00      	add	r7, sp, #0
	uint8_t ret;
	ret=(uint8_t)LED_UV.LED8.LED2;
 8005522:	4b06      	ldr	r3, [pc, #24]	@ (800553c <ILGet_InforLedYellow+0x20>)
 8005524:	781b      	ldrb	r3, [r3, #0]
 8005526:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800552a:	b2db      	uxtb	r3, r3
 800552c:	71fb      	strb	r3, [r7, #7]
	return ret;
 800552e:	79fb      	ldrb	r3, [r7, #7]
}
 8005530:	4618      	mov	r0, r3
 8005532:	370c      	adds	r7, #12
 8005534:	46bd      	mov	sp, r7
 8005536:	bc80      	pop	{r7}
 8005538:	4770      	bx	lr
 800553a:	bf00      	nop
 800553c:	20002acc 	.word	0x20002acc

08005540 <Clear_Infor_Can>:
void Clear_Infor_Can(void)
{
 8005540:	b480      	push	{r7}
 8005542:	af00      	add	r7, sp, #0
	LED_UV._c[0]=0x00U;
 8005544:	4b03      	ldr	r3, [pc, #12]	@ (8005554 <Clear_Infor_Can+0x14>)
 8005546:	2200      	movs	r2, #0
 8005548:	701a      	strb	r2, [r3, #0]
}
 800554a:	bf00      	nop
 800554c:	46bd      	mov	sp, r7
 800554e:	bc80      	pop	{r7}
 8005550:	4770      	bx	lr
 8005552:	bf00      	nop
 8005554:	20002acc 	.word	0x20002acc

08005558 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800555c:	f001 fa38 	bl	80069d0 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005560:	f000 f8b0 	bl	80056c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
  	MX_GPIO_Init();
 8005564:	f000 f9fe 	bl	8005964 <MX_GPIO_Init>
  	CAN1->MCR &= ~CAN_MCR_SLEEP;  // Đảm bảo CAN không ở chế độ Sleep
 8005568:	4b4d      	ldr	r3, [pc, #308]	@ (80056a0 <main+0x148>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4a4c      	ldr	r2, [pc, #304]	@ (80056a0 <main+0x148>)
 800556e:	f023 0302 	bic.w	r3, r3, #2
 8005572:	6013      	str	r3, [r2, #0]
  	CAN1->MCR |= CAN_MCR_RESET;  // Reset CAN1
 8005574:	4b4a      	ldr	r3, [pc, #296]	@ (80056a0 <main+0x148>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a49      	ldr	r2, [pc, #292]	@ (80056a0 <main+0x148>)
 800557a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800557e:	6013      	str	r3, [r2, #0]
  	while (CAN1->MCR & CAN_MCR_RESET);  // Chờ Reset hoàn thành
 8005580:	bf00      	nop
 8005582:	4b47      	ldr	r3, [pc, #284]	@ (80056a0 <main+0x148>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800558a:	2b00      	cmp	r3, #0
 800558c:	d1f9      	bne.n	8005582 <main+0x2a>
  	RCC->APB1RSTR |=RCC_APB1RSTR_TIM2RST;//RESET TIMER 2
 800558e:	4b45      	ldr	r3, [pc, #276]	@ (80056a4 <main+0x14c>)
 8005590:	691b      	ldr	r3, [r3, #16]
 8005592:	4a44      	ldr	r2, [pc, #272]	@ (80056a4 <main+0x14c>)
 8005594:	f043 0301 	orr.w	r3, r3, #1
 8005598:	6113      	str	r3, [r2, #16]
  	RCC->APB1RSTR &= ~RCC_APB1RSTR_TIM2RST;
 800559a:	4b42      	ldr	r3, [pc, #264]	@ (80056a4 <main+0x14c>)
 800559c:	691b      	ldr	r3, [r3, #16]
 800559e:	4a41      	ldr	r2, [pc, #260]	@ (80056a4 <main+0x14c>)
 80055a0:	f023 0301 	bic.w	r3, r3, #1
 80055a4:	6113      	str	r3, [r2, #16]
  	RCC->APB1ENR |=RCC_APB1ENR_TIM2EN;
 80055a6:	4b3f      	ldr	r3, [pc, #252]	@ (80056a4 <main+0x14c>)
 80055a8:	69db      	ldr	r3, [r3, #28]
 80055aa:	4a3e      	ldr	r2, [pc, #248]	@ (80056a4 <main+0x14c>)
 80055ac:	f043 0301 	orr.w	r3, r3, #1
 80055b0:	61d3      	str	r3, [r2, #28]
  	MX_CAN_Init(); //ok
 80055b2:	f000 f923 	bl	80057fc <MX_CAN_Init>
  	Dest_Init();   //ok
 80055b6:	f7fe fe81 	bl	80042bc <Dest_Init>
  	MX_I2C1_Init();
 80055ba:	f000 f955 	bl	8005868 <MX_I2C1_Init>
  	//MX_TIM3_Init();
  	RCC->APB1ENR &= ~(1<<18);  // Tắt Clock UART3
 80055be:	4b39      	ldr	r3, [pc, #228]	@ (80056a4 <main+0x14c>)
 80055c0:	69db      	ldr	r3, [r3, #28]
 80055c2:	4a38      	ldr	r2, [pc, #224]	@ (80056a4 <main+0x14c>)
 80055c4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80055c8:	61d3      	str	r3, [r2, #28]
  	RCC->APB2ENR |= (1<<18);   // Bật lại Clock UART3
 80055ca:	4b36      	ldr	r3, [pc, #216]	@ (80056a4 <main+0x14c>)
 80055cc:	699b      	ldr	r3, [r3, #24]
 80055ce:	4a35      	ldr	r2, [pc, #212]	@ (80056a4 <main+0x14c>)
 80055d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80055d4:	6193      	str	r3, [r2, #24]
  	USART3->CR1 |= (1<<13);  // Bật UART1
 80055d6:	4b34      	ldr	r3, [pc, #208]	@ (80056a8 <main+0x150>)
 80055d8:	68db      	ldr	r3, [r3, #12]
 80055da:	4a33      	ldr	r2, [pc, #204]	@ (80056a8 <main+0x150>)
 80055dc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80055e0:	60d3      	str	r3, [r2, #12]
  	Uart_Init();
 80055e2:	f005 fa45 	bl	800aa70 <Uart_Init>
  	MX_ADC1_Init();
 80055e6:	f000 f8cb 	bl	8005780 <MX_ADC1_Init>
  	Timer2_Init();
 80055ea:	f7ff fa63 	bl	8004ab4 <Timer2_Init>
  	Timer3_Init();
 80055ee:	f7ff fa8d 	bl	8004b0c <Timer3_Init>
  	MX_IWDG_Init(); //watch dog
 80055f2:	f000 f967 	bl	80058c4 <MX_IWDG_Init>
  	MX_SPI2_Init();
 80055f6:	f000 f97f 	bl	80058f8 <MX_SPI2_Init>
  	/* USER CODE BEGIN 2 */
  	//Uart_Init();
  /* USER CODE END 2 */
  	#ifdef CAN_RECEIVE_ALL_ID
  	{
  		  FillterConfig();
 80055fa:	f7fd fdef 	bl	80031dc <FillterConfig>
  	#else
  	{
  		  FillterConfigAll();
  	}
  	#endif
  	HAL_CAN_ActivateNotification(&hcan,CAN_IT_RX_FIFO0_MSG_PENDING); ////ok
 80055fe:	2102      	movs	r1, #2
 8005600:	482a      	ldr	r0, [pc, #168]	@ (80056ac <main+0x154>)
 8005602:	f002 f94f 	bl	80078a4 <HAL_CAN_ActivateNotification>
  	CanInit(); //ok
 8005606:	f7fd fda3 	bl	8003150 <CanInit>

  	ModbusCommon_Init();
 800560a:	f005 f872 	bl	800a6f2 <ModbusCommon_Init>
  	settimer();
 800560e:	f7ff fcd3 	bl	8004fb8 <settimer>
  	reset_timer();
 8005612:	f7ff fb83 	bl	8004d1c <reset_timer>
  	Delay_SetTimer(TID_TIMER_1ms,2);
 8005616:	2102      	movs	r1, #2
 8005618:	2000      	movs	r0, #0
 800561a:	f7ff fbdb 	bl	8004dd4 <Delay_SetTimer>
  	Delay_SetTimer(TID_COUNT_10ms,10);
 800561e:	210a      	movs	r1, #10
 8005620:	2001      	movs	r0, #1
 8005622:	f7ff fbd7 	bl	8004dd4 <Delay_SetTimer>
  	Delay_SetTimer(TID_TIMER_1000ms,1000);
 8005626:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800562a:	2002      	movs	r0, #2
 800562c:	f7ff fbd2 	bl	8004dd4 <Delay_SetTimer>
  	Clear_Infor_Can();
 8005630:	f7ff ff86 	bl	8005540 <Clear_Infor_Can>
  	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, 1);// reset
 8005634:	2201      	movs	r2, #1
 8005636:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800563a:	481d      	ldr	r0, [pc, #116]	@ (80056b0 <main+0x158>)
 800563c:	f002 fd42 	bl	80080c4 <HAL_GPIO_WritePin>
  	HAL_Delay(1);
 8005640:	2001      	movs	r0, #1
 8005642:	f001 fa27 	bl	8006a94 <HAL_Delay>
  	initw5500();
 8005646:	f7ff f97f 	bl	8004948 <initw5500>
  	settimer();
 800564a:	f7ff fcb5 	bl	8004fb8 <settimer>
    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    while (1)
    {
      /* USER CODE END WHILE */
  	  if(Delay_GetTimer(TID_TIMER_1ms))
 800564e:	2000      	movs	r0, #0
 8005650:	f7ff fbf6 	bl	8004e40 <Delay_GetTimer>
 8005654:	4603      	mov	r3, r0
 8005656:	2b00      	cmp	r3, #0
 8005658:	d0f9      	beq.n	800564e <main+0xf6>
  	  {
  		HAL_IWDG_Refresh(&hiwdg);      // "Đá" watchdog để tránh reset
 800565a:	4816      	ldr	r0, [pc, #88]	@ (80056b4 <main+0x15c>)
 800565c:	f003 fdf3 	bl	8009246 <HAL_IWDG_Refresh>
		if (update_status==StartUpDate)
 8005660:	4b15      	ldr	r3, [pc, #84]	@ (80056b8 <main+0x160>)
 8005662:	781b      	ldrb	r3, [r3, #0]
 8005664:	b2db      	uxtb	r3, r3
 8005666:	2b01      	cmp	r3, #1
 8005668:	d102      	bne.n	8005670 <main+0x118>
  		{
  			Update_FW_ComTask();
 800566a:	f000 fa1b 	bl	8005aa4 <Update_FW_ComTask>
 800566e:	e7ee      	b.n	800564e <main+0xf6>
  		}
  		else
  		{
  			if(Delay_GetTimer(TID_TIMER_1000ms))//1s
 8005670:	2002      	movs	r0, #2
 8005672:	f7ff fbe5 	bl	8004e40 <Delay_GetTimer>
 8005676:	4603      	mov	r3, r0
 8005678:	2b00      	cmp	r3, #0
 800567a:	d00e      	beq.n	800569a <main+0x142>
  			{
  				GPIOC->ODR ^=(1<<13);
 800567c:	4b0f      	ldr	r3, [pc, #60]	@ (80056bc <main+0x164>)
 800567e:	68db      	ldr	r3, [r3, #12]
 8005680:	4a0e      	ldr	r2, [pc, #56]	@ (80056bc <main+0x164>)
 8005682:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005686:	60d3      	str	r3, [r2, #12]
  				gettime();
 8005688:	f7ff fd00 	bl	800508c <gettime>
  				Task_LED_UV();
 800568c:	f7ff fde0 	bl	8005250 <Task_LED_UV>
  				PutTimeRtc(version[0]);
 8005690:	4b0b      	ldr	r3, [pc, #44]	@ (80056c0 <main+0x168>)
 8005692:	781b      	ldrb	r3, [r3, #0]
 8005694:	4618      	mov	r0, r3
 8005696:	f005 fbed 	bl	800ae74 <PutTimeRtc>
  			}
  			Com_Task();
 800569a:	f000 f9ef 	bl	8005a7c <Com_Task>
  	  if(Delay_GetTimer(TID_TIMER_1ms))
 800569e:	e7d6      	b.n	800564e <main+0xf6>
 80056a0:	40006400 	.word	0x40006400
 80056a4:	40021000 	.word	0x40021000
 80056a8:	40004800 	.word	0x40004800
 80056ac:	20002b90 	.word	0x20002b90
 80056b0:	40010c00 	.word	0x40010c00
 80056b4:	20002c0c 	.word	0x20002c0c
 80056b8:	20002b16 	.word	0x20002b16
 80056bc:	40011000 	.word	0x40011000
 80056c0:	20002c70 	.word	0x20002c70

080056c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b094      	sub	sp, #80	@ 0x50
 80056c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80056ca:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80056ce:	2228      	movs	r2, #40	@ 0x28
 80056d0:	2100      	movs	r1, #0
 80056d2:	4618      	mov	r0, r3
 80056d4:	f005 fd36 	bl	800b144 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80056d8:	f107 0314 	add.w	r3, r7, #20
 80056dc:	2200      	movs	r2, #0
 80056de:	601a      	str	r2, [r3, #0]
 80056e0:	605a      	str	r2, [r3, #4]
 80056e2:	609a      	str	r2, [r3, #8]
 80056e4:	60da      	str	r2, [r3, #12]
 80056e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80056e8:	1d3b      	adds	r3, r7, #4
 80056ea:	2200      	movs	r2, #0
 80056ec:	601a      	str	r2, [r3, #0]
 80056ee:	605a      	str	r2, [r3, #4]
 80056f0:	609a      	str	r2, [r3, #8]
 80056f2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80056f4:	2309      	movs	r3, #9
 80056f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80056f8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80056fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80056fe:	2300      	movs	r3, #0
 8005700:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005702:	2301      	movs	r3, #1
 8005704:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8005706:	2301      	movs	r3, #1
 8005708:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800570a:	2302      	movs	r3, #2
 800570c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800570e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005712:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8005714:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8005718:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800571a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800571e:	4618      	mov	r0, r3
 8005720:	f003 fda0 	bl	8009264 <HAL_RCC_OscConfig>
 8005724:	4603      	mov	r3, r0
 8005726:	2b00      	cmp	r3, #0
 8005728:	d001      	beq.n	800572e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800572a:	f000 f9a1 	bl	8005a70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800572e:	230f      	movs	r3, #15
 8005730:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005732:	2302      	movs	r3, #2
 8005734:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005736:	2300      	movs	r3, #0
 8005738:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800573a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800573e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005740:	2300      	movs	r3, #0
 8005742:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005744:	f107 0314 	add.w	r3, r7, #20
 8005748:	2102      	movs	r1, #2
 800574a:	4618      	mov	r0, r3
 800574c:	f004 f80c 	bl	8009768 <HAL_RCC_ClockConfig>
 8005750:	4603      	mov	r3, r0
 8005752:	2b00      	cmp	r3, #0
 8005754:	d001      	beq.n	800575a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8005756:	f000 f98b 	bl	8005a70 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800575a:	2302      	movs	r3, #2
 800575c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800575e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005762:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005764:	1d3b      	adds	r3, r7, #4
 8005766:	4618      	mov	r0, r3
 8005768:	f004 f978 	bl	8009a5c <HAL_RCCEx_PeriphCLKConfig>
 800576c:	4603      	mov	r3, r0
 800576e:	2b00      	cmp	r3, #0
 8005770:	d001      	beq.n	8005776 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8005772:	f000 f97d 	bl	8005a70 <Error_Handler>
  }
}
 8005776:	bf00      	nop
 8005778:	3750      	adds	r7, #80	@ 0x50
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}
	...

08005780 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b084      	sub	sp, #16
 8005784:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */
  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8005786:	1d3b      	adds	r3, r7, #4
 8005788:	2200      	movs	r2, #0
 800578a:	601a      	str	r2, [r3, #0]
 800578c:	605a      	str	r2, [r3, #4]
 800578e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */
  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8005790:	4b18      	ldr	r3, [pc, #96]	@ (80057f4 <MX_ADC1_Init+0x74>)
 8005792:	4a19      	ldr	r2, [pc, #100]	@ (80057f8 <MX_ADC1_Init+0x78>)
 8005794:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8005796:	4b17      	ldr	r3, [pc, #92]	@ (80057f4 <MX_ADC1_Init+0x74>)
 8005798:	2200      	movs	r2, #0
 800579a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800579c:	4b15      	ldr	r3, [pc, #84]	@ (80057f4 <MX_ADC1_Init+0x74>)
 800579e:	2200      	movs	r2, #0
 80057a0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80057a2:	4b14      	ldr	r3, [pc, #80]	@ (80057f4 <MX_ADC1_Init+0x74>)
 80057a4:	2200      	movs	r2, #0
 80057a6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80057a8:	4b12      	ldr	r3, [pc, #72]	@ (80057f4 <MX_ADC1_Init+0x74>)
 80057aa:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80057ae:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80057b0:	4b10      	ldr	r3, [pc, #64]	@ (80057f4 <MX_ADC1_Init+0x74>)
 80057b2:	2200      	movs	r2, #0
 80057b4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80057b6:	4b0f      	ldr	r3, [pc, #60]	@ (80057f4 <MX_ADC1_Init+0x74>)
 80057b8:	2201      	movs	r2, #1
 80057ba:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80057bc:	480d      	ldr	r0, [pc, #52]	@ (80057f4 <MX_ADC1_Init+0x74>)
 80057be:	f001 f98d 	bl	8006adc <HAL_ADC_Init>
 80057c2:	4603      	mov	r3, r0
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d001      	beq.n	80057cc <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80057c8:	f000 f952 	bl	8005a70 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80057cc:	2301      	movs	r3, #1
 80057ce:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80057d0:	2301      	movs	r3, #1
 80057d2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80057d4:	2300      	movs	r3, #0
 80057d6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80057d8:	1d3b      	adds	r3, r7, #4
 80057da:	4619      	mov	r1, r3
 80057dc:	4805      	ldr	r0, [pc, #20]	@ (80057f4 <MX_ADC1_Init+0x74>)
 80057de:	f001 fb27 	bl	8006e30 <HAL_ADC_ConfigChannel>
 80057e2:	4603      	mov	r3, r0
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d001      	beq.n	80057ec <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80057e8:	f000 f942 	bl	8005a70 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  /* USER CODE END ADC1_Init 2 */

}
 80057ec:	bf00      	nop
 80057ee:	3710      	adds	r7, #16
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bd80      	pop	{r7, pc}
 80057f4:	20002b60 	.word	0x20002b60
 80057f8:	40012400 	.word	0x40012400

080057fc <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_Init 0 */
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */
  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8005800:	4b17      	ldr	r3, [pc, #92]	@ (8005860 <MX_CAN_Init+0x64>)
 8005802:	4a18      	ldr	r2, [pc, #96]	@ (8005864 <MX_CAN_Init+0x68>)
 8005804:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 8005806:	4b16      	ldr	r3, [pc, #88]	@ (8005860 <MX_CAN_Init+0x64>)
 8005808:	2204      	movs	r2, #4
 800580a:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800580c:	4b14      	ldr	r3, [pc, #80]	@ (8005860 <MX_CAN_Init+0x64>)
 800580e:	2200      	movs	r2, #0
 8005810:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8005812:	4b13      	ldr	r3, [pc, #76]	@ (8005860 <MX_CAN_Init+0x64>)
 8005814:	2200      	movs	r2, #0
 8005816:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_15TQ;
 8005818:	4b11      	ldr	r3, [pc, #68]	@ (8005860 <MX_CAN_Init+0x64>)
 800581a:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800581e:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8005820:	4b0f      	ldr	r3, [pc, #60]	@ (8005860 <MX_CAN_Init+0x64>)
 8005822:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005826:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8005828:	4b0d      	ldr	r3, [pc, #52]	@ (8005860 <MX_CAN_Init+0x64>)
 800582a:	2200      	movs	r2, #0
 800582c:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 800582e:	4b0c      	ldr	r3, [pc, #48]	@ (8005860 <MX_CAN_Init+0x64>)
 8005830:	2201      	movs	r2, #1
 8005832:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = ENABLE;
 8005834:	4b0a      	ldr	r3, [pc, #40]	@ (8005860 <MX_CAN_Init+0x64>)
 8005836:	2201      	movs	r2, #1
 8005838:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800583a:	4b09      	ldr	r3, [pc, #36]	@ (8005860 <MX_CAN_Init+0x64>)
 800583c:	2200      	movs	r2, #0
 800583e:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8005840:	4b07      	ldr	r3, [pc, #28]	@ (8005860 <MX_CAN_Init+0x64>)
 8005842:	2200      	movs	r2, #0
 8005844:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8005846:	4b06      	ldr	r3, [pc, #24]	@ (8005860 <MX_CAN_Init+0x64>)
 8005848:	2200      	movs	r2, #0
 800584a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 800584c:	4804      	ldr	r0, [pc, #16]	@ (8005860 <MX_CAN_Init+0x64>)
 800584e:	f001 fc31 	bl	80070b4 <HAL_CAN_Init>
 8005852:	4603      	mov	r3, r0
 8005854:	2b00      	cmp	r3, #0
 8005856:	d001      	beq.n	800585c <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8005858:	f000 f90a 	bl	8005a70 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  /* USER CODE END CAN_Init 2 */

}
 800585c:	bf00      	nop
 800585e:	bd80      	pop	{r7, pc}
 8005860:	20002b90 	.word	0x20002b90
 8005864:	40006400 	.word	0x40006400

08005868 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_Init 0 */
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */
  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800586c:	4b12      	ldr	r3, [pc, #72]	@ (80058b8 <MX_I2C1_Init+0x50>)
 800586e:	4a13      	ldr	r2, [pc, #76]	@ (80058bc <MX_I2C1_Init+0x54>)
 8005870:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8005872:	4b11      	ldr	r3, [pc, #68]	@ (80058b8 <MX_I2C1_Init+0x50>)
 8005874:	4a12      	ldr	r2, [pc, #72]	@ (80058c0 <MX_I2C1_Init+0x58>)
 8005876:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005878:	4b0f      	ldr	r3, [pc, #60]	@ (80058b8 <MX_I2C1_Init+0x50>)
 800587a:	2200      	movs	r2, #0
 800587c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800587e:	4b0e      	ldr	r3, [pc, #56]	@ (80058b8 <MX_I2C1_Init+0x50>)
 8005880:	2200      	movs	r2, #0
 8005882:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005884:	4b0c      	ldr	r3, [pc, #48]	@ (80058b8 <MX_I2C1_Init+0x50>)
 8005886:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800588a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800588c:	4b0a      	ldr	r3, [pc, #40]	@ (80058b8 <MX_I2C1_Init+0x50>)
 800588e:	2200      	movs	r2, #0
 8005890:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8005892:	4b09      	ldr	r3, [pc, #36]	@ (80058b8 <MX_I2C1_Init+0x50>)
 8005894:	2200      	movs	r2, #0
 8005896:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005898:	4b07      	ldr	r3, [pc, #28]	@ (80058b8 <MX_I2C1_Init+0x50>)
 800589a:	2200      	movs	r2, #0
 800589c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800589e:	4b06      	ldr	r3, [pc, #24]	@ (80058b8 <MX_I2C1_Init+0x50>)
 80058a0:	2200      	movs	r2, #0
 80058a2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80058a4:	4804      	ldr	r0, [pc, #16]	@ (80058b8 <MX_I2C1_Init+0x50>)
 80058a6:	f002 fc25 	bl	80080f4 <HAL_I2C_Init>
 80058aa:	4603      	mov	r3, r0
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d001      	beq.n	80058b4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80058b0:	f000 f8de 	bl	8005a70 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */
  /* USER CODE END I2C1_Init 2 */

}
 80058b4:	bf00      	nop
 80058b6:	bd80      	pop	{r7, pc}
 80058b8:	20002bb8 	.word	0x20002bb8
 80058bc:	40005400 	.word	0x40005400
 80058c0:	000186a0 	.word	0x000186a0

080058c4 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80058c8:	4b09      	ldr	r3, [pc, #36]	@ (80058f0 <MX_IWDG_Init+0x2c>)
 80058ca:	4a0a      	ldr	r2, [pc, #40]	@ (80058f4 <MX_IWDG_Init+0x30>)
 80058cc:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 80058ce:	4b08      	ldr	r3, [pc, #32]	@ (80058f0 <MX_IWDG_Init+0x2c>)
 80058d0:	2204      	movs	r2, #4
 80058d2:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 625;
 80058d4:	4b06      	ldr	r3, [pc, #24]	@ (80058f0 <MX_IWDG_Init+0x2c>)
 80058d6:	f240 2271 	movw	r2, #625	@ 0x271
 80058da:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80058dc:	4804      	ldr	r0, [pc, #16]	@ (80058f0 <MX_IWDG_Init+0x2c>)
 80058de:	f003 fc6e 	bl	80091be <HAL_IWDG_Init>
 80058e2:	4603      	mov	r3, r0
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d001      	beq.n	80058ec <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 80058e8:	f000 f8c2 	bl	8005a70 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80058ec:	bf00      	nop
 80058ee:	bd80      	pop	{r7, pc}
 80058f0:	20002c0c 	.word	0x20002c0c
 80058f4:	40003000 	.word	0x40003000

080058f8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80058fc:	4b17      	ldr	r3, [pc, #92]	@ (800595c <MX_SPI2_Init+0x64>)
 80058fe:	4a18      	ldr	r2, [pc, #96]	@ (8005960 <MX_SPI2_Init+0x68>)
 8005900:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8005902:	4b16      	ldr	r3, [pc, #88]	@ (800595c <MX_SPI2_Init+0x64>)
 8005904:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8005908:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800590a:	4b14      	ldr	r3, [pc, #80]	@ (800595c <MX_SPI2_Init+0x64>)
 800590c:	2200      	movs	r2, #0
 800590e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8005910:	4b12      	ldr	r3, [pc, #72]	@ (800595c <MX_SPI2_Init+0x64>)
 8005912:	2200      	movs	r2, #0
 8005914:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005916:	4b11      	ldr	r3, [pc, #68]	@ (800595c <MX_SPI2_Init+0x64>)
 8005918:	2200      	movs	r2, #0
 800591a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800591c:	4b0f      	ldr	r3, [pc, #60]	@ (800595c <MX_SPI2_Init+0x64>)
 800591e:	2200      	movs	r2, #0
 8005920:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8005922:	4b0e      	ldr	r3, [pc, #56]	@ (800595c <MX_SPI2_Init+0x64>)
 8005924:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005928:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800592a:	4b0c      	ldr	r3, [pc, #48]	@ (800595c <MX_SPI2_Init+0x64>)
 800592c:	2200      	movs	r2, #0
 800592e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005930:	4b0a      	ldr	r3, [pc, #40]	@ (800595c <MX_SPI2_Init+0x64>)
 8005932:	2200      	movs	r2, #0
 8005934:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8005936:	4b09      	ldr	r3, [pc, #36]	@ (800595c <MX_SPI2_Init+0x64>)
 8005938:	2200      	movs	r2, #0
 800593a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800593c:	4b07      	ldr	r3, [pc, #28]	@ (800595c <MX_SPI2_Init+0x64>)
 800593e:	2200      	movs	r2, #0
 8005940:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8005942:	4b06      	ldr	r3, [pc, #24]	@ (800595c <MX_SPI2_Init+0x64>)
 8005944:	220a      	movs	r2, #10
 8005946:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8005948:	4804      	ldr	r0, [pc, #16]	@ (800595c <MX_SPI2_Init+0x64>)
 800594a:	f004 f93d 	bl	8009bc8 <HAL_SPI_Init>
 800594e:	4603      	mov	r3, r0
 8005950:	2b00      	cmp	r3, #0
 8005952:	d001      	beq.n	8005958 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8005954:	f000 f88c 	bl	8005a70 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8005958:	bf00      	nop
 800595a:	bd80      	pop	{r7, pc}
 800595c:	20002c18 	.word	0x20002c18
 8005960:	40003800 	.word	0x40003800

08005964 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b088      	sub	sp, #32
 8005968:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800596a:	f107 0310 	add.w	r3, r7, #16
 800596e:	2200      	movs	r2, #0
 8005970:	601a      	str	r2, [r3, #0]
 8005972:	605a      	str	r2, [r3, #4]
 8005974:	609a      	str	r2, [r3, #8]
 8005976:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005978:	4b39      	ldr	r3, [pc, #228]	@ (8005a60 <MX_GPIO_Init+0xfc>)
 800597a:	699b      	ldr	r3, [r3, #24]
 800597c:	4a38      	ldr	r2, [pc, #224]	@ (8005a60 <MX_GPIO_Init+0xfc>)
 800597e:	f043 0310 	orr.w	r3, r3, #16
 8005982:	6193      	str	r3, [r2, #24]
 8005984:	4b36      	ldr	r3, [pc, #216]	@ (8005a60 <MX_GPIO_Init+0xfc>)
 8005986:	699b      	ldr	r3, [r3, #24]
 8005988:	f003 0310 	and.w	r3, r3, #16
 800598c:	60fb      	str	r3, [r7, #12]
 800598e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005990:	4b33      	ldr	r3, [pc, #204]	@ (8005a60 <MX_GPIO_Init+0xfc>)
 8005992:	699b      	ldr	r3, [r3, #24]
 8005994:	4a32      	ldr	r2, [pc, #200]	@ (8005a60 <MX_GPIO_Init+0xfc>)
 8005996:	f043 0320 	orr.w	r3, r3, #32
 800599a:	6193      	str	r3, [r2, #24]
 800599c:	4b30      	ldr	r3, [pc, #192]	@ (8005a60 <MX_GPIO_Init+0xfc>)
 800599e:	699b      	ldr	r3, [r3, #24]
 80059a0:	f003 0320 	and.w	r3, r3, #32
 80059a4:	60bb      	str	r3, [r7, #8]
 80059a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80059a8:	4b2d      	ldr	r3, [pc, #180]	@ (8005a60 <MX_GPIO_Init+0xfc>)
 80059aa:	699b      	ldr	r3, [r3, #24]
 80059ac:	4a2c      	ldr	r2, [pc, #176]	@ (8005a60 <MX_GPIO_Init+0xfc>)
 80059ae:	f043 0304 	orr.w	r3, r3, #4
 80059b2:	6193      	str	r3, [r2, #24]
 80059b4:	4b2a      	ldr	r3, [pc, #168]	@ (8005a60 <MX_GPIO_Init+0xfc>)
 80059b6:	699b      	ldr	r3, [r3, #24]
 80059b8:	f003 0304 	and.w	r3, r3, #4
 80059bc:	607b      	str	r3, [r7, #4]
 80059be:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80059c0:	4b27      	ldr	r3, [pc, #156]	@ (8005a60 <MX_GPIO_Init+0xfc>)
 80059c2:	699b      	ldr	r3, [r3, #24]
 80059c4:	4a26      	ldr	r2, [pc, #152]	@ (8005a60 <MX_GPIO_Init+0xfc>)
 80059c6:	f043 0308 	orr.w	r3, r3, #8
 80059ca:	6193      	str	r3, [r2, #24]
 80059cc:	4b24      	ldr	r3, [pc, #144]	@ (8005a60 <MX_GPIO_Init+0xfc>)
 80059ce:	699b      	ldr	r3, [r3, #24]
 80059d0:	f003 0308 	and.w	r3, r3, #8
 80059d4:	603b      	str	r3, [r7, #0]
 80059d6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80059d8:	2200      	movs	r2, #0
 80059da:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80059de:	4821      	ldr	r0, [pc, #132]	@ (8005a64 <MX_GPIO_Init+0x100>)
 80059e0:	f002 fb70 	bl	80080c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 80059e4:	2200      	movs	r2, #0
 80059e6:	f44f 717e 	mov.w	r1, #1016	@ 0x3f8
 80059ea:	481f      	ldr	r0, [pc, #124]	@ (8005a68 <MX_GPIO_Init+0x104>)
 80059ec:	f002 fb6a 	bl	80080c4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_12, GPIO_PIN_RESET);
 80059f0:	2200      	movs	r2, #0
 80059f2:	f241 0101 	movw	r1, #4097	@ 0x1001
 80059f6:	481d      	ldr	r0, [pc, #116]	@ (8005a6c <MX_GPIO_Init+0x108>)
 80059f8:	f002 fb64 	bl	80080c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80059fc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005a00:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005a02:	2301      	movs	r3, #1
 8005a04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a06:	2300      	movs	r3, #0
 8005a08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a0a:	2302      	movs	r3, #2
 8005a0c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005a0e:	f107 0310 	add.w	r3, r7, #16
 8005a12:	4619      	mov	r1, r3
 8005a14:	4813      	ldr	r0, [pc, #76]	@ (8005a64 <MX_GPIO_Init+0x100>)
 8005a16:	f002 f9d1 	bl	8007dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA5 PA6
                           PA7 PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8005a1a:	f44f 737e 	mov.w	r3, #1016	@ 0x3f8
 8005a1e:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005a20:	2301      	movs	r3, #1
 8005a22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a24:	2300      	movs	r3, #0
 8005a26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a28:	2302      	movs	r3, #2
 8005a2a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a2c:	f107 0310 	add.w	r3, r7, #16
 8005a30:	4619      	mov	r1, r3
 8005a32:	480d      	ldr	r0, [pc, #52]	@ (8005a68 <MX_GPIO_Init+0x104>)
 8005a34:	f002 f9c2 	bl	8007dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_12;
 8005a38:	f241 0301 	movw	r3, #4097	@ 0x1001
 8005a3c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a42:	2300      	movs	r3, #0
 8005a44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a46:	2302      	movs	r3, #2
 8005a48:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005a4a:	f107 0310 	add.w	r3, r7, #16
 8005a4e:	4619      	mov	r1, r3
 8005a50:	4806      	ldr	r0, [pc, #24]	@ (8005a6c <MX_GPIO_Init+0x108>)
 8005a52:	f002 f9b3 	bl	8007dbc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8005a56:	bf00      	nop
 8005a58:	3720      	adds	r7, #32
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}
 8005a5e:	bf00      	nop
 8005a60:	40021000 	.word	0x40021000
 8005a64:	40011000 	.word	0x40011000
 8005a68:	40010800 	.word	0x40010800
 8005a6c:	40010c00 	.word	0x40010c00

08005a70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005a70:	b480      	push	{r7}
 8005a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 8005a74:	bf00      	nop
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bc80      	pop	{r7}
 8005a7a:	4770      	bx	lr

08005a7c <Com_Task>:

 //volatile tMsg_LED_Funtion tLED_Msg;
// mgr_com chua cac ham giao tiep de lay du lieu va duoc goi tu application

void Com_Task(void)
{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	af00      	add	r7, sp, #0

		LED_RUN(&Msg_CAN_RX[LED1_CAN],&Msg_CAN_RX[LED2_CAN]);
 8005a80:	4906      	ldr	r1, [pc, #24]	@ (8005a9c <Com_Task+0x20>)
 8005a82:	4807      	ldr	r0, [pc, #28]	@ (8005aa0 <Com_Task+0x24>)
 8005a84:	f7fe ffb2 	bl	80049ec <LED_RUN>
		if(Delay_GetTimer(TID_TIMER_UPDT))
 8005a88:	2003      	movs	r0, #3
 8005a8a:	f7ff f9d9 	bl	8004e40 <Delay_GetTimer>
 8005a8e:	4603      	mov	r3, r0
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d001      	beq.n	8005a98 <Com_Task+0x1c>
		{
		  reset_microcontroller();
 8005a94:	f000 fb30 	bl	80060f8 <reset_microcontroller>
		}

}
 8005a98:	bf00      	nop
 8005a9a:	bd80      	pop	{r7, pc}
 8005a9c:	20002c7c 	.word	0x20002c7c
 8005aa0:	20002c74 	.word	0x20002c74

08005aa4 <Update_FW_ComTask>:
void Update_FW_ComTask(void)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b086      	sub	sp, #24
 8005aa8:	af00      	add	r7, sp, #0
	static uint8_t unlock_key=0x00U;
	uint16_t index1=0x00U;
 8005aaa:	2300      	movs	r3, #0
 8005aac:	82fb      	strh	r3, [r7, #22]
	static uint16_t last_addr_cnt=0x00U;
	uint8_t On_Time=0x00U;
 8005aae:	2300      	movs	r3, #0
 8005ab0:	73fb      	strb	r3, [r7, #15]
	uint8_t bufer_data[10];
	uint16_t send_cnt=0x00U,remain_256=0x00U,delay_cnt=0x00U;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	82bb      	strh	r3, [r7, #20]
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	827b      	strh	r3, [r7, #18]
 8005aba:	2300      	movs	r3, #0
 8005abc:	823b      	strh	r3, [r7, #16]

	switch(step_update)
 8005abe:	4baf      	ldr	r3, [pc, #700]	@ (8005d7c <Update_FW_ComTask+0x2d8>)
 8005ac0:	781b      	ldrb	r3, [r3, #0]
 8005ac2:	b2db      	uxtb	r3, r3
 8005ac4:	3b01      	subs	r3, #1
 8005ac6:	2b03      	cmp	r3, #3
 8005ac8:	f200 82f5 	bhi.w	80060b6 <Update_FW_ComTask+0x612>
 8005acc:	a201      	add	r2, pc, #4	@ (adr r2, 8005ad4 <Update_FW_ComTask+0x30>)
 8005ace:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ad2:	bf00      	nop
 8005ad4:	08005ae5 	.word	0x08005ae5
 8005ad8:	08005c31 	.word	0x08005c31
 8005adc:	08005eb9 	.word	0x08005eb9
 8005ae0:	0800607f 	.word	0x0800607f
	{
		case DOWNLOAD_BEGIN:
		{
			//download_type = 0x01;//Info[1];
			SEND_7DF(STANDARD_MODE);
 8005ae4:	2001      	movs	r0, #1
 8005ae6:	f7fd fc71 	bl	80033cc <SEND_7DF>
			HAL_Delay(500);
 8005aea:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005aee:	f000 ffd1 	bl	8006a94 <HAL_Delay>
			CAN_Rx_Complete_Flag = 0x00U;
 8005af2:	4ba3      	ldr	r3, [pc, #652]	@ (8005d80 <Update_FW_ComTask+0x2dc>)
 8005af4:	2200      	movs	r2, #0
 8005af6:	701a      	strb	r2, [r3, #0]
			while((CAN_Rx_Complete_Flag == 0x00))
 8005af8:	e00d      	b.n	8005b16 <Update_FW_ComTask+0x72>
			{
				SEND_796(SWVERSION);
 8005afa:	2002      	movs	r0, #2
 8005afc:	f7fd fdc8 	bl	8003690 <SEND_796>
				Transfer_Mode = SWVERSION;
 8005b00:	4ba0      	ldr	r3, [pc, #640]	@ (8005d84 <Update_FW_ComTask+0x2e0>)
 8005b02:	2202      	movs	r2, #2
 8005b04:	701a      	strb	r2, [r3, #0]
				HAL_Delay(200);
 8005b06:	20c8      	movs	r0, #200	@ 0xc8
 8005b08:	f000 ffc4 	bl	8006a94 <HAL_Delay>
				if(step_update==DOWNLOAD_STOP) break;
 8005b0c:	4b9b      	ldr	r3, [pc, #620]	@ (8005d7c <Update_FW_ComTask+0x2d8>)
 8005b0e:	781b      	ldrb	r3, [r3, #0]
 8005b10:	b2db      	uxtb	r3, r3
 8005b12:	2b04      	cmp	r3, #4
 8005b14:	d005      	beq.n	8005b22 <Update_FW_ComTask+0x7e>
			while((CAN_Rx_Complete_Flag == 0x00))
 8005b16:	4b9a      	ldr	r3, [pc, #616]	@ (8005d80 <Update_FW_ComTask+0x2dc>)
 8005b18:	781b      	ldrb	r3, [r3, #0]
 8005b1a:	b2db      	uxtb	r3, r3
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d0ec      	beq.n	8005afa <Update_FW_ComTask+0x56>
 8005b20:	e000      	b.n	8005b24 <Update_FW_ComTask+0x80>
				if(step_update==DOWNLOAD_STOP) break;
 8005b22:	bf00      	nop
			}
			LED_STATUS_UPDOWNLOAD = 0x00U;
 8005b24:	4b98      	ldr	r3, [pc, #608]	@ (8005d88 <Update_FW_ComTask+0x2e4>)
 8005b26:	2200      	movs	r2, #0
 8005b28:	701a      	strb	r2, [r3, #0]

			SEND_541(0x03U);// 541 IGN_ON
 8005b2a:	2003      	movs	r0, #3
 8005b2c:	f7fe f8f4 	bl	8003d18 <SEND_541>

			SEND_7DF(STANDARD_MODE);
 8005b30:	2001      	movs	r0, #1
 8005b32:	f7fd fc4b 	bl	80033cc <SEND_7DF>
			HAL_Delay(500);
 8005b36:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005b3a:	f000 ffab 	bl	8006a94 <HAL_Delay>
			SEND_541(0x03U);// 541 IGN_ON
 8005b3e:	2003      	movs	r0, #3
 8005b40:	f7fe f8ea 	bl	8003d18 <SEND_541>
			SEND_7DF(EXTENDED_MODE);
 8005b44:	2003      	movs	r0, #3
 8005b46:	f7fd fc41 	bl	80033cc <SEND_7DF>
			HAL_Delay(500);
 8005b4a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005b4e:	f000 ffa1 	bl	8006a94 <HAL_Delay>
			CAN_Rx_Complete_Flag = 0x00U;
 8005b52:	4b8b      	ldr	r3, [pc, #556]	@ (8005d80 <Update_FW_ComTask+0x2dc>)
 8005b54:	2200      	movs	r2, #0
 8005b56:	701a      	strb	r2, [r3, #0]
			while((CAN_Rx_Complete_Flag == 0x00))
 8005b58:	e010      	b.n	8005b7c <Update_FW_ComTask+0xd8>
			{
				SEND_541(0x03U);// 541 IGN_ON
 8005b5a:	2003      	movs	r0, #3
 8005b5c:	f7fe f8dc 	bl	8003d18 <SEND_541>
				SEND_796(EXTENDED_SESSION);
 8005b60:	2004      	movs	r0, #4
 8005b62:	f7fd fd95 	bl	8003690 <SEND_796>
				Transfer_Mode = EXTENDED_SESSION;
 8005b66:	4b87      	ldr	r3, [pc, #540]	@ (8005d84 <Update_FW_ComTask+0x2e0>)
 8005b68:	2204      	movs	r2, #4
 8005b6a:	701a      	strb	r2, [r3, #0]
				HAL_Delay(100);
 8005b6c:	2064      	movs	r0, #100	@ 0x64
 8005b6e:	f000 ff91 	bl	8006a94 <HAL_Delay>
				if(step_update==DOWNLOAD_STOP) break;
 8005b72:	4b82      	ldr	r3, [pc, #520]	@ (8005d7c <Update_FW_ComTask+0x2d8>)
 8005b74:	781b      	ldrb	r3, [r3, #0]
 8005b76:	b2db      	uxtb	r3, r3
 8005b78:	2b04      	cmp	r3, #4
 8005b7a:	d005      	beq.n	8005b88 <Update_FW_ComTask+0xe4>
			while((CAN_Rx_Complete_Flag == 0x00))
 8005b7c:	4b80      	ldr	r3, [pc, #512]	@ (8005d80 <Update_FW_ComTask+0x2dc>)
 8005b7e:	781b      	ldrb	r3, [r3, #0]
 8005b80:	b2db      	uxtb	r3, r3
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d0e9      	beq.n	8005b5a <Update_FW_ComTask+0xb6>
 8005b86:	e000      	b.n	8005b8a <Update_FW_ComTask+0xe6>
				if(step_update==DOWNLOAD_STOP) break;
 8005b88:	bf00      	nop
			}
			LED_STATUS_UPDOWNLOAD = 0x01U;
 8005b8a:	4b7f      	ldr	r3, [pc, #508]	@ (8005d88 <Update_FW_ComTask+0x2e4>)
 8005b8c:	2201      	movs	r2, #1
 8005b8e:	701a      	strb	r2, [r3, #0]
			SEND_541(0x03U);// 541 IGN_ON
 8005b90:	2003      	movs	r0, #3
 8005b92:	f7fe f8c1 	bl	8003d18 <SEND_541>

			SEND_7DF(CONTROLDTC_OFF);
 8005b96:	2005      	movs	r0, #5
 8005b98:	f7fd fc18 	bl	80033cc <SEND_7DF>
			HAL_Delay(100);
 8005b9c:	2064      	movs	r0, #100	@ 0x64
 8005b9e:	f000 ff79 	bl	8006a94 <HAL_Delay>

			SEND_541(0x03U);// 541 IGN_ON
 8005ba2:	2003      	movs	r0, #3
 8005ba4:	f7fe f8b8 	bl	8003d18 <SEND_541>

			SEND_7DF(COMM_CONTROL_DISABLE);
 8005ba8:	2006      	movs	r0, #6
 8005baa:	f7fd fc0f 	bl	80033cc <SEND_7DF>
			HAL_Delay(500);
 8005bae:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005bb2:	f000 ff6f 	bl	8006a94 <HAL_Delay>
			CAN_Rx_Complete_Flag = 0x00U;
 8005bb6:	4b72      	ldr	r3, [pc, #456]	@ (8005d80 <Update_FW_ComTask+0x2dc>)
 8005bb8:	2200      	movs	r2, #0
 8005bba:	701a      	strb	r2, [r3, #0]

			SEND_541(0x03U);// 541 IGN_ON
 8005bbc:	2003      	movs	r0, #3
 8005bbe:	f7fe f8ab 	bl	8003d18 <SEND_541>
			SEND_796(PROGRAMMING_SESSION);
 8005bc2:	2007      	movs	r0, #7
 8005bc4:	f7fd fd64 	bl	8003690 <SEND_796>
			Transfer_Mode = PROGRAMMING_SESSION;
 8005bc8:	4b6e      	ldr	r3, [pc, #440]	@ (8005d84 <Update_FW_ComTask+0x2e0>)
 8005bca:	2207      	movs	r2, #7
 8005bcc:	701a      	strb	r2, [r3, #0]
			HAL_Delay(100);
 8005bce:	2064      	movs	r0, #100	@ 0x64
 8005bd0:	f000 ff60 	bl	8006a94 <HAL_Delay>
			//}
			LED_STATUS_UPDOWNLOAD = 0x00U;
 8005bd4:	4b6c      	ldr	r3, [pc, #432]	@ (8005d88 <Update_FW_ComTask+0x2e4>)
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	701a      	strb	r2, [r3, #0]
			CAN_Rx_Complete_Flag = 0x00U;
 8005bda:	4b69      	ldr	r3, [pc, #420]	@ (8005d80 <Update_FW_ComTask+0x2dc>)
 8005bdc:	2200      	movs	r2, #0
 8005bde:	701a      	strb	r2, [r3, #0]

			SEND_541(0x03U);// 541 IGN_ON
 8005be0:	2003      	movs	r0, #3
 8005be2:	f7fe f899 	bl	8003d18 <SEND_541>
			SEND_796(REQUEST_SEED);
 8005be6:	2008      	movs	r0, #8
 8005be8:	f7fd fd52 	bl	8003690 <SEND_796>
			Transfer_Mode = REQUEST_SEED;
 8005bec:	4b65      	ldr	r3, [pc, #404]	@ (8005d84 <Update_FW_ComTask+0x2e0>)
 8005bee:	2208      	movs	r2, #8
 8005bf0:	701a      	strb	r2, [r3, #0]
			HAL_Delay(100);
 8005bf2:	2064      	movs	r0, #100	@ 0x64
 8005bf4:	f000 ff4e 	bl	8006a94 <HAL_Delay>

			LED_STATUS_UPDOWNLOAD = 0x01U;
 8005bf8:	4b63      	ldr	r3, [pc, #396]	@ (8005d88 <Update_FW_ComTask+0x2e4>)
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	701a      	strb	r2, [r3, #0]
			CAN_Rx_Complete_Flag = 0x00U;
 8005bfe:	4b60      	ldr	r3, [pc, #384]	@ (8005d80 <Update_FW_ComTask+0x2dc>)
 8005c00:	2200      	movs	r2, #0
 8005c02:	701a      	strb	r2, [r3, #0]
			SEND_541(0x03U);// 541 IGN_ON
 8005c04:	2003      	movs	r0, #3
 8005c06:	f7fe f887 	bl	8003d18 <SEND_541>
			SEND_796(SEND_KEY);
 8005c0a:	2009      	movs	r0, #9
 8005c0c:	f7fd fd40 	bl	8003690 <SEND_796>
			Transfer_Mode = SEND_KEY;
 8005c10:	4b5c      	ldr	r3, [pc, #368]	@ (8005d84 <Update_FW_ComTask+0x2e0>)
 8005c12:	2209      	movs	r2, #9
 8005c14:	701a      	strb	r2, [r3, #0]
			HAL_Delay(100);
 8005c16:	2064      	movs	r0, #100	@ 0x64
 8005c18:	f000 ff3c 	bl	8006a94 <HAL_Delay>
			if(step_update==0x04) break;
 8005c1c:	4b57      	ldr	r3, [pc, #348]	@ (8005d7c <Update_FW_ComTask+0x2d8>)
 8005c1e:	781b      	ldrb	r3, [r3, #0]
 8005c20:	b2db      	uxtb	r3, r3
 8005c22:	2b04      	cmp	r3, #4
 8005c24:	f000 8252 	beq.w	80060cc <Update_FW_ComTask+0x628>
			step_update=DOWNLOAD_UNLOCK;
 8005c28:	4b54      	ldr	r3, [pc, #336]	@ (8005d7c <Update_FW_ComTask+0x2d8>)
 8005c2a:	2202      	movs	r2, #2
 8005c2c:	701a      	strb	r2, [r3, #0]
		}
		break;
 8005c2e:	e252      	b.n	80060d6 <Update_FW_ComTask+0x632>
		case DOWNLOAD_UNLOCK:
		{
			On_Time=Delay_GetTimer(TID_COUNT_10ms);
 8005c30:	2001      	movs	r0, #1
 8005c32:	f7ff f905 	bl	8004e40 <Delay_GetTimer>
 8005c36:	4603      	mov	r3, r0
 8005c38:	73fb      	strb	r3, [r7, #15]
			if(On_Time==1)
 8005c3a:	7bfb      	ldrb	r3, [r7, #15]
 8005c3c:	2b01      	cmp	r3, #1
 8005c3e:	f040 8247 	bne.w	80060d0 <Update_FW_ComTask+0x62c>
			{
				switch(*(UartPtr[0]))
 8005c42:	4b52      	ldr	r3, [pc, #328]	@ (8005d8c <Update_FW_ComTask+0x2e8>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	781b      	ldrb	r3, [r3, #0]
 8005c48:	2b02      	cmp	r3, #2
 8005c4a:	f000 8090 	beq.w	8005d6e <Update_FW_ComTask+0x2ca>
 8005c4e:	2b02      	cmp	r3, #2
 8005c50:	f300 823e 	bgt.w	80060d0 <Update_FW_ComTask+0x62c>
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d002      	beq.n	8005c5e <Update_FW_ComTask+0x1ba>
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d071      	beq.n	8005d40 <Update_FW_ComTask+0x29c>
					}
					break;
				};
			 }
			}
			break;
 8005c5c:	e238      	b.n	80060d0 <Update_FW_ComTask+0x62c>
							SEND_541(0x03U);// 541 IGN_ON
 8005c5e:	2003      	movs	r0, #3
 8005c60:	f7fe f85a 	bl	8003d18 <SEND_541>
							SEND_796(READ_PARTNUMBER);
 8005c64:	2010      	movs	r0, #16
 8005c66:	f7fd fd13 	bl	8003690 <SEND_796>
							HAL_Delay(100);
 8005c6a:	2064      	movs	r0, #100	@ 0x64
 8005c6c:	f000 ff12 	bl	8006a94 <HAL_Delay>
							bufer_data[0]=DataCanMsg.DATA[5];
 8005c70:	4b47      	ldr	r3, [pc, #284]	@ (8005d90 <Update_FW_ComTask+0x2ec>)
 8005c72:	7adb      	ldrb	r3, [r3, #11]
 8005c74:	713b      	strb	r3, [r7, #4]
							bufer_data[1]=DataCanMsg.DATA[6];
 8005c76:	4b46      	ldr	r3, [pc, #280]	@ (8005d90 <Update_FW_ComTask+0x2ec>)
 8005c78:	7b1b      	ldrb	r3, [r3, #12]
 8005c7a:	717b      	strb	r3, [r7, #5]
							bufer_data[2]=DataCanMsg.DATA[7];
 8005c7c:	4b44      	ldr	r3, [pc, #272]	@ (8005d90 <Update_FW_ComTask+0x2ec>)
 8005c7e:	7b5b      	ldrb	r3, [r3, #13]
 8005c80:	71bb      	strb	r3, [r7, #6]
							HAL_Delay(20);
 8005c82:	2014      	movs	r0, #20
 8005c84:	f000 ff06 	bl	8006a94 <HAL_Delay>
							SEND_796(CONTROL_FLOW);
 8005c88:	2011      	movs	r0, #17
 8005c8a:	f7fd fd01 	bl	8003690 <SEND_796>
							HAL_Delay(20);
 8005c8e:	2014      	movs	r0, #20
 8005c90:	f000 ff00 	bl	8006a94 <HAL_Delay>
							bufer_data[3]=DataCanMsg.DATA[1];
 8005c94:	4b3e      	ldr	r3, [pc, #248]	@ (8005d90 <Update_FW_ComTask+0x2ec>)
 8005c96:	79db      	ldrb	r3, [r3, #7]
 8005c98:	71fb      	strb	r3, [r7, #7]
							bufer_data[4]=DataCanMsg.DATA[2];
 8005c9a:	4b3d      	ldr	r3, [pc, #244]	@ (8005d90 <Update_FW_ComTask+0x2ec>)
 8005c9c:	7a1b      	ldrb	r3, [r3, #8]
 8005c9e:	723b      	strb	r3, [r7, #8]
							bufer_data[5]=DataCanMsg.DATA[3];
 8005ca0:	4b3b      	ldr	r3, [pc, #236]	@ (8005d90 <Update_FW_ComTask+0x2ec>)
 8005ca2:	7a5b      	ldrb	r3, [r3, #9]
 8005ca4:	727b      	strb	r3, [r7, #9]
							bufer_data[6]=DataCanMsg.DATA[4];
 8005ca6:	4b3a      	ldr	r3, [pc, #232]	@ (8005d90 <Update_FW_ComTask+0x2ec>)
 8005ca8:	7a9b      	ldrb	r3, [r3, #10]
 8005caa:	72bb      	strb	r3, [r7, #10]
							bufer_data[7]=DataCanMsg.DATA[5];
 8005cac:	4b38      	ldr	r3, [pc, #224]	@ (8005d90 <Update_FW_ComTask+0x2ec>)
 8005cae:	7adb      	ldrb	r3, [r3, #11]
 8005cb0:	72fb      	strb	r3, [r7, #11]
							bufer_data[8]=DataCanMsg.DATA[6];
 8005cb2:	4b37      	ldr	r3, [pc, #220]	@ (8005d90 <Update_FW_ComTask+0x2ec>)
 8005cb4:	7b1b      	ldrb	r3, [r3, #12]
 8005cb6:	733b      	strb	r3, [r7, #12]
							bufer_data[9]=DataCanMsg.DATA[7];
 8005cb8:	4b35      	ldr	r3, [pc, #212]	@ (8005d90 <Update_FW_ComTask+0x2ec>)
 8005cba:	7b5b      	ldrb	r3, [r3, #13]
 8005cbc:	737b      	strb	r3, [r7, #13]
							HAL_Delay(10);
 8005cbe:	200a      	movs	r0, #10
 8005cc0:	f000 fee8 	bl	8006a94 <HAL_Delay>
							if ( (bufer_data[0] == 'M') && (bufer_data[1] == 'C') && (bufer_data[2] == 'N') &&
 8005cc4:	793b      	ldrb	r3, [r7, #4]
 8005cc6:	2b4d      	cmp	r3, #77	@ 0x4d
 8005cc8:	d11e      	bne.n	8005d08 <Update_FW_ComTask+0x264>
 8005cca:	797b      	ldrb	r3, [r7, #5]
 8005ccc:	2b43      	cmp	r3, #67	@ 0x43
 8005cce:	d11b      	bne.n	8005d08 <Update_FW_ComTask+0x264>
 8005cd0:	79bb      	ldrb	r3, [r7, #6]
 8005cd2:	2b4e      	cmp	r3, #78	@ 0x4e
 8005cd4:	d118      	bne.n	8005d08 <Update_FW_ComTask+0x264>
								(bufer_data[3] == 'E') && (bufer_data[4] == 'X') && (bufer_data[5] == 'W') &&
 8005cd6:	79fb      	ldrb	r3, [r7, #7]
							if ( (bufer_data[0] == 'M') && (bufer_data[1] == 'C') && (bufer_data[2] == 'N') &&
 8005cd8:	2b45      	cmp	r3, #69	@ 0x45
 8005cda:	d115      	bne.n	8005d08 <Update_FW_ComTask+0x264>
								(bufer_data[3] == 'E') && (bufer_data[4] == 'X') && (bufer_data[5] == 'W') &&
 8005cdc:	7a3b      	ldrb	r3, [r7, #8]
 8005cde:	2b58      	cmp	r3, #88	@ 0x58
 8005ce0:	d112      	bne.n	8005d08 <Update_FW_ComTask+0x264>
 8005ce2:	7a7b      	ldrb	r3, [r7, #9]
 8005ce4:	2b57      	cmp	r3, #87	@ 0x57
 8005ce6:	d10f      	bne.n	8005d08 <Update_FW_ComTask+0x264>
								(bufer_data[6] == 'R') && (bufer_data[7] == 'I') && (bufer_data[8] == 'T') &&
 8005ce8:	7abb      	ldrb	r3, [r7, #10]
								(bufer_data[3] == 'E') && (bufer_data[4] == 'X') && (bufer_data[5] == 'W') &&
 8005cea:	2b52      	cmp	r3, #82	@ 0x52
 8005cec:	d10c      	bne.n	8005d08 <Update_FW_ComTask+0x264>
								(bufer_data[6] == 'R') && (bufer_data[7] == 'I') && (bufer_data[8] == 'T') &&
 8005cee:	7afb      	ldrb	r3, [r7, #11]
 8005cf0:	2b49      	cmp	r3, #73	@ 0x49
 8005cf2:	d109      	bne.n	8005d08 <Update_FW_ComTask+0x264>
 8005cf4:	7b3b      	ldrb	r3, [r7, #12]
 8005cf6:	2b54      	cmp	r3, #84	@ 0x54
 8005cf8:	d106      	bne.n	8005d08 <Update_FW_ComTask+0x264>
								(bufer_data[9] == 'E') ) //DescGetStateSecurityAccess() == kDescStateSecurityAccessUnlockedL1) //&& (DescGetStateSession() == kDescStateSessionProgramming)
 8005cfa:	7b7b      	ldrb	r3, [r7, #13]
								(bufer_data[6] == 'R') && (bufer_data[7] == 'I') && (bufer_data[8] == 'T') &&
 8005cfc:	2b45      	cmp	r3, #69	@ 0x45
 8005cfe:	d103      	bne.n	8005d08 <Update_FW_ComTask+0x264>
								unlock_key=0x00U;// da mo khoa
 8005d00:	4b24      	ldr	r3, [pc, #144]	@ (8005d94 <Update_FW_ComTask+0x2f0>)
 8005d02:	2200      	movs	r2, #0
 8005d04:	701a      	strb	r2, [r3, #0]
 8005d06:	e002      	b.n	8005d0e <Update_FW_ComTask+0x26a>
								unlock_key=0x00U;// da khoa
 8005d08:	4b22      	ldr	r3, [pc, #136]	@ (8005d94 <Update_FW_ComTask+0x2f0>)
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	701a      	strb	r2, [r3, #0]
							HAL_Delay(20);
 8005d0e:	2014      	movs	r0, #20
 8005d10:	f000 fec0 	bl	8006a94 <HAL_Delay>
							SEND_541(0x03U);// 541 IGN_ON
 8005d14:	2003      	movs	r0, #3
 8005d16:	f7fd ffff 	bl	8003d18 <SEND_541>
							if(unlock_key==0X01u)
 8005d1a:	4b1e      	ldr	r3, [pc, #120]	@ (8005d94 <Update_FW_ComTask+0x2f0>)
 8005d1c:	781b      	ldrb	r3, [r3, #0]
 8005d1e:	2b01      	cmp	r3, #1
 8005d20:	d104      	bne.n	8005d2c <Update_FW_ComTask+0x288>
								*(UartPtr[0])=0x01U;
 8005d22:	4b1a      	ldr	r3, [pc, #104]	@ (8005d8c <Update_FW_ComTask+0x2e8>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	2201      	movs	r2, #1
 8005d28:	701a      	strb	r2, [r3, #0]
					break;
 8005d2a:	e0c3      	b.n	8005eb4 <Update_FW_ComTask+0x410>
							else if(unlock_key==0x00U)
 8005d2c:	4b19      	ldr	r3, [pc, #100]	@ (8005d94 <Update_FW_ComTask+0x2f0>)
 8005d2e:	781b      	ldrb	r3, [r3, #0]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	f040 80bf 	bne.w	8005eb4 <Update_FW_ComTask+0x410>
								*(UartPtr[0])=0x01U;
 8005d36:	4b15      	ldr	r3, [pc, #84]	@ (8005d8c <Update_FW_ComTask+0x2e8>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	701a      	strb	r2, [r3, #0]
					break;
 8005d3e:	e0b9      	b.n	8005eb4 <Update_FW_ComTask+0x410>
						HAL_Delay(20);
 8005d40:	2014      	movs	r0, #20
 8005d42:	f000 fea7 	bl	8006a94 <HAL_Delay>
						SEND_541(0x03U);// 541 IGN_ON
 8005d46:	2003      	movs	r0, #3
 8005d48:	f7fd ffe6 	bl	8003d18 <SEND_541>
						SEND_796(FIRT_FARME);
 8005d4c:	2012      	movs	r0, #18
 8005d4e:	f7fd fc9f 	bl	8003690 <SEND_796>
						HAL_Delay(30);
 8005d52:	201e      	movs	r0, #30
 8005d54:	f000 fe9e 	bl	8006a94 <HAL_Delay>
						SEND_541(0x03U);// 541 IGN_ON
 8005d58:	2003      	movs	r0, #3
 8005d5a:	f7fd ffdd 	bl	8003d18 <SEND_541>
						SEND_796(CONSECUTIVE);
 8005d5e:	2013      	movs	r0, #19
 8005d60:	f7fd fc96 	bl	8003690 <SEND_796>
						*(UartPtr[0])=0x02U;
 8005d64:	4b09      	ldr	r3, [pc, #36]	@ (8005d8c <Update_FW_ComTask+0x2e8>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	2202      	movs	r2, #2
 8005d6a:	701a      	strb	r2, [r3, #0]
					break;
 8005d6c:	e0a3      	b.n	8005eb6 <Update_FW_ComTask+0x412>
							LED_STATUS_UPDOWNLOAD = 0x00U;
 8005d6e:	4b06      	ldr	r3, [pc, #24]	@ (8005d88 <Update_FW_ComTask+0x2e4>)
 8005d70:	2200      	movs	r2, #0
 8005d72:	701a      	strb	r2, [r3, #0]
							CAN_Rx_Complete_Flag = 0x00U;
 8005d74:	4b02      	ldr	r3, [pc, #8]	@ (8005d80 <Update_FW_ComTask+0x2dc>)
 8005d76:	2200      	movs	r2, #0
 8005d78:	701a      	strb	r2, [r3, #0]
							while(CAN_Rx_Complete_Flag == 0x00)
 8005d7a:	e021      	b.n	8005dc0 <Update_FW_ComTask+0x31c>
 8005d7c:	20002c86 	.word	0x20002c86
 8005d80:	20001959 	.word	0x20001959
 8005d84:	20001958 	.word	0x20001958
 8005d88:	20002c85 	.word	0x20002c85
 8005d8c:	200018f0 	.word	0x200018f0
 8005d90:	20002c8c 	.word	0x20002c8c
 8005d94:	20002c9c 	.word	0x20002c9c
								SEND_541(0x03U);// 541 IGN_ON
 8005d98:	2003      	movs	r0, #3
 8005d9a:	f7fd ffbd 	bl	8003d18 <SEND_541>
								SEND_796(ROUTINE_BINARY_UPDATE);
 8005d9e:	200a      	movs	r0, #10
 8005da0:	f7fd fc76 	bl	8003690 <SEND_796>
								Transfer_Mode = ROUTINE_BINARY_UPDATE;
 8005da4:	4ba7      	ldr	r3, [pc, #668]	@ (8006044 <Update_FW_ComTask+0x5a0>)
 8005da6:	220a      	movs	r2, #10
 8005da8:	701a      	strb	r2, [r3, #0]
								HAL_Delay(100);
 8005daa:	2064      	movs	r0, #100	@ 0x64
 8005dac:	f000 fe72 	bl	8006a94 <HAL_Delay>
								HAL_Delay(100);
 8005db0:	2064      	movs	r0, #100	@ 0x64
 8005db2:	f000 fe6f 	bl	8006a94 <HAL_Delay>
								if(step_update==DOWNLOAD_STOP) break;
 8005db6:	4ba4      	ldr	r3, [pc, #656]	@ (8006048 <Update_FW_ComTask+0x5a4>)
 8005db8:	781b      	ldrb	r3, [r3, #0]
 8005dba:	b2db      	uxtb	r3, r3
 8005dbc:	2b04      	cmp	r3, #4
 8005dbe:	d005      	beq.n	8005dcc <Update_FW_ComTask+0x328>
							while(CAN_Rx_Complete_Flag == 0x00)
 8005dc0:	4ba2      	ldr	r3, [pc, #648]	@ (800604c <Update_FW_ComTask+0x5a8>)
 8005dc2:	781b      	ldrb	r3, [r3, #0]
 8005dc4:	b2db      	uxtb	r3, r3
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d0e6      	beq.n	8005d98 <Update_FW_ComTask+0x2f4>
 8005dca:	e000      	b.n	8005dce <Update_FW_ComTask+0x32a>
								if(step_update==DOWNLOAD_STOP) break;
 8005dcc:	bf00      	nop
							LED_STATUS_UPDOWNLOAD = 0x01U;
 8005dce:	4ba0      	ldr	r3, [pc, #640]	@ (8006050 <Update_FW_ComTask+0x5ac>)
 8005dd0:	2201      	movs	r2, #1
 8005dd2:	701a      	strb	r2, [r3, #0]
							HAL_Delay(2000);
 8005dd4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8005dd8:	f000 fe5c 	bl	8006a94 <HAL_Delay>
							LED_STATUS_UPDOWNLOAD = 0x00U;
 8005ddc:	4b9c      	ldr	r3, [pc, #624]	@ (8006050 <Update_FW_ComTask+0x5ac>)
 8005dde:	2200      	movs	r2, #0
 8005de0:	701a      	strb	r2, [r3, #0]
							SEND_541(0x03U);// 541 IGN_ON
 8005de2:	2003      	movs	r0, #3
 8005de4:	f7fd ff98 	bl	8003d18 <SEND_541>
							SEND_7DF(COMM_CONTROL_DISABLE2);
 8005de8:	2016      	movs	r0, #22
 8005dea:	f7fd faef 	bl	80033cc <SEND_7DF>
							HAL_Delay(100);
 8005dee:	2064      	movs	r0, #100	@ 0x64
 8005df0:	f000 fe50 	bl	8006a94 <HAL_Delay>
							CAN_Rx_Complete_Flag = 0x00U;
 8005df4:	4b95      	ldr	r3, [pc, #596]	@ (800604c <Update_FW_ComTask+0x5a8>)
 8005df6:	2200      	movs	r2, #0
 8005df8:	701a      	strb	r2, [r3, #0]
							while(CAN_Rx_Complete_Flag == 0x00)
 8005dfa:	e010      	b.n	8005e1e <Update_FW_ComTask+0x37a>
								SEND_541(0x03U);// 541 IGN_ON
 8005dfc:	2003      	movs	r0, #3
 8005dfe:	f7fd ff8b 	bl	8003d18 <SEND_541>
								SEND_796(REQUEST_DOWNLOAD_1);
 8005e02:	200b      	movs	r0, #11
 8005e04:	f7fd fc44 	bl	8003690 <SEND_796>
								Transfer_Mode = REQUEST_DOWNLOAD_1;
 8005e08:	4b8e      	ldr	r3, [pc, #568]	@ (8006044 <Update_FW_ComTask+0x5a0>)
 8005e0a:	220b      	movs	r2, #11
 8005e0c:	701a      	strb	r2, [r3, #0]
								HAL_Delay(100);
 8005e0e:	2064      	movs	r0, #100	@ 0x64
 8005e10:	f000 fe40 	bl	8006a94 <HAL_Delay>
								if(step_update==DOWNLOAD_STOP) break;
 8005e14:	4b8c      	ldr	r3, [pc, #560]	@ (8006048 <Update_FW_ComTask+0x5a4>)
 8005e16:	781b      	ldrb	r3, [r3, #0]
 8005e18:	b2db      	uxtb	r3, r3
 8005e1a:	2b04      	cmp	r3, #4
 8005e1c:	d005      	beq.n	8005e2a <Update_FW_ComTask+0x386>
							while(CAN_Rx_Complete_Flag == 0x00)
 8005e1e:	4b8b      	ldr	r3, [pc, #556]	@ (800604c <Update_FW_ComTask+0x5a8>)
 8005e20:	781b      	ldrb	r3, [r3, #0]
 8005e22:	b2db      	uxtb	r3, r3
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d0e9      	beq.n	8005dfc <Update_FW_ComTask+0x358>
 8005e28:	e000      	b.n	8005e2c <Update_FW_ComTask+0x388>
								if(step_update==DOWNLOAD_STOP) break;
 8005e2a:	bf00      	nop
							LED_STATUS_UPDOWNLOAD = 0x01U;
 8005e2c:	4b88      	ldr	r3, [pc, #544]	@ (8006050 <Update_FW_ComTask+0x5ac>)
 8005e2e:	2201      	movs	r2, #1
 8005e30:	701a      	strb	r2, [r3, #0]
							HAL_Delay(1);
 8005e32:	2001      	movs	r0, #1
 8005e34:	f000 fe2e 	bl	8006a94 <HAL_Delay>
							CAN_Rx_Complete_Flag = 0x00U;
 8005e38:	4b84      	ldr	r3, [pc, #528]	@ (800604c <Update_FW_ComTask+0x5a8>)
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	701a      	strb	r2, [r3, #0]
							while(CAN_Rx_Complete_Flag == 0x00)
 8005e3e:	e010      	b.n	8005e62 <Update_FW_ComTask+0x3be>
								SEND_541(0x03U);// 541 IGN_ON
 8005e40:	2003      	movs	r0, #3
 8005e42:	f7fd ff69 	bl	8003d18 <SEND_541>
								SEND_796(REQUEST_DOWNLOAD_2);
 8005e46:	200c      	movs	r0, #12
 8005e48:	f7fd fc22 	bl	8003690 <SEND_796>
								Transfer_Mode = REQUEST_DOWNLOAD_2;
 8005e4c:	4b7d      	ldr	r3, [pc, #500]	@ (8006044 <Update_FW_ComTask+0x5a0>)
 8005e4e:	220c      	movs	r2, #12
 8005e50:	701a      	strb	r2, [r3, #0]
								HAL_Delay(100);
 8005e52:	2064      	movs	r0, #100	@ 0x64
 8005e54:	f000 fe1e 	bl	8006a94 <HAL_Delay>
								if(step_update==DOWNLOAD_STOP) break;
 8005e58:	4b7b      	ldr	r3, [pc, #492]	@ (8006048 <Update_FW_ComTask+0x5a4>)
 8005e5a:	781b      	ldrb	r3, [r3, #0]
 8005e5c:	b2db      	uxtb	r3, r3
 8005e5e:	2b04      	cmp	r3, #4
 8005e60:	d005      	beq.n	8005e6e <Update_FW_ComTask+0x3ca>
							while(CAN_Rx_Complete_Flag == 0x00)
 8005e62:	4b7a      	ldr	r3, [pc, #488]	@ (800604c <Update_FW_ComTask+0x5a8>)
 8005e64:	781b      	ldrb	r3, [r3, #0]
 8005e66:	b2db      	uxtb	r3, r3
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d0e9      	beq.n	8005e40 <Update_FW_ComTask+0x39c>
 8005e6c:	e000      	b.n	8005e70 <Update_FW_ComTask+0x3cc>
								if(step_update==DOWNLOAD_STOP) break;
 8005e6e:	bf00      	nop
							HAL_Delay(1);
 8005e70:	2001      	movs	r0, #1
 8005e72:	f000 fe0f 	bl	8006a94 <HAL_Delay>
							LED_STATUS_UPDOWNLOAD = 0x00U;
 8005e76:	4b76      	ldr	r3, [pc, #472]	@ (8006050 <Update_FW_ComTask+0x5ac>)
 8005e78:	2200      	movs	r2, #0
 8005e7a:	701a      	strb	r2, [r3, #0]
						HAL_Delay(2);
 8005e7c:	2002      	movs	r0, #2
 8005e7e:	f000 fe09 	bl	8006a94 <HAL_Delay>
						index1 = 0x00U;
 8005e82:	2300      	movs	r3, #0
 8005e84:	82fb      	strh	r3, [r7, #22]
						step_update=DOWNLOAD_RUN;
 8005e86:	4b70      	ldr	r3, [pc, #448]	@ (8006048 <Update_FW_ComTask+0x5a4>)
 8005e88:	2203      	movs	r2, #3
 8005e8a:	701a      	strb	r2, [r3, #0]
						Pages_Written=0x00U;
 8005e8c:	4b71      	ldr	r3, [pc, #452]	@ (8006054 <Update_FW_ComTask+0x5b0>)
 8005e8e:	2200      	movs	r2, #0
 8005e90:	601a      	str	r2, [r3, #0]
						last_addr_cnt=0x14BU;
 8005e92:	4b71      	ldr	r3, [pc, #452]	@ (8006058 <Update_FW_ComTask+0x5b4>)
 8005e94:	f240 124b 	movw	r2, #331	@ 0x14b
 8005e98:	801a      	strh	r2, [r3, #0]
						uartUpdate.flag_uart=0x00U;
 8005e9a:	4b70      	ldr	r3, [pc, #448]	@ (800605c <Update_FW_ComTask+0x5b8>)
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	711a      	strb	r2, [r3, #4]
						*(UartPtr[0])=0x00U;
 8005ea0:	4b6f      	ldr	r3, [pc, #444]	@ (8006060 <Update_FW_ComTask+0x5bc>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	701a      	strb	r2, [r3, #0]
						HAL_USART_TxMsg((const uint8_t *)crc_check,2, 100);
 8005ea8:	2264      	movs	r2, #100	@ 0x64
 8005eaa:	2102      	movs	r1, #2
 8005eac:	486d      	ldr	r0, [pc, #436]	@ (8006064 <Update_FW_ComTask+0x5c0>)
 8005eae:	f004 fe59 	bl	800ab64 <HAL_USART_TxMsg>
					break;
 8005eb2:	e000      	b.n	8005eb6 <Update_FW_ComTask+0x412>
					break;
 8005eb4:	bf00      	nop
			break;
 8005eb6:	e10b      	b.n	80060d0 <Update_FW_ComTask+0x62c>
			case DOWNLOAD_RUN:
			{
				if(uartUpdate.flag_uart==0x01U)
 8005eb8:	4b68      	ldr	r3, [pc, #416]	@ (800605c <Update_FW_ComTask+0x5b8>)
 8005eba:	791b      	ldrb	r3, [r3, #4]
 8005ebc:	b2db      	uxtb	r3, r3
 8005ebe:	2b01      	cmp	r3, #1
 8005ec0:	f040 8108 	bne.w	80060d4 <Update_FW_ComTask+0x630>
				{
					Transfer_Mode = REQUEST_DOWNLOAD_2;
 8005ec4:	4b5f      	ldr	r3, [pc, #380]	@ (8006044 <Update_FW_ComTask+0x5a0>)
 8005ec6:	220c      	movs	r2, #12
 8005ec8:	701a      	strb	r2, [r3, #0]

					//Flash_Read( address,Page_Buf,(U16)253 );
					index1 = 0x00U;
 8005eca:	2300      	movs	r3, #0
 8005ecc:	82fb      	strh	r3, [r7, #22]
					TGT_Write_Flash((uartUpdate.dataUart), index1, 4,(uint8_t)Pages_Written);
 8005ece:	4b63      	ldr	r3, [pc, #396]	@ (800605c <Update_FW_ComTask+0x5b8>)
 8005ed0:	6818      	ldr	r0, [r3, #0]
 8005ed2:	4b60      	ldr	r3, [pc, #384]	@ (8006054 <Update_FW_ComTask+0x5b0>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	b2db      	uxtb	r3, r3
 8005ed8:	8af9      	ldrh	r1, [r7, #22]
 8005eda:	2204      	movs	r2, #4
 8005edc:	f7fd ff5c 	bl	8003d98 <TGT_Write_Flash>

					while(CAN_Rx_Complete_Flag == 0x00)
 8005ee0:	e007      	b.n	8005ef2 <Update_FW_ComTask+0x44e>
					{
						HAL_Delay(50);
 8005ee2:	2032      	movs	r0, #50	@ 0x32
 8005ee4:	f000 fdd6 	bl	8006a94 <HAL_Delay>
						if(step_update==DOWNLOAD_STOP) break;
 8005ee8:	4b57      	ldr	r3, [pc, #348]	@ (8006048 <Update_FW_ComTask+0x5a4>)
 8005eea:	781b      	ldrb	r3, [r3, #0]
 8005eec:	b2db      	uxtb	r3, r3
 8005eee:	2b04      	cmp	r3, #4
 8005ef0:	d005      	beq.n	8005efe <Update_FW_ComTask+0x45a>
					while(CAN_Rx_Complete_Flag == 0x00)
 8005ef2:	4b56      	ldr	r3, [pc, #344]	@ (800604c <Update_FW_ComTask+0x5a8>)
 8005ef4:	781b      	ldrb	r3, [r3, #0]
 8005ef6:	b2db      	uxtb	r3, r3
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d0f2      	beq.n	8005ee2 <Update_FW_ComTask+0x43e>
 8005efc:	e000      	b.n	8005f00 <Update_FW_ComTask+0x45c>
						if(step_update==DOWNLOAD_STOP) break;
 8005efe:	bf00      	nop
					}
					HAL_Delay(10); //(2);
 8005f00:	200a      	movs	r0, #10
 8005f02:	f000 fdc7 	bl	8006a94 <HAL_Delay>
					SEND_7DF(COMM_CONTROL_DISABLE2);
 8005f06:	2016      	movs	r0, #22
 8005f08:	f7fd fa60 	bl	80033cc <SEND_7DF>
					for (index1 = 4; index1 < 256; index1 += 7)
 8005f0c:	2304      	movs	r3, #4
 8005f0e:	82fb      	strh	r3, [r7, #22]
 8005f10:	e06e      	b.n	8005ff0 <Update_FW_ComTask+0x54c>
					{
						send_cnt++;
 8005f12:	8abb      	ldrh	r3, [r7, #20]
 8005f14:	3301      	adds	r3, #1
 8005f16:	82bb      	strh	r3, [r7, #20]
						if ( send_cnt%20 == 0x00U)
 8005f18:	8aba      	ldrh	r2, [r7, #20]
 8005f1a:	4b53      	ldr	r3, [pc, #332]	@ (8006068 <Update_FW_ComTask+0x5c4>)
 8005f1c:	fba3 1302 	umull	r1, r3, r3, r2
 8005f20:	0919      	lsrs	r1, r3, #4
 8005f22:	460b      	mov	r3, r1
 8005f24:	009b      	lsls	r3, r3, #2
 8005f26:	440b      	add	r3, r1
 8005f28:	009b      	lsls	r3, r3, #2
 8005f2a:	1ad3      	subs	r3, r2, r3
 8005f2c:	b29b      	uxth	r3, r3
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d102      	bne.n	8005f38 <Update_FW_ComTask+0x494>
						{
							SEND_7DF(COMM_CONTROL_DISABLE2);
 8005f32:	2016      	movs	r0, #22
 8005f34:	f7fd fa4a 	bl	80033cc <SEND_7DF>
						}

						if ( index1 >= 246 )
 8005f38:	8afb      	ldrh	r3, [r7, #22]
 8005f3a:	2bf5      	cmp	r3, #245	@ 0xf5
 8005f3c:	d933      	bls.n	8005fa6 <Update_FW_ComTask+0x502>
						{
							while(CAN_Rx_Complete_Flag == 0x00)
 8005f3e:	e010      	b.n	8005f62 <Update_FW_ComTask+0x4be>
							{
								TGT_Write_Flash ((uartUpdate.dataUart), index1, 4,Pages_Written);
 8005f40:	4b46      	ldr	r3, [pc, #280]	@ (800605c <Update_FW_ComTask+0x5b8>)
 8005f42:	6818      	ldr	r0, [r3, #0]
 8005f44:	4b43      	ldr	r3, [pc, #268]	@ (8006054 <Update_FW_ComTask+0x5b0>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	b2db      	uxtb	r3, r3
 8005f4a:	8af9      	ldrh	r1, [r7, #22]
 8005f4c:	2204      	movs	r2, #4
 8005f4e:	f7fd ff23 	bl	8003d98 <TGT_Write_Flash>
								HAL_Delay(50);//200
 8005f52:	2032      	movs	r0, #50	@ 0x32
 8005f54:	f000 fd9e 	bl	8006a94 <HAL_Delay>
								if(step_update==DOWNLOAD_STOP) break;
 8005f58:	4b3b      	ldr	r3, [pc, #236]	@ (8006048 <Update_FW_ComTask+0x5a4>)
 8005f5a:	781b      	ldrb	r3, [r3, #0]
 8005f5c:	b2db      	uxtb	r3, r3
 8005f5e:	2b04      	cmp	r3, #4
 8005f60:	d005      	beq.n	8005f6e <Update_FW_ComTask+0x4ca>
							while(CAN_Rx_Complete_Flag == 0x00)
 8005f62:	4b3a      	ldr	r3, [pc, #232]	@ (800604c <Update_FW_ComTask+0x5a8>)
 8005f64:	781b      	ldrb	r3, [r3, #0]
 8005f66:	b2db      	uxtb	r3, r3
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d0e9      	beq.n	8005f40 <Update_FW_ComTask+0x49c>
 8005f6c:	e000      	b.n	8005f70 <Update_FW_ComTask+0x4cc>
								if(step_update==DOWNLOAD_STOP) break;
 8005f6e:	bf00      	nop
							}
							remain_256 += 253;
 8005f70:	8a7b      	ldrh	r3, [r7, #18]
 8005f72:	33fd      	adds	r3, #253	@ 0xfd
 8005f74:	827b      	strh	r3, [r7, #18]
							if ( remain_256 >= 256)
 8005f76:	8a7b      	ldrh	r3, [r7, #18]
 8005f78:	2bff      	cmp	r3, #255	@ 0xff
 8005f7a:	d933      	bls.n	8005fe4 <Update_FW_ComTask+0x540>
							{
								remain_256 -= 256;
 8005f7c:	8a7b      	ldrh	r3, [r7, #18]
 8005f7e:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8005f82:	827b      	strh	r3, [r7, #18]
								delay_cnt++;
 8005f84:	8a3b      	ldrh	r3, [r7, #16]
 8005f86:	3301      	adds	r3, #1
 8005f88:	823b      	strh	r3, [r7, #16]
								if ( delay_cnt % 16 == 1)
 8005f8a:	8a3b      	ldrh	r3, [r7, #16]
 8005f8c:	f003 030f 	and.w	r3, r3, #15
 8005f90:	b29b      	uxth	r3, r3
 8005f92:	2b01      	cmp	r3, #1
 8005f94:	d126      	bne.n	8005fe4 <Update_FW_ComTask+0x540>
								{
									delay_cnt %= 16;
 8005f96:	8a3b      	ldrh	r3, [r7, #16]
 8005f98:	f003 030f 	and.w	r3, r3, #15
 8005f9c:	823b      	strh	r3, [r7, #16]
									HAL_Delay(50);
 8005f9e:	2032      	movs	r0, #50	@ 0x32
 8005fa0:	f000 fd78 	bl	8006a94 <HAL_Delay>
 8005fa4:	e01e      	b.n	8005fe4 <Update_FW_ComTask+0x540>
								}
							}
						}
						else
						{
							TGT_Write_Flash ((uartUpdate.dataUart), index1, TGT_MAX_BYTES_PER_WRITE,Pages_Written);
 8005fa6:	4b2d      	ldr	r3, [pc, #180]	@ (800605c <Update_FW_ComTask+0x5b8>)
 8005fa8:	6818      	ldr	r0, [r3, #0]
 8005faa:	4b2a      	ldr	r3, [pc, #168]	@ (8006054 <Update_FW_ComTask+0x5b0>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	b2db      	uxtb	r3, r3
 8005fb0:	8af9      	ldrh	r1, [r7, #22]
 8005fb2:	2208      	movs	r2, #8
 8005fb4:	f7fd fef0 	bl	8003d98 <TGT_Write_Flash>
							if ( send_cnt == 8 )
 8005fb8:	8abb      	ldrh	r3, [r7, #20]
 8005fba:	2b08      	cmp	r3, #8
 8005fbc:	d112      	bne.n	8005fe4 <Update_FW_ComTask+0x540>
							{

	//							Timeout = 0x01U;
								while(CAN_Rx_Complete_Flag == 0x00)
 8005fbe:	e007      	b.n	8005fd0 <Update_FW_ComTask+0x52c>
								{
									HAL_Delay(10);
 8005fc0:	200a      	movs	r0, #10
 8005fc2:	f000 fd67 	bl	8006a94 <HAL_Delay>
									if(step_update==DOWNLOAD_STOP) break;
 8005fc6:	4b20      	ldr	r3, [pc, #128]	@ (8006048 <Update_FW_ComTask+0x5a4>)
 8005fc8:	781b      	ldrb	r3, [r3, #0]
 8005fca:	b2db      	uxtb	r3, r3
 8005fcc:	2b04      	cmp	r3, #4
 8005fce:	d005      	beq.n	8005fdc <Update_FW_ComTask+0x538>
								while(CAN_Rx_Complete_Flag == 0x00)
 8005fd0:	4b1e      	ldr	r3, [pc, #120]	@ (800604c <Update_FW_ComTask+0x5a8>)
 8005fd2:	781b      	ldrb	r3, [r3, #0]
 8005fd4:	b2db      	uxtb	r3, r3
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d0f2      	beq.n	8005fc0 <Update_FW_ComTask+0x51c>
 8005fda:	e000      	b.n	8005fde <Update_FW_ComTask+0x53a>
									if(step_update==DOWNLOAD_STOP) break;
 8005fdc:	bf00      	nop
								}
								HAL_Delay(3);//(5);
 8005fde:	2003      	movs	r0, #3
 8005fe0:	f000 fd58 	bl	8006a94 <HAL_Delay>
							}
						}

						HAL_Delay(3); //5
 8005fe4:	2003      	movs	r0, #3
 8005fe6:	f000 fd55 	bl	8006a94 <HAL_Delay>
					for (index1 = 4; index1 < 256; index1 += 7)
 8005fea:	8afb      	ldrh	r3, [r7, #22]
 8005fec:	3307      	adds	r3, #7
 8005fee:	82fb      	strh	r3, [r7, #22]
 8005ff0:	8afb      	ldrh	r3, [r7, #22]
 8005ff2:	2bff      	cmp	r3, #255	@ 0xff
 8005ff4:	d98d      	bls.n	8005f12 <Update_FW_ComTask+0x46e>
					}
					On_Time = check_timedelay(1,100);//100ms
 8005ff6:	2164      	movs	r1, #100	@ 0x64
 8005ff8:	2001      	movs	r0, #1
 8005ffa:	f7fe ff59 	bl	8004eb0 <check_timedelay>
 8005ffe:	4603      	mov	r3, r0
 8006000:	73fb      	strb	r3, [r7, #15]
					if ( On_Time == TRUE)
 8006002:	7bfb      	ldrb	r3, [r7, #15]
 8006004:	2b01      	cmp	r3, #1
 8006006:	d10a      	bne.n	800601e <Update_FW_ComTask+0x57a>
					{
						if (LED_STATUS_UPDOWNLOAD == 0x00U)
 8006008:	4b11      	ldr	r3, [pc, #68]	@ (8006050 <Update_FW_ComTask+0x5ac>)
 800600a:	781b      	ldrb	r3, [r3, #0]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d103      	bne.n	8006018 <Update_FW_ComTask+0x574>
						{
							LED_STATUS_UPDOWNLOAD = 0x01U;
 8006010:	4b0f      	ldr	r3, [pc, #60]	@ (8006050 <Update_FW_ComTask+0x5ac>)
 8006012:	2201      	movs	r2, #1
 8006014:	701a      	strb	r2, [r3, #0]
 8006016:	e002      	b.n	800601e <Update_FW_ComTask+0x57a>
						}
						else
						{
							LED_STATUS_UPDOWNLOAD = 0x00U;
 8006018:	4b0d      	ldr	r3, [pc, #52]	@ (8006050 <Update_FW_ComTask+0x5ac>)
 800601a:	2200      	movs	r2, #0
 800601c:	701a      	strb	r2, [r3, #0]
						}
					}
					send_cnt = 0;
 800601e:	2300      	movs	r3, #0
 8006020:	82bb      	strh	r3, [r7, #20]
					Pages_Written++;
 8006022:	4b0c      	ldr	r3, [pc, #48]	@ (8006054 <Update_FW_ComTask+0x5b0>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	3301      	adds	r3, #1
 8006028:	4a0a      	ldr	r2, [pc, #40]	@ (8006054 <Update_FW_ComTask+0x5b0>)
 800602a:	6013      	str	r3, [r2, #0]
					if (Pages_Written >= last_addr_cnt )
 800602c:	4b0a      	ldr	r3, [pc, #40]	@ (8006058 <Update_FW_ComTask+0x5b4>)
 800602e:	881b      	ldrh	r3, [r3, #0]
 8006030:	461a      	mov	r2, r3
 8006032:	4b08      	ldr	r3, [pc, #32]	@ (8006054 <Update_FW_ComTask+0x5b0>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	429a      	cmp	r2, r3
 8006038:	d818      	bhi.n	800606c <Update_FW_ComTask+0x5c8>
					{
						step_update=DOWNLOAD_STOP;
 800603a:	4b03      	ldr	r3, [pc, #12]	@ (8006048 <Update_FW_ComTask+0x5a4>)
 800603c:	2204      	movs	r2, #4
 800603e:	701a      	strb	r2, [r3, #0]
						break;
 8006040:	e049      	b.n	80060d6 <Update_FW_ComTask+0x632>
 8006042:	bf00      	nop
 8006044:	20001958 	.word	0x20001958
 8006048:	20002c86 	.word	0x20002c86
 800604c:	20001959 	.word	0x20001959
 8006050:	20002c85 	.word	0x20002c85
 8006054:	20002c88 	.word	0x20002c88
 8006058:	20002c9e 	.word	0x20002c9e
 800605c:	20003250 	.word	0x20003250
 8006060:	200018f0 	.word	0x200018f0
 8006064:	20003268 	.word	0x20003268
 8006068:	cccccccd 	.word	0xcccccccd
					}
					uartUpdate.flag_uart=0x00U;
 800606c:	4b1c      	ldr	r3, [pc, #112]	@ (80060e0 <Update_FW_ComTask+0x63c>)
 800606e:	2200      	movs	r2, #0
 8006070:	711a      	strb	r2, [r3, #4]
					//HAL_UART_Transmit(&huart3,(const uint8_t *)crc_check,2, 100);
					HAL_USART_TxMsg((const uint8_t *)crc_check,2, 100);
 8006072:	2264      	movs	r2, #100	@ 0x64
 8006074:	2102      	movs	r1, #2
 8006076:	481b      	ldr	r0, [pc, #108]	@ (80060e4 <Update_FW_ComTask+0x640>)
 8006078:	f004 fd74 	bl	800ab64 <HAL_USART_TxMsg>
				}
			}
			break;
 800607c:	e02a      	b.n	80060d4 <Update_FW_ComTask+0x630>
			case DOWNLOAD_STOP:
			{
				SEND_796(REQUEST_TRANSFER_EXIT);
 800607e:	200d      	movs	r0, #13
 8006080:	f7fd fb06 	bl	8003690 <SEND_796>
				HAL_Delay(300);//(5);
 8006084:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8006088:	f000 fd04 	bl	8006a94 <HAL_Delay>
				SEND_7DF(COMM_CONTROL_ENABLE);
 800608c:	200e      	movs	r0, #14
 800608e:	f7fd f99d 	bl	80033cc <SEND_7DF>
				HAL_Delay(200);//(5);
 8006092:	20c8      	movs	r0, #200	@ 0xc8
 8006094:	f000 fcfe 	bl	8006a94 <HAL_Delay>
				SEND_796(ECU_RESET);
 8006098:	200f      	movs	r0, #15
 800609a:	f7fd faf9 	bl	8003690 <SEND_796>
				HAL_Delay(200);//(5);
 800609e:	20c8      	movs	r0, #200	@ 0xc8
 80060a0:	f000 fcf8 	bl	8006a94 <HAL_Delay>
				step_update=0x99u;
 80060a4:	4b10      	ldr	r3, [pc, #64]	@ (80060e8 <Update_FW_ComTask+0x644>)
 80060a6:	2299      	movs	r2, #153	@ 0x99
 80060a8:	701a      	strb	r2, [r3, #0]
				//HAL_UART_Transmit(&huart3,(const uint8_t *)crc_check,2, 100);
				HAL_USART_TxMsg((const uint8_t *)crc_check,2, 100);
 80060aa:	2264      	movs	r2, #100	@ 0x64
 80060ac:	2102      	movs	r1, #2
 80060ae:	480d      	ldr	r0, [pc, #52]	@ (80060e4 <Update_FW_ComTask+0x640>)
 80060b0:	f004 fd58 	bl	800ab64 <HAL_USART_TxMsg>
			}
			break;
 80060b4:	e00f      	b.n	80060d6 <Update_FW_ComTask+0x632>
			default:
				step_update=0X00U;
 80060b6:	4b0c      	ldr	r3, [pc, #48]	@ (80060e8 <Update_FW_ComTask+0x644>)
 80060b8:	2200      	movs	r2, #0
 80060ba:	701a      	strb	r2, [r3, #0]
				update_status=0X00U;
 80060bc:	4b0b      	ldr	r3, [pc, #44]	@ (80060ec <Update_FW_ComTask+0x648>)
 80060be:	2200      	movs	r2, #0
 80060c0:	701a      	strb	r2, [r3, #0]
				//uartStatus.count_lock=0x00U;
				*(UartPtr[0])=0x00U;
 80060c2:	4b0b      	ldr	r3, [pc, #44]	@ (80060f0 <Update_FW_ComTask+0x64c>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	2200      	movs	r2, #0
 80060c8:	701a      	strb	r2, [r3, #0]
			break;
 80060ca:	e004      	b.n	80060d6 <Update_FW_ComTask+0x632>
			if(step_update==0x04) break;
 80060cc:	bf00      	nop
 80060ce:	e002      	b.n	80060d6 <Update_FW_ComTask+0x632>
			break;
 80060d0:	bf00      	nop
 80060d2:	e000      	b.n	80060d6 <Update_FW_ComTask+0x632>
			break;
 80060d4:	bf00      	nop
		}
}
 80060d6:	bf00      	nop
 80060d8:	3718      	adds	r7, #24
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}
 80060de:	bf00      	nop
 80060e0:	20003250 	.word	0x20003250
 80060e4:	20003268 	.word	0x20003268
 80060e8:	20002c86 	.word	0x20002c86
 80060ec:	20002b16 	.word	0x20002b16
 80060f0:	200018f0 	.word	0x200018f0
 80060f4:	00000000 	.word	0x00000000

080060f8 <reset_microcontroller>:


void reset_microcontroller(void)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b082      	sub	sp, #8
 80060fc:	af00      	add	r7, sp, #0
	reset_timer_one_channel(TID_TIMER_UPDT);
 80060fe:	2003      	movs	r0, #3
 8006100:	f7fe fe40 	bl	8004d84 <reset_timer_one_channel>
	HAL_FLASH_Unlock();
 8006104:	f001 fd72 	bl	8007bec <HAL_FLASH_Unlock>
	// 2. Xóa page trước khi ghi (nếu cần)
	// 3. Ghi dữ liệu (4 byte)
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,0x0800ffd0,0xddccbbaaU);//Flash_Read(0x0800ffd0)==0xddccbbaaU)
 8006108:	a30c      	add	r3, pc, #48	@ (adr r3, 800613c <reset_microcontroller+0x44>)
 800610a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800610e:	4908      	ldr	r1, [pc, #32]	@ (8006130 <reset_microcontroller+0x38>)
 8006110:	2002      	movs	r0, #2
 8006112:	f001 fcfb 	bl	8007b0c <HAL_FLASH_Program>
	// 4. Khóa Flash lại
	HAL_FLASH_Lock();
 8006116:	f001 fd8f 	bl	8007c38 <HAL_FLASH_Lock>

    uint32_t *AIRCR = (uint32_t*) 0xE000ED0C;  // Địa chỉ của AIRCR
 800611a:	4b06      	ldr	r3, [pc, #24]	@ (8006134 <reset_microcontroller+0x3c>)
 800611c:	607b      	str	r3, [r7, #4]
    // Ghi vào thanh ghi AIRCR để yêu cầu reset hệ thống
    *AIRCR = (0x5FA << 16) | (1 << 2);  // Magic value 0x5FA và SYSRESETREQ
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	4a05      	ldr	r2, [pc, #20]	@ (8006138 <reset_microcontroller+0x40>)
 8006122:	601a      	str	r2, [r3, #0]
}
 8006124:	bf00      	nop
 8006126:	3708      	adds	r7, #8
 8006128:	46bd      	mov	sp, r7
 800612a:	bd80      	pop	{r7, pc}
 800612c:	f3af 8000 	nop.w
 8006130:	0800ffd0 	.word	0x0800ffd0
 8006134:	e000ed0c 	.word	0xe000ed0c
 8006138:	05fa0004 	.word	0x05fa0004
 800613c:	ddccbbaa 	.word	0xddccbbaa
 8006140:	00000000 	.word	0x00000000

08006144 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006144:	b480      	push	{r7}
 8006146:	b085      	sub	sp, #20
 8006148:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800614a:	4b15      	ldr	r3, [pc, #84]	@ (80061a0 <HAL_MspInit+0x5c>)
 800614c:	699b      	ldr	r3, [r3, #24]
 800614e:	4a14      	ldr	r2, [pc, #80]	@ (80061a0 <HAL_MspInit+0x5c>)
 8006150:	f043 0301 	orr.w	r3, r3, #1
 8006154:	6193      	str	r3, [r2, #24]
 8006156:	4b12      	ldr	r3, [pc, #72]	@ (80061a0 <HAL_MspInit+0x5c>)
 8006158:	699b      	ldr	r3, [r3, #24]
 800615a:	f003 0301 	and.w	r3, r3, #1
 800615e:	60bb      	str	r3, [r7, #8]
 8006160:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006162:	4b0f      	ldr	r3, [pc, #60]	@ (80061a0 <HAL_MspInit+0x5c>)
 8006164:	69db      	ldr	r3, [r3, #28]
 8006166:	4a0e      	ldr	r2, [pc, #56]	@ (80061a0 <HAL_MspInit+0x5c>)
 8006168:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800616c:	61d3      	str	r3, [r2, #28]
 800616e:	4b0c      	ldr	r3, [pc, #48]	@ (80061a0 <HAL_MspInit+0x5c>)
 8006170:	69db      	ldr	r3, [r3, #28]
 8006172:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006176:	607b      	str	r3, [r7, #4]
 8006178:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800617a:	4b0a      	ldr	r3, [pc, #40]	@ (80061a4 <HAL_MspInit+0x60>)
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	60fb      	str	r3, [r7, #12]
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8006186:	60fb      	str	r3, [r7, #12]
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800618e:	60fb      	str	r3, [r7, #12]
 8006190:	4a04      	ldr	r2, [pc, #16]	@ (80061a4 <HAL_MspInit+0x60>)
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006196:	bf00      	nop
 8006198:	3714      	adds	r7, #20
 800619a:	46bd      	mov	sp, r7
 800619c:	bc80      	pop	{r7}
 800619e:	4770      	bx	lr
 80061a0:	40021000 	.word	0x40021000
 80061a4:	40010000 	.word	0x40010000

080061a8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b088      	sub	sp, #32
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80061b0:	f107 0310 	add.w	r3, r7, #16
 80061b4:	2200      	movs	r2, #0
 80061b6:	601a      	str	r2, [r3, #0]
 80061b8:	605a      	str	r2, [r3, #4]
 80061ba:	609a      	str	r2, [r3, #8]
 80061bc:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	4a18      	ldr	r2, [pc, #96]	@ (8006224 <HAL_ADC_MspInit+0x7c>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d129      	bne.n	800621c <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80061c8:	4b17      	ldr	r3, [pc, #92]	@ (8006228 <HAL_ADC_MspInit+0x80>)
 80061ca:	699b      	ldr	r3, [r3, #24]
 80061cc:	4a16      	ldr	r2, [pc, #88]	@ (8006228 <HAL_ADC_MspInit+0x80>)
 80061ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80061d2:	6193      	str	r3, [r2, #24]
 80061d4:	4b14      	ldr	r3, [pc, #80]	@ (8006228 <HAL_ADC_MspInit+0x80>)
 80061d6:	699b      	ldr	r3, [r3, #24]
 80061d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80061dc:	60fb      	str	r3, [r7, #12]
 80061de:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80061e0:	4b11      	ldr	r3, [pc, #68]	@ (8006228 <HAL_ADC_MspInit+0x80>)
 80061e2:	699b      	ldr	r3, [r3, #24]
 80061e4:	4a10      	ldr	r2, [pc, #64]	@ (8006228 <HAL_ADC_MspInit+0x80>)
 80061e6:	f043 0304 	orr.w	r3, r3, #4
 80061ea:	6193      	str	r3, [r2, #24]
 80061ec:	4b0e      	ldr	r3, [pc, #56]	@ (8006228 <HAL_ADC_MspInit+0x80>)
 80061ee:	699b      	ldr	r3, [r3, #24]
 80061f0:	f003 0304 	and.w	r3, r3, #4
 80061f4:	60bb      	str	r3, [r7, #8]
 80061f6:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80061f8:	2306      	movs	r3, #6
 80061fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80061fc:	2303      	movs	r3, #3
 80061fe:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006200:	f107 0310 	add.w	r3, r7, #16
 8006204:	4619      	mov	r1, r3
 8006206:	4809      	ldr	r0, [pc, #36]	@ (800622c <HAL_ADC_MspInit+0x84>)
 8006208:	f001 fdd8 	bl	8007dbc <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800620c:	2200      	movs	r2, #0
 800620e:	2100      	movs	r1, #0
 8006210:	2012      	movs	r0, #18
 8006212:	f001 fc44 	bl	8007a9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8006216:	2012      	movs	r0, #18
 8006218:	f001 fc5d 	bl	8007ad6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800621c:	bf00      	nop
 800621e:	3720      	adds	r7, #32
 8006220:	46bd      	mov	sp, r7
 8006222:	bd80      	pop	{r7, pc}
 8006224:	40012400 	.word	0x40012400
 8006228:	40021000 	.word	0x40021000
 800622c:	40010800 	.word	0x40010800

08006230 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b08a      	sub	sp, #40	@ 0x28
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006238:	f107 0314 	add.w	r3, r7, #20
 800623c:	2200      	movs	r2, #0
 800623e:	601a      	str	r2, [r3, #0]
 8006240:	605a      	str	r2, [r3, #4]
 8006242:	609a      	str	r2, [r3, #8]
 8006244:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4a29      	ldr	r2, [pc, #164]	@ (80062f0 <HAL_CAN_MspInit+0xc0>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d14b      	bne.n	80062e8 <HAL_CAN_MspInit+0xb8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8006250:	4b28      	ldr	r3, [pc, #160]	@ (80062f4 <HAL_CAN_MspInit+0xc4>)
 8006252:	69db      	ldr	r3, [r3, #28]
 8006254:	4a27      	ldr	r2, [pc, #156]	@ (80062f4 <HAL_CAN_MspInit+0xc4>)
 8006256:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800625a:	61d3      	str	r3, [r2, #28]
 800625c:	4b25      	ldr	r3, [pc, #148]	@ (80062f4 <HAL_CAN_MspInit+0xc4>)
 800625e:	69db      	ldr	r3, [r3, #28]
 8006260:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006264:	613b      	str	r3, [r7, #16]
 8006266:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006268:	4b22      	ldr	r3, [pc, #136]	@ (80062f4 <HAL_CAN_MspInit+0xc4>)
 800626a:	699b      	ldr	r3, [r3, #24]
 800626c:	4a21      	ldr	r2, [pc, #132]	@ (80062f4 <HAL_CAN_MspInit+0xc4>)
 800626e:	f043 0308 	orr.w	r3, r3, #8
 8006272:	6193      	str	r3, [r2, #24]
 8006274:	4b1f      	ldr	r3, [pc, #124]	@ (80062f4 <HAL_CAN_MspInit+0xc4>)
 8006276:	699b      	ldr	r3, [r3, #24]
 8006278:	f003 0308 	and.w	r3, r3, #8
 800627c:	60fb      	str	r3, [r7, #12]
 800627e:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006280:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006284:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006286:	2300      	movs	r3, #0
 8006288:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800628a:	2301      	movs	r3, #1
 800628c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800628e:	f107 0314 	add.w	r3, r7, #20
 8006292:	4619      	mov	r1, r3
 8006294:	4818      	ldr	r0, [pc, #96]	@ (80062f8 <HAL_CAN_MspInit+0xc8>)
 8006296:	f001 fd91 	bl	8007dbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800629a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800629e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80062a0:	2302      	movs	r3, #2
 80062a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80062a4:	2303      	movs	r3, #3
 80062a6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80062a8:	f107 0314 	add.w	r3, r7, #20
 80062ac:	4619      	mov	r1, r3
 80062ae:	4812      	ldr	r0, [pc, #72]	@ (80062f8 <HAL_CAN_MspInit+0xc8>)
 80062b0:	f001 fd84 	bl	8007dbc <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 80062b4:	4b11      	ldr	r3, [pc, #68]	@ (80062fc <HAL_CAN_MspInit+0xcc>)
 80062b6:	685b      	ldr	r3, [r3, #4]
 80062b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80062ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062bc:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 80062c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80062c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062c4:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80062c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80062ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80062d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80062d2:	4a0a      	ldr	r2, [pc, #40]	@ (80062fc <HAL_CAN_MspInit+0xcc>)
 80062d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d6:	6053      	str	r3, [r2, #4]

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 80062d8:	2200      	movs	r2, #0
 80062da:	2100      	movs	r1, #0
 80062dc:	2014      	movs	r0, #20
 80062de:	f001 fbde 	bl	8007a9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80062e2:	2014      	movs	r0, #20
 80062e4:	f001 fbf7 	bl	8007ad6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 80062e8:	bf00      	nop
 80062ea:	3728      	adds	r7, #40	@ 0x28
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bd80      	pop	{r7, pc}
 80062f0:	40006400 	.word	0x40006400
 80062f4:	40021000 	.word	0x40021000
 80062f8:	40010c00 	.word	0x40010c00
 80062fc:	40010000 	.word	0x40010000

08006300 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b088      	sub	sp, #32
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006308:	f107 0310 	add.w	r3, r7, #16
 800630c:	2200      	movs	r2, #0
 800630e:	601a      	str	r2, [r3, #0]
 8006310:	605a      	str	r2, [r3, #4]
 8006312:	609a      	str	r2, [r3, #8]
 8006314:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a15      	ldr	r2, [pc, #84]	@ (8006370 <HAL_I2C_MspInit+0x70>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d123      	bne.n	8006368 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006320:	4b14      	ldr	r3, [pc, #80]	@ (8006374 <HAL_I2C_MspInit+0x74>)
 8006322:	699b      	ldr	r3, [r3, #24]
 8006324:	4a13      	ldr	r2, [pc, #76]	@ (8006374 <HAL_I2C_MspInit+0x74>)
 8006326:	f043 0308 	orr.w	r3, r3, #8
 800632a:	6193      	str	r3, [r2, #24]
 800632c:	4b11      	ldr	r3, [pc, #68]	@ (8006374 <HAL_I2C_MspInit+0x74>)
 800632e:	699b      	ldr	r3, [r3, #24]
 8006330:	f003 0308 	and.w	r3, r3, #8
 8006334:	60fb      	str	r3, [r7, #12]
 8006336:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006338:	23c0      	movs	r3, #192	@ 0xc0
 800633a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800633c:	2312      	movs	r3, #18
 800633e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006340:	2303      	movs	r3, #3
 8006342:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006344:	f107 0310 	add.w	r3, r7, #16
 8006348:	4619      	mov	r1, r3
 800634a:	480b      	ldr	r0, [pc, #44]	@ (8006378 <HAL_I2C_MspInit+0x78>)
 800634c:	f001 fd36 	bl	8007dbc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006350:	4b08      	ldr	r3, [pc, #32]	@ (8006374 <HAL_I2C_MspInit+0x74>)
 8006352:	69db      	ldr	r3, [r3, #28]
 8006354:	4a07      	ldr	r2, [pc, #28]	@ (8006374 <HAL_I2C_MspInit+0x74>)
 8006356:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800635a:	61d3      	str	r3, [r2, #28]
 800635c:	4b05      	ldr	r3, [pc, #20]	@ (8006374 <HAL_I2C_MspInit+0x74>)
 800635e:	69db      	ldr	r3, [r3, #28]
 8006360:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006364:	60bb      	str	r3, [r7, #8]
 8006366:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8006368:	bf00      	nop
 800636a:	3720      	adds	r7, #32
 800636c:	46bd      	mov	sp, r7
 800636e:	bd80      	pop	{r7, pc}
 8006370:	40005400 	.word	0x40005400
 8006374:	40021000 	.word	0x40021000
 8006378:	40010c00 	.word	0x40010c00

0800637c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b088      	sub	sp, #32
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006384:	f107 0310 	add.w	r3, r7, #16
 8006388:	2200      	movs	r2, #0
 800638a:	601a      	str	r2, [r3, #0]
 800638c:	605a      	str	r2, [r3, #4]
 800638e:	609a      	str	r2, [r3, #8]
 8006390:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	4a1c      	ldr	r2, [pc, #112]	@ (8006408 <HAL_SPI_MspInit+0x8c>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d131      	bne.n	8006400 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800639c:	4b1b      	ldr	r3, [pc, #108]	@ (800640c <HAL_SPI_MspInit+0x90>)
 800639e:	69db      	ldr	r3, [r3, #28]
 80063a0:	4a1a      	ldr	r2, [pc, #104]	@ (800640c <HAL_SPI_MspInit+0x90>)
 80063a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80063a6:	61d3      	str	r3, [r2, #28]
 80063a8:	4b18      	ldr	r3, [pc, #96]	@ (800640c <HAL_SPI_MspInit+0x90>)
 80063aa:	69db      	ldr	r3, [r3, #28]
 80063ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80063b0:	60fb      	str	r3, [r7, #12]
 80063b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80063b4:	4b15      	ldr	r3, [pc, #84]	@ (800640c <HAL_SPI_MspInit+0x90>)
 80063b6:	699b      	ldr	r3, [r3, #24]
 80063b8:	4a14      	ldr	r2, [pc, #80]	@ (800640c <HAL_SPI_MspInit+0x90>)
 80063ba:	f043 0308 	orr.w	r3, r3, #8
 80063be:	6193      	str	r3, [r2, #24]
 80063c0:	4b12      	ldr	r3, [pc, #72]	@ (800640c <HAL_SPI_MspInit+0x90>)
 80063c2:	699b      	ldr	r3, [r3, #24]
 80063c4:	f003 0308 	and.w	r3, r3, #8
 80063c8:	60bb      	str	r3, [r7, #8]
 80063ca:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80063cc:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80063d0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80063d2:	2302      	movs	r3, #2
 80063d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80063d6:	2303      	movs	r3, #3
 80063d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80063da:	f107 0310 	add.w	r3, r7, #16
 80063de:	4619      	mov	r1, r3
 80063e0:	480b      	ldr	r0, [pc, #44]	@ (8006410 <HAL_SPI_MspInit+0x94>)
 80063e2:	f001 fceb 	bl	8007dbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80063e6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80063ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80063ec:	2300      	movs	r3, #0
 80063ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80063f0:	2300      	movs	r3, #0
 80063f2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80063f4:	f107 0310 	add.w	r3, r7, #16
 80063f8:	4619      	mov	r1, r3
 80063fa:	4805      	ldr	r0, [pc, #20]	@ (8006410 <HAL_SPI_MspInit+0x94>)
 80063fc:	f001 fcde 	bl	8007dbc <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 8006400:	bf00      	nop
 8006402:	3720      	adds	r7, #32
 8006404:	46bd      	mov	sp, r7
 8006406:	bd80      	pop	{r7, pc}
 8006408:	40003800 	.word	0x40003800
 800640c:	40021000 	.word	0x40021000
 8006410:	40010c00 	.word	0x40010c00

08006414 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006414:	b480      	push	{r7}
 8006416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006418:	bf00      	nop
 800641a:	e7fd      	b.n	8006418 <NMI_Handler+0x4>

0800641c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800641c:	b480      	push	{r7}
 800641e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006420:	bf00      	nop
 8006422:	e7fd      	b.n	8006420 <HardFault_Handler+0x4>

08006424 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006424:	b480      	push	{r7}
 8006426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006428:	bf00      	nop
 800642a:	e7fd      	b.n	8006428 <MemManage_Handler+0x4>

0800642c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800642c:	b480      	push	{r7}
 800642e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006430:	bf00      	nop
 8006432:	e7fd      	b.n	8006430 <BusFault_Handler+0x4>

08006434 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006434:	b480      	push	{r7}
 8006436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006438:	bf00      	nop
 800643a:	e7fd      	b.n	8006438 <UsageFault_Handler+0x4>

0800643c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800643c:	b480      	push	{r7}
 800643e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006440:	bf00      	nop
 8006442:	46bd      	mov	sp, r7
 8006444:	bc80      	pop	{r7}
 8006446:	4770      	bx	lr

08006448 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006448:	b480      	push	{r7}
 800644a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800644c:	bf00      	nop
 800644e:	46bd      	mov	sp, r7
 8006450:	bc80      	pop	{r7}
 8006452:	4770      	bx	lr

08006454 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006454:	b480      	push	{r7}
 8006456:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006458:	bf00      	nop
 800645a:	46bd      	mov	sp, r7
 800645c:	bc80      	pop	{r7}
 800645e:	4770      	bx	lr

08006460 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006464:	f000 fafa 	bl	8006a5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006468:	bf00      	nop
 800646a:	bd80      	pop	{r7, pc}

0800646c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8006470:	4802      	ldr	r0, [pc, #8]	@ (800647c <ADC1_2_IRQHandler+0x10>)
 8006472:	f000 fc0b 	bl	8006c8c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8006476:	bf00      	nop
 8006478:	bd80      	pop	{r7, pc}
 800647a:	bf00      	nop
 800647c:	20002b60 	.word	0x20002b60

08006480 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8006480:	b480      	push	{r7}
 8006482:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006484:	bf00      	nop
 8006486:	46bd      	mov	sp, r7
 8006488:	bc80      	pop	{r7}
 800648a:	4770      	bx	lr

0800648c <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b084      	sub	sp, #16
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 8006494:	4b22      	ldr	r3, [pc, #136]	@ (8006520 <WIZCHIP_READ+0x94>)
 8006496:	68db      	ldr	r3, [r3, #12]
 8006498:	4798      	blx	r3
   WIZCHIP.CS._select();
 800649a:	4b21      	ldr	r3, [pc, #132]	@ (8006520 <WIZCHIP_READ+0x94>)
 800649c:	695b      	ldr	r3, [r3, #20]
 800649e:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80064a0:	4b1f      	ldr	r3, [pc, #124]	@ (8006520 <WIZCHIP_READ+0x94>)
 80064a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d003      	beq.n	80064b0 <WIZCHIP_READ+0x24>
 80064a8:	4b1d      	ldr	r3, [pc, #116]	@ (8006520 <WIZCHIP_READ+0x94>)
 80064aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d114      	bne.n	80064da <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80064b0:	4b1b      	ldr	r3, [pc, #108]	@ (8006520 <WIZCHIP_READ+0x94>)
 80064b2:	6a1b      	ldr	r3, [r3, #32]
 80064b4:	687a      	ldr	r2, [r7, #4]
 80064b6:	0c12      	lsrs	r2, r2, #16
 80064b8:	b2d2      	uxtb	r2, r2
 80064ba:	4610      	mov	r0, r2
 80064bc:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80064be:	4b18      	ldr	r3, [pc, #96]	@ (8006520 <WIZCHIP_READ+0x94>)
 80064c0:	6a1b      	ldr	r3, [r3, #32]
 80064c2:	687a      	ldr	r2, [r7, #4]
 80064c4:	0a12      	lsrs	r2, r2, #8
 80064c6:	b2d2      	uxtb	r2, r2
 80064c8:	4610      	mov	r0, r2
 80064ca:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80064cc:	4b14      	ldr	r3, [pc, #80]	@ (8006520 <WIZCHIP_READ+0x94>)
 80064ce:	6a1b      	ldr	r3, [r3, #32]
 80064d0:	687a      	ldr	r2, [r7, #4]
 80064d2:	b2d2      	uxtb	r2, r2
 80064d4:	4610      	mov	r0, r2
 80064d6:	4798      	blx	r3
 80064d8:	e011      	b.n	80064fe <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	0c1b      	lsrs	r3, r3, #16
 80064de:	b2db      	uxtb	r3, r3
 80064e0:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	0a1b      	lsrs	r3, r3, #8
 80064e6:	b2db      	uxtb	r3, r3
 80064e8:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	b2db      	uxtb	r3, r3
 80064ee:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80064f0:	4b0b      	ldr	r3, [pc, #44]	@ (8006520 <WIZCHIP_READ+0x94>)
 80064f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064f4:	f107 020c 	add.w	r2, r7, #12
 80064f8:	2103      	movs	r1, #3
 80064fa:	4610      	mov	r0, r2
 80064fc:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 80064fe:	4b08      	ldr	r3, [pc, #32]	@ (8006520 <WIZCHIP_READ+0x94>)
 8006500:	69db      	ldr	r3, [r3, #28]
 8006502:	4798      	blx	r3
 8006504:	4603      	mov	r3, r0
 8006506:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 8006508:	4b05      	ldr	r3, [pc, #20]	@ (8006520 <WIZCHIP_READ+0x94>)
 800650a:	699b      	ldr	r3, [r3, #24]
 800650c:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800650e:	4b04      	ldr	r3, [pc, #16]	@ (8006520 <WIZCHIP_READ+0x94>)
 8006510:	691b      	ldr	r3, [r3, #16]
 8006512:	4798      	blx	r3
   return ret;
 8006514:	7bfb      	ldrb	r3, [r7, #15]
}
 8006516:	4618      	mov	r0, r3
 8006518:	3710      	adds	r7, #16
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}
 800651e:	bf00      	nop
 8006520:	200018ac 	.word	0x200018ac

08006524 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b084      	sub	sp, #16
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
 800652c:	460b      	mov	r3, r1
 800652e:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 8006530:	4b22      	ldr	r3, [pc, #136]	@ (80065bc <WIZCHIP_WRITE+0x98>)
 8006532:	68db      	ldr	r3, [r3, #12]
 8006534:	4798      	blx	r3
   WIZCHIP.CS._select();
 8006536:	4b21      	ldr	r3, [pc, #132]	@ (80065bc <WIZCHIP_WRITE+0x98>)
 8006538:	695b      	ldr	r3, [r3, #20]
 800653a:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	f043 0304 	orr.w	r3, r3, #4
 8006542:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8006544:	4b1d      	ldr	r3, [pc, #116]	@ (80065bc <WIZCHIP_WRITE+0x98>)
 8006546:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006548:	2b00      	cmp	r3, #0
 800654a:	d119      	bne.n	8006580 <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800654c:	4b1b      	ldr	r3, [pc, #108]	@ (80065bc <WIZCHIP_WRITE+0x98>)
 800654e:	6a1b      	ldr	r3, [r3, #32]
 8006550:	687a      	ldr	r2, [r7, #4]
 8006552:	0c12      	lsrs	r2, r2, #16
 8006554:	b2d2      	uxtb	r2, r2
 8006556:	4610      	mov	r0, r2
 8006558:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800655a:	4b18      	ldr	r3, [pc, #96]	@ (80065bc <WIZCHIP_WRITE+0x98>)
 800655c:	6a1b      	ldr	r3, [r3, #32]
 800655e:	687a      	ldr	r2, [r7, #4]
 8006560:	0a12      	lsrs	r2, r2, #8
 8006562:	b2d2      	uxtb	r2, r2
 8006564:	4610      	mov	r0, r2
 8006566:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8006568:	4b14      	ldr	r3, [pc, #80]	@ (80065bc <WIZCHIP_WRITE+0x98>)
 800656a:	6a1b      	ldr	r3, [r3, #32]
 800656c:	687a      	ldr	r2, [r7, #4]
 800656e:	b2d2      	uxtb	r2, r2
 8006570:	4610      	mov	r0, r2
 8006572:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 8006574:	4b11      	ldr	r3, [pc, #68]	@ (80065bc <WIZCHIP_WRITE+0x98>)
 8006576:	6a1b      	ldr	r3, [r3, #32]
 8006578:	78fa      	ldrb	r2, [r7, #3]
 800657a:	4610      	mov	r0, r2
 800657c:	4798      	blx	r3
 800657e:	e013      	b.n	80065a8 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	0c1b      	lsrs	r3, r3, #16
 8006584:	b2db      	uxtb	r3, r3
 8006586:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	0a1b      	lsrs	r3, r3, #8
 800658c:	b2db      	uxtb	r3, r3
 800658e:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	b2db      	uxtb	r3, r3
 8006594:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 8006596:	78fb      	ldrb	r3, [r7, #3]
 8006598:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 800659a:	4b08      	ldr	r3, [pc, #32]	@ (80065bc <WIZCHIP_WRITE+0x98>)
 800659c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800659e:	f107 020c 	add.w	r2, r7, #12
 80065a2:	2104      	movs	r1, #4
 80065a4:	4610      	mov	r0, r2
 80065a6:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 80065a8:	4b04      	ldr	r3, [pc, #16]	@ (80065bc <WIZCHIP_WRITE+0x98>)
 80065aa:	699b      	ldr	r3, [r3, #24]
 80065ac:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80065ae:	4b03      	ldr	r3, [pc, #12]	@ (80065bc <WIZCHIP_WRITE+0x98>)
 80065b0:	691b      	ldr	r3, [r3, #16]
 80065b2:	4798      	blx	r3
}
 80065b4:	bf00      	nop
 80065b6:	3710      	adds	r7, #16
 80065b8:	46bd      	mov	sp, r7
 80065ba:	bd80      	pop	{r7, pc}
 80065bc:	200018ac 	.word	0x200018ac

080065c0 <WIZCHIP_READ_BUF>:

void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 80065c0:	b590      	push	{r4, r7, lr}
 80065c2:	b087      	sub	sp, #28
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	60f8      	str	r0, [r7, #12]
 80065c8:	60b9      	str	r1, [r7, #8]
 80065ca:	4613      	mov	r3, r2
 80065cc:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 80065ce:	4b2b      	ldr	r3, [pc, #172]	@ (800667c <WIZCHIP_READ_BUF+0xbc>)
 80065d0:	68db      	ldr	r3, [r3, #12]
 80065d2:	4798      	blx	r3
   WIZCHIP.CS._select();
 80065d4:	4b29      	ldr	r3, [pc, #164]	@ (800667c <WIZCHIP_READ_BUF+0xbc>)
 80065d6:	695b      	ldr	r3, [r3, #20]
 80065d8:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80065da:	4b28      	ldr	r3, [pc, #160]	@ (800667c <WIZCHIP_READ_BUF+0xbc>)
 80065dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d003      	beq.n	80065ea <WIZCHIP_READ_BUF+0x2a>
 80065e2:	4b26      	ldr	r3, [pc, #152]	@ (800667c <WIZCHIP_READ_BUF+0xbc>)
 80065e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d126      	bne.n	8006638 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80065ea:	4b24      	ldr	r3, [pc, #144]	@ (800667c <WIZCHIP_READ_BUF+0xbc>)
 80065ec:	6a1b      	ldr	r3, [r3, #32]
 80065ee:	68fa      	ldr	r2, [r7, #12]
 80065f0:	0c12      	lsrs	r2, r2, #16
 80065f2:	b2d2      	uxtb	r2, r2
 80065f4:	4610      	mov	r0, r2
 80065f6:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80065f8:	4b20      	ldr	r3, [pc, #128]	@ (800667c <WIZCHIP_READ_BUF+0xbc>)
 80065fa:	6a1b      	ldr	r3, [r3, #32]
 80065fc:	68fa      	ldr	r2, [r7, #12]
 80065fe:	0a12      	lsrs	r2, r2, #8
 8006600:	b2d2      	uxtb	r2, r2
 8006602:	4610      	mov	r0, r2
 8006604:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8006606:	4b1d      	ldr	r3, [pc, #116]	@ (800667c <WIZCHIP_READ_BUF+0xbc>)
 8006608:	6a1b      	ldr	r3, [r3, #32]
 800660a:	68fa      	ldr	r2, [r7, #12]
 800660c:	b2d2      	uxtb	r2, r2
 800660e:	4610      	mov	r0, r2
 8006610:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8006612:	2300      	movs	r3, #0
 8006614:	82fb      	strh	r3, [r7, #22]
 8006616:	e00a      	b.n	800662e <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8006618:	4b18      	ldr	r3, [pc, #96]	@ (800667c <WIZCHIP_READ_BUF+0xbc>)
 800661a:	69db      	ldr	r3, [r3, #28]
 800661c:	8afa      	ldrh	r2, [r7, #22]
 800661e:	68b9      	ldr	r1, [r7, #8]
 8006620:	188c      	adds	r4, r1, r2
 8006622:	4798      	blx	r3
 8006624:	4603      	mov	r3, r0
 8006626:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 8006628:	8afb      	ldrh	r3, [r7, #22]
 800662a:	3301      	adds	r3, #1
 800662c:	82fb      	strh	r3, [r7, #22]
 800662e:	8afa      	ldrh	r2, [r7, #22]
 8006630:	88fb      	ldrh	r3, [r7, #6]
 8006632:	429a      	cmp	r2, r3
 8006634:	d3f0      	bcc.n	8006618 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8006636:	e017      	b.n	8006668 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	0c1b      	lsrs	r3, r3, #16
 800663c:	b2db      	uxtb	r3, r3
 800663e:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	0a1b      	lsrs	r3, r3, #8
 8006644:	b2db      	uxtb	r3, r3
 8006646:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	b2db      	uxtb	r3, r3
 800664c:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 800664e:	4b0b      	ldr	r3, [pc, #44]	@ (800667c <WIZCHIP_READ_BUF+0xbc>)
 8006650:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006652:	f107 0210 	add.w	r2, r7, #16
 8006656:	2103      	movs	r1, #3
 8006658:	4610      	mov	r0, r2
 800665a:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 800665c:	4b07      	ldr	r3, [pc, #28]	@ (800667c <WIZCHIP_READ_BUF+0xbc>)
 800665e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006660:	88fa      	ldrh	r2, [r7, #6]
 8006662:	4611      	mov	r1, r2
 8006664:	68b8      	ldr	r0, [r7, #8]
 8006666:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8006668:	4b04      	ldr	r3, [pc, #16]	@ (800667c <WIZCHIP_READ_BUF+0xbc>)
 800666a:	699b      	ldr	r3, [r3, #24]
 800666c:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800666e:	4b03      	ldr	r3, [pc, #12]	@ (800667c <WIZCHIP_READ_BUF+0xbc>)
 8006670:	691b      	ldr	r3, [r3, #16]
 8006672:	4798      	blx	r3
}
 8006674:	bf00      	nop
 8006676:	371c      	adds	r7, #28
 8006678:	46bd      	mov	sp, r7
 800667a:	bd90      	pop	{r4, r7, pc}
 800667c:	200018ac 	.word	0x200018ac

08006680 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8006680:	b580      	push	{r7, lr}
 8006682:	b086      	sub	sp, #24
 8006684:	af00      	add	r7, sp, #0
 8006686:	60f8      	str	r0, [r7, #12]
 8006688:	60b9      	str	r1, [r7, #8]
 800668a:	4613      	mov	r3, r2
 800668c:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 800668e:	4b2b      	ldr	r3, [pc, #172]	@ (800673c <WIZCHIP_WRITE_BUF+0xbc>)
 8006690:	68db      	ldr	r3, [r3, #12]
 8006692:	4798      	blx	r3
   WIZCHIP.CS._select();
 8006694:	4b29      	ldr	r3, [pc, #164]	@ (800673c <WIZCHIP_WRITE_BUF+0xbc>)
 8006696:	695b      	ldr	r3, [r3, #20]
 8006698:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	f043 0304 	orr.w	r3, r3, #4
 80066a0:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80066a2:	4b26      	ldr	r3, [pc, #152]	@ (800673c <WIZCHIP_WRITE_BUF+0xbc>)
 80066a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d126      	bne.n	80066f8 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80066aa:	4b24      	ldr	r3, [pc, #144]	@ (800673c <WIZCHIP_WRITE_BUF+0xbc>)
 80066ac:	6a1b      	ldr	r3, [r3, #32]
 80066ae:	68fa      	ldr	r2, [r7, #12]
 80066b0:	0c12      	lsrs	r2, r2, #16
 80066b2:	b2d2      	uxtb	r2, r2
 80066b4:	4610      	mov	r0, r2
 80066b6:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80066b8:	4b20      	ldr	r3, [pc, #128]	@ (800673c <WIZCHIP_WRITE_BUF+0xbc>)
 80066ba:	6a1b      	ldr	r3, [r3, #32]
 80066bc:	68fa      	ldr	r2, [r7, #12]
 80066be:	0a12      	lsrs	r2, r2, #8
 80066c0:	b2d2      	uxtb	r2, r2
 80066c2:	4610      	mov	r0, r2
 80066c4:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80066c6:	4b1d      	ldr	r3, [pc, #116]	@ (800673c <WIZCHIP_WRITE_BUF+0xbc>)
 80066c8:	6a1b      	ldr	r3, [r3, #32]
 80066ca:	68fa      	ldr	r2, [r7, #12]
 80066cc:	b2d2      	uxtb	r2, r2
 80066ce:	4610      	mov	r0, r2
 80066d0:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80066d2:	2300      	movs	r3, #0
 80066d4:	82fb      	strh	r3, [r7, #22]
 80066d6:	e00a      	b.n	80066ee <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 80066d8:	4b18      	ldr	r3, [pc, #96]	@ (800673c <WIZCHIP_WRITE_BUF+0xbc>)
 80066da:	6a1b      	ldr	r3, [r3, #32]
 80066dc:	8afa      	ldrh	r2, [r7, #22]
 80066de:	68b9      	ldr	r1, [r7, #8]
 80066e0:	440a      	add	r2, r1
 80066e2:	7812      	ldrb	r2, [r2, #0]
 80066e4:	4610      	mov	r0, r2
 80066e6:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80066e8:	8afb      	ldrh	r3, [r7, #22]
 80066ea:	3301      	adds	r3, #1
 80066ec:	82fb      	strh	r3, [r7, #22]
 80066ee:	8afa      	ldrh	r2, [r7, #22]
 80066f0:	88fb      	ldrh	r3, [r7, #6]
 80066f2:	429a      	cmp	r2, r3
 80066f4:	d3f0      	bcc.n	80066d8 <WIZCHIP_WRITE_BUF+0x58>
 80066f6:	e017      	b.n	8006728 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	0c1b      	lsrs	r3, r3, #16
 80066fc:	b2db      	uxtb	r3, r3
 80066fe:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	0a1b      	lsrs	r3, r3, #8
 8006704:	b2db      	uxtb	r3, r3
 8006706:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	b2db      	uxtb	r3, r3
 800670c:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 800670e:	4b0b      	ldr	r3, [pc, #44]	@ (800673c <WIZCHIP_WRITE_BUF+0xbc>)
 8006710:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006712:	f107 0210 	add.w	r2, r7, #16
 8006716:	2103      	movs	r1, #3
 8006718:	4610      	mov	r0, r2
 800671a:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 800671c:	4b07      	ldr	r3, [pc, #28]	@ (800673c <WIZCHIP_WRITE_BUF+0xbc>)
 800671e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006720:	88fa      	ldrh	r2, [r7, #6]
 8006722:	4611      	mov	r1, r2
 8006724:	68b8      	ldr	r0, [r7, #8]
 8006726:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8006728:	4b04      	ldr	r3, [pc, #16]	@ (800673c <WIZCHIP_WRITE_BUF+0xbc>)
 800672a:	699b      	ldr	r3, [r3, #24]
 800672c:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800672e:	4b03      	ldr	r3, [pc, #12]	@ (800673c <WIZCHIP_WRITE_BUF+0xbc>)
 8006730:	691b      	ldr	r3, [r3, #16]
 8006732:	4798      	blx	r3
}
 8006734:	bf00      	nop
 8006736:	3718      	adds	r7, #24
 8006738:	46bd      	mov	sp, r7
 800673a:	bd80      	pop	{r7, pc}
 800673c:	200018ac 	.word	0x200018ac

08006740 <wizchip_cris_enter>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)
{
 8006740:	b480      	push	{r7}
 8006742:	af00      	add	r7, sp, #0
}
 8006744:	bf00      	nop
 8006746:	46bd      	mov	sp, r7
 8006748:	bc80      	pop	{r7}
 800674a:	4770      	bx	lr

0800674c <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 800674c:	b480      	push	{r7}
 800674e:	af00      	add	r7, sp, #0
 8006750:	bf00      	nop
 8006752:	46bd      	mov	sp, r7
 8006754:	bc80      	pop	{r7}
 8006756:	4770      	bx	lr

08006758 <wizchip_cs_select>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0);
 800675c:	2200      	movs	r2, #0
 800675e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006762:	4802      	ldr	r0, [pc, #8]	@ (800676c <wizchip_cs_select+0x14>)
 8006764:	f001 fcae 	bl	80080c4 <HAL_GPIO_WritePin>
}
 8006768:	bf00      	nop
 800676a:	bd80      	pop	{r7, pc}
 800676c:	40010800 	.word	0x40010800

08006770 <wizchip_cs_deselect>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 1);
 8006774:	2201      	movs	r2, #1
 8006776:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800677a:	4802      	ldr	r0, [pc, #8]	@ (8006784 <wizchip_cs_deselect+0x14>)
 800677c:	f001 fca2 	bl	80080c4 <HAL_GPIO_WritePin>
}
 8006780:	bf00      	nop
 8006782:	bd80      	pop	{r7, pc}
 8006784:	40010800 	.word	0x40010800

08006788 <wizchip_bus_readdata>:
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }

iodata_t wizchip_bus_readdata(void)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b082      	sub	sp, #8
 800678c:	af00      	add	r7, sp, #0
	iodata_t data=0x00U;
 800678e:	2300      	movs	r3, #0
 8006790:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Receive(&hspi2, &data, 1, 100); // Nhận 1 byte
 8006792:	1df9      	adds	r1, r7, #7
 8006794:	2364      	movs	r3, #100	@ 0x64
 8006796:	2201      	movs	r2, #1
 8006798:	4803      	ldr	r0, [pc, #12]	@ (80067a8 <wizchip_bus_readdata+0x20>)
 800679a:	f003 fbdd 	bl	8009f58 <HAL_SPI_Receive>
	return data;
 800679e:	79fb      	ldrb	r3, [r7, #7]

}
 80067a0:	4618      	mov	r0, r3
 80067a2:	3708      	adds	r7, #8
 80067a4:	46bd      	mov	sp, r7
 80067a6:	bd80      	pop	{r7, pc}
 80067a8:	20002c18 	.word	0x20002c18

080067ac <wizchip_bus_writedata>:
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(iodata_t wb)
{
 80067ac:	b580      	push	{r7, lr}
 80067ae:	b084      	sub	sp, #16
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	4603      	mov	r3, r0
 80067b4:	71fb      	strb	r3, [r7, #7]
	iodata_t data;
	data=wb;
 80067b6:	79fb      	ldrb	r3, [r7, #7]
 80067b8:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hspi2, &data, 1, 100);
 80067ba:	f107 010f 	add.w	r1, r7, #15
 80067be:	2364      	movs	r3, #100	@ 0x64
 80067c0:	2201      	movs	r2, #1
 80067c2:	4803      	ldr	r0, [pc, #12]	@ (80067d0 <wizchip_bus_writedata+0x24>)
 80067c4:	f003 fa84 	bl	8009cd0 <HAL_SPI_Transmit>
}
 80067c8:	bf00      	nop
 80067ca:	3710      	adds	r7, #16
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bd80      	pop	{r7, pc}
 80067d0:	20002c18 	.word	0x20002c18

080067d4 <wizchip_sw_reset>:
   }
   return 0;
}

void wizchip_sw_reset(void)
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b086      	sub	sp, #24
 80067d8:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 80067da:	1d3b      	adds	r3, r7, #4
 80067dc:	2206      	movs	r2, #6
 80067de:	4619      	mov	r1, r3
 80067e0:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 80067e4:	f7ff feec 	bl	80065c0 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 80067e8:	f107 0314 	add.w	r3, r7, #20
 80067ec:	2204      	movs	r2, #4
 80067ee:	4619      	mov	r1, r3
 80067f0:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80067f4:	f7ff fee4 	bl	80065c0 <WIZCHIP_READ_BUF>
 80067f8:	f107 0310 	add.w	r3, r7, #16
 80067fc:	2204      	movs	r2, #4
 80067fe:	4619      	mov	r1, r3
 8006800:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8006804:	f7ff fedc 	bl	80065c0 <WIZCHIP_READ_BUF>
 8006808:	f107 030c 	add.w	r3, r7, #12
 800680c:	2204      	movs	r2, #4
 800680e:	4619      	mov	r1, r3
 8006810:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8006814:	f7ff fed4 	bl	80065c0 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 8006818:	2180      	movs	r1, #128	@ 0x80
 800681a:	2000      	movs	r0, #0
 800681c:	f7ff fe82 	bl	8006524 <WIZCHIP_WRITE>
   getMR(); // for delay
 8006820:	2000      	movs	r0, #0
 8006822:	f7ff fe33 	bl	800648c <WIZCHIP_READ>
//A2015051 : For indirect bus mode
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 8006826:	1d3b      	adds	r3, r7, #4
 8006828:	2206      	movs	r2, #6
 800682a:	4619      	mov	r1, r3
 800682c:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8006830:	f7ff ff26 	bl	8006680 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8006834:	f107 0314 	add.w	r3, r7, #20
 8006838:	2204      	movs	r2, #4
 800683a:	4619      	mov	r1, r3
 800683c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8006840:	f7ff ff1e 	bl	8006680 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8006844:	f107 0310 	add.w	r3, r7, #16
 8006848:	2204      	movs	r2, #4
 800684a:	4619      	mov	r1, r3
 800684c:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8006850:	f7ff ff16 	bl	8006680 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 8006854:	f107 030c 	add.w	r3, r7, #12
 8006858:	2204      	movs	r2, #4
 800685a:	4619      	mov	r1, r3
 800685c:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8006860:	f7ff ff0e 	bl	8006680 <WIZCHIP_WRITE_BUF>
  setLLAR(lla);
  setGUAR(gua);
  if(islock & SYSR_CHPL) CHIPLOCK();
  if(islock & SYSR_NETL) NETLOCK();
#endif
}
 8006864:	bf00      	nop
 8006866:	3718      	adds	r7, #24
 8006868:	46bd      	mov	sp, r7
 800686a:	bd80      	pop	{r7, pc}

0800686c <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b084      	sub	sp, #16
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
 8006874:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 8006876:	2300      	movs	r3, #0
 8006878:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 800687a:	f7ff ffab 	bl	80067d4 <wizchip_sw_reset>
   if(txsize)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d03b      	beq.n	80068fc <wizchip_init+0x90>
   {
      tmp = 0;
 8006884:	2300      	movs	r3, #0
 8006886:	73bb      	strb	r3, [r7, #14]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
#else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8006888:	2300      	movs	r3, #0
 800688a:	73fb      	strb	r3, [r7, #15]
 800688c:	e015      	b.n	80068ba <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 800688e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006892:	687a      	ldr	r2, [r7, #4]
 8006894:	4413      	add	r3, r2
 8006896:	781a      	ldrb	r2, [r3, #0]
 8006898:	7bbb      	ldrb	r3, [r7, #14]
 800689a:	4413      	add	r3, r2
 800689c:	b2db      	uxtb	r3, r3
 800689e:	73bb      	strb	r3, [r7, #14]
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
#elif  _WIZCHIP_ == W6300
			if(tmp > 32) return -1;
#else
			if(tmp > 16) return -1;
 80068a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80068a4:	2b10      	cmp	r3, #16
 80068a6:	dd02      	ble.n	80068ae <wizchip_init+0x42>
 80068a8:	f04f 33ff 	mov.w	r3, #4294967295
 80068ac:	e066      	b.n	800697c <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80068ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80068b2:	b2db      	uxtb	r3, r3
 80068b4:	3301      	adds	r3, #1
 80068b6:	b2db      	uxtb	r3, r3
 80068b8:	73fb      	strb	r3, [r7, #15]
 80068ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80068be:	2b07      	cmp	r3, #7
 80068c0:	dde5      	ble.n	800688e <wizchip_init+0x22>
#endif
		}
#endif
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80068c2:	2300      	movs	r3, #0
 80068c4:	73fb      	strb	r3, [r7, #15]
 80068c6:	e015      	b.n	80068f4 <wizchip_init+0x88>
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 80068c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80068cc:	009b      	lsls	r3, r3, #2
 80068ce:	3301      	adds	r3, #1
 80068d0:	00db      	lsls	r3, r3, #3
 80068d2:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 80068d6:	4618      	mov	r0, r3
 80068d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80068dc:	687a      	ldr	r2, [r7, #4]
 80068de:	4413      	add	r3, r2
 80068e0:	781b      	ldrb	r3, [r3, #0]
 80068e2:	4619      	mov	r1, r3
 80068e4:	f7ff fe1e 	bl	8006524 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80068e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80068ec:	b2db      	uxtb	r3, r3
 80068ee:	3301      	adds	r3, #1
 80068f0:	b2db      	uxtb	r3, r3
 80068f2:	73fb      	strb	r3, [r7, #15]
 80068f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80068f8:	2b07      	cmp	r3, #7
 80068fa:	dde5      	ble.n	80068c8 <wizchip_init+0x5c>
#endif
		}
   }

   if(rxsize)
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d03b      	beq.n	800697a <wizchip_init+0x10e>
   {
      tmp = 0;
 8006902:	2300      	movs	r3, #0
 8006904:	73bb      	strb	r3, [r7, #14]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
#else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8006906:	2300      	movs	r3, #0
 8006908:	73fb      	strb	r3, [r7, #15]
 800690a:	e015      	b.n	8006938 <wizchip_init+0xcc>
		{
			tmp += rxsize[i];
 800690c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006910:	683a      	ldr	r2, [r7, #0]
 8006912:	4413      	add	r3, r2
 8006914:	781a      	ldrb	r2, [r3, #0]
 8006916:	7bbb      	ldrb	r3, [r7, #14]
 8006918:	4413      	add	r3, r2
 800691a:	b2db      	uxtb	r3, r3
 800691c:	73bb      	strb	r3, [r7, #14]
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
#elif  _WIZCHIP_ == W6300
			if(tmp > 32) return -1;
#else
			if(tmp > 16) return -1;
 800691e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006922:	2b10      	cmp	r3, #16
 8006924:	dd02      	ble.n	800692c <wizchip_init+0xc0>
 8006926:	f04f 33ff 	mov.w	r3, #4294967295
 800692a:	e027      	b.n	800697c <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800692c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006930:	b2db      	uxtb	r3, r3
 8006932:	3301      	adds	r3, #1
 8006934:	b2db      	uxtb	r3, r3
 8006936:	73fb      	strb	r3, [r7, #15]
 8006938:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800693c:	2b07      	cmp	r3, #7
 800693e:	dde5      	ble.n	800690c <wizchip_init+0xa0>
#endif
		}
#endif
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8006940:	2300      	movs	r3, #0
 8006942:	73fb      	strb	r3, [r7, #15]
 8006944:	e015      	b.n	8006972 <wizchip_init+0x106>
#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 8006946:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800694a:	009b      	lsls	r3, r3, #2
 800694c:	3301      	adds	r3, #1
 800694e:	00db      	lsls	r3, r3, #3
 8006950:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 8006954:	4618      	mov	r0, r3
 8006956:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800695a:	683a      	ldr	r2, [r7, #0]
 800695c:	4413      	add	r3, r2
 800695e:	781b      	ldrb	r3, [r3, #0]
 8006960:	4619      	mov	r1, r3
 8006962:	f7ff fddf 	bl	8006524 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8006966:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800696a:	b2db      	uxtb	r3, r3
 800696c:	3301      	adds	r3, #1
 800696e:	b2db      	uxtb	r3, r3
 8006970:	73fb      	strb	r3, [r7, #15]
 8006972:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006976:	2b07      	cmp	r3, #7
 8006978:	dde5      	ble.n	8006946 <wizchip_init+0xda>
#endif
		}
   }
   return 0;
 800697a:	2300      	movs	r3, #0
}
 800697c:	4618      	mov	r0, r3
 800697e:	3710      	adds	r7, #16
 8006980:	46bd      	mov	sp, r7
 8006982:	bd80      	pop	{r7, pc}

08006984 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8006984:	f7ff fd7c 	bl	8006480 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006988:	480b      	ldr	r0, [pc, #44]	@ (80069b8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800698a:	490c      	ldr	r1, [pc, #48]	@ (80069bc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800698c:	4a0c      	ldr	r2, [pc, #48]	@ (80069c0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800698e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006990:	e002      	b.n	8006998 <LoopCopyDataInit>

08006992 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006992:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006994:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006996:	3304      	adds	r3, #4

08006998 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006998:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800699a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800699c:	d3f9      	bcc.n	8006992 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800699e:	4a09      	ldr	r2, [pc, #36]	@ (80069c4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80069a0:	4c09      	ldr	r4, [pc, #36]	@ (80069c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80069a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80069a4:	e001      	b.n	80069aa <LoopFillZerobss>

080069a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80069a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80069a8:	3204      	adds	r2, #4

080069aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80069aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80069ac:	d3fb      	bcc.n	80069a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80069ae:	f004 fbd1 	bl	800b154 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80069b2:	f7fe fdd1 	bl	8005558 <main>
  bx lr
 80069b6:	4770      	bx	lr
  ldr r0, =_sdata
 80069b8:	20001000 	.word	0x20001000
  ldr r1, =_edata
 80069bc:	200018f8 	.word	0x200018f8
  ldr r2, =_sidata
 80069c0:	0800b260 	.word	0x0800b260
  ldr r2, =_sbss
 80069c4:	200018f8 	.word	0x200018f8
  ldr r4, =_ebss
 80069c8:	2000326c 	.word	0x2000326c

080069cc <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80069cc:	e7fe      	b.n	80069cc <CAN1_RX1_IRQHandler>
	...

080069d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80069d4:	4b08      	ldr	r3, [pc, #32]	@ (80069f8 <HAL_Init+0x28>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4a07      	ldr	r2, [pc, #28]	@ (80069f8 <HAL_Init+0x28>)
 80069da:	f043 0310 	orr.w	r3, r3, #16
 80069de:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80069e0:	2003      	movs	r0, #3
 80069e2:	f001 f851 	bl	8007a88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80069e6:	200f      	movs	r0, #15
 80069e8:	f000 f808 	bl	80069fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80069ec:	f7ff fbaa 	bl	8006144 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80069f0:	2300      	movs	r3, #0
}
 80069f2:	4618      	mov	r0, r3
 80069f4:	bd80      	pop	{r7, pc}
 80069f6:	bf00      	nop
 80069f8:	40022000 	.word	0x40022000

080069fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b082      	sub	sp, #8
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006a04:	4b12      	ldr	r3, [pc, #72]	@ (8006a50 <HAL_InitTick+0x54>)
 8006a06:	681a      	ldr	r2, [r3, #0]
 8006a08:	4b12      	ldr	r3, [pc, #72]	@ (8006a54 <HAL_InitTick+0x58>)
 8006a0a:	781b      	ldrb	r3, [r3, #0]
 8006a0c:	4619      	mov	r1, r3
 8006a0e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006a12:	fbb3 f3f1 	udiv	r3, r3, r1
 8006a16:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	f001 f869 	bl	8007af2 <HAL_SYSTICK_Config>
 8006a20:	4603      	mov	r3, r0
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d001      	beq.n	8006a2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006a26:	2301      	movs	r3, #1
 8006a28:	e00e      	b.n	8006a48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2b0f      	cmp	r3, #15
 8006a2e:	d80a      	bhi.n	8006a46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006a30:	2200      	movs	r2, #0
 8006a32:	6879      	ldr	r1, [r7, #4]
 8006a34:	f04f 30ff 	mov.w	r0, #4294967295
 8006a38:	f001 f831 	bl	8007a9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006a3c:	4a06      	ldr	r2, [pc, #24]	@ (8006a58 <HAL_InitTick+0x5c>)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006a42:	2300      	movs	r3, #0
 8006a44:	e000      	b.n	8006a48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006a46:	2301      	movs	r3, #1
}
 8006a48:	4618      	mov	r0, r3
 8006a4a:	3708      	adds	r7, #8
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	bd80      	pop	{r7, pc}
 8006a50:	200018a8 	.word	0x200018a8
 8006a54:	200018dc 	.word	0x200018dc
 8006a58:	200018d8 	.word	0x200018d8

08006a5c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006a5c:	b480      	push	{r7}
 8006a5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006a60:	4b05      	ldr	r3, [pc, #20]	@ (8006a78 <HAL_IncTick+0x1c>)
 8006a62:	781b      	ldrb	r3, [r3, #0]
 8006a64:	461a      	mov	r2, r3
 8006a66:	4b05      	ldr	r3, [pc, #20]	@ (8006a7c <HAL_IncTick+0x20>)
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	4413      	add	r3, r2
 8006a6c:	4a03      	ldr	r2, [pc, #12]	@ (8006a7c <HAL_IncTick+0x20>)
 8006a6e:	6013      	str	r3, [r2, #0]
}
 8006a70:	bf00      	nop
 8006a72:	46bd      	mov	sp, r7
 8006a74:	bc80      	pop	{r7}
 8006a76:	4770      	bx	lr
 8006a78:	200018dc 	.word	0x200018dc
 8006a7c:	20002ca0 	.word	0x20002ca0

08006a80 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006a80:	b480      	push	{r7}
 8006a82:	af00      	add	r7, sp, #0
  return uwTick;
 8006a84:	4b02      	ldr	r3, [pc, #8]	@ (8006a90 <HAL_GetTick+0x10>)
 8006a86:	681b      	ldr	r3, [r3, #0]
}
 8006a88:	4618      	mov	r0, r3
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	bc80      	pop	{r7}
 8006a8e:	4770      	bx	lr
 8006a90:	20002ca0 	.word	0x20002ca0

08006a94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b084      	sub	sp, #16
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006a9c:	f7ff fff0 	bl	8006a80 <HAL_GetTick>
 8006aa0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006aac:	d005      	beq.n	8006aba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006aae:	4b0a      	ldr	r3, [pc, #40]	@ (8006ad8 <HAL_Delay+0x44>)
 8006ab0:	781b      	ldrb	r3, [r3, #0]
 8006ab2:	461a      	mov	r2, r3
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	4413      	add	r3, r2
 8006ab8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006aba:	bf00      	nop
 8006abc:	f7ff ffe0 	bl	8006a80 <HAL_GetTick>
 8006ac0:	4602      	mov	r2, r0
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	1ad3      	subs	r3, r2, r3
 8006ac6:	68fa      	ldr	r2, [r7, #12]
 8006ac8:	429a      	cmp	r2, r3
 8006aca:	d8f7      	bhi.n	8006abc <HAL_Delay+0x28>
  {
  }
}
 8006acc:	bf00      	nop
 8006ace:	bf00      	nop
 8006ad0:	3710      	adds	r7, #16
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}
 8006ad6:	bf00      	nop
 8006ad8:	200018dc 	.word	0x200018dc

08006adc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b086      	sub	sp, #24
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8006ae8:	2300      	movs	r3, #0
 8006aea:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8006aec:	2300      	movs	r3, #0
 8006aee:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8006af0:	2300      	movs	r3, #0
 8006af2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d101      	bne.n	8006afe <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8006afa:	2301      	movs	r3, #1
 8006afc:	e0be      	b.n	8006c7c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	689b      	ldr	r3, [r3, #8]
 8006b02:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d109      	bne.n	8006b20 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2200      	movs	r2, #0
 8006b10:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2200      	movs	r2, #0
 8006b16:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006b1a:	6878      	ldr	r0, [r7, #4]
 8006b1c:	f7ff fb44 	bl	80061a8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	f000 fa7d 	bl	8007020 <ADC_ConversionStop_Disable>
 8006b26:	4603      	mov	r3, r0
 8006b28:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b2e:	f003 0310 	and.w	r3, r3, #16
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	f040 8099 	bne.w	8006c6a <HAL_ADC_Init+0x18e>
 8006b38:	7dfb      	ldrb	r3, [r7, #23]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	f040 8095 	bne.w	8006c6a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b44:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006b48:	f023 0302 	bic.w	r3, r3, #2
 8006b4c:	f043 0202 	orr.w	r2, r3, #2
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8006b5c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	7b1b      	ldrb	r3, [r3, #12]
 8006b62:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8006b64:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8006b66:	68ba      	ldr	r2, [r7, #8]
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	689b      	ldr	r3, [r3, #8]
 8006b70:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b74:	d003      	beq.n	8006b7e <HAL_ADC_Init+0xa2>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	689b      	ldr	r3, [r3, #8]
 8006b7a:	2b01      	cmp	r3, #1
 8006b7c:	d102      	bne.n	8006b84 <HAL_ADC_Init+0xa8>
 8006b7e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006b82:	e000      	b.n	8006b86 <HAL_ADC_Init+0xaa>
 8006b84:	2300      	movs	r3, #0
 8006b86:	693a      	ldr	r2, [r7, #16]
 8006b88:	4313      	orrs	r3, r2
 8006b8a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	7d1b      	ldrb	r3, [r3, #20]
 8006b90:	2b01      	cmp	r3, #1
 8006b92:	d119      	bne.n	8006bc8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	7b1b      	ldrb	r3, [r3, #12]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d109      	bne.n	8006bb0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	699b      	ldr	r3, [r3, #24]
 8006ba0:	3b01      	subs	r3, #1
 8006ba2:	035a      	lsls	r2, r3, #13
 8006ba4:	693b      	ldr	r3, [r7, #16]
 8006ba6:	4313      	orrs	r3, r2
 8006ba8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006bac:	613b      	str	r3, [r7, #16]
 8006bae:	e00b      	b.n	8006bc8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bb4:	f043 0220 	orr.w	r2, r3, #32
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bc0:	f043 0201 	orr.w	r2, r3, #1
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	685b      	ldr	r3, [r3, #4]
 8006bce:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	693a      	ldr	r2, [r7, #16]
 8006bd8:	430a      	orrs	r2, r1
 8006bda:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	689a      	ldr	r2, [r3, #8]
 8006be2:	4b28      	ldr	r3, [pc, #160]	@ (8006c84 <HAL_ADC_Init+0x1a8>)
 8006be4:	4013      	ands	r3, r2
 8006be6:	687a      	ldr	r2, [r7, #4]
 8006be8:	6812      	ldr	r2, [r2, #0]
 8006bea:	68b9      	ldr	r1, [r7, #8]
 8006bec:	430b      	orrs	r3, r1
 8006bee:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	689b      	ldr	r3, [r3, #8]
 8006bf4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006bf8:	d003      	beq.n	8006c02 <HAL_ADC_Init+0x126>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	689b      	ldr	r3, [r3, #8]
 8006bfe:	2b01      	cmp	r3, #1
 8006c00:	d104      	bne.n	8006c0c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	691b      	ldr	r3, [r3, #16]
 8006c06:	3b01      	subs	r3, #1
 8006c08:	051b      	lsls	r3, r3, #20
 8006c0a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c12:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	68fa      	ldr	r2, [r7, #12]
 8006c1c:	430a      	orrs	r2, r1
 8006c1e:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	689a      	ldr	r2, [r3, #8]
 8006c26:	4b18      	ldr	r3, [pc, #96]	@ (8006c88 <HAL_ADC_Init+0x1ac>)
 8006c28:	4013      	ands	r3, r2
 8006c2a:	68ba      	ldr	r2, [r7, #8]
 8006c2c:	429a      	cmp	r2, r3
 8006c2e:	d10b      	bne.n	8006c48 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2200      	movs	r2, #0
 8006c34:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c3a:	f023 0303 	bic.w	r3, r3, #3
 8006c3e:	f043 0201 	orr.w	r2, r3, #1
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8006c46:	e018      	b.n	8006c7a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c4c:	f023 0312 	bic.w	r3, r3, #18
 8006c50:	f043 0210 	orr.w	r2, r3, #16
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c5c:	f043 0201 	orr.w	r2, r3, #1
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8006c64:	2301      	movs	r3, #1
 8006c66:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8006c68:	e007      	b.n	8006c7a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c6e:	f043 0210 	orr.w	r2, r3, #16
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8006c76:	2301      	movs	r3, #1
 8006c78:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8006c7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	3718      	adds	r7, #24
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bd80      	pop	{r7, pc}
 8006c84:	ffe1f7fd 	.word	0xffe1f7fd
 8006c88:	ff1f0efe 	.word	0xff1f0efe

08006c8c <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b084      	sub	sp, #16
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	f003 0320 	and.w	r3, r3, #32
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d03e      	beq.n	8006d2c <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	f003 0302 	and.w	r3, r3, #2
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d039      	beq.n	8006d2c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cbc:	f003 0310 	and.w	r3, r3, #16
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d105      	bne.n	8006cd0 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cc8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	689b      	ldr	r3, [r3, #8]
 8006cd6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8006cda:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8006cde:	d11d      	bne.n	8006d1c <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d119      	bne.n	8006d1c <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	685a      	ldr	r2, [r3, #4]
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f022 0220 	bic.w	r2, r2, #32
 8006cf6:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cfc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d08:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d105      	bne.n	8006d1c <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d14:	f043 0201 	orr.w	r2, r3, #1
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8006d1c:	6878      	ldr	r0, [r7, #4]
 8006d1e:	f000 f874 	bl	8006e0a <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f06f 0212 	mvn.w	r2, #18
 8006d2a:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d04d      	beq.n	8006dd2 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	f003 0304 	and.w	r3, r3, #4
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d048      	beq.n	8006dd2 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d44:	f003 0310 	and.w	r3, r3, #16
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d105      	bne.n	8006d58 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d50:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	689b      	ldr	r3, [r3, #8]
 8006d5e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8006d62:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8006d66:	d012      	beq.n	8006d8e <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	685b      	ldr	r3, [r3, #4]
 8006d6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d125      	bne.n	8006dc2 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	689b      	ldr	r3, [r3, #8]
 8006d7c:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8006d80:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8006d84:	d11d      	bne.n	8006dc2 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d119      	bne.n	8006dc2 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	685a      	ldr	r2, [r3, #4]
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006d9c:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006da2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d105      	bne.n	8006dc2 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dba:	f043 0201 	orr.w	r2, r3, #1
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8006dc2:	6878      	ldr	r0, [r7, #4]
 8006dc4:	f000 f96d 	bl	80070a2 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f06f 020c 	mvn.w	r2, #12
 8006dd0:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8006dd2:	68bb      	ldr	r3, [r7, #8]
 8006dd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d012      	beq.n	8006e02 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	f003 0301 	and.w	r3, r3, #1
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d00d      	beq.n	8006e02 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dea:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f000 f812 	bl	8006e1c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f06f 0201 	mvn.w	r2, #1
 8006e00:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8006e02:	bf00      	nop
 8006e04:	3710      	adds	r7, #16
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bd80      	pop	{r7, pc}

08006e0a <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006e0a:	b480      	push	{r7}
 8006e0c:	b083      	sub	sp, #12
 8006e0e:	af00      	add	r7, sp, #0
 8006e10:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8006e12:	bf00      	nop
 8006e14:	370c      	adds	r7, #12
 8006e16:	46bd      	mov	sp, r7
 8006e18:	bc80      	pop	{r7}
 8006e1a:	4770      	bx	lr

08006e1c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b083      	sub	sp, #12
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8006e24:	bf00      	nop
 8006e26:	370c      	adds	r7, #12
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bc80      	pop	{r7}
 8006e2c:	4770      	bx	lr
	...

08006e30 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8006e30:	b480      	push	{r7}
 8006e32:	b085      	sub	sp, #20
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
 8006e38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8006e3e:	2300      	movs	r3, #0
 8006e40:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006e48:	2b01      	cmp	r3, #1
 8006e4a:	d101      	bne.n	8006e50 <HAL_ADC_ConfigChannel+0x20>
 8006e4c:	2302      	movs	r3, #2
 8006e4e:	e0dc      	b.n	800700a <HAL_ADC_ConfigChannel+0x1da>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2201      	movs	r2, #1
 8006e54:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	685b      	ldr	r3, [r3, #4]
 8006e5c:	2b06      	cmp	r3, #6
 8006e5e:	d81c      	bhi.n	8006e9a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	685a      	ldr	r2, [r3, #4]
 8006e6a:	4613      	mov	r3, r2
 8006e6c:	009b      	lsls	r3, r3, #2
 8006e6e:	4413      	add	r3, r2
 8006e70:	3b05      	subs	r3, #5
 8006e72:	221f      	movs	r2, #31
 8006e74:	fa02 f303 	lsl.w	r3, r2, r3
 8006e78:	43db      	mvns	r3, r3
 8006e7a:	4019      	ands	r1, r3
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	6818      	ldr	r0, [r3, #0]
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	685a      	ldr	r2, [r3, #4]
 8006e84:	4613      	mov	r3, r2
 8006e86:	009b      	lsls	r3, r3, #2
 8006e88:	4413      	add	r3, r2
 8006e8a:	3b05      	subs	r3, #5
 8006e8c:	fa00 f203 	lsl.w	r2, r0, r3
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	430a      	orrs	r2, r1
 8006e96:	635a      	str	r2, [r3, #52]	@ 0x34
 8006e98:	e03c      	b.n	8006f14 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	685b      	ldr	r3, [r3, #4]
 8006e9e:	2b0c      	cmp	r3, #12
 8006ea0:	d81c      	bhi.n	8006edc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	685a      	ldr	r2, [r3, #4]
 8006eac:	4613      	mov	r3, r2
 8006eae:	009b      	lsls	r3, r3, #2
 8006eb0:	4413      	add	r3, r2
 8006eb2:	3b23      	subs	r3, #35	@ 0x23
 8006eb4:	221f      	movs	r2, #31
 8006eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8006eba:	43db      	mvns	r3, r3
 8006ebc:	4019      	ands	r1, r3
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	6818      	ldr	r0, [r3, #0]
 8006ec2:	683b      	ldr	r3, [r7, #0]
 8006ec4:	685a      	ldr	r2, [r3, #4]
 8006ec6:	4613      	mov	r3, r2
 8006ec8:	009b      	lsls	r3, r3, #2
 8006eca:	4413      	add	r3, r2
 8006ecc:	3b23      	subs	r3, #35	@ 0x23
 8006ece:	fa00 f203 	lsl.w	r2, r0, r3
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	430a      	orrs	r2, r1
 8006ed8:	631a      	str	r2, [r3, #48]	@ 0x30
 8006eda:	e01b      	b.n	8006f14 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	685a      	ldr	r2, [r3, #4]
 8006ee6:	4613      	mov	r3, r2
 8006ee8:	009b      	lsls	r3, r3, #2
 8006eea:	4413      	add	r3, r2
 8006eec:	3b41      	subs	r3, #65	@ 0x41
 8006eee:	221f      	movs	r2, #31
 8006ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ef4:	43db      	mvns	r3, r3
 8006ef6:	4019      	ands	r1, r3
 8006ef8:	683b      	ldr	r3, [r7, #0]
 8006efa:	6818      	ldr	r0, [r3, #0]
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	685a      	ldr	r2, [r3, #4]
 8006f00:	4613      	mov	r3, r2
 8006f02:	009b      	lsls	r3, r3, #2
 8006f04:	4413      	add	r3, r2
 8006f06:	3b41      	subs	r3, #65	@ 0x41
 8006f08:	fa00 f203 	lsl.w	r2, r0, r3
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	430a      	orrs	r2, r1
 8006f12:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	2b09      	cmp	r3, #9
 8006f1a:	d91c      	bls.n	8006f56 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	68d9      	ldr	r1, [r3, #12]
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	681a      	ldr	r2, [r3, #0]
 8006f26:	4613      	mov	r3, r2
 8006f28:	005b      	lsls	r3, r3, #1
 8006f2a:	4413      	add	r3, r2
 8006f2c:	3b1e      	subs	r3, #30
 8006f2e:	2207      	movs	r2, #7
 8006f30:	fa02 f303 	lsl.w	r3, r2, r3
 8006f34:	43db      	mvns	r3, r3
 8006f36:	4019      	ands	r1, r3
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	6898      	ldr	r0, [r3, #8]
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	681a      	ldr	r2, [r3, #0]
 8006f40:	4613      	mov	r3, r2
 8006f42:	005b      	lsls	r3, r3, #1
 8006f44:	4413      	add	r3, r2
 8006f46:	3b1e      	subs	r3, #30
 8006f48:	fa00 f203 	lsl.w	r2, r0, r3
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	430a      	orrs	r2, r1
 8006f52:	60da      	str	r2, [r3, #12]
 8006f54:	e019      	b.n	8006f8a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	6919      	ldr	r1, [r3, #16]
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	681a      	ldr	r2, [r3, #0]
 8006f60:	4613      	mov	r3, r2
 8006f62:	005b      	lsls	r3, r3, #1
 8006f64:	4413      	add	r3, r2
 8006f66:	2207      	movs	r2, #7
 8006f68:	fa02 f303 	lsl.w	r3, r2, r3
 8006f6c:	43db      	mvns	r3, r3
 8006f6e:	4019      	ands	r1, r3
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	6898      	ldr	r0, [r3, #8]
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	681a      	ldr	r2, [r3, #0]
 8006f78:	4613      	mov	r3, r2
 8006f7a:	005b      	lsls	r3, r3, #1
 8006f7c:	4413      	add	r3, r2
 8006f7e:	fa00 f203 	lsl.w	r2, r0, r3
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	430a      	orrs	r2, r1
 8006f88:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	2b10      	cmp	r3, #16
 8006f90:	d003      	beq.n	8006f9a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8006f96:	2b11      	cmp	r3, #17
 8006f98:	d132      	bne.n	8007000 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a1d      	ldr	r2, [pc, #116]	@ (8007014 <HAL_ADC_ConfigChannel+0x1e4>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d125      	bne.n	8006ff0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	689b      	ldr	r3, [r3, #8]
 8006faa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d126      	bne.n	8007000 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	689a      	ldr	r2, [r3, #8]
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8006fc0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	2b10      	cmp	r3, #16
 8006fc8:	d11a      	bne.n	8007000 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006fca:	4b13      	ldr	r3, [pc, #76]	@ (8007018 <HAL_ADC_ConfigChannel+0x1e8>)
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	4a13      	ldr	r2, [pc, #76]	@ (800701c <HAL_ADC_ConfigChannel+0x1ec>)
 8006fd0:	fba2 2303 	umull	r2, r3, r2, r3
 8006fd4:	0c9a      	lsrs	r2, r3, #18
 8006fd6:	4613      	mov	r3, r2
 8006fd8:	009b      	lsls	r3, r3, #2
 8006fda:	4413      	add	r3, r2
 8006fdc:	005b      	lsls	r3, r3, #1
 8006fde:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8006fe0:	e002      	b.n	8006fe8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	3b01      	subs	r3, #1
 8006fe6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8006fe8:	68bb      	ldr	r3, [r7, #8]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d1f9      	bne.n	8006fe2 <HAL_ADC_ConfigChannel+0x1b2>
 8006fee:	e007      	b.n	8007000 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ff4:	f043 0220 	orr.w	r2, r3, #32
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2200      	movs	r2, #0
 8007004:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8007008:	7bfb      	ldrb	r3, [r7, #15]
}
 800700a:	4618      	mov	r0, r3
 800700c:	3714      	adds	r7, #20
 800700e:	46bd      	mov	sp, r7
 8007010:	bc80      	pop	{r7}
 8007012:	4770      	bx	lr
 8007014:	40012400 	.word	0x40012400
 8007018:	200018a8 	.word	0x200018a8
 800701c:	431bde83 	.word	0x431bde83

08007020 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8007020:	b580      	push	{r7, lr}
 8007022:	b084      	sub	sp, #16
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007028:	2300      	movs	r3, #0
 800702a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	689b      	ldr	r3, [r3, #8]
 8007032:	f003 0301 	and.w	r3, r3, #1
 8007036:	2b01      	cmp	r3, #1
 8007038:	d12e      	bne.n	8007098 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	689a      	ldr	r2, [r3, #8]
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f022 0201 	bic.w	r2, r2, #1
 8007048:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800704a:	f7ff fd19 	bl	8006a80 <HAL_GetTick>
 800704e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8007050:	e01b      	b.n	800708a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007052:	f7ff fd15 	bl	8006a80 <HAL_GetTick>
 8007056:	4602      	mov	r2, r0
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	1ad3      	subs	r3, r2, r3
 800705c:	2b02      	cmp	r3, #2
 800705e:	d914      	bls.n	800708a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	689b      	ldr	r3, [r3, #8]
 8007066:	f003 0301 	and.w	r3, r3, #1
 800706a:	2b01      	cmp	r3, #1
 800706c:	d10d      	bne.n	800708a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007072:	f043 0210 	orr.w	r2, r3, #16
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800707e:	f043 0201 	orr.w	r2, r3, #1
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8007086:	2301      	movs	r3, #1
 8007088:	e007      	b.n	800709a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	689b      	ldr	r3, [r3, #8]
 8007090:	f003 0301 	and.w	r3, r3, #1
 8007094:	2b01      	cmp	r3, #1
 8007096:	d0dc      	beq.n	8007052 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8007098:	2300      	movs	r3, #0
}
 800709a:	4618      	mov	r0, r3
 800709c:	3710      	adds	r7, #16
 800709e:	46bd      	mov	sp, r7
 80070a0:	bd80      	pop	{r7, pc}

080070a2 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80070a2:	b480      	push	{r7}
 80070a4:	b083      	sub	sp, #12
 80070a6:	af00      	add	r7, sp, #0
 80070a8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80070aa:	bf00      	nop
 80070ac:	370c      	adds	r7, #12
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bc80      	pop	{r7}
 80070b2:	4770      	bx	lr

080070b4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b084      	sub	sp, #16
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d101      	bne.n	80070c6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	e0ed      	b.n	80072a2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80070cc:	b2db      	uxtb	r3, r3
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d102      	bne.n	80070d8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80070d2:	6878      	ldr	r0, [r7, #4]
 80070d4:	f7ff f8ac 	bl	8006230 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	681a      	ldr	r2, [r3, #0]
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f042 0201 	orr.w	r2, r2, #1
 80070e6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80070e8:	f7ff fcca 	bl	8006a80 <HAL_GetTick>
 80070ec:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80070ee:	e012      	b.n	8007116 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80070f0:	f7ff fcc6 	bl	8006a80 <HAL_GetTick>
 80070f4:	4602      	mov	r2, r0
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	1ad3      	subs	r3, r2, r3
 80070fa:	2b0a      	cmp	r3, #10
 80070fc:	d90b      	bls.n	8007116 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007102:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2205      	movs	r2, #5
 800710e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8007112:	2301      	movs	r3, #1
 8007114:	e0c5      	b.n	80072a2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	685b      	ldr	r3, [r3, #4]
 800711c:	f003 0301 	and.w	r3, r3, #1
 8007120:	2b00      	cmp	r3, #0
 8007122:	d0e5      	beq.n	80070f0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	681a      	ldr	r2, [r3, #0]
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f022 0202 	bic.w	r2, r2, #2
 8007132:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007134:	f7ff fca4 	bl	8006a80 <HAL_GetTick>
 8007138:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800713a:	e012      	b.n	8007162 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800713c:	f7ff fca0 	bl	8006a80 <HAL_GetTick>
 8007140:	4602      	mov	r2, r0
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	1ad3      	subs	r3, r2, r3
 8007146:	2b0a      	cmp	r3, #10
 8007148:	d90b      	bls.n	8007162 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800714e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2205      	movs	r2, #5
 800715a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800715e:	2301      	movs	r3, #1
 8007160:	e09f      	b.n	80072a2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	685b      	ldr	r3, [r3, #4]
 8007168:	f003 0302 	and.w	r3, r3, #2
 800716c:	2b00      	cmp	r3, #0
 800716e:	d1e5      	bne.n	800713c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	7e1b      	ldrb	r3, [r3, #24]
 8007174:	2b01      	cmp	r3, #1
 8007176:	d108      	bne.n	800718a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	681a      	ldr	r2, [r3, #0]
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007186:	601a      	str	r2, [r3, #0]
 8007188:	e007      	b.n	800719a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	681a      	ldr	r2, [r3, #0]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007198:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	7e5b      	ldrb	r3, [r3, #25]
 800719e:	2b01      	cmp	r3, #1
 80071a0:	d108      	bne.n	80071b4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	681a      	ldr	r2, [r3, #0]
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80071b0:	601a      	str	r2, [r3, #0]
 80071b2:	e007      	b.n	80071c4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	681a      	ldr	r2, [r3, #0]
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80071c2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	7e9b      	ldrb	r3, [r3, #26]
 80071c8:	2b01      	cmp	r3, #1
 80071ca:	d108      	bne.n	80071de <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	681a      	ldr	r2, [r3, #0]
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f042 0220 	orr.w	r2, r2, #32
 80071da:	601a      	str	r2, [r3, #0]
 80071dc:	e007      	b.n	80071ee <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	681a      	ldr	r2, [r3, #0]
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f022 0220 	bic.w	r2, r2, #32
 80071ec:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	7edb      	ldrb	r3, [r3, #27]
 80071f2:	2b01      	cmp	r3, #1
 80071f4:	d108      	bne.n	8007208 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	681a      	ldr	r2, [r3, #0]
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f022 0210 	bic.w	r2, r2, #16
 8007204:	601a      	str	r2, [r3, #0]
 8007206:	e007      	b.n	8007218 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	681a      	ldr	r2, [r3, #0]
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f042 0210 	orr.w	r2, r2, #16
 8007216:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	7f1b      	ldrb	r3, [r3, #28]
 800721c:	2b01      	cmp	r3, #1
 800721e:	d108      	bne.n	8007232 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	681a      	ldr	r2, [r3, #0]
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f042 0208 	orr.w	r2, r2, #8
 800722e:	601a      	str	r2, [r3, #0]
 8007230:	e007      	b.n	8007242 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	681a      	ldr	r2, [r3, #0]
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f022 0208 	bic.w	r2, r2, #8
 8007240:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	7f5b      	ldrb	r3, [r3, #29]
 8007246:	2b01      	cmp	r3, #1
 8007248:	d108      	bne.n	800725c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	681a      	ldr	r2, [r3, #0]
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f042 0204 	orr.w	r2, r2, #4
 8007258:	601a      	str	r2, [r3, #0]
 800725a:	e007      	b.n	800726c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	681a      	ldr	r2, [r3, #0]
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f022 0204 	bic.w	r2, r2, #4
 800726a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	689a      	ldr	r2, [r3, #8]
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	68db      	ldr	r3, [r3, #12]
 8007274:	431a      	orrs	r2, r3
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	691b      	ldr	r3, [r3, #16]
 800727a:	431a      	orrs	r2, r3
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	695b      	ldr	r3, [r3, #20]
 8007280:	ea42 0103 	orr.w	r1, r2, r3
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	685b      	ldr	r3, [r3, #4]
 8007288:	1e5a      	subs	r2, r3, #1
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	430a      	orrs	r2, r1
 8007290:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2200      	movs	r2, #0
 8007296:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2201      	movs	r2, #1
 800729c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80072a0:	2300      	movs	r3, #0
}
 80072a2:	4618      	mov	r0, r3
 80072a4:	3710      	adds	r7, #16
 80072a6:	46bd      	mov	sp, r7
 80072a8:	bd80      	pop	{r7, pc}

080072aa <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80072aa:	b480      	push	{r7}
 80072ac:	b087      	sub	sp, #28
 80072ae:	af00      	add	r7, sp, #0
 80072b0:	6078      	str	r0, [r7, #4]
 80072b2:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80072c0:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80072c2:	7cfb      	ldrb	r3, [r7, #19]
 80072c4:	2b01      	cmp	r3, #1
 80072c6:	d003      	beq.n	80072d0 <HAL_CAN_ConfigFilter+0x26>
 80072c8:	7cfb      	ldrb	r3, [r7, #19]
 80072ca:	2b02      	cmp	r3, #2
 80072cc:	f040 80aa 	bne.w	8007424 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80072d0:	697b      	ldr	r3, [r7, #20]
 80072d2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80072d6:	f043 0201 	orr.w	r2, r3, #1
 80072da:	697b      	ldr	r3, [r7, #20]
 80072dc:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	695b      	ldr	r3, [r3, #20]
 80072e4:	f003 031f 	and.w	r3, r3, #31
 80072e8:	2201      	movs	r2, #1
 80072ea:	fa02 f303 	lsl.w	r3, r2, r3
 80072ee:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80072f0:	697b      	ldr	r3, [r7, #20]
 80072f2:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	43db      	mvns	r3, r3
 80072fa:	401a      	ands	r2, r3
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	69db      	ldr	r3, [r3, #28]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d123      	bne.n	8007352 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800730a:	697b      	ldr	r3, [r7, #20]
 800730c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	43db      	mvns	r3, r3
 8007314:	401a      	ands	r2, r3
 8007316:	697b      	ldr	r3, [r7, #20]
 8007318:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	68db      	ldr	r3, [r3, #12]
 8007320:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	685b      	ldr	r3, [r3, #4]
 8007326:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8007328:	683a      	ldr	r2, [r7, #0]
 800732a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800732c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800732e:	697b      	ldr	r3, [r7, #20]
 8007330:	3248      	adds	r2, #72	@ 0x48
 8007332:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	689b      	ldr	r3, [r3, #8]
 800733a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007346:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007348:	6979      	ldr	r1, [r7, #20]
 800734a:	3348      	adds	r3, #72	@ 0x48
 800734c:	00db      	lsls	r3, r3, #3
 800734e:	440b      	add	r3, r1
 8007350:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	69db      	ldr	r3, [r3, #28]
 8007356:	2b01      	cmp	r3, #1
 8007358:	d122      	bne.n	80073a0 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	431a      	orrs	r2, r3
 8007364:	697b      	ldr	r3, [r7, #20]
 8007366:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	685b      	ldr	r3, [r3, #4]
 8007374:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8007376:	683a      	ldr	r2, [r7, #0]
 8007378:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800737a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800737c:	697b      	ldr	r3, [r7, #20]
 800737e:	3248      	adds	r2, #72	@ 0x48
 8007380:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	689b      	ldr	r3, [r3, #8]
 8007388:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800738a:	683b      	ldr	r3, [r7, #0]
 800738c:	68db      	ldr	r3, [r3, #12]
 800738e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007390:	683b      	ldr	r3, [r7, #0]
 8007392:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007394:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007396:	6979      	ldr	r1, [r7, #20]
 8007398:	3348      	adds	r3, #72	@ 0x48
 800739a:	00db      	lsls	r3, r3, #3
 800739c:	440b      	add	r3, r1
 800739e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	699b      	ldr	r3, [r3, #24]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d109      	bne.n	80073bc <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80073a8:	697b      	ldr	r3, [r7, #20]
 80073aa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	43db      	mvns	r3, r3
 80073b2:	401a      	ands	r2, r3
 80073b4:	697b      	ldr	r3, [r7, #20]
 80073b6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80073ba:	e007      	b.n	80073cc <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80073bc:	697b      	ldr	r3, [r7, #20]
 80073be:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	431a      	orrs	r2, r3
 80073c6:	697b      	ldr	r3, [r7, #20]
 80073c8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	691b      	ldr	r3, [r3, #16]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d109      	bne.n	80073e8 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80073d4:	697b      	ldr	r3, [r7, #20]
 80073d6:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	43db      	mvns	r3, r3
 80073de:	401a      	ands	r2, r3
 80073e0:	697b      	ldr	r3, [r7, #20]
 80073e2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80073e6:	e007      	b.n	80073f8 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80073e8:	697b      	ldr	r3, [r7, #20]
 80073ea:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	431a      	orrs	r2, r3
 80073f2:	697b      	ldr	r3, [r7, #20]
 80073f4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	6a1b      	ldr	r3, [r3, #32]
 80073fc:	2b01      	cmp	r3, #1
 80073fe:	d107      	bne.n	8007410 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8007400:	697b      	ldr	r3, [r7, #20]
 8007402:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	431a      	orrs	r2, r3
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8007410:	697b      	ldr	r3, [r7, #20]
 8007412:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8007416:	f023 0201 	bic.w	r2, r3, #1
 800741a:	697b      	ldr	r3, [r7, #20]
 800741c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8007420:	2300      	movs	r3, #0
 8007422:	e006      	b.n	8007432 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007428:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8007430:	2301      	movs	r3, #1
  }
}
 8007432:	4618      	mov	r0, r3
 8007434:	371c      	adds	r7, #28
 8007436:	46bd      	mov	sp, r7
 8007438:	bc80      	pop	{r7}
 800743a:	4770      	bx	lr

0800743c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b084      	sub	sp, #16
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	f893 3020 	ldrb.w	r3, [r3, #32]
 800744a:	b2db      	uxtb	r3, r3
 800744c:	2b01      	cmp	r3, #1
 800744e:	d12e      	bne.n	80074ae <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2202      	movs	r2, #2
 8007454:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	681a      	ldr	r2, [r3, #0]
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f022 0201 	bic.w	r2, r2, #1
 8007466:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007468:	f7ff fb0a 	bl	8006a80 <HAL_GetTick>
 800746c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800746e:	e012      	b.n	8007496 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8007470:	f7ff fb06 	bl	8006a80 <HAL_GetTick>
 8007474:	4602      	mov	r2, r0
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	1ad3      	subs	r3, r2, r3
 800747a:	2b0a      	cmp	r3, #10
 800747c:	d90b      	bls.n	8007496 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007482:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2205      	movs	r2, #5
 800748e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8007492:	2301      	movs	r3, #1
 8007494:	e012      	b.n	80074bc <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	685b      	ldr	r3, [r3, #4]
 800749c:	f003 0301 	and.w	r3, r3, #1
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d1e5      	bne.n	8007470 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2200      	movs	r2, #0
 80074a8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80074aa:	2300      	movs	r3, #0
 80074ac:	e006      	b.n	80074bc <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074b2:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80074ba:	2301      	movs	r3, #1
  }
}
 80074bc:	4618      	mov	r0, r3
 80074be:	3710      	adds	r7, #16
 80074c0:	46bd      	mov	sp, r7
 80074c2:	bd80      	pop	{r7, pc}

080074c4 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b089      	sub	sp, #36	@ 0x24
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	60f8      	str	r0, [r7, #12]
 80074cc:	60b9      	str	r1, [r7, #8]
 80074ce:	607a      	str	r2, [r7, #4]
 80074d0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80074d8:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	689b      	ldr	r3, [r3, #8]
 80074e0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80074e2:	7ffb      	ldrb	r3, [r7, #31]
 80074e4:	2b01      	cmp	r3, #1
 80074e6:	d003      	beq.n	80074f0 <HAL_CAN_AddTxMessage+0x2c>
 80074e8:	7ffb      	ldrb	r3, [r7, #31]
 80074ea:	2b02      	cmp	r3, #2
 80074ec:	f040 80ad 	bne.w	800764a <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80074f0:	69bb      	ldr	r3, [r7, #24]
 80074f2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d10a      	bne.n	8007510 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80074fa:	69bb      	ldr	r3, [r7, #24]
 80074fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8007500:	2b00      	cmp	r3, #0
 8007502:	d105      	bne.n	8007510 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8007504:	69bb      	ldr	r3, [r7, #24]
 8007506:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800750a:	2b00      	cmp	r3, #0
 800750c:	f000 8095 	beq.w	800763a <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8007510:	69bb      	ldr	r3, [r7, #24]
 8007512:	0e1b      	lsrs	r3, r3, #24
 8007514:	f003 0303 	and.w	r3, r3, #3
 8007518:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800751a:	2201      	movs	r2, #1
 800751c:	697b      	ldr	r3, [r7, #20]
 800751e:	409a      	lsls	r2, r3
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	689b      	ldr	r3, [r3, #8]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d10d      	bne.n	8007548 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8007532:	68bb      	ldr	r3, [r7, #8]
 8007534:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8007536:	68f9      	ldr	r1, [r7, #12]
 8007538:	6809      	ldr	r1, [r1, #0]
 800753a:	431a      	orrs	r2, r3
 800753c:	697b      	ldr	r3, [r7, #20]
 800753e:	3318      	adds	r3, #24
 8007540:	011b      	lsls	r3, r3, #4
 8007542:	440b      	add	r3, r1
 8007544:	601a      	str	r2, [r3, #0]
 8007546:	e00f      	b.n	8007568 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	685b      	ldr	r3, [r3, #4]
 800754c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800754e:	68bb      	ldr	r3, [r7, #8]
 8007550:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007552:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8007554:	68bb      	ldr	r3, [r7, #8]
 8007556:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007558:	68f9      	ldr	r1, [r7, #12]
 800755a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800755c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800755e:	697b      	ldr	r3, [r7, #20]
 8007560:	3318      	adds	r3, #24
 8007562:	011b      	lsls	r3, r3, #4
 8007564:	440b      	add	r3, r1
 8007566:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	6819      	ldr	r1, [r3, #0]
 800756c:	68bb      	ldr	r3, [r7, #8]
 800756e:	691a      	ldr	r2, [r3, #16]
 8007570:	697b      	ldr	r3, [r7, #20]
 8007572:	3318      	adds	r3, #24
 8007574:	011b      	lsls	r3, r3, #4
 8007576:	440b      	add	r3, r1
 8007578:	3304      	adds	r3, #4
 800757a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800757c:	68bb      	ldr	r3, [r7, #8]
 800757e:	7d1b      	ldrb	r3, [r3, #20]
 8007580:	2b01      	cmp	r3, #1
 8007582:	d111      	bne.n	80075a8 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681a      	ldr	r2, [r3, #0]
 8007588:	697b      	ldr	r3, [r7, #20]
 800758a:	3318      	adds	r3, #24
 800758c:	011b      	lsls	r3, r3, #4
 800758e:	4413      	add	r3, r2
 8007590:	3304      	adds	r3, #4
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	68fa      	ldr	r2, [r7, #12]
 8007596:	6811      	ldr	r1, [r2, #0]
 8007598:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800759c:	697b      	ldr	r3, [r7, #20]
 800759e:	3318      	adds	r3, #24
 80075a0:	011b      	lsls	r3, r3, #4
 80075a2:	440b      	add	r3, r1
 80075a4:	3304      	adds	r3, #4
 80075a6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	3307      	adds	r3, #7
 80075ac:	781b      	ldrb	r3, [r3, #0]
 80075ae:	061a      	lsls	r2, r3, #24
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	3306      	adds	r3, #6
 80075b4:	781b      	ldrb	r3, [r3, #0]
 80075b6:	041b      	lsls	r3, r3, #16
 80075b8:	431a      	orrs	r2, r3
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	3305      	adds	r3, #5
 80075be:	781b      	ldrb	r3, [r3, #0]
 80075c0:	021b      	lsls	r3, r3, #8
 80075c2:	4313      	orrs	r3, r2
 80075c4:	687a      	ldr	r2, [r7, #4]
 80075c6:	3204      	adds	r2, #4
 80075c8:	7812      	ldrb	r2, [r2, #0]
 80075ca:	4610      	mov	r0, r2
 80075cc:	68fa      	ldr	r2, [r7, #12]
 80075ce:	6811      	ldr	r1, [r2, #0]
 80075d0:	ea43 0200 	orr.w	r2, r3, r0
 80075d4:	697b      	ldr	r3, [r7, #20]
 80075d6:	011b      	lsls	r3, r3, #4
 80075d8:	440b      	add	r3, r1
 80075da:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80075de:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	3303      	adds	r3, #3
 80075e4:	781b      	ldrb	r3, [r3, #0]
 80075e6:	061a      	lsls	r2, r3, #24
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	3302      	adds	r3, #2
 80075ec:	781b      	ldrb	r3, [r3, #0]
 80075ee:	041b      	lsls	r3, r3, #16
 80075f0:	431a      	orrs	r2, r3
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	3301      	adds	r3, #1
 80075f6:	781b      	ldrb	r3, [r3, #0]
 80075f8:	021b      	lsls	r3, r3, #8
 80075fa:	4313      	orrs	r3, r2
 80075fc:	687a      	ldr	r2, [r7, #4]
 80075fe:	7812      	ldrb	r2, [r2, #0]
 8007600:	4610      	mov	r0, r2
 8007602:	68fa      	ldr	r2, [r7, #12]
 8007604:	6811      	ldr	r1, [r2, #0]
 8007606:	ea43 0200 	orr.w	r2, r3, r0
 800760a:	697b      	ldr	r3, [r7, #20]
 800760c:	011b      	lsls	r3, r3, #4
 800760e:	440b      	add	r3, r1
 8007610:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8007614:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681a      	ldr	r2, [r3, #0]
 800761a:	697b      	ldr	r3, [r7, #20]
 800761c:	3318      	adds	r3, #24
 800761e:	011b      	lsls	r3, r3, #4
 8007620:	4413      	add	r3, r2
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	68fa      	ldr	r2, [r7, #12]
 8007626:	6811      	ldr	r1, [r2, #0]
 8007628:	f043 0201 	orr.w	r2, r3, #1
 800762c:	697b      	ldr	r3, [r7, #20]
 800762e:	3318      	adds	r3, #24
 8007630:	011b      	lsls	r3, r3, #4
 8007632:	440b      	add	r3, r1
 8007634:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8007636:	2300      	movs	r3, #0
 8007638:	e00e      	b.n	8007658 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800763e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8007646:	2301      	movs	r3, #1
 8007648:	e006      	b.n	8007658 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800764e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8007656:	2301      	movs	r3, #1
  }
}
 8007658:	4618      	mov	r0, r3
 800765a:	3724      	adds	r7, #36	@ 0x24
 800765c:	46bd      	mov	sp, r7
 800765e:	bc80      	pop	{r7}
 8007660:	4770      	bx	lr

08007662 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8007662:	b480      	push	{r7}
 8007664:	b087      	sub	sp, #28
 8007666:	af00      	add	r7, sp, #0
 8007668:	60f8      	str	r0, [r7, #12]
 800766a:	60b9      	str	r1, [r7, #8]
 800766c:	607a      	str	r2, [r7, #4]
 800766e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007676:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8007678:	7dfb      	ldrb	r3, [r7, #23]
 800767a:	2b01      	cmp	r3, #1
 800767c:	d003      	beq.n	8007686 <HAL_CAN_GetRxMessage+0x24>
 800767e:	7dfb      	ldrb	r3, [r7, #23]
 8007680:	2b02      	cmp	r3, #2
 8007682:	f040 8103 	bne.w	800788c <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8007686:	68bb      	ldr	r3, [r7, #8]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d10e      	bne.n	80076aa <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	68db      	ldr	r3, [r3, #12]
 8007692:	f003 0303 	and.w	r3, r3, #3
 8007696:	2b00      	cmp	r3, #0
 8007698:	d116      	bne.n	80076c8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800769e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80076a6:	2301      	movs	r3, #1
 80076a8:	e0f7      	b.n	800789a <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	691b      	ldr	r3, [r3, #16]
 80076b0:	f003 0303 	and.w	r3, r3, #3
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d107      	bne.n	80076c8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076bc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80076c4:	2301      	movs	r3, #1
 80076c6:	e0e8      	b.n	800789a <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681a      	ldr	r2, [r3, #0]
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	331b      	adds	r3, #27
 80076d0:	011b      	lsls	r3, r3, #4
 80076d2:	4413      	add	r3, r2
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f003 0204 	and.w	r2, r3, #4
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	689b      	ldr	r3, [r3, #8]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d10c      	bne.n	8007700 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681a      	ldr	r2, [r3, #0]
 80076ea:	68bb      	ldr	r3, [r7, #8]
 80076ec:	331b      	adds	r3, #27
 80076ee:	011b      	lsls	r3, r3, #4
 80076f0:	4413      	add	r3, r2
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	0d5b      	lsrs	r3, r3, #21
 80076f6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	601a      	str	r2, [r3, #0]
 80076fe:	e00b      	b.n	8007718 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681a      	ldr	r2, [r3, #0]
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	331b      	adds	r3, #27
 8007708:	011b      	lsls	r3, r3, #4
 800770a:	4413      	add	r3, r2
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	08db      	lsrs	r3, r3, #3
 8007710:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	681a      	ldr	r2, [r3, #0]
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	331b      	adds	r3, #27
 8007720:	011b      	lsls	r3, r3, #4
 8007722:	4413      	add	r3, r2
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f003 0202 	and.w	r2, r3, #2
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681a      	ldr	r2, [r3, #0]
 8007732:	68bb      	ldr	r3, [r7, #8]
 8007734:	331b      	adds	r3, #27
 8007736:	011b      	lsls	r3, r3, #4
 8007738:	4413      	add	r3, r2
 800773a:	3304      	adds	r3, #4
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f003 0308 	and.w	r3, r3, #8
 8007742:	2b00      	cmp	r3, #0
 8007744:	d003      	beq.n	800774e <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	2208      	movs	r2, #8
 800774a:	611a      	str	r2, [r3, #16]
 800774c:	e00b      	b.n	8007766 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681a      	ldr	r2, [r3, #0]
 8007752:	68bb      	ldr	r3, [r7, #8]
 8007754:	331b      	adds	r3, #27
 8007756:	011b      	lsls	r3, r3, #4
 8007758:	4413      	add	r3, r2
 800775a:	3304      	adds	r3, #4
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f003 020f 	and.w	r2, r3, #15
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	681a      	ldr	r2, [r3, #0]
 800776a:	68bb      	ldr	r3, [r7, #8]
 800776c:	331b      	adds	r3, #27
 800776e:	011b      	lsls	r3, r3, #4
 8007770:	4413      	add	r3, r2
 8007772:	3304      	adds	r3, #4
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	0a1b      	lsrs	r3, r3, #8
 8007778:	b2da      	uxtb	r2, r3
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681a      	ldr	r2, [r3, #0]
 8007782:	68bb      	ldr	r3, [r7, #8]
 8007784:	331b      	adds	r3, #27
 8007786:	011b      	lsls	r3, r3, #4
 8007788:	4413      	add	r3, r2
 800778a:	3304      	adds	r3, #4
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	0c1b      	lsrs	r3, r3, #16
 8007790:	b29a      	uxth	r2, r3
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681a      	ldr	r2, [r3, #0]
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	011b      	lsls	r3, r3, #4
 800779e:	4413      	add	r3, r2
 80077a0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	b2da      	uxtb	r2, r3
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681a      	ldr	r2, [r3, #0]
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	011b      	lsls	r3, r3, #4
 80077b4:	4413      	add	r3, r2
 80077b6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	0a1a      	lsrs	r2, r3, #8
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	3301      	adds	r3, #1
 80077c2:	b2d2      	uxtb	r2, r2
 80077c4:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681a      	ldr	r2, [r3, #0]
 80077ca:	68bb      	ldr	r3, [r7, #8]
 80077cc:	011b      	lsls	r3, r3, #4
 80077ce:	4413      	add	r3, r2
 80077d0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	0c1a      	lsrs	r2, r3, #16
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	3302      	adds	r3, #2
 80077dc:	b2d2      	uxtb	r2, r2
 80077de:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	681a      	ldr	r2, [r3, #0]
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	011b      	lsls	r3, r3, #4
 80077e8:	4413      	add	r3, r2
 80077ea:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	0e1a      	lsrs	r2, r3, #24
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	3303      	adds	r3, #3
 80077f6:	b2d2      	uxtb	r2, r2
 80077f8:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	681a      	ldr	r2, [r3, #0]
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	011b      	lsls	r3, r3, #4
 8007802:	4413      	add	r3, r2
 8007804:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8007808:	681a      	ldr	r2, [r3, #0]
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	3304      	adds	r3, #4
 800780e:	b2d2      	uxtb	r2, r2
 8007810:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	681a      	ldr	r2, [r3, #0]
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	011b      	lsls	r3, r3, #4
 800781a:	4413      	add	r3, r2
 800781c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	0a1a      	lsrs	r2, r3, #8
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	3305      	adds	r3, #5
 8007828:	b2d2      	uxtb	r2, r2
 800782a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	681a      	ldr	r2, [r3, #0]
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	011b      	lsls	r3, r3, #4
 8007834:	4413      	add	r3, r2
 8007836:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	0c1a      	lsrs	r2, r3, #16
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	3306      	adds	r3, #6
 8007842:	b2d2      	uxtb	r2, r2
 8007844:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681a      	ldr	r2, [r3, #0]
 800784a:	68bb      	ldr	r3, [r7, #8]
 800784c:	011b      	lsls	r3, r3, #4
 800784e:	4413      	add	r3, r2
 8007850:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	0e1a      	lsrs	r2, r3, #24
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	3307      	adds	r3, #7
 800785c:	b2d2      	uxtb	r2, r2
 800785e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	2b00      	cmp	r3, #0
 8007864:	d108      	bne.n	8007878 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	68da      	ldr	r2, [r3, #12]
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f042 0220 	orr.w	r2, r2, #32
 8007874:	60da      	str	r2, [r3, #12]
 8007876:	e007      	b.n	8007888 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	691a      	ldr	r2, [r3, #16]
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f042 0220 	orr.w	r2, r2, #32
 8007886:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8007888:	2300      	movs	r3, #0
 800788a:	e006      	b.n	800789a <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007890:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8007898:	2301      	movs	r3, #1
  }
}
 800789a:	4618      	mov	r0, r3
 800789c:	371c      	adds	r7, #28
 800789e:	46bd      	mov	sp, r7
 80078a0:	bc80      	pop	{r7}
 80078a2:	4770      	bx	lr

080078a4 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80078a4:	b480      	push	{r7}
 80078a6:	b085      	sub	sp, #20
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
 80078ac:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80078b4:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80078b6:	7bfb      	ldrb	r3, [r7, #15]
 80078b8:	2b01      	cmp	r3, #1
 80078ba:	d002      	beq.n	80078c2 <HAL_CAN_ActivateNotification+0x1e>
 80078bc:	7bfb      	ldrb	r3, [r7, #15]
 80078be:	2b02      	cmp	r3, #2
 80078c0:	d109      	bne.n	80078d6 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	6959      	ldr	r1, [r3, #20]
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	683a      	ldr	r2, [r7, #0]
 80078ce:	430a      	orrs	r2, r1
 80078d0:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80078d2:	2300      	movs	r3, #0
 80078d4:	e006      	b.n	80078e4 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078da:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80078e2:	2301      	movs	r3, #1
  }
}
 80078e4:	4618      	mov	r0, r3
 80078e6:	3714      	adds	r7, #20
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bc80      	pop	{r7}
 80078ec:	4770      	bx	lr
	...

080078f0 <__NVIC_SetPriorityGrouping>:
{
 80078f0:	b480      	push	{r7}
 80078f2:	b085      	sub	sp, #20
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	f003 0307 	and.w	r3, r3, #7
 80078fe:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007900:	4b0c      	ldr	r3, [pc, #48]	@ (8007934 <__NVIC_SetPriorityGrouping+0x44>)
 8007902:	68db      	ldr	r3, [r3, #12]
 8007904:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007906:	68ba      	ldr	r2, [r7, #8]
 8007908:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800790c:	4013      	ands	r3, r2
 800790e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007914:	68bb      	ldr	r3, [r7, #8]
 8007916:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007918:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800791c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007920:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007922:	4a04      	ldr	r2, [pc, #16]	@ (8007934 <__NVIC_SetPriorityGrouping+0x44>)
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	60d3      	str	r3, [r2, #12]
}
 8007928:	bf00      	nop
 800792a:	3714      	adds	r7, #20
 800792c:	46bd      	mov	sp, r7
 800792e:	bc80      	pop	{r7}
 8007930:	4770      	bx	lr
 8007932:	bf00      	nop
 8007934:	e000ed00 	.word	0xe000ed00

08007938 <__NVIC_GetPriorityGrouping>:
{
 8007938:	b480      	push	{r7}
 800793a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800793c:	4b04      	ldr	r3, [pc, #16]	@ (8007950 <__NVIC_GetPriorityGrouping+0x18>)
 800793e:	68db      	ldr	r3, [r3, #12]
 8007940:	0a1b      	lsrs	r3, r3, #8
 8007942:	f003 0307 	and.w	r3, r3, #7
}
 8007946:	4618      	mov	r0, r3
 8007948:	46bd      	mov	sp, r7
 800794a:	bc80      	pop	{r7}
 800794c:	4770      	bx	lr
 800794e:	bf00      	nop
 8007950:	e000ed00 	.word	0xe000ed00

08007954 <__NVIC_EnableIRQ>:
{
 8007954:	b480      	push	{r7}
 8007956:	b083      	sub	sp, #12
 8007958:	af00      	add	r7, sp, #0
 800795a:	4603      	mov	r3, r0
 800795c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800795e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007962:	2b00      	cmp	r3, #0
 8007964:	db0b      	blt.n	800797e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007966:	79fb      	ldrb	r3, [r7, #7]
 8007968:	f003 021f 	and.w	r2, r3, #31
 800796c:	4906      	ldr	r1, [pc, #24]	@ (8007988 <__NVIC_EnableIRQ+0x34>)
 800796e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007972:	095b      	lsrs	r3, r3, #5
 8007974:	2001      	movs	r0, #1
 8007976:	fa00 f202 	lsl.w	r2, r0, r2
 800797a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800797e:	bf00      	nop
 8007980:	370c      	adds	r7, #12
 8007982:	46bd      	mov	sp, r7
 8007984:	bc80      	pop	{r7}
 8007986:	4770      	bx	lr
 8007988:	e000e100 	.word	0xe000e100

0800798c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800798c:	b480      	push	{r7}
 800798e:	b083      	sub	sp, #12
 8007990:	af00      	add	r7, sp, #0
 8007992:	4603      	mov	r3, r0
 8007994:	6039      	str	r1, [r7, #0]
 8007996:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007998:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800799c:	2b00      	cmp	r3, #0
 800799e:	db0a      	blt.n	80079b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	b2da      	uxtb	r2, r3
 80079a4:	490c      	ldr	r1, [pc, #48]	@ (80079d8 <__NVIC_SetPriority+0x4c>)
 80079a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80079aa:	0112      	lsls	r2, r2, #4
 80079ac:	b2d2      	uxtb	r2, r2
 80079ae:	440b      	add	r3, r1
 80079b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80079b4:	e00a      	b.n	80079cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	b2da      	uxtb	r2, r3
 80079ba:	4908      	ldr	r1, [pc, #32]	@ (80079dc <__NVIC_SetPriority+0x50>)
 80079bc:	79fb      	ldrb	r3, [r7, #7]
 80079be:	f003 030f 	and.w	r3, r3, #15
 80079c2:	3b04      	subs	r3, #4
 80079c4:	0112      	lsls	r2, r2, #4
 80079c6:	b2d2      	uxtb	r2, r2
 80079c8:	440b      	add	r3, r1
 80079ca:	761a      	strb	r2, [r3, #24]
}
 80079cc:	bf00      	nop
 80079ce:	370c      	adds	r7, #12
 80079d0:	46bd      	mov	sp, r7
 80079d2:	bc80      	pop	{r7}
 80079d4:	4770      	bx	lr
 80079d6:	bf00      	nop
 80079d8:	e000e100 	.word	0xe000e100
 80079dc:	e000ed00 	.word	0xe000ed00

080079e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80079e0:	b480      	push	{r7}
 80079e2:	b089      	sub	sp, #36	@ 0x24
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	60f8      	str	r0, [r7, #12]
 80079e8:	60b9      	str	r1, [r7, #8]
 80079ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	f003 0307 	and.w	r3, r3, #7
 80079f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80079f4:	69fb      	ldr	r3, [r7, #28]
 80079f6:	f1c3 0307 	rsb	r3, r3, #7
 80079fa:	2b04      	cmp	r3, #4
 80079fc:	bf28      	it	cs
 80079fe:	2304      	movcs	r3, #4
 8007a00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007a02:	69fb      	ldr	r3, [r7, #28]
 8007a04:	3304      	adds	r3, #4
 8007a06:	2b06      	cmp	r3, #6
 8007a08:	d902      	bls.n	8007a10 <NVIC_EncodePriority+0x30>
 8007a0a:	69fb      	ldr	r3, [r7, #28]
 8007a0c:	3b03      	subs	r3, #3
 8007a0e:	e000      	b.n	8007a12 <NVIC_EncodePriority+0x32>
 8007a10:	2300      	movs	r3, #0
 8007a12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007a14:	f04f 32ff 	mov.w	r2, #4294967295
 8007a18:	69bb      	ldr	r3, [r7, #24]
 8007a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8007a1e:	43da      	mvns	r2, r3
 8007a20:	68bb      	ldr	r3, [r7, #8]
 8007a22:	401a      	ands	r2, r3
 8007a24:	697b      	ldr	r3, [r7, #20]
 8007a26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007a28:	f04f 31ff 	mov.w	r1, #4294967295
 8007a2c:	697b      	ldr	r3, [r7, #20]
 8007a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8007a32:	43d9      	mvns	r1, r3
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007a38:	4313      	orrs	r3, r2
         );
}
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	3724      	adds	r7, #36	@ 0x24
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	bc80      	pop	{r7}
 8007a42:	4770      	bx	lr

08007a44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b082      	sub	sp, #8
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	3b01      	subs	r3, #1
 8007a50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007a54:	d301      	bcc.n	8007a5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007a56:	2301      	movs	r3, #1
 8007a58:	e00f      	b.n	8007a7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007a5a:	4a0a      	ldr	r2, [pc, #40]	@ (8007a84 <SysTick_Config+0x40>)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	3b01      	subs	r3, #1
 8007a60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007a62:	210f      	movs	r1, #15
 8007a64:	f04f 30ff 	mov.w	r0, #4294967295
 8007a68:	f7ff ff90 	bl	800798c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007a6c:	4b05      	ldr	r3, [pc, #20]	@ (8007a84 <SysTick_Config+0x40>)
 8007a6e:	2200      	movs	r2, #0
 8007a70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007a72:	4b04      	ldr	r3, [pc, #16]	@ (8007a84 <SysTick_Config+0x40>)
 8007a74:	2207      	movs	r2, #7
 8007a76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007a78:	2300      	movs	r3, #0
}
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	3708      	adds	r7, #8
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	bd80      	pop	{r7, pc}
 8007a82:	bf00      	nop
 8007a84:	e000e010 	.word	0xe000e010

08007a88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b082      	sub	sp, #8
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007a90:	6878      	ldr	r0, [r7, #4]
 8007a92:	f7ff ff2d 	bl	80078f0 <__NVIC_SetPriorityGrouping>
}
 8007a96:	bf00      	nop
 8007a98:	3708      	adds	r7, #8
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bd80      	pop	{r7, pc}

08007a9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007a9e:	b580      	push	{r7, lr}
 8007aa0:	b086      	sub	sp, #24
 8007aa2:	af00      	add	r7, sp, #0
 8007aa4:	4603      	mov	r3, r0
 8007aa6:	60b9      	str	r1, [r7, #8]
 8007aa8:	607a      	str	r2, [r7, #4]
 8007aaa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007aac:	2300      	movs	r3, #0
 8007aae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007ab0:	f7ff ff42 	bl	8007938 <__NVIC_GetPriorityGrouping>
 8007ab4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007ab6:	687a      	ldr	r2, [r7, #4]
 8007ab8:	68b9      	ldr	r1, [r7, #8]
 8007aba:	6978      	ldr	r0, [r7, #20]
 8007abc:	f7ff ff90 	bl	80079e0 <NVIC_EncodePriority>
 8007ac0:	4602      	mov	r2, r0
 8007ac2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007ac6:	4611      	mov	r1, r2
 8007ac8:	4618      	mov	r0, r3
 8007aca:	f7ff ff5f 	bl	800798c <__NVIC_SetPriority>
}
 8007ace:	bf00      	nop
 8007ad0:	3718      	adds	r7, #24
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	bd80      	pop	{r7, pc}

08007ad6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007ad6:	b580      	push	{r7, lr}
 8007ad8:	b082      	sub	sp, #8
 8007ada:	af00      	add	r7, sp, #0
 8007adc:	4603      	mov	r3, r0
 8007ade:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007ae0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	f7ff ff35 	bl	8007954 <__NVIC_EnableIRQ>
}
 8007aea:	bf00      	nop
 8007aec:	3708      	adds	r7, #8
 8007aee:	46bd      	mov	sp, r7
 8007af0:	bd80      	pop	{r7, pc}

08007af2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007af2:	b580      	push	{r7, lr}
 8007af4:	b082      	sub	sp, #8
 8007af6:	af00      	add	r7, sp, #0
 8007af8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007afa:	6878      	ldr	r0, [r7, #4]
 8007afc:	f7ff ffa2 	bl	8007a44 <SysTick_Config>
 8007b00:	4603      	mov	r3, r0
}
 8007b02:	4618      	mov	r0, r3
 8007b04:	3708      	adds	r7, #8
 8007b06:	46bd      	mov	sp, r7
 8007b08:	bd80      	pop	{r7, pc}
	...

08007b0c <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8007b0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b0e:	b087      	sub	sp, #28
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	60f8      	str	r0, [r7, #12]
 8007b14:	60b9      	str	r1, [r7, #8]
 8007b16:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007b1a:	2301      	movs	r3, #1
 8007b1c:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8007b1e:	2300      	movs	r3, #0
 8007b20:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8007b22:	2300      	movs	r3, #0
 8007b24:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8007b26:	4b2f      	ldr	r3, [pc, #188]	@ (8007be4 <HAL_FLASH_Program+0xd8>)
 8007b28:	7e1b      	ldrb	r3, [r3, #24]
 8007b2a:	2b01      	cmp	r3, #1
 8007b2c:	d101      	bne.n	8007b32 <HAL_FLASH_Program+0x26>
 8007b2e:	2302      	movs	r3, #2
 8007b30:	e054      	b.n	8007bdc <HAL_FLASH_Program+0xd0>
 8007b32:	4b2c      	ldr	r3, [pc, #176]	@ (8007be4 <HAL_FLASH_Program+0xd8>)
 8007b34:	2201      	movs	r2, #1
 8007b36:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8007b38:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8007b3c:	f000 f8a8 	bl	8007c90 <FLASH_WaitForLastOperation>
 8007b40:	4603      	mov	r3, r0
 8007b42:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8007b44:	7dfb      	ldrb	r3, [r7, #23]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d144      	bne.n	8007bd4 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	2b01      	cmp	r3, #1
 8007b4e:	d102      	bne.n	8007b56 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8007b50:	2301      	movs	r3, #1
 8007b52:	757b      	strb	r3, [r7, #21]
 8007b54:	e007      	b.n	8007b66 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	2b02      	cmp	r3, #2
 8007b5a:	d102      	bne.n	8007b62 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8007b5c:	2302      	movs	r3, #2
 8007b5e:	757b      	strb	r3, [r7, #21]
 8007b60:	e001      	b.n	8007b66 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8007b62:	2304      	movs	r3, #4
 8007b64:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8007b66:	2300      	movs	r3, #0
 8007b68:	75bb      	strb	r3, [r7, #22]
 8007b6a:	e02d      	b.n	8007bc8 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8007b6c:	7dbb      	ldrb	r3, [r7, #22]
 8007b6e:	005a      	lsls	r2, r3, #1
 8007b70:	68bb      	ldr	r3, [r7, #8]
 8007b72:	eb02 0c03 	add.w	ip, r2, r3
 8007b76:	7dbb      	ldrb	r3, [r7, #22]
 8007b78:	0119      	lsls	r1, r3, #4
 8007b7a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b7e:	f1c1 0620 	rsb	r6, r1, #32
 8007b82:	f1a1 0020 	sub.w	r0, r1, #32
 8007b86:	fa22 f401 	lsr.w	r4, r2, r1
 8007b8a:	fa03 f606 	lsl.w	r6, r3, r6
 8007b8e:	4334      	orrs	r4, r6
 8007b90:	fa23 f000 	lsr.w	r0, r3, r0
 8007b94:	4304      	orrs	r4, r0
 8007b96:	fa23 f501 	lsr.w	r5, r3, r1
 8007b9a:	b2a3      	uxth	r3, r4
 8007b9c:	4619      	mov	r1, r3
 8007b9e:	4660      	mov	r0, ip
 8007ba0:	f000 f85a 	bl	8007c58 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8007ba4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8007ba8:	f000 f872 	bl	8007c90 <FLASH_WaitForLastOperation>
 8007bac:	4603      	mov	r3, r0
 8007bae:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8007bb0:	4b0d      	ldr	r3, [pc, #52]	@ (8007be8 <HAL_FLASH_Program+0xdc>)
 8007bb2:	691b      	ldr	r3, [r3, #16]
 8007bb4:	4a0c      	ldr	r2, [pc, #48]	@ (8007be8 <HAL_FLASH_Program+0xdc>)
 8007bb6:	f023 0301 	bic.w	r3, r3, #1
 8007bba:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8007bbc:	7dfb      	ldrb	r3, [r7, #23]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d107      	bne.n	8007bd2 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8007bc2:	7dbb      	ldrb	r3, [r7, #22]
 8007bc4:	3301      	adds	r3, #1
 8007bc6:	75bb      	strb	r3, [r7, #22]
 8007bc8:	7dba      	ldrb	r2, [r7, #22]
 8007bca:	7d7b      	ldrb	r3, [r7, #21]
 8007bcc:	429a      	cmp	r2, r3
 8007bce:	d3cd      	bcc.n	8007b6c <HAL_FLASH_Program+0x60>
 8007bd0:	e000      	b.n	8007bd4 <HAL_FLASH_Program+0xc8>
      {
        break;
 8007bd2:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8007bd4:	4b03      	ldr	r3, [pc, #12]	@ (8007be4 <HAL_FLASH_Program+0xd8>)
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	761a      	strb	r2, [r3, #24]

  return status;
 8007bda:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bdc:	4618      	mov	r0, r3
 8007bde:	371c      	adds	r7, #28
 8007be0:	46bd      	mov	sp, r7
 8007be2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007be4:	20002ca8 	.word	0x20002ca8
 8007be8:	40022000 	.word	0x40022000

08007bec <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8007bec:	b480      	push	{r7}
 8007bee:	b083      	sub	sp, #12
 8007bf0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8007bf6:	4b0d      	ldr	r3, [pc, #52]	@ (8007c2c <HAL_FLASH_Unlock+0x40>)
 8007bf8:	691b      	ldr	r3, [r3, #16]
 8007bfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d00d      	beq.n	8007c1e <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8007c02:	4b0a      	ldr	r3, [pc, #40]	@ (8007c2c <HAL_FLASH_Unlock+0x40>)
 8007c04:	4a0a      	ldr	r2, [pc, #40]	@ (8007c30 <HAL_FLASH_Unlock+0x44>)
 8007c06:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8007c08:	4b08      	ldr	r3, [pc, #32]	@ (8007c2c <HAL_FLASH_Unlock+0x40>)
 8007c0a:	4a0a      	ldr	r2, [pc, #40]	@ (8007c34 <HAL_FLASH_Unlock+0x48>)
 8007c0c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8007c0e:	4b07      	ldr	r3, [pc, #28]	@ (8007c2c <HAL_FLASH_Unlock+0x40>)
 8007c10:	691b      	ldr	r3, [r3, #16]
 8007c12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d001      	beq.n	8007c1e <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8007c1e:	79fb      	ldrb	r3, [r7, #7]
}
 8007c20:	4618      	mov	r0, r3
 8007c22:	370c      	adds	r7, #12
 8007c24:	46bd      	mov	sp, r7
 8007c26:	bc80      	pop	{r7}
 8007c28:	4770      	bx	lr
 8007c2a:	bf00      	nop
 8007c2c:	40022000 	.word	0x40022000
 8007c30:	45670123 	.word	0x45670123
 8007c34:	cdef89ab 	.word	0xcdef89ab

08007c38 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8007c38:	b480      	push	{r7}
 8007c3a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8007c3c:	4b05      	ldr	r3, [pc, #20]	@ (8007c54 <HAL_FLASH_Lock+0x1c>)
 8007c3e:	691b      	ldr	r3, [r3, #16]
 8007c40:	4a04      	ldr	r2, [pc, #16]	@ (8007c54 <HAL_FLASH_Lock+0x1c>)
 8007c42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c46:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8007c48:	2300      	movs	r3, #0
}
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	bc80      	pop	{r7}
 8007c50:	4770      	bx	lr
 8007c52:	bf00      	nop
 8007c54:	40022000 	.word	0x40022000

08007c58 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8007c58:	b480      	push	{r7}
 8007c5a:	b083      	sub	sp, #12
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
 8007c60:	460b      	mov	r3, r1
 8007c62:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8007c64:	4b08      	ldr	r3, [pc, #32]	@ (8007c88 <FLASH_Program_HalfWord+0x30>)
 8007c66:	2200      	movs	r2, #0
 8007c68:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8007c6a:	4b08      	ldr	r3, [pc, #32]	@ (8007c8c <FLASH_Program_HalfWord+0x34>)
 8007c6c:	691b      	ldr	r3, [r3, #16]
 8007c6e:	4a07      	ldr	r2, [pc, #28]	@ (8007c8c <FLASH_Program_HalfWord+0x34>)
 8007c70:	f043 0301 	orr.w	r3, r3, #1
 8007c74:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	887a      	ldrh	r2, [r7, #2]
 8007c7a:	801a      	strh	r2, [r3, #0]
}
 8007c7c:	bf00      	nop
 8007c7e:	370c      	adds	r7, #12
 8007c80:	46bd      	mov	sp, r7
 8007c82:	bc80      	pop	{r7}
 8007c84:	4770      	bx	lr
 8007c86:	bf00      	nop
 8007c88:	20002ca8 	.word	0x20002ca8
 8007c8c:	40022000 	.word	0x40022000

08007c90 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b084      	sub	sp, #16
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8007c98:	f7fe fef2 	bl	8006a80 <HAL_GetTick>
 8007c9c:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8007c9e:	e010      	b.n	8007cc2 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ca6:	d00c      	beq.n	8007cc2 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d007      	beq.n	8007cbe <FLASH_WaitForLastOperation+0x2e>
 8007cae:	f7fe fee7 	bl	8006a80 <HAL_GetTick>
 8007cb2:	4602      	mov	r2, r0
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	1ad3      	subs	r3, r2, r3
 8007cb8:	687a      	ldr	r2, [r7, #4]
 8007cba:	429a      	cmp	r2, r3
 8007cbc:	d201      	bcs.n	8007cc2 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8007cbe:	2303      	movs	r3, #3
 8007cc0:	e025      	b.n	8007d0e <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8007cc2:	4b15      	ldr	r3, [pc, #84]	@ (8007d18 <FLASH_WaitForLastOperation+0x88>)
 8007cc4:	68db      	ldr	r3, [r3, #12]
 8007cc6:	f003 0301 	and.w	r3, r3, #1
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d1e8      	bne.n	8007ca0 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8007cce:	4b12      	ldr	r3, [pc, #72]	@ (8007d18 <FLASH_WaitForLastOperation+0x88>)
 8007cd0:	68db      	ldr	r3, [r3, #12]
 8007cd2:	f003 0320 	and.w	r3, r3, #32
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d002      	beq.n	8007ce0 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8007cda:	4b0f      	ldr	r3, [pc, #60]	@ (8007d18 <FLASH_WaitForLastOperation+0x88>)
 8007cdc:	2220      	movs	r2, #32
 8007cde:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8007ce0:	4b0d      	ldr	r3, [pc, #52]	@ (8007d18 <FLASH_WaitForLastOperation+0x88>)
 8007ce2:	68db      	ldr	r3, [r3, #12]
 8007ce4:	f003 0310 	and.w	r3, r3, #16
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d10b      	bne.n	8007d04 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8007cec:	4b0a      	ldr	r3, [pc, #40]	@ (8007d18 <FLASH_WaitForLastOperation+0x88>)
 8007cee:	69db      	ldr	r3, [r3, #28]
 8007cf0:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d105      	bne.n	8007d04 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8007cf8:	4b07      	ldr	r3, [pc, #28]	@ (8007d18 <FLASH_WaitForLastOperation+0x88>)
 8007cfa:	68db      	ldr	r3, [r3, #12]
 8007cfc:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d003      	beq.n	8007d0c <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8007d04:	f000 f80a 	bl	8007d1c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8007d08:	2301      	movs	r3, #1
 8007d0a:	e000      	b.n	8007d0e <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8007d0c:	2300      	movs	r3, #0
}
 8007d0e:	4618      	mov	r0, r3
 8007d10:	3710      	adds	r7, #16
 8007d12:	46bd      	mov	sp, r7
 8007d14:	bd80      	pop	{r7, pc}
 8007d16:	bf00      	nop
 8007d18:	40022000 	.word	0x40022000

08007d1c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8007d1c:	b480      	push	{r7}
 8007d1e:	b083      	sub	sp, #12
 8007d20:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8007d22:	2300      	movs	r3, #0
 8007d24:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8007d26:	4b23      	ldr	r3, [pc, #140]	@ (8007db4 <FLASH_SetErrorCode+0x98>)
 8007d28:	68db      	ldr	r3, [r3, #12]
 8007d2a:	f003 0310 	and.w	r3, r3, #16
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d009      	beq.n	8007d46 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8007d32:	4b21      	ldr	r3, [pc, #132]	@ (8007db8 <FLASH_SetErrorCode+0x9c>)
 8007d34:	69db      	ldr	r3, [r3, #28]
 8007d36:	f043 0302 	orr.w	r3, r3, #2
 8007d3a:	4a1f      	ldr	r2, [pc, #124]	@ (8007db8 <FLASH_SetErrorCode+0x9c>)
 8007d3c:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	f043 0310 	orr.w	r3, r3, #16
 8007d44:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8007d46:	4b1b      	ldr	r3, [pc, #108]	@ (8007db4 <FLASH_SetErrorCode+0x98>)
 8007d48:	68db      	ldr	r3, [r3, #12]
 8007d4a:	f003 0304 	and.w	r3, r3, #4
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d009      	beq.n	8007d66 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8007d52:	4b19      	ldr	r3, [pc, #100]	@ (8007db8 <FLASH_SetErrorCode+0x9c>)
 8007d54:	69db      	ldr	r3, [r3, #28]
 8007d56:	f043 0301 	orr.w	r3, r3, #1
 8007d5a:	4a17      	ldr	r2, [pc, #92]	@ (8007db8 <FLASH_SetErrorCode+0x9c>)
 8007d5c:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	f043 0304 	orr.w	r3, r3, #4
 8007d64:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8007d66:	4b13      	ldr	r3, [pc, #76]	@ (8007db4 <FLASH_SetErrorCode+0x98>)
 8007d68:	69db      	ldr	r3, [r3, #28]
 8007d6a:	f003 0301 	and.w	r3, r3, #1
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d00b      	beq.n	8007d8a <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8007d72:	4b11      	ldr	r3, [pc, #68]	@ (8007db8 <FLASH_SetErrorCode+0x9c>)
 8007d74:	69db      	ldr	r3, [r3, #28]
 8007d76:	f043 0304 	orr.w	r3, r3, #4
 8007d7a:	4a0f      	ldr	r2, [pc, #60]	@ (8007db8 <FLASH_SetErrorCode+0x9c>)
 8007d7c:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8007d7e:	4b0d      	ldr	r3, [pc, #52]	@ (8007db4 <FLASH_SetErrorCode+0x98>)
 8007d80:	69db      	ldr	r3, [r3, #28]
 8007d82:	4a0c      	ldr	r2, [pc, #48]	@ (8007db4 <FLASH_SetErrorCode+0x98>)
 8007d84:	f023 0301 	bic.w	r3, r3, #1
 8007d88:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	f240 1201 	movw	r2, #257	@ 0x101
 8007d90:	4293      	cmp	r3, r2
 8007d92:	d106      	bne.n	8007da2 <FLASH_SetErrorCode+0x86>
 8007d94:	4b07      	ldr	r3, [pc, #28]	@ (8007db4 <FLASH_SetErrorCode+0x98>)
 8007d96:	69db      	ldr	r3, [r3, #28]
 8007d98:	4a06      	ldr	r2, [pc, #24]	@ (8007db4 <FLASH_SetErrorCode+0x98>)
 8007d9a:	f023 0301 	bic.w	r3, r3, #1
 8007d9e:	61d3      	str	r3, [r2, #28]
}  
 8007da0:	e002      	b.n	8007da8 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8007da2:	4a04      	ldr	r2, [pc, #16]	@ (8007db4 <FLASH_SetErrorCode+0x98>)
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	60d3      	str	r3, [r2, #12]
}  
 8007da8:	bf00      	nop
 8007daa:	370c      	adds	r7, #12
 8007dac:	46bd      	mov	sp, r7
 8007dae:	bc80      	pop	{r7}
 8007db0:	4770      	bx	lr
 8007db2:	bf00      	nop
 8007db4:	40022000 	.word	0x40022000
 8007db8:	20002ca8 	.word	0x20002ca8

08007dbc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007dbc:	b480      	push	{r7}
 8007dbe:	b08b      	sub	sp, #44	@ 0x2c
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
 8007dc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8007dca:	2300      	movs	r3, #0
 8007dcc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007dce:	e169      	b.n	80080a4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8007dd0:	2201      	movs	r2, #1
 8007dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8007dd8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	69fa      	ldr	r2, [r7, #28]
 8007de0:	4013      	ands	r3, r2
 8007de2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8007de4:	69ba      	ldr	r2, [r7, #24]
 8007de6:	69fb      	ldr	r3, [r7, #28]
 8007de8:	429a      	cmp	r2, r3
 8007dea:	f040 8158 	bne.w	800809e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	685b      	ldr	r3, [r3, #4]
 8007df2:	4a9a      	ldr	r2, [pc, #616]	@ (800805c <HAL_GPIO_Init+0x2a0>)
 8007df4:	4293      	cmp	r3, r2
 8007df6:	d05e      	beq.n	8007eb6 <HAL_GPIO_Init+0xfa>
 8007df8:	4a98      	ldr	r2, [pc, #608]	@ (800805c <HAL_GPIO_Init+0x2a0>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	d875      	bhi.n	8007eea <HAL_GPIO_Init+0x12e>
 8007dfe:	4a98      	ldr	r2, [pc, #608]	@ (8008060 <HAL_GPIO_Init+0x2a4>)
 8007e00:	4293      	cmp	r3, r2
 8007e02:	d058      	beq.n	8007eb6 <HAL_GPIO_Init+0xfa>
 8007e04:	4a96      	ldr	r2, [pc, #600]	@ (8008060 <HAL_GPIO_Init+0x2a4>)
 8007e06:	4293      	cmp	r3, r2
 8007e08:	d86f      	bhi.n	8007eea <HAL_GPIO_Init+0x12e>
 8007e0a:	4a96      	ldr	r2, [pc, #600]	@ (8008064 <HAL_GPIO_Init+0x2a8>)
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d052      	beq.n	8007eb6 <HAL_GPIO_Init+0xfa>
 8007e10:	4a94      	ldr	r2, [pc, #592]	@ (8008064 <HAL_GPIO_Init+0x2a8>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d869      	bhi.n	8007eea <HAL_GPIO_Init+0x12e>
 8007e16:	4a94      	ldr	r2, [pc, #592]	@ (8008068 <HAL_GPIO_Init+0x2ac>)
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d04c      	beq.n	8007eb6 <HAL_GPIO_Init+0xfa>
 8007e1c:	4a92      	ldr	r2, [pc, #584]	@ (8008068 <HAL_GPIO_Init+0x2ac>)
 8007e1e:	4293      	cmp	r3, r2
 8007e20:	d863      	bhi.n	8007eea <HAL_GPIO_Init+0x12e>
 8007e22:	4a92      	ldr	r2, [pc, #584]	@ (800806c <HAL_GPIO_Init+0x2b0>)
 8007e24:	4293      	cmp	r3, r2
 8007e26:	d046      	beq.n	8007eb6 <HAL_GPIO_Init+0xfa>
 8007e28:	4a90      	ldr	r2, [pc, #576]	@ (800806c <HAL_GPIO_Init+0x2b0>)
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d85d      	bhi.n	8007eea <HAL_GPIO_Init+0x12e>
 8007e2e:	2b12      	cmp	r3, #18
 8007e30:	d82a      	bhi.n	8007e88 <HAL_GPIO_Init+0xcc>
 8007e32:	2b12      	cmp	r3, #18
 8007e34:	d859      	bhi.n	8007eea <HAL_GPIO_Init+0x12e>
 8007e36:	a201      	add	r2, pc, #4	@ (adr r2, 8007e3c <HAL_GPIO_Init+0x80>)
 8007e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e3c:	08007eb7 	.word	0x08007eb7
 8007e40:	08007e91 	.word	0x08007e91
 8007e44:	08007ea3 	.word	0x08007ea3
 8007e48:	08007ee5 	.word	0x08007ee5
 8007e4c:	08007eeb 	.word	0x08007eeb
 8007e50:	08007eeb 	.word	0x08007eeb
 8007e54:	08007eeb 	.word	0x08007eeb
 8007e58:	08007eeb 	.word	0x08007eeb
 8007e5c:	08007eeb 	.word	0x08007eeb
 8007e60:	08007eeb 	.word	0x08007eeb
 8007e64:	08007eeb 	.word	0x08007eeb
 8007e68:	08007eeb 	.word	0x08007eeb
 8007e6c:	08007eeb 	.word	0x08007eeb
 8007e70:	08007eeb 	.word	0x08007eeb
 8007e74:	08007eeb 	.word	0x08007eeb
 8007e78:	08007eeb 	.word	0x08007eeb
 8007e7c:	08007eeb 	.word	0x08007eeb
 8007e80:	08007e99 	.word	0x08007e99
 8007e84:	08007ead 	.word	0x08007ead
 8007e88:	4a79      	ldr	r2, [pc, #484]	@ (8008070 <HAL_GPIO_Init+0x2b4>)
 8007e8a:	4293      	cmp	r3, r2
 8007e8c:	d013      	beq.n	8007eb6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8007e8e:	e02c      	b.n	8007eea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	68db      	ldr	r3, [r3, #12]
 8007e94:	623b      	str	r3, [r7, #32]
          break;
 8007e96:	e029      	b.n	8007eec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	68db      	ldr	r3, [r3, #12]
 8007e9c:	3304      	adds	r3, #4
 8007e9e:	623b      	str	r3, [r7, #32]
          break;
 8007ea0:	e024      	b.n	8007eec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8007ea2:	683b      	ldr	r3, [r7, #0]
 8007ea4:	68db      	ldr	r3, [r3, #12]
 8007ea6:	3308      	adds	r3, #8
 8007ea8:	623b      	str	r3, [r7, #32]
          break;
 8007eaa:	e01f      	b.n	8007eec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8007eac:	683b      	ldr	r3, [r7, #0]
 8007eae:	68db      	ldr	r3, [r3, #12]
 8007eb0:	330c      	adds	r3, #12
 8007eb2:	623b      	str	r3, [r7, #32]
          break;
 8007eb4:	e01a      	b.n	8007eec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	689b      	ldr	r3, [r3, #8]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d102      	bne.n	8007ec4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8007ebe:	2304      	movs	r3, #4
 8007ec0:	623b      	str	r3, [r7, #32]
          break;
 8007ec2:	e013      	b.n	8007eec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	689b      	ldr	r3, [r3, #8]
 8007ec8:	2b01      	cmp	r3, #1
 8007eca:	d105      	bne.n	8007ed8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8007ecc:	2308      	movs	r3, #8
 8007ece:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	69fa      	ldr	r2, [r7, #28]
 8007ed4:	611a      	str	r2, [r3, #16]
          break;
 8007ed6:	e009      	b.n	8007eec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8007ed8:	2308      	movs	r3, #8
 8007eda:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	69fa      	ldr	r2, [r7, #28]
 8007ee0:	615a      	str	r2, [r3, #20]
          break;
 8007ee2:	e003      	b.n	8007eec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	623b      	str	r3, [r7, #32]
          break;
 8007ee8:	e000      	b.n	8007eec <HAL_GPIO_Init+0x130>
          break;
 8007eea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8007eec:	69bb      	ldr	r3, [r7, #24]
 8007eee:	2bff      	cmp	r3, #255	@ 0xff
 8007ef0:	d801      	bhi.n	8007ef6 <HAL_GPIO_Init+0x13a>
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	e001      	b.n	8007efa <HAL_GPIO_Init+0x13e>
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	3304      	adds	r3, #4
 8007efa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8007efc:	69bb      	ldr	r3, [r7, #24]
 8007efe:	2bff      	cmp	r3, #255	@ 0xff
 8007f00:	d802      	bhi.n	8007f08 <HAL_GPIO_Init+0x14c>
 8007f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f04:	009b      	lsls	r3, r3, #2
 8007f06:	e002      	b.n	8007f0e <HAL_GPIO_Init+0x152>
 8007f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f0a:	3b08      	subs	r3, #8
 8007f0c:	009b      	lsls	r3, r3, #2
 8007f0e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8007f10:	697b      	ldr	r3, [r7, #20]
 8007f12:	681a      	ldr	r2, [r3, #0]
 8007f14:	210f      	movs	r1, #15
 8007f16:	693b      	ldr	r3, [r7, #16]
 8007f18:	fa01 f303 	lsl.w	r3, r1, r3
 8007f1c:	43db      	mvns	r3, r3
 8007f1e:	401a      	ands	r2, r3
 8007f20:	6a39      	ldr	r1, [r7, #32]
 8007f22:	693b      	ldr	r3, [r7, #16]
 8007f24:	fa01 f303 	lsl.w	r3, r1, r3
 8007f28:	431a      	orrs	r2, r3
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	685b      	ldr	r3, [r3, #4]
 8007f32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	f000 80b1 	beq.w	800809e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8007f3c:	4b4d      	ldr	r3, [pc, #308]	@ (8008074 <HAL_GPIO_Init+0x2b8>)
 8007f3e:	699b      	ldr	r3, [r3, #24]
 8007f40:	4a4c      	ldr	r2, [pc, #304]	@ (8008074 <HAL_GPIO_Init+0x2b8>)
 8007f42:	f043 0301 	orr.w	r3, r3, #1
 8007f46:	6193      	str	r3, [r2, #24]
 8007f48:	4b4a      	ldr	r3, [pc, #296]	@ (8008074 <HAL_GPIO_Init+0x2b8>)
 8007f4a:	699b      	ldr	r3, [r3, #24]
 8007f4c:	f003 0301 	and.w	r3, r3, #1
 8007f50:	60bb      	str	r3, [r7, #8]
 8007f52:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8007f54:	4a48      	ldr	r2, [pc, #288]	@ (8008078 <HAL_GPIO_Init+0x2bc>)
 8007f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f58:	089b      	lsrs	r3, r3, #2
 8007f5a:	3302      	adds	r3, #2
 8007f5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007f60:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8007f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f64:	f003 0303 	and.w	r3, r3, #3
 8007f68:	009b      	lsls	r3, r3, #2
 8007f6a:	220f      	movs	r2, #15
 8007f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8007f70:	43db      	mvns	r3, r3
 8007f72:	68fa      	ldr	r2, [r7, #12]
 8007f74:	4013      	ands	r3, r2
 8007f76:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	4a40      	ldr	r2, [pc, #256]	@ (800807c <HAL_GPIO_Init+0x2c0>)
 8007f7c:	4293      	cmp	r3, r2
 8007f7e:	d013      	beq.n	8007fa8 <HAL_GPIO_Init+0x1ec>
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	4a3f      	ldr	r2, [pc, #252]	@ (8008080 <HAL_GPIO_Init+0x2c4>)
 8007f84:	4293      	cmp	r3, r2
 8007f86:	d00d      	beq.n	8007fa4 <HAL_GPIO_Init+0x1e8>
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	4a3e      	ldr	r2, [pc, #248]	@ (8008084 <HAL_GPIO_Init+0x2c8>)
 8007f8c:	4293      	cmp	r3, r2
 8007f8e:	d007      	beq.n	8007fa0 <HAL_GPIO_Init+0x1e4>
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	4a3d      	ldr	r2, [pc, #244]	@ (8008088 <HAL_GPIO_Init+0x2cc>)
 8007f94:	4293      	cmp	r3, r2
 8007f96:	d101      	bne.n	8007f9c <HAL_GPIO_Init+0x1e0>
 8007f98:	2303      	movs	r3, #3
 8007f9a:	e006      	b.n	8007faa <HAL_GPIO_Init+0x1ee>
 8007f9c:	2304      	movs	r3, #4
 8007f9e:	e004      	b.n	8007faa <HAL_GPIO_Init+0x1ee>
 8007fa0:	2302      	movs	r3, #2
 8007fa2:	e002      	b.n	8007faa <HAL_GPIO_Init+0x1ee>
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	e000      	b.n	8007faa <HAL_GPIO_Init+0x1ee>
 8007fa8:	2300      	movs	r3, #0
 8007faa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007fac:	f002 0203 	and.w	r2, r2, #3
 8007fb0:	0092      	lsls	r2, r2, #2
 8007fb2:	4093      	lsls	r3, r2
 8007fb4:	68fa      	ldr	r2, [r7, #12]
 8007fb6:	4313      	orrs	r3, r2
 8007fb8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8007fba:	492f      	ldr	r1, [pc, #188]	@ (8008078 <HAL_GPIO_Init+0x2bc>)
 8007fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fbe:	089b      	lsrs	r3, r3, #2
 8007fc0:	3302      	adds	r3, #2
 8007fc2:	68fa      	ldr	r2, [r7, #12]
 8007fc4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	685b      	ldr	r3, [r3, #4]
 8007fcc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d006      	beq.n	8007fe2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8007fd4:	4b2d      	ldr	r3, [pc, #180]	@ (800808c <HAL_GPIO_Init+0x2d0>)
 8007fd6:	689a      	ldr	r2, [r3, #8]
 8007fd8:	492c      	ldr	r1, [pc, #176]	@ (800808c <HAL_GPIO_Init+0x2d0>)
 8007fda:	69bb      	ldr	r3, [r7, #24]
 8007fdc:	4313      	orrs	r3, r2
 8007fde:	608b      	str	r3, [r1, #8]
 8007fe0:	e006      	b.n	8007ff0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8007fe2:	4b2a      	ldr	r3, [pc, #168]	@ (800808c <HAL_GPIO_Init+0x2d0>)
 8007fe4:	689a      	ldr	r2, [r3, #8]
 8007fe6:	69bb      	ldr	r3, [r7, #24]
 8007fe8:	43db      	mvns	r3, r3
 8007fea:	4928      	ldr	r1, [pc, #160]	@ (800808c <HAL_GPIO_Init+0x2d0>)
 8007fec:	4013      	ands	r3, r2
 8007fee:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	685b      	ldr	r3, [r3, #4]
 8007ff4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d006      	beq.n	800800a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8007ffc:	4b23      	ldr	r3, [pc, #140]	@ (800808c <HAL_GPIO_Init+0x2d0>)
 8007ffe:	68da      	ldr	r2, [r3, #12]
 8008000:	4922      	ldr	r1, [pc, #136]	@ (800808c <HAL_GPIO_Init+0x2d0>)
 8008002:	69bb      	ldr	r3, [r7, #24]
 8008004:	4313      	orrs	r3, r2
 8008006:	60cb      	str	r3, [r1, #12]
 8008008:	e006      	b.n	8008018 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800800a:	4b20      	ldr	r3, [pc, #128]	@ (800808c <HAL_GPIO_Init+0x2d0>)
 800800c:	68da      	ldr	r2, [r3, #12]
 800800e:	69bb      	ldr	r3, [r7, #24]
 8008010:	43db      	mvns	r3, r3
 8008012:	491e      	ldr	r1, [pc, #120]	@ (800808c <HAL_GPIO_Init+0x2d0>)
 8008014:	4013      	ands	r3, r2
 8008016:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	685b      	ldr	r3, [r3, #4]
 800801c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008020:	2b00      	cmp	r3, #0
 8008022:	d006      	beq.n	8008032 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8008024:	4b19      	ldr	r3, [pc, #100]	@ (800808c <HAL_GPIO_Init+0x2d0>)
 8008026:	685a      	ldr	r2, [r3, #4]
 8008028:	4918      	ldr	r1, [pc, #96]	@ (800808c <HAL_GPIO_Init+0x2d0>)
 800802a:	69bb      	ldr	r3, [r7, #24]
 800802c:	4313      	orrs	r3, r2
 800802e:	604b      	str	r3, [r1, #4]
 8008030:	e006      	b.n	8008040 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8008032:	4b16      	ldr	r3, [pc, #88]	@ (800808c <HAL_GPIO_Init+0x2d0>)
 8008034:	685a      	ldr	r2, [r3, #4]
 8008036:	69bb      	ldr	r3, [r7, #24]
 8008038:	43db      	mvns	r3, r3
 800803a:	4914      	ldr	r1, [pc, #80]	@ (800808c <HAL_GPIO_Init+0x2d0>)
 800803c:	4013      	ands	r3, r2
 800803e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	685b      	ldr	r3, [r3, #4]
 8008044:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008048:	2b00      	cmp	r3, #0
 800804a:	d021      	beq.n	8008090 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800804c:	4b0f      	ldr	r3, [pc, #60]	@ (800808c <HAL_GPIO_Init+0x2d0>)
 800804e:	681a      	ldr	r2, [r3, #0]
 8008050:	490e      	ldr	r1, [pc, #56]	@ (800808c <HAL_GPIO_Init+0x2d0>)
 8008052:	69bb      	ldr	r3, [r7, #24]
 8008054:	4313      	orrs	r3, r2
 8008056:	600b      	str	r3, [r1, #0]
 8008058:	e021      	b.n	800809e <HAL_GPIO_Init+0x2e2>
 800805a:	bf00      	nop
 800805c:	10320000 	.word	0x10320000
 8008060:	10310000 	.word	0x10310000
 8008064:	10220000 	.word	0x10220000
 8008068:	10210000 	.word	0x10210000
 800806c:	10120000 	.word	0x10120000
 8008070:	10110000 	.word	0x10110000
 8008074:	40021000 	.word	0x40021000
 8008078:	40010000 	.word	0x40010000
 800807c:	40010800 	.word	0x40010800
 8008080:	40010c00 	.word	0x40010c00
 8008084:	40011000 	.word	0x40011000
 8008088:	40011400 	.word	0x40011400
 800808c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8008090:	4b0b      	ldr	r3, [pc, #44]	@ (80080c0 <HAL_GPIO_Init+0x304>)
 8008092:	681a      	ldr	r2, [r3, #0]
 8008094:	69bb      	ldr	r3, [r7, #24]
 8008096:	43db      	mvns	r3, r3
 8008098:	4909      	ldr	r1, [pc, #36]	@ (80080c0 <HAL_GPIO_Init+0x304>)
 800809a:	4013      	ands	r3, r2
 800809c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800809e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080a0:	3301      	adds	r3, #1
 80080a2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	681a      	ldr	r2, [r3, #0]
 80080a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080aa:	fa22 f303 	lsr.w	r3, r2, r3
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	f47f ae8e 	bne.w	8007dd0 <HAL_GPIO_Init+0x14>
  }
}
 80080b4:	bf00      	nop
 80080b6:	bf00      	nop
 80080b8:	372c      	adds	r7, #44	@ 0x2c
 80080ba:	46bd      	mov	sp, r7
 80080bc:	bc80      	pop	{r7}
 80080be:	4770      	bx	lr
 80080c0:	40010400 	.word	0x40010400

080080c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80080c4:	b480      	push	{r7}
 80080c6:	b083      	sub	sp, #12
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
 80080cc:	460b      	mov	r3, r1
 80080ce:	807b      	strh	r3, [r7, #2]
 80080d0:	4613      	mov	r3, r2
 80080d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80080d4:	787b      	ldrb	r3, [r7, #1]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d003      	beq.n	80080e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80080da:	887a      	ldrh	r2, [r7, #2]
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80080e0:	e003      	b.n	80080ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80080e2:	887b      	ldrh	r3, [r7, #2]
 80080e4:	041a      	lsls	r2, r3, #16
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	611a      	str	r2, [r3, #16]
}
 80080ea:	bf00      	nop
 80080ec:	370c      	adds	r7, #12
 80080ee:	46bd      	mov	sp, r7
 80080f0:	bc80      	pop	{r7}
 80080f2:	4770      	bx	lr

080080f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b084      	sub	sp, #16
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d101      	bne.n	8008106 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008102:	2301      	movs	r3, #1
 8008104:	e12b      	b.n	800835e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800810c:	b2db      	uxtb	r3, r3
 800810e:	2b00      	cmp	r3, #0
 8008110:	d106      	bne.n	8008120 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	2200      	movs	r2, #0
 8008116:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f7fe f8f0 	bl	8006300 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2224      	movs	r2, #36	@ 0x24
 8008124:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	681a      	ldr	r2, [r3, #0]
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f022 0201 	bic.w	r2, r2, #1
 8008136:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	681a      	ldr	r2, [r3, #0]
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008146:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	681a      	ldr	r2, [r3, #0]
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008156:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8008158:	f001 fc4e 	bl	80099f8 <HAL_RCC_GetPCLK1Freq>
 800815c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	685b      	ldr	r3, [r3, #4]
 8008162:	4a81      	ldr	r2, [pc, #516]	@ (8008368 <HAL_I2C_Init+0x274>)
 8008164:	4293      	cmp	r3, r2
 8008166:	d807      	bhi.n	8008178 <HAL_I2C_Init+0x84>
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	4a80      	ldr	r2, [pc, #512]	@ (800836c <HAL_I2C_Init+0x278>)
 800816c:	4293      	cmp	r3, r2
 800816e:	bf94      	ite	ls
 8008170:	2301      	movls	r3, #1
 8008172:	2300      	movhi	r3, #0
 8008174:	b2db      	uxtb	r3, r3
 8008176:	e006      	b.n	8008186 <HAL_I2C_Init+0x92>
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	4a7d      	ldr	r2, [pc, #500]	@ (8008370 <HAL_I2C_Init+0x27c>)
 800817c:	4293      	cmp	r3, r2
 800817e:	bf94      	ite	ls
 8008180:	2301      	movls	r3, #1
 8008182:	2300      	movhi	r3, #0
 8008184:	b2db      	uxtb	r3, r3
 8008186:	2b00      	cmp	r3, #0
 8008188:	d001      	beq.n	800818e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800818a:	2301      	movs	r3, #1
 800818c:	e0e7      	b.n	800835e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	4a78      	ldr	r2, [pc, #480]	@ (8008374 <HAL_I2C_Init+0x280>)
 8008192:	fba2 2303 	umull	r2, r3, r2, r3
 8008196:	0c9b      	lsrs	r3, r3, #18
 8008198:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	685b      	ldr	r3, [r3, #4]
 80081a0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	68ba      	ldr	r2, [r7, #8]
 80081aa:	430a      	orrs	r2, r1
 80081ac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	6a1b      	ldr	r3, [r3, #32]
 80081b4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	685b      	ldr	r3, [r3, #4]
 80081bc:	4a6a      	ldr	r2, [pc, #424]	@ (8008368 <HAL_I2C_Init+0x274>)
 80081be:	4293      	cmp	r3, r2
 80081c0:	d802      	bhi.n	80081c8 <HAL_I2C_Init+0xd4>
 80081c2:	68bb      	ldr	r3, [r7, #8]
 80081c4:	3301      	adds	r3, #1
 80081c6:	e009      	b.n	80081dc <HAL_I2C_Init+0xe8>
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80081ce:	fb02 f303 	mul.w	r3, r2, r3
 80081d2:	4a69      	ldr	r2, [pc, #420]	@ (8008378 <HAL_I2C_Init+0x284>)
 80081d4:	fba2 2303 	umull	r2, r3, r2, r3
 80081d8:	099b      	lsrs	r3, r3, #6
 80081da:	3301      	adds	r3, #1
 80081dc:	687a      	ldr	r2, [r7, #4]
 80081de:	6812      	ldr	r2, [r2, #0]
 80081e0:	430b      	orrs	r3, r1
 80081e2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	69db      	ldr	r3, [r3, #28]
 80081ea:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80081ee:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	685b      	ldr	r3, [r3, #4]
 80081f6:	495c      	ldr	r1, [pc, #368]	@ (8008368 <HAL_I2C_Init+0x274>)
 80081f8:	428b      	cmp	r3, r1
 80081fa:	d819      	bhi.n	8008230 <HAL_I2C_Init+0x13c>
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	1e59      	subs	r1, r3, #1
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	685b      	ldr	r3, [r3, #4]
 8008204:	005b      	lsls	r3, r3, #1
 8008206:	fbb1 f3f3 	udiv	r3, r1, r3
 800820a:	1c59      	adds	r1, r3, #1
 800820c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8008210:	400b      	ands	r3, r1
 8008212:	2b00      	cmp	r3, #0
 8008214:	d00a      	beq.n	800822c <HAL_I2C_Init+0x138>
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	1e59      	subs	r1, r3, #1
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	685b      	ldr	r3, [r3, #4]
 800821e:	005b      	lsls	r3, r3, #1
 8008220:	fbb1 f3f3 	udiv	r3, r1, r3
 8008224:	3301      	adds	r3, #1
 8008226:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800822a:	e051      	b.n	80082d0 <HAL_I2C_Init+0x1dc>
 800822c:	2304      	movs	r3, #4
 800822e:	e04f      	b.n	80082d0 <HAL_I2C_Init+0x1dc>
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	689b      	ldr	r3, [r3, #8]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d111      	bne.n	800825c <HAL_I2C_Init+0x168>
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	1e58      	subs	r0, r3, #1
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6859      	ldr	r1, [r3, #4]
 8008240:	460b      	mov	r3, r1
 8008242:	005b      	lsls	r3, r3, #1
 8008244:	440b      	add	r3, r1
 8008246:	fbb0 f3f3 	udiv	r3, r0, r3
 800824a:	3301      	adds	r3, #1
 800824c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008250:	2b00      	cmp	r3, #0
 8008252:	bf0c      	ite	eq
 8008254:	2301      	moveq	r3, #1
 8008256:	2300      	movne	r3, #0
 8008258:	b2db      	uxtb	r3, r3
 800825a:	e012      	b.n	8008282 <HAL_I2C_Init+0x18e>
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	1e58      	subs	r0, r3, #1
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6859      	ldr	r1, [r3, #4]
 8008264:	460b      	mov	r3, r1
 8008266:	009b      	lsls	r3, r3, #2
 8008268:	440b      	add	r3, r1
 800826a:	0099      	lsls	r1, r3, #2
 800826c:	440b      	add	r3, r1
 800826e:	fbb0 f3f3 	udiv	r3, r0, r3
 8008272:	3301      	adds	r3, #1
 8008274:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008278:	2b00      	cmp	r3, #0
 800827a:	bf0c      	ite	eq
 800827c:	2301      	moveq	r3, #1
 800827e:	2300      	movne	r3, #0
 8008280:	b2db      	uxtb	r3, r3
 8008282:	2b00      	cmp	r3, #0
 8008284:	d001      	beq.n	800828a <HAL_I2C_Init+0x196>
 8008286:	2301      	movs	r3, #1
 8008288:	e022      	b.n	80082d0 <HAL_I2C_Init+0x1dc>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	689b      	ldr	r3, [r3, #8]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d10e      	bne.n	80082b0 <HAL_I2C_Init+0x1bc>
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	1e58      	subs	r0, r3, #1
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6859      	ldr	r1, [r3, #4]
 800829a:	460b      	mov	r3, r1
 800829c:	005b      	lsls	r3, r3, #1
 800829e:	440b      	add	r3, r1
 80082a0:	fbb0 f3f3 	udiv	r3, r0, r3
 80082a4:	3301      	adds	r3, #1
 80082a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80082aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80082ae:	e00f      	b.n	80082d0 <HAL_I2C_Init+0x1dc>
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	1e58      	subs	r0, r3, #1
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	6859      	ldr	r1, [r3, #4]
 80082b8:	460b      	mov	r3, r1
 80082ba:	009b      	lsls	r3, r3, #2
 80082bc:	440b      	add	r3, r1
 80082be:	0099      	lsls	r1, r3, #2
 80082c0:	440b      	add	r3, r1
 80082c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80082c6:	3301      	adds	r3, #1
 80082c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80082cc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80082d0:	6879      	ldr	r1, [r7, #4]
 80082d2:	6809      	ldr	r1, [r1, #0]
 80082d4:	4313      	orrs	r3, r2
 80082d6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	69da      	ldr	r2, [r3, #28]
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6a1b      	ldr	r3, [r3, #32]
 80082ea:	431a      	orrs	r2, r3
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	430a      	orrs	r2, r1
 80082f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	689b      	ldr	r3, [r3, #8]
 80082fa:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80082fe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8008302:	687a      	ldr	r2, [r7, #4]
 8008304:	6911      	ldr	r1, [r2, #16]
 8008306:	687a      	ldr	r2, [r7, #4]
 8008308:	68d2      	ldr	r2, [r2, #12]
 800830a:	4311      	orrs	r1, r2
 800830c:	687a      	ldr	r2, [r7, #4]
 800830e:	6812      	ldr	r2, [r2, #0]
 8008310:	430b      	orrs	r3, r1
 8008312:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	68db      	ldr	r3, [r3, #12]
 800831a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	695a      	ldr	r2, [r3, #20]
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	699b      	ldr	r3, [r3, #24]
 8008326:	431a      	orrs	r2, r3
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	430a      	orrs	r2, r1
 800832e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	681a      	ldr	r2, [r3, #0]
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f042 0201 	orr.w	r2, r2, #1
 800833e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2200      	movs	r2, #0
 8008344:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	2220      	movs	r2, #32
 800834a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	2200      	movs	r2, #0
 8008352:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2200      	movs	r2, #0
 8008358:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800835c:	2300      	movs	r3, #0
}
 800835e:	4618      	mov	r0, r3
 8008360:	3710      	adds	r7, #16
 8008362:	46bd      	mov	sp, r7
 8008364:	bd80      	pop	{r7, pc}
 8008366:	bf00      	nop
 8008368:	000186a0 	.word	0x000186a0
 800836c:	001e847f 	.word	0x001e847f
 8008370:	003d08ff 	.word	0x003d08ff
 8008374:	431bde83 	.word	0x431bde83
 8008378:	10624dd3 	.word	0x10624dd3

0800837c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800837c:	b580      	push	{r7, lr}
 800837e:	b088      	sub	sp, #32
 8008380:	af02      	add	r7, sp, #8
 8008382:	60f8      	str	r0, [r7, #12]
 8008384:	4608      	mov	r0, r1
 8008386:	4611      	mov	r1, r2
 8008388:	461a      	mov	r2, r3
 800838a:	4603      	mov	r3, r0
 800838c:	817b      	strh	r3, [r7, #10]
 800838e:	460b      	mov	r3, r1
 8008390:	813b      	strh	r3, [r7, #8]
 8008392:	4613      	mov	r3, r2
 8008394:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008396:	f7fe fb73 	bl	8006a80 <HAL_GetTick>
 800839a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80083a2:	b2db      	uxtb	r3, r3
 80083a4:	2b20      	cmp	r3, #32
 80083a6:	f040 80d9 	bne.w	800855c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80083aa:	697b      	ldr	r3, [r7, #20]
 80083ac:	9300      	str	r3, [sp, #0]
 80083ae:	2319      	movs	r3, #25
 80083b0:	2201      	movs	r2, #1
 80083b2:	496d      	ldr	r1, [pc, #436]	@ (8008568 <HAL_I2C_Mem_Write+0x1ec>)
 80083b4:	68f8      	ldr	r0, [r7, #12]
 80083b6:	f000 fccd 	bl	8008d54 <I2C_WaitOnFlagUntilTimeout>
 80083ba:	4603      	mov	r3, r0
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d001      	beq.n	80083c4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80083c0:	2302      	movs	r3, #2
 80083c2:	e0cc      	b.n	800855e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80083ca:	2b01      	cmp	r3, #1
 80083cc:	d101      	bne.n	80083d2 <HAL_I2C_Mem_Write+0x56>
 80083ce:	2302      	movs	r3, #2
 80083d0:	e0c5      	b.n	800855e <HAL_I2C_Mem_Write+0x1e2>
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	2201      	movs	r2, #1
 80083d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	f003 0301 	and.w	r3, r3, #1
 80083e4:	2b01      	cmp	r3, #1
 80083e6:	d007      	beq.n	80083f8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	681a      	ldr	r2, [r3, #0]
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f042 0201 	orr.w	r2, r2, #1
 80083f6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	681a      	ldr	r2, [r3, #0]
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008406:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	2221      	movs	r2, #33	@ 0x21
 800840c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	2240      	movs	r2, #64	@ 0x40
 8008414:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	2200      	movs	r2, #0
 800841c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	6a3a      	ldr	r2, [r7, #32]
 8008422:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008428:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800842e:	b29a      	uxth	r2, r3
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	4a4d      	ldr	r2, [pc, #308]	@ (800856c <HAL_I2C_Mem_Write+0x1f0>)
 8008438:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800843a:	88f8      	ldrh	r0, [r7, #6]
 800843c:	893a      	ldrh	r2, [r7, #8]
 800843e:	8979      	ldrh	r1, [r7, #10]
 8008440:	697b      	ldr	r3, [r7, #20]
 8008442:	9301      	str	r3, [sp, #4]
 8008444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008446:	9300      	str	r3, [sp, #0]
 8008448:	4603      	mov	r3, r0
 800844a:	68f8      	ldr	r0, [r7, #12]
 800844c:	f000 fb04 	bl	8008a58 <I2C_RequestMemoryWrite>
 8008450:	4603      	mov	r3, r0
 8008452:	2b00      	cmp	r3, #0
 8008454:	d052      	beq.n	80084fc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8008456:	2301      	movs	r3, #1
 8008458:	e081      	b.n	800855e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800845a:	697a      	ldr	r2, [r7, #20]
 800845c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800845e:	68f8      	ldr	r0, [r7, #12]
 8008460:	f000 fd92 	bl	8008f88 <I2C_WaitOnTXEFlagUntilTimeout>
 8008464:	4603      	mov	r3, r0
 8008466:	2b00      	cmp	r3, #0
 8008468:	d00d      	beq.n	8008486 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800846e:	2b04      	cmp	r3, #4
 8008470:	d107      	bne.n	8008482 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	681a      	ldr	r2, [r3, #0]
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008480:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008482:	2301      	movs	r3, #1
 8008484:	e06b      	b.n	800855e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800848a:	781a      	ldrb	r2, [r3, #0]
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008496:	1c5a      	adds	r2, r3, #1
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80084a0:	3b01      	subs	r3, #1
 80084a2:	b29a      	uxth	r2, r3
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80084ac:	b29b      	uxth	r3, r3
 80084ae:	3b01      	subs	r3, #1
 80084b0:	b29a      	uxth	r2, r3
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	695b      	ldr	r3, [r3, #20]
 80084bc:	f003 0304 	and.w	r3, r3, #4
 80084c0:	2b04      	cmp	r3, #4
 80084c2:	d11b      	bne.n	80084fc <HAL_I2C_Mem_Write+0x180>
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d017      	beq.n	80084fc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084d0:	781a      	ldrb	r2, [r3, #0]
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084dc:	1c5a      	adds	r2, r3, #1
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80084e6:	3b01      	subs	r3, #1
 80084e8:	b29a      	uxth	r2, r3
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80084f2:	b29b      	uxth	r3, r3
 80084f4:	3b01      	subs	r3, #1
 80084f6:	b29a      	uxth	r2, r3
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008500:	2b00      	cmp	r3, #0
 8008502:	d1aa      	bne.n	800845a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008504:	697a      	ldr	r2, [r7, #20]
 8008506:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008508:	68f8      	ldr	r0, [r7, #12]
 800850a:	f000 fd85 	bl	8009018 <I2C_WaitOnBTFFlagUntilTimeout>
 800850e:	4603      	mov	r3, r0
 8008510:	2b00      	cmp	r3, #0
 8008512:	d00d      	beq.n	8008530 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008518:	2b04      	cmp	r3, #4
 800851a:	d107      	bne.n	800852c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	681a      	ldr	r2, [r3, #0]
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800852a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800852c:	2301      	movs	r3, #1
 800852e:	e016      	b.n	800855e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	681a      	ldr	r2, [r3, #0]
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800853e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	2220      	movs	r2, #32
 8008544:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	2200      	movs	r2, #0
 800854c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	2200      	movs	r2, #0
 8008554:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8008558:	2300      	movs	r3, #0
 800855a:	e000      	b.n	800855e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800855c:	2302      	movs	r3, #2
  }
}
 800855e:	4618      	mov	r0, r3
 8008560:	3718      	adds	r7, #24
 8008562:	46bd      	mov	sp, r7
 8008564:	bd80      	pop	{r7, pc}
 8008566:	bf00      	nop
 8008568:	00100002 	.word	0x00100002
 800856c:	ffff0000 	.word	0xffff0000

08008570 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b08c      	sub	sp, #48	@ 0x30
 8008574:	af02      	add	r7, sp, #8
 8008576:	60f8      	str	r0, [r7, #12]
 8008578:	4608      	mov	r0, r1
 800857a:	4611      	mov	r1, r2
 800857c:	461a      	mov	r2, r3
 800857e:	4603      	mov	r3, r0
 8008580:	817b      	strh	r3, [r7, #10]
 8008582:	460b      	mov	r3, r1
 8008584:	813b      	strh	r3, [r7, #8]
 8008586:	4613      	mov	r3, r2
 8008588:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800858a:	2300      	movs	r3, #0
 800858c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800858e:	f7fe fa77 	bl	8006a80 <HAL_GetTick>
 8008592:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800859a:	b2db      	uxtb	r3, r3
 800859c:	2b20      	cmp	r3, #32
 800859e:	f040 8250 	bne.w	8008a42 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80085a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085a4:	9300      	str	r3, [sp, #0]
 80085a6:	2319      	movs	r3, #25
 80085a8:	2201      	movs	r2, #1
 80085aa:	4982      	ldr	r1, [pc, #520]	@ (80087b4 <HAL_I2C_Mem_Read+0x244>)
 80085ac:	68f8      	ldr	r0, [r7, #12]
 80085ae:	f000 fbd1 	bl	8008d54 <I2C_WaitOnFlagUntilTimeout>
 80085b2:	4603      	mov	r3, r0
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d001      	beq.n	80085bc <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80085b8:	2302      	movs	r3, #2
 80085ba:	e243      	b.n	8008a44 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80085c2:	2b01      	cmp	r3, #1
 80085c4:	d101      	bne.n	80085ca <HAL_I2C_Mem_Read+0x5a>
 80085c6:	2302      	movs	r3, #2
 80085c8:	e23c      	b.n	8008a44 <HAL_I2C_Mem_Read+0x4d4>
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	2201      	movs	r2, #1
 80085ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	f003 0301 	and.w	r3, r3, #1
 80085dc:	2b01      	cmp	r3, #1
 80085de:	d007      	beq.n	80085f0 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	681a      	ldr	r2, [r3, #0]
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f042 0201 	orr.w	r2, r2, #1
 80085ee:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	681a      	ldr	r2, [r3, #0]
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80085fe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	2222      	movs	r2, #34	@ 0x22
 8008604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	2240      	movs	r2, #64	@ 0x40
 800860c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	2200      	movs	r2, #0
 8008614:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800861a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8008620:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008626:	b29a      	uxth	r2, r3
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	4a62      	ldr	r2, [pc, #392]	@ (80087b8 <HAL_I2C_Mem_Read+0x248>)
 8008630:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008632:	88f8      	ldrh	r0, [r7, #6]
 8008634:	893a      	ldrh	r2, [r7, #8]
 8008636:	8979      	ldrh	r1, [r7, #10]
 8008638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800863a:	9301      	str	r3, [sp, #4]
 800863c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800863e:	9300      	str	r3, [sp, #0]
 8008640:	4603      	mov	r3, r0
 8008642:	68f8      	ldr	r0, [r7, #12]
 8008644:	f000 fa9e 	bl	8008b84 <I2C_RequestMemoryRead>
 8008648:	4603      	mov	r3, r0
 800864a:	2b00      	cmp	r3, #0
 800864c:	d001      	beq.n	8008652 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800864e:	2301      	movs	r3, #1
 8008650:	e1f8      	b.n	8008a44 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008656:	2b00      	cmp	r3, #0
 8008658:	d113      	bne.n	8008682 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800865a:	2300      	movs	r3, #0
 800865c:	61fb      	str	r3, [r7, #28]
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	695b      	ldr	r3, [r3, #20]
 8008664:	61fb      	str	r3, [r7, #28]
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	699b      	ldr	r3, [r3, #24]
 800866c:	61fb      	str	r3, [r7, #28]
 800866e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	681a      	ldr	r2, [r3, #0]
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800867e:	601a      	str	r2, [r3, #0]
 8008680:	e1cc      	b.n	8008a1c <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008686:	2b01      	cmp	r3, #1
 8008688:	d11e      	bne.n	80086c8 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	681a      	ldr	r2, [r3, #0]
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008698:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800869a:	b672      	cpsid	i
}
 800869c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800869e:	2300      	movs	r3, #0
 80086a0:	61bb      	str	r3, [r7, #24]
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	695b      	ldr	r3, [r3, #20]
 80086a8:	61bb      	str	r3, [r7, #24]
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	699b      	ldr	r3, [r3, #24]
 80086b0:	61bb      	str	r3, [r7, #24]
 80086b2:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	681a      	ldr	r2, [r3, #0]
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80086c2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80086c4:	b662      	cpsie	i
}
 80086c6:	e035      	b.n	8008734 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80086cc:	2b02      	cmp	r3, #2
 80086ce:	d11e      	bne.n	800870e <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	681a      	ldr	r2, [r3, #0]
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80086de:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80086e0:	b672      	cpsid	i
}
 80086e2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80086e4:	2300      	movs	r3, #0
 80086e6:	617b      	str	r3, [r7, #20]
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	695b      	ldr	r3, [r3, #20]
 80086ee:	617b      	str	r3, [r7, #20]
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	699b      	ldr	r3, [r3, #24]
 80086f6:	617b      	str	r3, [r7, #20]
 80086f8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	681a      	ldr	r2, [r3, #0]
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008708:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800870a:	b662      	cpsie	i
}
 800870c:	e012      	b.n	8008734 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	681a      	ldr	r2, [r3, #0]
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800871c:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800871e:	2300      	movs	r3, #0
 8008720:	613b      	str	r3, [r7, #16]
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	695b      	ldr	r3, [r3, #20]
 8008728:	613b      	str	r3, [r7, #16]
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	699b      	ldr	r3, [r3, #24]
 8008730:	613b      	str	r3, [r7, #16]
 8008732:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8008734:	e172      	b.n	8008a1c <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800873a:	2b03      	cmp	r3, #3
 800873c:	f200 811f 	bhi.w	800897e <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008744:	2b01      	cmp	r3, #1
 8008746:	d123      	bne.n	8008790 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008748:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800874a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800874c:	68f8      	ldr	r0, [r7, #12]
 800874e:	f000 fcab 	bl	80090a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008752:	4603      	mov	r3, r0
 8008754:	2b00      	cmp	r3, #0
 8008756:	d001      	beq.n	800875c <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8008758:	2301      	movs	r3, #1
 800875a:	e173      	b.n	8008a44 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	691a      	ldr	r2, [r3, #16]
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008766:	b2d2      	uxtb	r2, r2
 8008768:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800876e:	1c5a      	adds	r2, r3, #1
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008778:	3b01      	subs	r3, #1
 800877a:	b29a      	uxth	r2, r3
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008784:	b29b      	uxth	r3, r3
 8008786:	3b01      	subs	r3, #1
 8008788:	b29a      	uxth	r2, r3
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800878e:	e145      	b.n	8008a1c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008794:	2b02      	cmp	r3, #2
 8008796:	d152      	bne.n	800883e <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800879a:	9300      	str	r3, [sp, #0]
 800879c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800879e:	2200      	movs	r2, #0
 80087a0:	4906      	ldr	r1, [pc, #24]	@ (80087bc <HAL_I2C_Mem_Read+0x24c>)
 80087a2:	68f8      	ldr	r0, [r7, #12]
 80087a4:	f000 fad6 	bl	8008d54 <I2C_WaitOnFlagUntilTimeout>
 80087a8:	4603      	mov	r3, r0
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d008      	beq.n	80087c0 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80087ae:	2301      	movs	r3, #1
 80087b0:	e148      	b.n	8008a44 <HAL_I2C_Mem_Read+0x4d4>
 80087b2:	bf00      	nop
 80087b4:	00100002 	.word	0x00100002
 80087b8:	ffff0000 	.word	0xffff0000
 80087bc:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80087c0:	b672      	cpsid	i
}
 80087c2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	681a      	ldr	r2, [r3, #0]
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80087d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	691a      	ldr	r2, [r3, #16]
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087de:	b2d2      	uxtb	r2, r2
 80087e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087e6:	1c5a      	adds	r2, r3, #1
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80087f0:	3b01      	subs	r3, #1
 80087f2:	b29a      	uxth	r2, r3
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80087fc:	b29b      	uxth	r3, r3
 80087fe:	3b01      	subs	r3, #1
 8008800:	b29a      	uxth	r2, r3
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8008806:	b662      	cpsie	i
}
 8008808:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	691a      	ldr	r2, [r3, #16]
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008814:	b2d2      	uxtb	r2, r2
 8008816:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800881c:	1c5a      	adds	r2, r3, #1
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008826:	3b01      	subs	r3, #1
 8008828:	b29a      	uxth	r2, r3
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008832:	b29b      	uxth	r3, r3
 8008834:	3b01      	subs	r3, #1
 8008836:	b29a      	uxth	r2, r3
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800883c:	e0ee      	b.n	8008a1c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800883e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008840:	9300      	str	r3, [sp, #0]
 8008842:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008844:	2200      	movs	r2, #0
 8008846:	4981      	ldr	r1, [pc, #516]	@ (8008a4c <HAL_I2C_Mem_Read+0x4dc>)
 8008848:	68f8      	ldr	r0, [r7, #12]
 800884a:	f000 fa83 	bl	8008d54 <I2C_WaitOnFlagUntilTimeout>
 800884e:	4603      	mov	r3, r0
 8008850:	2b00      	cmp	r3, #0
 8008852:	d001      	beq.n	8008858 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8008854:	2301      	movs	r3, #1
 8008856:	e0f5      	b.n	8008a44 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	681a      	ldr	r2, [r3, #0]
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008866:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8008868:	b672      	cpsid	i
}
 800886a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	691a      	ldr	r2, [r3, #16]
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008876:	b2d2      	uxtb	r2, r2
 8008878:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800887e:	1c5a      	adds	r2, r3, #1
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008888:	3b01      	subs	r3, #1
 800888a:	b29a      	uxth	r2, r3
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008894:	b29b      	uxth	r3, r3
 8008896:	3b01      	subs	r3, #1
 8008898:	b29a      	uxth	r2, r3
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800889e:	4b6c      	ldr	r3, [pc, #432]	@ (8008a50 <HAL_I2C_Mem_Read+0x4e0>)
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	08db      	lsrs	r3, r3, #3
 80088a4:	4a6b      	ldr	r2, [pc, #428]	@ (8008a54 <HAL_I2C_Mem_Read+0x4e4>)
 80088a6:	fba2 2303 	umull	r2, r3, r2, r3
 80088aa:	0a1a      	lsrs	r2, r3, #8
 80088ac:	4613      	mov	r3, r2
 80088ae:	009b      	lsls	r3, r3, #2
 80088b0:	4413      	add	r3, r2
 80088b2:	00da      	lsls	r2, r3, #3
 80088b4:	1ad3      	subs	r3, r2, r3
 80088b6:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80088b8:	6a3b      	ldr	r3, [r7, #32]
 80088ba:	3b01      	subs	r3, #1
 80088bc:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80088be:	6a3b      	ldr	r3, [r7, #32]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d118      	bne.n	80088f6 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	2200      	movs	r2, #0
 80088c8:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	2220      	movs	r2, #32
 80088ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	2200      	movs	r2, #0
 80088d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088de:	f043 0220 	orr.w	r2, r3, #32
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80088e6:	b662      	cpsie	i
}
 80088e8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	2200      	movs	r2, #0
 80088ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80088f2:	2301      	movs	r3, #1
 80088f4:	e0a6      	b.n	8008a44 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	695b      	ldr	r3, [r3, #20]
 80088fc:	f003 0304 	and.w	r3, r3, #4
 8008900:	2b04      	cmp	r3, #4
 8008902:	d1d9      	bne.n	80088b8 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	681a      	ldr	r2, [r3, #0]
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008912:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	691a      	ldr	r2, [r3, #16]
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800891e:	b2d2      	uxtb	r2, r2
 8008920:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008926:	1c5a      	adds	r2, r3, #1
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008930:	3b01      	subs	r3, #1
 8008932:	b29a      	uxth	r2, r3
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800893c:	b29b      	uxth	r3, r3
 800893e:	3b01      	subs	r3, #1
 8008940:	b29a      	uxth	r2, r3
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8008946:	b662      	cpsie	i
}
 8008948:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	691a      	ldr	r2, [r3, #16]
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008954:	b2d2      	uxtb	r2, r2
 8008956:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800895c:	1c5a      	adds	r2, r3, #1
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008966:	3b01      	subs	r3, #1
 8008968:	b29a      	uxth	r2, r3
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008972:	b29b      	uxth	r3, r3
 8008974:	3b01      	subs	r3, #1
 8008976:	b29a      	uxth	r2, r3
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800897c:	e04e      	b.n	8008a1c <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800897e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008980:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008982:	68f8      	ldr	r0, [r7, #12]
 8008984:	f000 fb90 	bl	80090a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008988:	4603      	mov	r3, r0
 800898a:	2b00      	cmp	r3, #0
 800898c:	d001      	beq.n	8008992 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800898e:	2301      	movs	r3, #1
 8008990:	e058      	b.n	8008a44 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	691a      	ldr	r2, [r3, #16]
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800899c:	b2d2      	uxtb	r2, r2
 800899e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089a4:	1c5a      	adds	r2, r3, #1
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80089ae:	3b01      	subs	r3, #1
 80089b0:	b29a      	uxth	r2, r3
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80089ba:	b29b      	uxth	r3, r3
 80089bc:	3b01      	subs	r3, #1
 80089be:	b29a      	uxth	r2, r3
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	695b      	ldr	r3, [r3, #20]
 80089ca:	f003 0304 	and.w	r3, r3, #4
 80089ce:	2b04      	cmp	r3, #4
 80089d0:	d124      	bne.n	8008a1c <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80089d6:	2b03      	cmp	r3, #3
 80089d8:	d107      	bne.n	80089ea <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	681a      	ldr	r2, [r3, #0]
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80089e8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	691a      	ldr	r2, [r3, #16]
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089f4:	b2d2      	uxtb	r2, r2
 80089f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089fc:	1c5a      	adds	r2, r3, #1
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a06:	3b01      	subs	r3, #1
 8008a08:	b29a      	uxth	r2, r3
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008a12:	b29b      	uxth	r3, r3
 8008a14:	3b01      	subs	r3, #1
 8008a16:	b29a      	uxth	r2, r3
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	f47f ae88 	bne.w	8008736 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	2220      	movs	r2, #32
 8008a2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	2200      	movs	r2, #0
 8008a32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8008a3e:	2300      	movs	r3, #0
 8008a40:	e000      	b.n	8008a44 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8008a42:	2302      	movs	r3, #2
  }
}
 8008a44:	4618      	mov	r0, r3
 8008a46:	3728      	adds	r7, #40	@ 0x28
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	bd80      	pop	{r7, pc}
 8008a4c:	00010004 	.word	0x00010004
 8008a50:	200018a8 	.word	0x200018a8
 8008a54:	14f8b589 	.word	0x14f8b589

08008a58 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b088      	sub	sp, #32
 8008a5c:	af02      	add	r7, sp, #8
 8008a5e:	60f8      	str	r0, [r7, #12]
 8008a60:	4608      	mov	r0, r1
 8008a62:	4611      	mov	r1, r2
 8008a64:	461a      	mov	r2, r3
 8008a66:	4603      	mov	r3, r0
 8008a68:	817b      	strh	r3, [r7, #10]
 8008a6a:	460b      	mov	r3, r1
 8008a6c:	813b      	strh	r3, [r7, #8]
 8008a6e:	4613      	mov	r3, r2
 8008a70:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	681a      	ldr	r2, [r3, #0]
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008a80:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a84:	9300      	str	r3, [sp, #0]
 8008a86:	6a3b      	ldr	r3, [r7, #32]
 8008a88:	2200      	movs	r2, #0
 8008a8a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008a8e:	68f8      	ldr	r0, [r7, #12]
 8008a90:	f000 f960 	bl	8008d54 <I2C_WaitOnFlagUntilTimeout>
 8008a94:	4603      	mov	r3, r0
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d00d      	beq.n	8008ab6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008aa4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008aa8:	d103      	bne.n	8008ab2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008ab0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008ab2:	2303      	movs	r3, #3
 8008ab4:	e05f      	b.n	8008b76 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008ab6:	897b      	ldrh	r3, [r7, #10]
 8008ab8:	b2db      	uxtb	r3, r3
 8008aba:	461a      	mov	r2, r3
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008ac4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ac8:	6a3a      	ldr	r2, [r7, #32]
 8008aca:	492d      	ldr	r1, [pc, #180]	@ (8008b80 <I2C_RequestMemoryWrite+0x128>)
 8008acc:	68f8      	ldr	r0, [r7, #12]
 8008ace:	f000 f9bb 	bl	8008e48 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008ad2:	4603      	mov	r3, r0
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d001      	beq.n	8008adc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8008ad8:	2301      	movs	r3, #1
 8008ada:	e04c      	b.n	8008b76 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008adc:	2300      	movs	r3, #0
 8008ade:	617b      	str	r3, [r7, #20]
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	695b      	ldr	r3, [r3, #20]
 8008ae6:	617b      	str	r3, [r7, #20]
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	699b      	ldr	r3, [r3, #24]
 8008aee:	617b      	str	r3, [r7, #20]
 8008af0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008af2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008af4:	6a39      	ldr	r1, [r7, #32]
 8008af6:	68f8      	ldr	r0, [r7, #12]
 8008af8:	f000 fa46 	bl	8008f88 <I2C_WaitOnTXEFlagUntilTimeout>
 8008afc:	4603      	mov	r3, r0
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d00d      	beq.n	8008b1e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b06:	2b04      	cmp	r3, #4
 8008b08:	d107      	bne.n	8008b1a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	681a      	ldr	r2, [r3, #0]
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008b18:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008b1a:	2301      	movs	r3, #1
 8008b1c:	e02b      	b.n	8008b76 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008b1e:	88fb      	ldrh	r3, [r7, #6]
 8008b20:	2b01      	cmp	r3, #1
 8008b22:	d105      	bne.n	8008b30 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008b24:	893b      	ldrh	r3, [r7, #8]
 8008b26:	b2da      	uxtb	r2, r3
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	611a      	str	r2, [r3, #16]
 8008b2e:	e021      	b.n	8008b74 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008b30:	893b      	ldrh	r3, [r7, #8]
 8008b32:	0a1b      	lsrs	r3, r3, #8
 8008b34:	b29b      	uxth	r3, r3
 8008b36:	b2da      	uxtb	r2, r3
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008b3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b40:	6a39      	ldr	r1, [r7, #32]
 8008b42:	68f8      	ldr	r0, [r7, #12]
 8008b44:	f000 fa20 	bl	8008f88 <I2C_WaitOnTXEFlagUntilTimeout>
 8008b48:	4603      	mov	r3, r0
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d00d      	beq.n	8008b6a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b52:	2b04      	cmp	r3, #4
 8008b54:	d107      	bne.n	8008b66 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	681a      	ldr	r2, [r3, #0]
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008b64:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008b66:	2301      	movs	r3, #1
 8008b68:	e005      	b.n	8008b76 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008b6a:	893b      	ldrh	r3, [r7, #8]
 8008b6c:	b2da      	uxtb	r2, r3
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8008b74:	2300      	movs	r3, #0
}
 8008b76:	4618      	mov	r0, r3
 8008b78:	3718      	adds	r7, #24
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	bd80      	pop	{r7, pc}
 8008b7e:	bf00      	nop
 8008b80:	00010002 	.word	0x00010002

08008b84 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b088      	sub	sp, #32
 8008b88:	af02      	add	r7, sp, #8
 8008b8a:	60f8      	str	r0, [r7, #12]
 8008b8c:	4608      	mov	r0, r1
 8008b8e:	4611      	mov	r1, r2
 8008b90:	461a      	mov	r2, r3
 8008b92:	4603      	mov	r3, r0
 8008b94:	817b      	strh	r3, [r7, #10]
 8008b96:	460b      	mov	r3, r1
 8008b98:	813b      	strh	r3, [r7, #8]
 8008b9a:	4613      	mov	r3, r2
 8008b9c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	681a      	ldr	r2, [r3, #0]
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008bac:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	681a      	ldr	r2, [r3, #0]
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008bbc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bc0:	9300      	str	r3, [sp, #0]
 8008bc2:	6a3b      	ldr	r3, [r7, #32]
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008bca:	68f8      	ldr	r0, [r7, #12]
 8008bcc:	f000 f8c2 	bl	8008d54 <I2C_WaitOnFlagUntilTimeout>
 8008bd0:	4603      	mov	r3, r0
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d00d      	beq.n	8008bf2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008be0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008be4:	d103      	bne.n	8008bee <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008bec:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008bee:	2303      	movs	r3, #3
 8008bf0:	e0aa      	b.n	8008d48 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008bf2:	897b      	ldrh	r3, [r7, #10]
 8008bf4:	b2db      	uxtb	r3, r3
 8008bf6:	461a      	mov	r2, r3
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008c00:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c04:	6a3a      	ldr	r2, [r7, #32]
 8008c06:	4952      	ldr	r1, [pc, #328]	@ (8008d50 <I2C_RequestMemoryRead+0x1cc>)
 8008c08:	68f8      	ldr	r0, [r7, #12]
 8008c0a:	f000 f91d 	bl	8008e48 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008c0e:	4603      	mov	r3, r0
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d001      	beq.n	8008c18 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8008c14:	2301      	movs	r3, #1
 8008c16:	e097      	b.n	8008d48 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008c18:	2300      	movs	r3, #0
 8008c1a:	617b      	str	r3, [r7, #20]
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	695b      	ldr	r3, [r3, #20]
 8008c22:	617b      	str	r3, [r7, #20]
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	699b      	ldr	r3, [r3, #24]
 8008c2a:	617b      	str	r3, [r7, #20]
 8008c2c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008c2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c30:	6a39      	ldr	r1, [r7, #32]
 8008c32:	68f8      	ldr	r0, [r7, #12]
 8008c34:	f000 f9a8 	bl	8008f88 <I2C_WaitOnTXEFlagUntilTimeout>
 8008c38:	4603      	mov	r3, r0
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d00d      	beq.n	8008c5a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c42:	2b04      	cmp	r3, #4
 8008c44:	d107      	bne.n	8008c56 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	681a      	ldr	r2, [r3, #0]
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008c54:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008c56:	2301      	movs	r3, #1
 8008c58:	e076      	b.n	8008d48 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008c5a:	88fb      	ldrh	r3, [r7, #6]
 8008c5c:	2b01      	cmp	r3, #1
 8008c5e:	d105      	bne.n	8008c6c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008c60:	893b      	ldrh	r3, [r7, #8]
 8008c62:	b2da      	uxtb	r2, r3
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	611a      	str	r2, [r3, #16]
 8008c6a:	e021      	b.n	8008cb0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008c6c:	893b      	ldrh	r3, [r7, #8]
 8008c6e:	0a1b      	lsrs	r3, r3, #8
 8008c70:	b29b      	uxth	r3, r3
 8008c72:	b2da      	uxtb	r2, r3
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008c7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c7c:	6a39      	ldr	r1, [r7, #32]
 8008c7e:	68f8      	ldr	r0, [r7, #12]
 8008c80:	f000 f982 	bl	8008f88 <I2C_WaitOnTXEFlagUntilTimeout>
 8008c84:	4603      	mov	r3, r0
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d00d      	beq.n	8008ca6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c8e:	2b04      	cmp	r3, #4
 8008c90:	d107      	bne.n	8008ca2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	681a      	ldr	r2, [r3, #0]
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008ca0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008ca2:	2301      	movs	r3, #1
 8008ca4:	e050      	b.n	8008d48 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008ca6:	893b      	ldrh	r3, [r7, #8]
 8008ca8:	b2da      	uxtb	r2, r3
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008cb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008cb2:	6a39      	ldr	r1, [r7, #32]
 8008cb4:	68f8      	ldr	r0, [r7, #12]
 8008cb6:	f000 f967 	bl	8008f88 <I2C_WaitOnTXEFlagUntilTimeout>
 8008cba:	4603      	mov	r3, r0
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d00d      	beq.n	8008cdc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cc4:	2b04      	cmp	r3, #4
 8008cc6:	d107      	bne.n	8008cd8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	681a      	ldr	r2, [r3, #0]
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008cd6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008cd8:	2301      	movs	r3, #1
 8008cda:	e035      	b.n	8008d48 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	681a      	ldr	r2, [r3, #0]
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008cea:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cee:	9300      	str	r3, [sp, #0]
 8008cf0:	6a3b      	ldr	r3, [r7, #32]
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008cf8:	68f8      	ldr	r0, [r7, #12]
 8008cfa:	f000 f82b 	bl	8008d54 <I2C_WaitOnFlagUntilTimeout>
 8008cfe:	4603      	mov	r3, r0
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d00d      	beq.n	8008d20 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d12:	d103      	bne.n	8008d1c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008d1a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008d1c:	2303      	movs	r3, #3
 8008d1e:	e013      	b.n	8008d48 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008d20:	897b      	ldrh	r3, [r7, #10]
 8008d22:	b2db      	uxtb	r3, r3
 8008d24:	f043 0301 	orr.w	r3, r3, #1
 8008d28:	b2da      	uxtb	r2, r3
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d32:	6a3a      	ldr	r2, [r7, #32]
 8008d34:	4906      	ldr	r1, [pc, #24]	@ (8008d50 <I2C_RequestMemoryRead+0x1cc>)
 8008d36:	68f8      	ldr	r0, [r7, #12]
 8008d38:	f000 f886 	bl	8008e48 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008d3c:	4603      	mov	r3, r0
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d001      	beq.n	8008d46 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8008d42:	2301      	movs	r3, #1
 8008d44:	e000      	b.n	8008d48 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8008d46:	2300      	movs	r3, #0
}
 8008d48:	4618      	mov	r0, r3
 8008d4a:	3718      	adds	r7, #24
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	bd80      	pop	{r7, pc}
 8008d50:	00010002 	.word	0x00010002

08008d54 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b084      	sub	sp, #16
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	60f8      	str	r0, [r7, #12]
 8008d5c:	60b9      	str	r1, [r7, #8]
 8008d5e:	603b      	str	r3, [r7, #0]
 8008d60:	4613      	mov	r3, r2
 8008d62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008d64:	e048      	b.n	8008df8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d6c:	d044      	beq.n	8008df8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d6e:	f7fd fe87 	bl	8006a80 <HAL_GetTick>
 8008d72:	4602      	mov	r2, r0
 8008d74:	69bb      	ldr	r3, [r7, #24]
 8008d76:	1ad3      	subs	r3, r2, r3
 8008d78:	683a      	ldr	r2, [r7, #0]
 8008d7a:	429a      	cmp	r2, r3
 8008d7c:	d302      	bcc.n	8008d84 <I2C_WaitOnFlagUntilTimeout+0x30>
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d139      	bne.n	8008df8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008d84:	68bb      	ldr	r3, [r7, #8]
 8008d86:	0c1b      	lsrs	r3, r3, #16
 8008d88:	b2db      	uxtb	r3, r3
 8008d8a:	2b01      	cmp	r3, #1
 8008d8c:	d10d      	bne.n	8008daa <I2C_WaitOnFlagUntilTimeout+0x56>
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	695b      	ldr	r3, [r3, #20]
 8008d94:	43da      	mvns	r2, r3
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	4013      	ands	r3, r2
 8008d9a:	b29b      	uxth	r3, r3
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	bf0c      	ite	eq
 8008da0:	2301      	moveq	r3, #1
 8008da2:	2300      	movne	r3, #0
 8008da4:	b2db      	uxtb	r3, r3
 8008da6:	461a      	mov	r2, r3
 8008da8:	e00c      	b.n	8008dc4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	699b      	ldr	r3, [r3, #24]
 8008db0:	43da      	mvns	r2, r3
 8008db2:	68bb      	ldr	r3, [r7, #8]
 8008db4:	4013      	ands	r3, r2
 8008db6:	b29b      	uxth	r3, r3
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	bf0c      	ite	eq
 8008dbc:	2301      	moveq	r3, #1
 8008dbe:	2300      	movne	r3, #0
 8008dc0:	b2db      	uxtb	r3, r3
 8008dc2:	461a      	mov	r2, r3
 8008dc4:	79fb      	ldrb	r3, [r7, #7]
 8008dc6:	429a      	cmp	r2, r3
 8008dc8:	d116      	bne.n	8008df8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	2200      	movs	r2, #0
 8008dce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	2220      	movs	r2, #32
 8008dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	2200      	movs	r2, #0
 8008ddc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008de4:	f043 0220 	orr.w	r2, r3, #32
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	2200      	movs	r2, #0
 8008df0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008df4:	2301      	movs	r3, #1
 8008df6:	e023      	b.n	8008e40 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	0c1b      	lsrs	r3, r3, #16
 8008dfc:	b2db      	uxtb	r3, r3
 8008dfe:	2b01      	cmp	r3, #1
 8008e00:	d10d      	bne.n	8008e1e <I2C_WaitOnFlagUntilTimeout+0xca>
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	695b      	ldr	r3, [r3, #20]
 8008e08:	43da      	mvns	r2, r3
 8008e0a:	68bb      	ldr	r3, [r7, #8]
 8008e0c:	4013      	ands	r3, r2
 8008e0e:	b29b      	uxth	r3, r3
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	bf0c      	ite	eq
 8008e14:	2301      	moveq	r3, #1
 8008e16:	2300      	movne	r3, #0
 8008e18:	b2db      	uxtb	r3, r3
 8008e1a:	461a      	mov	r2, r3
 8008e1c:	e00c      	b.n	8008e38 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	699b      	ldr	r3, [r3, #24]
 8008e24:	43da      	mvns	r2, r3
 8008e26:	68bb      	ldr	r3, [r7, #8]
 8008e28:	4013      	ands	r3, r2
 8008e2a:	b29b      	uxth	r3, r3
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	bf0c      	ite	eq
 8008e30:	2301      	moveq	r3, #1
 8008e32:	2300      	movne	r3, #0
 8008e34:	b2db      	uxtb	r3, r3
 8008e36:	461a      	mov	r2, r3
 8008e38:	79fb      	ldrb	r3, [r7, #7]
 8008e3a:	429a      	cmp	r2, r3
 8008e3c:	d093      	beq.n	8008d66 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008e3e:	2300      	movs	r3, #0
}
 8008e40:	4618      	mov	r0, r3
 8008e42:	3710      	adds	r7, #16
 8008e44:	46bd      	mov	sp, r7
 8008e46:	bd80      	pop	{r7, pc}

08008e48 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b084      	sub	sp, #16
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	60f8      	str	r0, [r7, #12]
 8008e50:	60b9      	str	r1, [r7, #8]
 8008e52:	607a      	str	r2, [r7, #4]
 8008e54:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008e56:	e071      	b.n	8008f3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	695b      	ldr	r3, [r3, #20]
 8008e5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008e62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008e66:	d123      	bne.n	8008eb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	681a      	ldr	r2, [r3, #0]
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008e76:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008e80:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	2200      	movs	r2, #0
 8008e86:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	2220      	movs	r2, #32
 8008e8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	2200      	movs	r2, #0
 8008e94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e9c:	f043 0204 	orr.w	r2, r3, #4
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008eac:	2301      	movs	r3, #1
 8008eae:	e067      	b.n	8008f80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008eb6:	d041      	beq.n	8008f3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008eb8:	f7fd fde2 	bl	8006a80 <HAL_GetTick>
 8008ebc:	4602      	mov	r2, r0
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	1ad3      	subs	r3, r2, r3
 8008ec2:	687a      	ldr	r2, [r7, #4]
 8008ec4:	429a      	cmp	r2, r3
 8008ec6:	d302      	bcc.n	8008ece <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d136      	bne.n	8008f3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8008ece:	68bb      	ldr	r3, [r7, #8]
 8008ed0:	0c1b      	lsrs	r3, r3, #16
 8008ed2:	b2db      	uxtb	r3, r3
 8008ed4:	2b01      	cmp	r3, #1
 8008ed6:	d10c      	bne.n	8008ef2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	695b      	ldr	r3, [r3, #20]
 8008ede:	43da      	mvns	r2, r3
 8008ee0:	68bb      	ldr	r3, [r7, #8]
 8008ee2:	4013      	ands	r3, r2
 8008ee4:	b29b      	uxth	r3, r3
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	bf14      	ite	ne
 8008eea:	2301      	movne	r3, #1
 8008eec:	2300      	moveq	r3, #0
 8008eee:	b2db      	uxtb	r3, r3
 8008ef0:	e00b      	b.n	8008f0a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	699b      	ldr	r3, [r3, #24]
 8008ef8:	43da      	mvns	r2, r3
 8008efa:	68bb      	ldr	r3, [r7, #8]
 8008efc:	4013      	ands	r3, r2
 8008efe:	b29b      	uxth	r3, r3
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	bf14      	ite	ne
 8008f04:	2301      	movne	r3, #1
 8008f06:	2300      	moveq	r3, #0
 8008f08:	b2db      	uxtb	r3, r3
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d016      	beq.n	8008f3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	2200      	movs	r2, #0
 8008f12:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	2220      	movs	r2, #32
 8008f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	2200      	movs	r2, #0
 8008f20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f28:	f043 0220 	orr.w	r2, r3, #32
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	2200      	movs	r2, #0
 8008f34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008f38:	2301      	movs	r3, #1
 8008f3a:	e021      	b.n	8008f80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008f3c:	68bb      	ldr	r3, [r7, #8]
 8008f3e:	0c1b      	lsrs	r3, r3, #16
 8008f40:	b2db      	uxtb	r3, r3
 8008f42:	2b01      	cmp	r3, #1
 8008f44:	d10c      	bne.n	8008f60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	695b      	ldr	r3, [r3, #20]
 8008f4c:	43da      	mvns	r2, r3
 8008f4e:	68bb      	ldr	r3, [r7, #8]
 8008f50:	4013      	ands	r3, r2
 8008f52:	b29b      	uxth	r3, r3
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	bf14      	ite	ne
 8008f58:	2301      	movne	r3, #1
 8008f5a:	2300      	moveq	r3, #0
 8008f5c:	b2db      	uxtb	r3, r3
 8008f5e:	e00b      	b.n	8008f78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	699b      	ldr	r3, [r3, #24]
 8008f66:	43da      	mvns	r2, r3
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	4013      	ands	r3, r2
 8008f6c:	b29b      	uxth	r3, r3
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	bf14      	ite	ne
 8008f72:	2301      	movne	r3, #1
 8008f74:	2300      	moveq	r3, #0
 8008f76:	b2db      	uxtb	r3, r3
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	f47f af6d 	bne.w	8008e58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8008f7e:	2300      	movs	r3, #0
}
 8008f80:	4618      	mov	r0, r3
 8008f82:	3710      	adds	r7, #16
 8008f84:	46bd      	mov	sp, r7
 8008f86:	bd80      	pop	{r7, pc}

08008f88 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b084      	sub	sp, #16
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	60f8      	str	r0, [r7, #12]
 8008f90:	60b9      	str	r1, [r7, #8]
 8008f92:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008f94:	e034      	b.n	8009000 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008f96:	68f8      	ldr	r0, [r7, #12]
 8008f98:	f000 f8e3 	bl	8009162 <I2C_IsAcknowledgeFailed>
 8008f9c:	4603      	mov	r3, r0
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d001      	beq.n	8008fa6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008fa2:	2301      	movs	r3, #1
 8008fa4:	e034      	b.n	8009010 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008fa6:	68bb      	ldr	r3, [r7, #8]
 8008fa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fac:	d028      	beq.n	8009000 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008fae:	f7fd fd67 	bl	8006a80 <HAL_GetTick>
 8008fb2:	4602      	mov	r2, r0
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	1ad3      	subs	r3, r2, r3
 8008fb8:	68ba      	ldr	r2, [r7, #8]
 8008fba:	429a      	cmp	r2, r3
 8008fbc:	d302      	bcc.n	8008fc4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008fbe:	68bb      	ldr	r3, [r7, #8]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d11d      	bne.n	8009000 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	695b      	ldr	r3, [r3, #20]
 8008fca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008fce:	2b80      	cmp	r3, #128	@ 0x80
 8008fd0:	d016      	beq.n	8009000 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	2220      	movs	r2, #32
 8008fdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fec:	f043 0220 	orr.w	r2, r3, #32
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008ffc:	2301      	movs	r3, #1
 8008ffe:	e007      	b.n	8009010 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	695b      	ldr	r3, [r3, #20]
 8009006:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800900a:	2b80      	cmp	r3, #128	@ 0x80
 800900c:	d1c3      	bne.n	8008f96 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800900e:	2300      	movs	r3, #0
}
 8009010:	4618      	mov	r0, r3
 8009012:	3710      	adds	r7, #16
 8009014:	46bd      	mov	sp, r7
 8009016:	bd80      	pop	{r7, pc}

08009018 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b084      	sub	sp, #16
 800901c:	af00      	add	r7, sp, #0
 800901e:	60f8      	str	r0, [r7, #12]
 8009020:	60b9      	str	r1, [r7, #8]
 8009022:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009024:	e034      	b.n	8009090 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009026:	68f8      	ldr	r0, [r7, #12]
 8009028:	f000 f89b 	bl	8009162 <I2C_IsAcknowledgeFailed>
 800902c:	4603      	mov	r3, r0
 800902e:	2b00      	cmp	r3, #0
 8009030:	d001      	beq.n	8009036 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009032:	2301      	movs	r3, #1
 8009034:	e034      	b.n	80090a0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009036:	68bb      	ldr	r3, [r7, #8]
 8009038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800903c:	d028      	beq.n	8009090 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800903e:	f7fd fd1f 	bl	8006a80 <HAL_GetTick>
 8009042:	4602      	mov	r2, r0
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	1ad3      	subs	r3, r2, r3
 8009048:	68ba      	ldr	r2, [r7, #8]
 800904a:	429a      	cmp	r2, r3
 800904c:	d302      	bcc.n	8009054 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800904e:	68bb      	ldr	r3, [r7, #8]
 8009050:	2b00      	cmp	r3, #0
 8009052:	d11d      	bne.n	8009090 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	695b      	ldr	r3, [r3, #20]
 800905a:	f003 0304 	and.w	r3, r3, #4
 800905e:	2b04      	cmp	r3, #4
 8009060:	d016      	beq.n	8009090 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	2200      	movs	r2, #0
 8009066:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	2220      	movs	r2, #32
 800906c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	2200      	movs	r2, #0
 8009074:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800907c:	f043 0220 	orr.w	r2, r3, #32
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	2200      	movs	r2, #0
 8009088:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800908c:	2301      	movs	r3, #1
 800908e:	e007      	b.n	80090a0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	695b      	ldr	r3, [r3, #20]
 8009096:	f003 0304 	and.w	r3, r3, #4
 800909a:	2b04      	cmp	r3, #4
 800909c:	d1c3      	bne.n	8009026 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800909e:	2300      	movs	r3, #0
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	3710      	adds	r7, #16
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bd80      	pop	{r7, pc}

080090a8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80090a8:	b580      	push	{r7, lr}
 80090aa:	b084      	sub	sp, #16
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	60f8      	str	r0, [r7, #12]
 80090b0:	60b9      	str	r1, [r7, #8]
 80090b2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80090b4:	e049      	b.n	800914a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	695b      	ldr	r3, [r3, #20]
 80090bc:	f003 0310 	and.w	r3, r3, #16
 80090c0:	2b10      	cmp	r3, #16
 80090c2:	d119      	bne.n	80090f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	f06f 0210 	mvn.w	r2, #16
 80090cc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	2200      	movs	r2, #0
 80090d2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	2220      	movs	r2, #32
 80090d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	2200      	movs	r2, #0
 80090e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	2200      	movs	r2, #0
 80090f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80090f4:	2301      	movs	r3, #1
 80090f6:	e030      	b.n	800915a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80090f8:	f7fd fcc2 	bl	8006a80 <HAL_GetTick>
 80090fc:	4602      	mov	r2, r0
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	1ad3      	subs	r3, r2, r3
 8009102:	68ba      	ldr	r2, [r7, #8]
 8009104:	429a      	cmp	r2, r3
 8009106:	d302      	bcc.n	800910e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009108:	68bb      	ldr	r3, [r7, #8]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d11d      	bne.n	800914a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	695b      	ldr	r3, [r3, #20]
 8009114:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009118:	2b40      	cmp	r3, #64	@ 0x40
 800911a:	d016      	beq.n	800914a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	2200      	movs	r2, #0
 8009120:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	2220      	movs	r2, #32
 8009126:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	2200      	movs	r2, #0
 800912e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009136:	f043 0220 	orr.w	r2, r3, #32
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	2200      	movs	r2, #0
 8009142:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8009146:	2301      	movs	r3, #1
 8009148:	e007      	b.n	800915a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	695b      	ldr	r3, [r3, #20]
 8009150:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009154:	2b40      	cmp	r3, #64	@ 0x40
 8009156:	d1ae      	bne.n	80090b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009158:	2300      	movs	r3, #0
}
 800915a:	4618      	mov	r0, r3
 800915c:	3710      	adds	r7, #16
 800915e:	46bd      	mov	sp, r7
 8009160:	bd80      	pop	{r7, pc}

08009162 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8009162:	b480      	push	{r7}
 8009164:	b083      	sub	sp, #12
 8009166:	af00      	add	r7, sp, #0
 8009168:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	695b      	ldr	r3, [r3, #20]
 8009170:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009174:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009178:	d11b      	bne.n	80091b2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8009182:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	2200      	movs	r2, #0
 8009188:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2220      	movs	r2, #32
 800918e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	2200      	movs	r2, #0
 8009196:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800919e:	f043 0204 	orr.w	r2, r3, #4
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	2200      	movs	r2, #0
 80091aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80091ae:	2301      	movs	r3, #1
 80091b0:	e000      	b.n	80091b4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80091b2:	2300      	movs	r3, #0
}
 80091b4:	4618      	mov	r0, r3
 80091b6:	370c      	adds	r7, #12
 80091b8:	46bd      	mov	sp, r7
 80091ba:	bc80      	pop	{r7}
 80091bc:	4770      	bx	lr

080091be <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80091be:	b580      	push	{r7, lr}
 80091c0:	b084      	sub	sp, #16
 80091c2:	af00      	add	r7, sp, #0
 80091c4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d101      	bne.n	80091d0 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80091cc:	2301      	movs	r3, #1
 80091ce:	e036      	b.n	800923e <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 80091d8:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f245 5255 	movw	r2, #21845	@ 0x5555
 80091e2:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	687a      	ldr	r2, [r7, #4]
 80091ea:	6852      	ldr	r2, [r2, #4]
 80091ec:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	687a      	ldr	r2, [r7, #4]
 80091f4:	6892      	ldr	r2, [r2, #8]
 80091f6:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80091f8:	f7fd fc42 	bl	8006a80 <HAL_GetTick>
 80091fc:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80091fe:	e011      	b.n	8009224 <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8009200:	f7fd fc3e 	bl	8006a80 <HAL_GetTick>
 8009204:	4602      	mov	r2, r0
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	1ad3      	subs	r3, r2, r3
 800920a:	f241 323c 	movw	r2, #4924	@ 0x133c
 800920e:	4293      	cmp	r3, r2
 8009210:	d908      	bls.n	8009224 <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	68db      	ldr	r3, [r3, #12]
 8009218:	f003 0303 	and.w	r3, r3, #3
 800921c:	2b00      	cmp	r3, #0
 800921e:	d001      	beq.n	8009224 <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 8009220:	2303      	movs	r3, #3
 8009222:	e00c      	b.n	800923e <HAL_IWDG_Init+0x80>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	68db      	ldr	r3, [r3, #12]
 800922a:	f003 0303 	and.w	r3, r3, #3
 800922e:	2b00      	cmp	r3, #0
 8009230:	d1e6      	bne.n	8009200 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800923a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800923c:	2300      	movs	r3, #0
}
 800923e:	4618      	mov	r0, r3
 8009240:	3710      	adds	r7, #16
 8009242:	46bd      	mov	sp, r7
 8009244:	bd80      	pop	{r7, pc}

08009246 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8009246:	b480      	push	{r7}
 8009248:	b083      	sub	sp, #12
 800924a:	af00      	add	r7, sp, #0
 800924c:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8009256:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009258:	2300      	movs	r3, #0
}
 800925a:	4618      	mov	r0, r3
 800925c:	370c      	adds	r7, #12
 800925e:	46bd      	mov	sp, r7
 8009260:	bc80      	pop	{r7}
 8009262:	4770      	bx	lr

08009264 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009264:	b580      	push	{r7, lr}
 8009266:	b086      	sub	sp, #24
 8009268:	af00      	add	r7, sp, #0
 800926a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d101      	bne.n	8009276 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009272:	2301      	movs	r3, #1
 8009274:	e272      	b.n	800975c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	f003 0301 	and.w	r3, r3, #1
 800927e:	2b00      	cmp	r3, #0
 8009280:	f000 8087 	beq.w	8009392 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8009284:	4b92      	ldr	r3, [pc, #584]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 8009286:	685b      	ldr	r3, [r3, #4]
 8009288:	f003 030c 	and.w	r3, r3, #12
 800928c:	2b04      	cmp	r3, #4
 800928e:	d00c      	beq.n	80092aa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8009290:	4b8f      	ldr	r3, [pc, #572]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 8009292:	685b      	ldr	r3, [r3, #4]
 8009294:	f003 030c 	and.w	r3, r3, #12
 8009298:	2b08      	cmp	r3, #8
 800929a:	d112      	bne.n	80092c2 <HAL_RCC_OscConfig+0x5e>
 800929c:	4b8c      	ldr	r3, [pc, #560]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 800929e:	685b      	ldr	r3, [r3, #4]
 80092a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80092a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80092a8:	d10b      	bne.n	80092c2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80092aa:	4b89      	ldr	r3, [pc, #548]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d06c      	beq.n	8009390 <HAL_RCC_OscConfig+0x12c>
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	685b      	ldr	r3, [r3, #4]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d168      	bne.n	8009390 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80092be:	2301      	movs	r3, #1
 80092c0:	e24c      	b.n	800975c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	685b      	ldr	r3, [r3, #4]
 80092c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80092ca:	d106      	bne.n	80092da <HAL_RCC_OscConfig+0x76>
 80092cc:	4b80      	ldr	r3, [pc, #512]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	4a7f      	ldr	r2, [pc, #508]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 80092d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80092d6:	6013      	str	r3, [r2, #0]
 80092d8:	e02e      	b.n	8009338 <HAL_RCC_OscConfig+0xd4>
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	685b      	ldr	r3, [r3, #4]
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d10c      	bne.n	80092fc <HAL_RCC_OscConfig+0x98>
 80092e2:	4b7b      	ldr	r3, [pc, #492]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	4a7a      	ldr	r2, [pc, #488]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 80092e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80092ec:	6013      	str	r3, [r2, #0]
 80092ee:	4b78      	ldr	r3, [pc, #480]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	4a77      	ldr	r2, [pc, #476]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 80092f4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80092f8:	6013      	str	r3, [r2, #0]
 80092fa:	e01d      	b.n	8009338 <HAL_RCC_OscConfig+0xd4>
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	685b      	ldr	r3, [r3, #4]
 8009300:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009304:	d10c      	bne.n	8009320 <HAL_RCC_OscConfig+0xbc>
 8009306:	4b72      	ldr	r3, [pc, #456]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	4a71      	ldr	r2, [pc, #452]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 800930c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009310:	6013      	str	r3, [r2, #0]
 8009312:	4b6f      	ldr	r3, [pc, #444]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	4a6e      	ldr	r2, [pc, #440]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 8009318:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800931c:	6013      	str	r3, [r2, #0]
 800931e:	e00b      	b.n	8009338 <HAL_RCC_OscConfig+0xd4>
 8009320:	4b6b      	ldr	r3, [pc, #428]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	4a6a      	ldr	r2, [pc, #424]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 8009326:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800932a:	6013      	str	r3, [r2, #0]
 800932c:	4b68      	ldr	r3, [pc, #416]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	4a67      	ldr	r2, [pc, #412]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 8009332:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009336:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	685b      	ldr	r3, [r3, #4]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d013      	beq.n	8009368 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009340:	f7fd fb9e 	bl	8006a80 <HAL_GetTick>
 8009344:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009346:	e008      	b.n	800935a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009348:	f7fd fb9a 	bl	8006a80 <HAL_GetTick>
 800934c:	4602      	mov	r2, r0
 800934e:	693b      	ldr	r3, [r7, #16]
 8009350:	1ad3      	subs	r3, r2, r3
 8009352:	2b64      	cmp	r3, #100	@ 0x64
 8009354:	d901      	bls.n	800935a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8009356:	2303      	movs	r3, #3
 8009358:	e200      	b.n	800975c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800935a:	4b5d      	ldr	r3, [pc, #372]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009362:	2b00      	cmp	r3, #0
 8009364:	d0f0      	beq.n	8009348 <HAL_RCC_OscConfig+0xe4>
 8009366:	e014      	b.n	8009392 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009368:	f7fd fb8a 	bl	8006a80 <HAL_GetTick>
 800936c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800936e:	e008      	b.n	8009382 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009370:	f7fd fb86 	bl	8006a80 <HAL_GetTick>
 8009374:	4602      	mov	r2, r0
 8009376:	693b      	ldr	r3, [r7, #16]
 8009378:	1ad3      	subs	r3, r2, r3
 800937a:	2b64      	cmp	r3, #100	@ 0x64
 800937c:	d901      	bls.n	8009382 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800937e:	2303      	movs	r3, #3
 8009380:	e1ec      	b.n	800975c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009382:	4b53      	ldr	r3, [pc, #332]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800938a:	2b00      	cmp	r3, #0
 800938c:	d1f0      	bne.n	8009370 <HAL_RCC_OscConfig+0x10c>
 800938e:	e000      	b.n	8009392 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009390:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	f003 0302 	and.w	r3, r3, #2
 800939a:	2b00      	cmp	r3, #0
 800939c:	d063      	beq.n	8009466 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800939e:	4b4c      	ldr	r3, [pc, #304]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 80093a0:	685b      	ldr	r3, [r3, #4]
 80093a2:	f003 030c 	and.w	r3, r3, #12
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d00b      	beq.n	80093c2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80093aa:	4b49      	ldr	r3, [pc, #292]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 80093ac:	685b      	ldr	r3, [r3, #4]
 80093ae:	f003 030c 	and.w	r3, r3, #12
 80093b2:	2b08      	cmp	r3, #8
 80093b4:	d11c      	bne.n	80093f0 <HAL_RCC_OscConfig+0x18c>
 80093b6:	4b46      	ldr	r3, [pc, #280]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 80093b8:	685b      	ldr	r3, [r3, #4]
 80093ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d116      	bne.n	80093f0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80093c2:	4b43      	ldr	r3, [pc, #268]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	f003 0302 	and.w	r3, r3, #2
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d005      	beq.n	80093da <HAL_RCC_OscConfig+0x176>
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	691b      	ldr	r3, [r3, #16]
 80093d2:	2b01      	cmp	r3, #1
 80093d4:	d001      	beq.n	80093da <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80093d6:	2301      	movs	r3, #1
 80093d8:	e1c0      	b.n	800975c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80093da:	4b3d      	ldr	r3, [pc, #244]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	695b      	ldr	r3, [r3, #20]
 80093e6:	00db      	lsls	r3, r3, #3
 80093e8:	4939      	ldr	r1, [pc, #228]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 80093ea:	4313      	orrs	r3, r2
 80093ec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80093ee:	e03a      	b.n	8009466 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	691b      	ldr	r3, [r3, #16]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d020      	beq.n	800943a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80093f8:	4b36      	ldr	r3, [pc, #216]	@ (80094d4 <HAL_RCC_OscConfig+0x270>)
 80093fa:	2201      	movs	r2, #1
 80093fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80093fe:	f7fd fb3f 	bl	8006a80 <HAL_GetTick>
 8009402:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009404:	e008      	b.n	8009418 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009406:	f7fd fb3b 	bl	8006a80 <HAL_GetTick>
 800940a:	4602      	mov	r2, r0
 800940c:	693b      	ldr	r3, [r7, #16]
 800940e:	1ad3      	subs	r3, r2, r3
 8009410:	2b02      	cmp	r3, #2
 8009412:	d901      	bls.n	8009418 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8009414:	2303      	movs	r3, #3
 8009416:	e1a1      	b.n	800975c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009418:	4b2d      	ldr	r3, [pc, #180]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	f003 0302 	and.w	r3, r3, #2
 8009420:	2b00      	cmp	r3, #0
 8009422:	d0f0      	beq.n	8009406 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009424:	4b2a      	ldr	r3, [pc, #168]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	695b      	ldr	r3, [r3, #20]
 8009430:	00db      	lsls	r3, r3, #3
 8009432:	4927      	ldr	r1, [pc, #156]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 8009434:	4313      	orrs	r3, r2
 8009436:	600b      	str	r3, [r1, #0]
 8009438:	e015      	b.n	8009466 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800943a:	4b26      	ldr	r3, [pc, #152]	@ (80094d4 <HAL_RCC_OscConfig+0x270>)
 800943c:	2200      	movs	r2, #0
 800943e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009440:	f7fd fb1e 	bl	8006a80 <HAL_GetTick>
 8009444:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009446:	e008      	b.n	800945a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009448:	f7fd fb1a 	bl	8006a80 <HAL_GetTick>
 800944c:	4602      	mov	r2, r0
 800944e:	693b      	ldr	r3, [r7, #16]
 8009450:	1ad3      	subs	r3, r2, r3
 8009452:	2b02      	cmp	r3, #2
 8009454:	d901      	bls.n	800945a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8009456:	2303      	movs	r3, #3
 8009458:	e180      	b.n	800975c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800945a:	4b1d      	ldr	r3, [pc, #116]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	f003 0302 	and.w	r3, r3, #2
 8009462:	2b00      	cmp	r3, #0
 8009464:	d1f0      	bne.n	8009448 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	f003 0308 	and.w	r3, r3, #8
 800946e:	2b00      	cmp	r3, #0
 8009470:	d03a      	beq.n	80094e8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	699b      	ldr	r3, [r3, #24]
 8009476:	2b00      	cmp	r3, #0
 8009478:	d019      	beq.n	80094ae <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800947a:	4b17      	ldr	r3, [pc, #92]	@ (80094d8 <HAL_RCC_OscConfig+0x274>)
 800947c:	2201      	movs	r2, #1
 800947e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009480:	f7fd fafe 	bl	8006a80 <HAL_GetTick>
 8009484:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009486:	e008      	b.n	800949a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009488:	f7fd fafa 	bl	8006a80 <HAL_GetTick>
 800948c:	4602      	mov	r2, r0
 800948e:	693b      	ldr	r3, [r7, #16]
 8009490:	1ad3      	subs	r3, r2, r3
 8009492:	2b02      	cmp	r3, #2
 8009494:	d901      	bls.n	800949a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8009496:	2303      	movs	r3, #3
 8009498:	e160      	b.n	800975c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800949a:	4b0d      	ldr	r3, [pc, #52]	@ (80094d0 <HAL_RCC_OscConfig+0x26c>)
 800949c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800949e:	f003 0302 	and.w	r3, r3, #2
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d0f0      	beq.n	8009488 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80094a6:	2001      	movs	r0, #1
 80094a8:	f000 faba 	bl	8009a20 <RCC_Delay>
 80094ac:	e01c      	b.n	80094e8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80094ae:	4b0a      	ldr	r3, [pc, #40]	@ (80094d8 <HAL_RCC_OscConfig+0x274>)
 80094b0:	2200      	movs	r2, #0
 80094b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80094b4:	f7fd fae4 	bl	8006a80 <HAL_GetTick>
 80094b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80094ba:	e00f      	b.n	80094dc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80094bc:	f7fd fae0 	bl	8006a80 <HAL_GetTick>
 80094c0:	4602      	mov	r2, r0
 80094c2:	693b      	ldr	r3, [r7, #16]
 80094c4:	1ad3      	subs	r3, r2, r3
 80094c6:	2b02      	cmp	r3, #2
 80094c8:	d908      	bls.n	80094dc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80094ca:	2303      	movs	r3, #3
 80094cc:	e146      	b.n	800975c <HAL_RCC_OscConfig+0x4f8>
 80094ce:	bf00      	nop
 80094d0:	40021000 	.word	0x40021000
 80094d4:	42420000 	.word	0x42420000
 80094d8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80094dc:	4b92      	ldr	r3, [pc, #584]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 80094de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094e0:	f003 0302 	and.w	r3, r3, #2
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d1e9      	bne.n	80094bc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	f003 0304 	and.w	r3, r3, #4
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	f000 80a6 	beq.w	8009642 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80094f6:	2300      	movs	r3, #0
 80094f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80094fa:	4b8b      	ldr	r3, [pc, #556]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 80094fc:	69db      	ldr	r3, [r3, #28]
 80094fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009502:	2b00      	cmp	r3, #0
 8009504:	d10d      	bne.n	8009522 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009506:	4b88      	ldr	r3, [pc, #544]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 8009508:	69db      	ldr	r3, [r3, #28]
 800950a:	4a87      	ldr	r2, [pc, #540]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 800950c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009510:	61d3      	str	r3, [r2, #28]
 8009512:	4b85      	ldr	r3, [pc, #532]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 8009514:	69db      	ldr	r3, [r3, #28]
 8009516:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800951a:	60bb      	str	r3, [r7, #8]
 800951c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800951e:	2301      	movs	r3, #1
 8009520:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009522:	4b82      	ldr	r3, [pc, #520]	@ (800972c <HAL_RCC_OscConfig+0x4c8>)
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800952a:	2b00      	cmp	r3, #0
 800952c:	d118      	bne.n	8009560 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800952e:	4b7f      	ldr	r3, [pc, #508]	@ (800972c <HAL_RCC_OscConfig+0x4c8>)
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	4a7e      	ldr	r2, [pc, #504]	@ (800972c <HAL_RCC_OscConfig+0x4c8>)
 8009534:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009538:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800953a:	f7fd faa1 	bl	8006a80 <HAL_GetTick>
 800953e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009540:	e008      	b.n	8009554 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009542:	f7fd fa9d 	bl	8006a80 <HAL_GetTick>
 8009546:	4602      	mov	r2, r0
 8009548:	693b      	ldr	r3, [r7, #16]
 800954a:	1ad3      	subs	r3, r2, r3
 800954c:	2b64      	cmp	r3, #100	@ 0x64
 800954e:	d901      	bls.n	8009554 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8009550:	2303      	movs	r3, #3
 8009552:	e103      	b.n	800975c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009554:	4b75      	ldr	r3, [pc, #468]	@ (800972c <HAL_RCC_OscConfig+0x4c8>)
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800955c:	2b00      	cmp	r3, #0
 800955e:	d0f0      	beq.n	8009542 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	68db      	ldr	r3, [r3, #12]
 8009564:	2b01      	cmp	r3, #1
 8009566:	d106      	bne.n	8009576 <HAL_RCC_OscConfig+0x312>
 8009568:	4b6f      	ldr	r3, [pc, #444]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 800956a:	6a1b      	ldr	r3, [r3, #32]
 800956c:	4a6e      	ldr	r2, [pc, #440]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 800956e:	f043 0301 	orr.w	r3, r3, #1
 8009572:	6213      	str	r3, [r2, #32]
 8009574:	e02d      	b.n	80095d2 <HAL_RCC_OscConfig+0x36e>
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	68db      	ldr	r3, [r3, #12]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d10c      	bne.n	8009598 <HAL_RCC_OscConfig+0x334>
 800957e:	4b6a      	ldr	r3, [pc, #424]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 8009580:	6a1b      	ldr	r3, [r3, #32]
 8009582:	4a69      	ldr	r2, [pc, #420]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 8009584:	f023 0301 	bic.w	r3, r3, #1
 8009588:	6213      	str	r3, [r2, #32]
 800958a:	4b67      	ldr	r3, [pc, #412]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 800958c:	6a1b      	ldr	r3, [r3, #32]
 800958e:	4a66      	ldr	r2, [pc, #408]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 8009590:	f023 0304 	bic.w	r3, r3, #4
 8009594:	6213      	str	r3, [r2, #32]
 8009596:	e01c      	b.n	80095d2 <HAL_RCC_OscConfig+0x36e>
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	68db      	ldr	r3, [r3, #12]
 800959c:	2b05      	cmp	r3, #5
 800959e:	d10c      	bne.n	80095ba <HAL_RCC_OscConfig+0x356>
 80095a0:	4b61      	ldr	r3, [pc, #388]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 80095a2:	6a1b      	ldr	r3, [r3, #32]
 80095a4:	4a60      	ldr	r2, [pc, #384]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 80095a6:	f043 0304 	orr.w	r3, r3, #4
 80095aa:	6213      	str	r3, [r2, #32]
 80095ac:	4b5e      	ldr	r3, [pc, #376]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 80095ae:	6a1b      	ldr	r3, [r3, #32]
 80095b0:	4a5d      	ldr	r2, [pc, #372]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 80095b2:	f043 0301 	orr.w	r3, r3, #1
 80095b6:	6213      	str	r3, [r2, #32]
 80095b8:	e00b      	b.n	80095d2 <HAL_RCC_OscConfig+0x36e>
 80095ba:	4b5b      	ldr	r3, [pc, #364]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 80095bc:	6a1b      	ldr	r3, [r3, #32]
 80095be:	4a5a      	ldr	r2, [pc, #360]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 80095c0:	f023 0301 	bic.w	r3, r3, #1
 80095c4:	6213      	str	r3, [r2, #32]
 80095c6:	4b58      	ldr	r3, [pc, #352]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 80095c8:	6a1b      	ldr	r3, [r3, #32]
 80095ca:	4a57      	ldr	r2, [pc, #348]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 80095cc:	f023 0304 	bic.w	r3, r3, #4
 80095d0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	68db      	ldr	r3, [r3, #12]
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d015      	beq.n	8009606 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80095da:	f7fd fa51 	bl	8006a80 <HAL_GetTick>
 80095de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80095e0:	e00a      	b.n	80095f8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80095e2:	f7fd fa4d 	bl	8006a80 <HAL_GetTick>
 80095e6:	4602      	mov	r2, r0
 80095e8:	693b      	ldr	r3, [r7, #16]
 80095ea:	1ad3      	subs	r3, r2, r3
 80095ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80095f0:	4293      	cmp	r3, r2
 80095f2:	d901      	bls.n	80095f8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80095f4:	2303      	movs	r3, #3
 80095f6:	e0b1      	b.n	800975c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80095f8:	4b4b      	ldr	r3, [pc, #300]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 80095fa:	6a1b      	ldr	r3, [r3, #32]
 80095fc:	f003 0302 	and.w	r3, r3, #2
 8009600:	2b00      	cmp	r3, #0
 8009602:	d0ee      	beq.n	80095e2 <HAL_RCC_OscConfig+0x37e>
 8009604:	e014      	b.n	8009630 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009606:	f7fd fa3b 	bl	8006a80 <HAL_GetTick>
 800960a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800960c:	e00a      	b.n	8009624 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800960e:	f7fd fa37 	bl	8006a80 <HAL_GetTick>
 8009612:	4602      	mov	r2, r0
 8009614:	693b      	ldr	r3, [r7, #16]
 8009616:	1ad3      	subs	r3, r2, r3
 8009618:	f241 3288 	movw	r2, #5000	@ 0x1388
 800961c:	4293      	cmp	r3, r2
 800961e:	d901      	bls.n	8009624 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8009620:	2303      	movs	r3, #3
 8009622:	e09b      	b.n	800975c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009624:	4b40      	ldr	r3, [pc, #256]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 8009626:	6a1b      	ldr	r3, [r3, #32]
 8009628:	f003 0302 	and.w	r3, r3, #2
 800962c:	2b00      	cmp	r3, #0
 800962e:	d1ee      	bne.n	800960e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8009630:	7dfb      	ldrb	r3, [r7, #23]
 8009632:	2b01      	cmp	r3, #1
 8009634:	d105      	bne.n	8009642 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009636:	4b3c      	ldr	r3, [pc, #240]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 8009638:	69db      	ldr	r3, [r3, #28]
 800963a:	4a3b      	ldr	r2, [pc, #236]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 800963c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009640:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	69db      	ldr	r3, [r3, #28]
 8009646:	2b00      	cmp	r3, #0
 8009648:	f000 8087 	beq.w	800975a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800964c:	4b36      	ldr	r3, [pc, #216]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 800964e:	685b      	ldr	r3, [r3, #4]
 8009650:	f003 030c 	and.w	r3, r3, #12
 8009654:	2b08      	cmp	r3, #8
 8009656:	d061      	beq.n	800971c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	69db      	ldr	r3, [r3, #28]
 800965c:	2b02      	cmp	r3, #2
 800965e:	d146      	bne.n	80096ee <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009660:	4b33      	ldr	r3, [pc, #204]	@ (8009730 <HAL_RCC_OscConfig+0x4cc>)
 8009662:	2200      	movs	r2, #0
 8009664:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009666:	f7fd fa0b 	bl	8006a80 <HAL_GetTick>
 800966a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800966c:	e008      	b.n	8009680 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800966e:	f7fd fa07 	bl	8006a80 <HAL_GetTick>
 8009672:	4602      	mov	r2, r0
 8009674:	693b      	ldr	r3, [r7, #16]
 8009676:	1ad3      	subs	r3, r2, r3
 8009678:	2b02      	cmp	r3, #2
 800967a:	d901      	bls.n	8009680 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800967c:	2303      	movs	r3, #3
 800967e:	e06d      	b.n	800975c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009680:	4b29      	ldr	r3, [pc, #164]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009688:	2b00      	cmp	r3, #0
 800968a:	d1f0      	bne.n	800966e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	6a1b      	ldr	r3, [r3, #32]
 8009690:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009694:	d108      	bne.n	80096a8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8009696:	4b24      	ldr	r3, [pc, #144]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 8009698:	685b      	ldr	r3, [r3, #4]
 800969a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	689b      	ldr	r3, [r3, #8]
 80096a2:	4921      	ldr	r1, [pc, #132]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 80096a4:	4313      	orrs	r3, r2
 80096a6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80096a8:	4b1f      	ldr	r3, [pc, #124]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 80096aa:	685b      	ldr	r3, [r3, #4]
 80096ac:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	6a19      	ldr	r1, [r3, #32]
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096b8:	430b      	orrs	r3, r1
 80096ba:	491b      	ldr	r1, [pc, #108]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 80096bc:	4313      	orrs	r3, r2
 80096be:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80096c0:	4b1b      	ldr	r3, [pc, #108]	@ (8009730 <HAL_RCC_OscConfig+0x4cc>)
 80096c2:	2201      	movs	r2, #1
 80096c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80096c6:	f7fd f9db 	bl	8006a80 <HAL_GetTick>
 80096ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80096cc:	e008      	b.n	80096e0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80096ce:	f7fd f9d7 	bl	8006a80 <HAL_GetTick>
 80096d2:	4602      	mov	r2, r0
 80096d4:	693b      	ldr	r3, [r7, #16]
 80096d6:	1ad3      	subs	r3, r2, r3
 80096d8:	2b02      	cmp	r3, #2
 80096da:	d901      	bls.n	80096e0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80096dc:	2303      	movs	r3, #3
 80096de:	e03d      	b.n	800975c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80096e0:	4b11      	ldr	r3, [pc, #68]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d0f0      	beq.n	80096ce <HAL_RCC_OscConfig+0x46a>
 80096ec:	e035      	b.n	800975a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80096ee:	4b10      	ldr	r3, [pc, #64]	@ (8009730 <HAL_RCC_OscConfig+0x4cc>)
 80096f0:	2200      	movs	r2, #0
 80096f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80096f4:	f7fd f9c4 	bl	8006a80 <HAL_GetTick>
 80096f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80096fa:	e008      	b.n	800970e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80096fc:	f7fd f9c0 	bl	8006a80 <HAL_GetTick>
 8009700:	4602      	mov	r2, r0
 8009702:	693b      	ldr	r3, [r7, #16]
 8009704:	1ad3      	subs	r3, r2, r3
 8009706:	2b02      	cmp	r3, #2
 8009708:	d901      	bls.n	800970e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800970a:	2303      	movs	r3, #3
 800970c:	e026      	b.n	800975c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800970e:	4b06      	ldr	r3, [pc, #24]	@ (8009728 <HAL_RCC_OscConfig+0x4c4>)
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009716:	2b00      	cmp	r3, #0
 8009718:	d1f0      	bne.n	80096fc <HAL_RCC_OscConfig+0x498>
 800971a:	e01e      	b.n	800975a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	69db      	ldr	r3, [r3, #28]
 8009720:	2b01      	cmp	r3, #1
 8009722:	d107      	bne.n	8009734 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8009724:	2301      	movs	r3, #1
 8009726:	e019      	b.n	800975c <HAL_RCC_OscConfig+0x4f8>
 8009728:	40021000 	.word	0x40021000
 800972c:	40007000 	.word	0x40007000
 8009730:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8009734:	4b0b      	ldr	r3, [pc, #44]	@ (8009764 <HAL_RCC_OscConfig+0x500>)
 8009736:	685b      	ldr	r3, [r3, #4]
 8009738:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	6a1b      	ldr	r3, [r3, #32]
 8009744:	429a      	cmp	r2, r3
 8009746:	d106      	bne.n	8009756 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009752:	429a      	cmp	r2, r3
 8009754:	d001      	beq.n	800975a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8009756:	2301      	movs	r3, #1
 8009758:	e000      	b.n	800975c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800975a:	2300      	movs	r3, #0
}
 800975c:	4618      	mov	r0, r3
 800975e:	3718      	adds	r7, #24
 8009760:	46bd      	mov	sp, r7
 8009762:	bd80      	pop	{r7, pc}
 8009764:	40021000 	.word	0x40021000

08009768 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009768:	b580      	push	{r7, lr}
 800976a:	b084      	sub	sp, #16
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
 8009770:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d101      	bne.n	800977c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009778:	2301      	movs	r3, #1
 800977a:	e0d0      	b.n	800991e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800977c:	4b6a      	ldr	r3, [pc, #424]	@ (8009928 <HAL_RCC_ClockConfig+0x1c0>)
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	f003 0307 	and.w	r3, r3, #7
 8009784:	683a      	ldr	r2, [r7, #0]
 8009786:	429a      	cmp	r2, r3
 8009788:	d910      	bls.n	80097ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800978a:	4b67      	ldr	r3, [pc, #412]	@ (8009928 <HAL_RCC_ClockConfig+0x1c0>)
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	f023 0207 	bic.w	r2, r3, #7
 8009792:	4965      	ldr	r1, [pc, #404]	@ (8009928 <HAL_RCC_ClockConfig+0x1c0>)
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	4313      	orrs	r3, r2
 8009798:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800979a:	4b63      	ldr	r3, [pc, #396]	@ (8009928 <HAL_RCC_ClockConfig+0x1c0>)
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	f003 0307 	and.w	r3, r3, #7
 80097a2:	683a      	ldr	r2, [r7, #0]
 80097a4:	429a      	cmp	r2, r3
 80097a6:	d001      	beq.n	80097ac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80097a8:	2301      	movs	r3, #1
 80097aa:	e0b8      	b.n	800991e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	f003 0302 	and.w	r3, r3, #2
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d020      	beq.n	80097fa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	f003 0304 	and.w	r3, r3, #4
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d005      	beq.n	80097d0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80097c4:	4b59      	ldr	r3, [pc, #356]	@ (800992c <HAL_RCC_ClockConfig+0x1c4>)
 80097c6:	685b      	ldr	r3, [r3, #4]
 80097c8:	4a58      	ldr	r2, [pc, #352]	@ (800992c <HAL_RCC_ClockConfig+0x1c4>)
 80097ca:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80097ce:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	f003 0308 	and.w	r3, r3, #8
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d005      	beq.n	80097e8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80097dc:	4b53      	ldr	r3, [pc, #332]	@ (800992c <HAL_RCC_ClockConfig+0x1c4>)
 80097de:	685b      	ldr	r3, [r3, #4]
 80097e0:	4a52      	ldr	r2, [pc, #328]	@ (800992c <HAL_RCC_ClockConfig+0x1c4>)
 80097e2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80097e6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80097e8:	4b50      	ldr	r3, [pc, #320]	@ (800992c <HAL_RCC_ClockConfig+0x1c4>)
 80097ea:	685b      	ldr	r3, [r3, #4]
 80097ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	689b      	ldr	r3, [r3, #8]
 80097f4:	494d      	ldr	r1, [pc, #308]	@ (800992c <HAL_RCC_ClockConfig+0x1c4>)
 80097f6:	4313      	orrs	r3, r2
 80097f8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	f003 0301 	and.w	r3, r3, #1
 8009802:	2b00      	cmp	r3, #0
 8009804:	d040      	beq.n	8009888 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	685b      	ldr	r3, [r3, #4]
 800980a:	2b01      	cmp	r3, #1
 800980c:	d107      	bne.n	800981e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800980e:	4b47      	ldr	r3, [pc, #284]	@ (800992c <HAL_RCC_ClockConfig+0x1c4>)
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009816:	2b00      	cmp	r3, #0
 8009818:	d115      	bne.n	8009846 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800981a:	2301      	movs	r3, #1
 800981c:	e07f      	b.n	800991e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	685b      	ldr	r3, [r3, #4]
 8009822:	2b02      	cmp	r3, #2
 8009824:	d107      	bne.n	8009836 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009826:	4b41      	ldr	r3, [pc, #260]	@ (800992c <HAL_RCC_ClockConfig+0x1c4>)
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800982e:	2b00      	cmp	r3, #0
 8009830:	d109      	bne.n	8009846 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009832:	2301      	movs	r3, #1
 8009834:	e073      	b.n	800991e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009836:	4b3d      	ldr	r3, [pc, #244]	@ (800992c <HAL_RCC_ClockConfig+0x1c4>)
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	f003 0302 	and.w	r3, r3, #2
 800983e:	2b00      	cmp	r3, #0
 8009840:	d101      	bne.n	8009846 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009842:	2301      	movs	r3, #1
 8009844:	e06b      	b.n	800991e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009846:	4b39      	ldr	r3, [pc, #228]	@ (800992c <HAL_RCC_ClockConfig+0x1c4>)
 8009848:	685b      	ldr	r3, [r3, #4]
 800984a:	f023 0203 	bic.w	r2, r3, #3
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	685b      	ldr	r3, [r3, #4]
 8009852:	4936      	ldr	r1, [pc, #216]	@ (800992c <HAL_RCC_ClockConfig+0x1c4>)
 8009854:	4313      	orrs	r3, r2
 8009856:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009858:	f7fd f912 	bl	8006a80 <HAL_GetTick>
 800985c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800985e:	e00a      	b.n	8009876 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009860:	f7fd f90e 	bl	8006a80 <HAL_GetTick>
 8009864:	4602      	mov	r2, r0
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	1ad3      	subs	r3, r2, r3
 800986a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800986e:	4293      	cmp	r3, r2
 8009870:	d901      	bls.n	8009876 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009872:	2303      	movs	r3, #3
 8009874:	e053      	b.n	800991e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009876:	4b2d      	ldr	r3, [pc, #180]	@ (800992c <HAL_RCC_ClockConfig+0x1c4>)
 8009878:	685b      	ldr	r3, [r3, #4]
 800987a:	f003 020c 	and.w	r2, r3, #12
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	685b      	ldr	r3, [r3, #4]
 8009882:	009b      	lsls	r3, r3, #2
 8009884:	429a      	cmp	r2, r3
 8009886:	d1eb      	bne.n	8009860 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009888:	4b27      	ldr	r3, [pc, #156]	@ (8009928 <HAL_RCC_ClockConfig+0x1c0>)
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	f003 0307 	and.w	r3, r3, #7
 8009890:	683a      	ldr	r2, [r7, #0]
 8009892:	429a      	cmp	r2, r3
 8009894:	d210      	bcs.n	80098b8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009896:	4b24      	ldr	r3, [pc, #144]	@ (8009928 <HAL_RCC_ClockConfig+0x1c0>)
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	f023 0207 	bic.w	r2, r3, #7
 800989e:	4922      	ldr	r1, [pc, #136]	@ (8009928 <HAL_RCC_ClockConfig+0x1c0>)
 80098a0:	683b      	ldr	r3, [r7, #0]
 80098a2:	4313      	orrs	r3, r2
 80098a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80098a6:	4b20      	ldr	r3, [pc, #128]	@ (8009928 <HAL_RCC_ClockConfig+0x1c0>)
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	f003 0307 	and.w	r3, r3, #7
 80098ae:	683a      	ldr	r2, [r7, #0]
 80098b0:	429a      	cmp	r2, r3
 80098b2:	d001      	beq.n	80098b8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80098b4:	2301      	movs	r3, #1
 80098b6:	e032      	b.n	800991e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	f003 0304 	and.w	r3, r3, #4
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d008      	beq.n	80098d6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80098c4:	4b19      	ldr	r3, [pc, #100]	@ (800992c <HAL_RCC_ClockConfig+0x1c4>)
 80098c6:	685b      	ldr	r3, [r3, #4]
 80098c8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	68db      	ldr	r3, [r3, #12]
 80098d0:	4916      	ldr	r1, [pc, #88]	@ (800992c <HAL_RCC_ClockConfig+0x1c4>)
 80098d2:	4313      	orrs	r3, r2
 80098d4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	f003 0308 	and.w	r3, r3, #8
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d009      	beq.n	80098f6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80098e2:	4b12      	ldr	r3, [pc, #72]	@ (800992c <HAL_RCC_ClockConfig+0x1c4>)
 80098e4:	685b      	ldr	r3, [r3, #4]
 80098e6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	691b      	ldr	r3, [r3, #16]
 80098ee:	00db      	lsls	r3, r3, #3
 80098f0:	490e      	ldr	r1, [pc, #56]	@ (800992c <HAL_RCC_ClockConfig+0x1c4>)
 80098f2:	4313      	orrs	r3, r2
 80098f4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80098f6:	f000 f821 	bl	800993c <HAL_RCC_GetSysClockFreq>
 80098fa:	4602      	mov	r2, r0
 80098fc:	4b0b      	ldr	r3, [pc, #44]	@ (800992c <HAL_RCC_ClockConfig+0x1c4>)
 80098fe:	685b      	ldr	r3, [r3, #4]
 8009900:	091b      	lsrs	r3, r3, #4
 8009902:	f003 030f 	and.w	r3, r3, #15
 8009906:	490a      	ldr	r1, [pc, #40]	@ (8009930 <HAL_RCC_ClockConfig+0x1c8>)
 8009908:	5ccb      	ldrb	r3, [r1, r3]
 800990a:	fa22 f303 	lsr.w	r3, r2, r3
 800990e:	4a09      	ldr	r2, [pc, #36]	@ (8009934 <HAL_RCC_ClockConfig+0x1cc>)
 8009910:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8009912:	4b09      	ldr	r3, [pc, #36]	@ (8009938 <HAL_RCC_ClockConfig+0x1d0>)
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	4618      	mov	r0, r3
 8009918:	f7fd f870 	bl	80069fc <HAL_InitTick>

  return HAL_OK;
 800991c:	2300      	movs	r3, #0
}
 800991e:	4618      	mov	r0, r3
 8009920:	3710      	adds	r7, #16
 8009922:	46bd      	mov	sp, r7
 8009924:	bd80      	pop	{r7, pc}
 8009926:	bf00      	nop
 8009928:	40022000 	.word	0x40022000
 800992c:	40021000 	.word	0x40021000
 8009930:	0800b22c 	.word	0x0800b22c
 8009934:	200018a8 	.word	0x200018a8
 8009938:	200018d8 	.word	0x200018d8

0800993c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800993c:	b480      	push	{r7}
 800993e:	b087      	sub	sp, #28
 8009940:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8009942:	2300      	movs	r3, #0
 8009944:	60fb      	str	r3, [r7, #12]
 8009946:	2300      	movs	r3, #0
 8009948:	60bb      	str	r3, [r7, #8]
 800994a:	2300      	movs	r3, #0
 800994c:	617b      	str	r3, [r7, #20]
 800994e:	2300      	movs	r3, #0
 8009950:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8009952:	2300      	movs	r3, #0
 8009954:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8009956:	4b1e      	ldr	r3, [pc, #120]	@ (80099d0 <HAL_RCC_GetSysClockFreq+0x94>)
 8009958:	685b      	ldr	r3, [r3, #4]
 800995a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	f003 030c 	and.w	r3, r3, #12
 8009962:	2b04      	cmp	r3, #4
 8009964:	d002      	beq.n	800996c <HAL_RCC_GetSysClockFreq+0x30>
 8009966:	2b08      	cmp	r3, #8
 8009968:	d003      	beq.n	8009972 <HAL_RCC_GetSysClockFreq+0x36>
 800996a:	e027      	b.n	80099bc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800996c:	4b19      	ldr	r3, [pc, #100]	@ (80099d4 <HAL_RCC_GetSysClockFreq+0x98>)
 800996e:	613b      	str	r3, [r7, #16]
      break;
 8009970:	e027      	b.n	80099c2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	0c9b      	lsrs	r3, r3, #18
 8009976:	f003 030f 	and.w	r3, r3, #15
 800997a:	4a17      	ldr	r2, [pc, #92]	@ (80099d8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800997c:	5cd3      	ldrb	r3, [r2, r3]
 800997e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009986:	2b00      	cmp	r3, #0
 8009988:	d010      	beq.n	80099ac <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800998a:	4b11      	ldr	r3, [pc, #68]	@ (80099d0 <HAL_RCC_GetSysClockFreq+0x94>)
 800998c:	685b      	ldr	r3, [r3, #4]
 800998e:	0c5b      	lsrs	r3, r3, #17
 8009990:	f003 0301 	and.w	r3, r3, #1
 8009994:	4a11      	ldr	r2, [pc, #68]	@ (80099dc <HAL_RCC_GetSysClockFreq+0xa0>)
 8009996:	5cd3      	ldrb	r3, [r2, r3]
 8009998:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	4a0d      	ldr	r2, [pc, #52]	@ (80099d4 <HAL_RCC_GetSysClockFreq+0x98>)
 800999e:	fb03 f202 	mul.w	r2, r3, r2
 80099a2:	68bb      	ldr	r3, [r7, #8]
 80099a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80099a8:	617b      	str	r3, [r7, #20]
 80099aa:	e004      	b.n	80099b6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	4a0c      	ldr	r2, [pc, #48]	@ (80099e0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80099b0:	fb02 f303 	mul.w	r3, r2, r3
 80099b4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80099b6:	697b      	ldr	r3, [r7, #20]
 80099b8:	613b      	str	r3, [r7, #16]
      break;
 80099ba:	e002      	b.n	80099c2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80099bc:	4b05      	ldr	r3, [pc, #20]	@ (80099d4 <HAL_RCC_GetSysClockFreq+0x98>)
 80099be:	613b      	str	r3, [r7, #16]
      break;
 80099c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80099c2:	693b      	ldr	r3, [r7, #16]
}
 80099c4:	4618      	mov	r0, r3
 80099c6:	371c      	adds	r7, #28
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bc80      	pop	{r7}
 80099cc:	4770      	bx	lr
 80099ce:	bf00      	nop
 80099d0:	40021000 	.word	0x40021000
 80099d4:	007a1200 	.word	0x007a1200
 80099d8:	0800b244 	.word	0x0800b244
 80099dc:	0800b254 	.word	0x0800b254
 80099e0:	003d0900 	.word	0x003d0900

080099e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80099e4:	b480      	push	{r7}
 80099e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80099e8:	4b02      	ldr	r3, [pc, #8]	@ (80099f4 <HAL_RCC_GetHCLKFreq+0x10>)
 80099ea:	681b      	ldr	r3, [r3, #0]
}
 80099ec:	4618      	mov	r0, r3
 80099ee:	46bd      	mov	sp, r7
 80099f0:	bc80      	pop	{r7}
 80099f2:	4770      	bx	lr
 80099f4:	200018a8 	.word	0x200018a8

080099f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80099f8:	b580      	push	{r7, lr}
 80099fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80099fc:	f7ff fff2 	bl	80099e4 <HAL_RCC_GetHCLKFreq>
 8009a00:	4602      	mov	r2, r0
 8009a02:	4b05      	ldr	r3, [pc, #20]	@ (8009a18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009a04:	685b      	ldr	r3, [r3, #4]
 8009a06:	0a1b      	lsrs	r3, r3, #8
 8009a08:	f003 0307 	and.w	r3, r3, #7
 8009a0c:	4903      	ldr	r1, [pc, #12]	@ (8009a1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8009a0e:	5ccb      	ldrb	r3, [r1, r3]
 8009a10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009a14:	4618      	mov	r0, r3
 8009a16:	bd80      	pop	{r7, pc}
 8009a18:	40021000 	.word	0x40021000
 8009a1c:	0800b23c 	.word	0x0800b23c

08009a20 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8009a20:	b480      	push	{r7}
 8009a22:	b085      	sub	sp, #20
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8009a28:	4b0a      	ldr	r3, [pc, #40]	@ (8009a54 <RCC_Delay+0x34>)
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	4a0a      	ldr	r2, [pc, #40]	@ (8009a58 <RCC_Delay+0x38>)
 8009a2e:	fba2 2303 	umull	r2, r3, r2, r3
 8009a32:	0a5b      	lsrs	r3, r3, #9
 8009a34:	687a      	ldr	r2, [r7, #4]
 8009a36:	fb02 f303 	mul.w	r3, r2, r3
 8009a3a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8009a3c:	bf00      	nop
  }
  while (Delay --);
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	1e5a      	subs	r2, r3, #1
 8009a42:	60fa      	str	r2, [r7, #12]
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d1f9      	bne.n	8009a3c <RCC_Delay+0x1c>
}
 8009a48:	bf00      	nop
 8009a4a:	bf00      	nop
 8009a4c:	3714      	adds	r7, #20
 8009a4e:	46bd      	mov	sp, r7
 8009a50:	bc80      	pop	{r7}
 8009a52:	4770      	bx	lr
 8009a54:	200018a8 	.word	0x200018a8
 8009a58:	10624dd3 	.word	0x10624dd3

08009a5c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009a5c:	b580      	push	{r7, lr}
 8009a5e:	b086      	sub	sp, #24
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8009a64:	2300      	movs	r3, #0
 8009a66:	613b      	str	r3, [r7, #16]
 8009a68:	2300      	movs	r3, #0
 8009a6a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	f003 0301 	and.w	r3, r3, #1
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d07d      	beq.n	8009b74 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8009a78:	2300      	movs	r3, #0
 8009a7a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009a7c:	4b4f      	ldr	r3, [pc, #316]	@ (8009bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009a7e:	69db      	ldr	r3, [r3, #28]
 8009a80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d10d      	bne.n	8009aa4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009a88:	4b4c      	ldr	r3, [pc, #304]	@ (8009bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009a8a:	69db      	ldr	r3, [r3, #28]
 8009a8c:	4a4b      	ldr	r2, [pc, #300]	@ (8009bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009a8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009a92:	61d3      	str	r3, [r2, #28]
 8009a94:	4b49      	ldr	r3, [pc, #292]	@ (8009bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009a96:	69db      	ldr	r3, [r3, #28]
 8009a98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009a9c:	60bb      	str	r3, [r7, #8]
 8009a9e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009aa0:	2301      	movs	r3, #1
 8009aa2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009aa4:	4b46      	ldr	r3, [pc, #280]	@ (8009bc0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d118      	bne.n	8009ae2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009ab0:	4b43      	ldr	r3, [pc, #268]	@ (8009bc0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	4a42      	ldr	r2, [pc, #264]	@ (8009bc0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009ab6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009aba:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009abc:	f7fc ffe0 	bl	8006a80 <HAL_GetTick>
 8009ac0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009ac2:	e008      	b.n	8009ad6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009ac4:	f7fc ffdc 	bl	8006a80 <HAL_GetTick>
 8009ac8:	4602      	mov	r2, r0
 8009aca:	693b      	ldr	r3, [r7, #16]
 8009acc:	1ad3      	subs	r3, r2, r3
 8009ace:	2b64      	cmp	r3, #100	@ 0x64
 8009ad0:	d901      	bls.n	8009ad6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8009ad2:	2303      	movs	r3, #3
 8009ad4:	e06d      	b.n	8009bb2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009ad6:	4b3a      	ldr	r3, [pc, #232]	@ (8009bc0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d0f0      	beq.n	8009ac4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009ae2:	4b36      	ldr	r3, [pc, #216]	@ (8009bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009ae4:	6a1b      	ldr	r3, [r3, #32]
 8009ae6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009aea:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d02e      	beq.n	8009b50 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	685b      	ldr	r3, [r3, #4]
 8009af6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009afa:	68fa      	ldr	r2, [r7, #12]
 8009afc:	429a      	cmp	r2, r3
 8009afe:	d027      	beq.n	8009b50 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009b00:	4b2e      	ldr	r3, [pc, #184]	@ (8009bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009b02:	6a1b      	ldr	r3, [r3, #32]
 8009b04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009b08:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009b0a:	4b2e      	ldr	r3, [pc, #184]	@ (8009bc4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8009b0c:	2201      	movs	r2, #1
 8009b0e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009b10:	4b2c      	ldr	r3, [pc, #176]	@ (8009bc4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8009b12:	2200      	movs	r2, #0
 8009b14:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8009b16:	4a29      	ldr	r2, [pc, #164]	@ (8009bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	f003 0301 	and.w	r3, r3, #1
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d014      	beq.n	8009b50 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009b26:	f7fc ffab 	bl	8006a80 <HAL_GetTick>
 8009b2a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009b2c:	e00a      	b.n	8009b44 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009b2e:	f7fc ffa7 	bl	8006a80 <HAL_GetTick>
 8009b32:	4602      	mov	r2, r0
 8009b34:	693b      	ldr	r3, [r7, #16]
 8009b36:	1ad3      	subs	r3, r2, r3
 8009b38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009b3c:	4293      	cmp	r3, r2
 8009b3e:	d901      	bls.n	8009b44 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8009b40:	2303      	movs	r3, #3
 8009b42:	e036      	b.n	8009bb2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009b44:	4b1d      	ldr	r3, [pc, #116]	@ (8009bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009b46:	6a1b      	ldr	r3, [r3, #32]
 8009b48:	f003 0302 	and.w	r3, r3, #2
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d0ee      	beq.n	8009b2e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009b50:	4b1a      	ldr	r3, [pc, #104]	@ (8009bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009b52:	6a1b      	ldr	r3, [r3, #32]
 8009b54:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	685b      	ldr	r3, [r3, #4]
 8009b5c:	4917      	ldr	r1, [pc, #92]	@ (8009bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009b5e:	4313      	orrs	r3, r2
 8009b60:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8009b62:	7dfb      	ldrb	r3, [r7, #23]
 8009b64:	2b01      	cmp	r3, #1
 8009b66:	d105      	bne.n	8009b74 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009b68:	4b14      	ldr	r3, [pc, #80]	@ (8009bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009b6a:	69db      	ldr	r3, [r3, #28]
 8009b6c:	4a13      	ldr	r2, [pc, #76]	@ (8009bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009b6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009b72:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	f003 0302 	and.w	r3, r3, #2
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d008      	beq.n	8009b92 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009b80:	4b0e      	ldr	r3, [pc, #56]	@ (8009bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009b82:	685b      	ldr	r3, [r3, #4]
 8009b84:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	689b      	ldr	r3, [r3, #8]
 8009b8c:	490b      	ldr	r1, [pc, #44]	@ (8009bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009b8e:	4313      	orrs	r3, r2
 8009b90:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	f003 0310 	and.w	r3, r3, #16
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d008      	beq.n	8009bb0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009b9e:	4b07      	ldr	r3, [pc, #28]	@ (8009bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009ba0:	685b      	ldr	r3, [r3, #4]
 8009ba2:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	68db      	ldr	r3, [r3, #12]
 8009baa:	4904      	ldr	r1, [pc, #16]	@ (8009bbc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009bac:	4313      	orrs	r3, r2
 8009bae:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8009bb0:	2300      	movs	r3, #0
}
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	3718      	adds	r7, #24
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	bd80      	pop	{r7, pc}
 8009bba:	bf00      	nop
 8009bbc:	40021000 	.word	0x40021000
 8009bc0:	40007000 	.word	0x40007000
 8009bc4:	42420440 	.word	0x42420440

08009bc8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	b082      	sub	sp, #8
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d101      	bne.n	8009bda <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009bd6:	2301      	movs	r3, #1
 8009bd8:	e076      	b.n	8009cc8 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d108      	bne.n	8009bf4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	685b      	ldr	r3, [r3, #4]
 8009be6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009bea:	d009      	beq.n	8009c00 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	2200      	movs	r2, #0
 8009bf0:	61da      	str	r2, [r3, #28]
 8009bf2:	e005      	b.n	8009c00 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	2200      	movs	r2, #0
 8009c04:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009c0c:	b2db      	uxtb	r3, r3
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d106      	bne.n	8009c20 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	2200      	movs	r2, #0
 8009c16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009c1a:	6878      	ldr	r0, [r7, #4]
 8009c1c:	f7fc fbae 	bl	800637c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2202      	movs	r2, #2
 8009c24:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	681a      	ldr	r2, [r3, #0]
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009c36:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	685b      	ldr	r3, [r3, #4]
 8009c3c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	689b      	ldr	r3, [r3, #8]
 8009c44:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009c48:	431a      	orrs	r2, r3
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	68db      	ldr	r3, [r3, #12]
 8009c4e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009c52:	431a      	orrs	r2, r3
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	691b      	ldr	r3, [r3, #16]
 8009c58:	f003 0302 	and.w	r3, r3, #2
 8009c5c:	431a      	orrs	r2, r3
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	695b      	ldr	r3, [r3, #20]
 8009c62:	f003 0301 	and.w	r3, r3, #1
 8009c66:	431a      	orrs	r2, r3
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	699b      	ldr	r3, [r3, #24]
 8009c6c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009c70:	431a      	orrs	r2, r3
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	69db      	ldr	r3, [r3, #28]
 8009c76:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009c7a:	431a      	orrs	r2, r3
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	6a1b      	ldr	r3, [r3, #32]
 8009c80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c84:	ea42 0103 	orr.w	r1, r2, r3
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c8c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	430a      	orrs	r2, r1
 8009c96:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	699b      	ldr	r3, [r3, #24]
 8009c9c:	0c1a      	lsrs	r2, r3, #16
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	f002 0204 	and.w	r2, r2, #4
 8009ca6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	69da      	ldr	r2, [r3, #28]
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009cb6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	2200      	movs	r2, #0
 8009cbc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	2201      	movs	r2, #1
 8009cc2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8009cc6:	2300      	movs	r3, #0
}
 8009cc8:	4618      	mov	r0, r3
 8009cca:	3708      	adds	r7, #8
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	bd80      	pop	{r7, pc}

08009cd0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009cd0:	b580      	push	{r7, lr}
 8009cd2:	b088      	sub	sp, #32
 8009cd4:	af00      	add	r7, sp, #0
 8009cd6:	60f8      	str	r0, [r7, #12]
 8009cd8:	60b9      	str	r1, [r7, #8]
 8009cda:	603b      	str	r3, [r7, #0]
 8009cdc:	4613      	mov	r3, r2
 8009cde:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009ce0:	f7fc fece 	bl	8006a80 <HAL_GetTick>
 8009ce4:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8009ce6:	88fb      	ldrh	r3, [r7, #6]
 8009ce8:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009cf0:	b2db      	uxtb	r3, r3
 8009cf2:	2b01      	cmp	r3, #1
 8009cf4:	d001      	beq.n	8009cfa <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8009cf6:	2302      	movs	r3, #2
 8009cf8:	e12a      	b.n	8009f50 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8009cfa:	68bb      	ldr	r3, [r7, #8]
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d002      	beq.n	8009d06 <HAL_SPI_Transmit+0x36>
 8009d00:	88fb      	ldrh	r3, [r7, #6]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d101      	bne.n	8009d0a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8009d06:	2301      	movs	r3, #1
 8009d08:	e122      	b.n	8009f50 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009d10:	2b01      	cmp	r3, #1
 8009d12:	d101      	bne.n	8009d18 <HAL_SPI_Transmit+0x48>
 8009d14:	2302      	movs	r3, #2
 8009d16:	e11b      	b.n	8009f50 <HAL_SPI_Transmit+0x280>
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	2201      	movs	r2, #1
 8009d1c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	2203      	movs	r2, #3
 8009d24:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	2200      	movs	r2, #0
 8009d2c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	68ba      	ldr	r2, [r7, #8]
 8009d32:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	88fa      	ldrh	r2, [r7, #6]
 8009d38:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	88fa      	ldrh	r2, [r7, #6]
 8009d3e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	2200      	movs	r2, #0
 8009d44:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	2200      	movs	r2, #0
 8009d4a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	2200      	movs	r2, #0
 8009d50:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	2200      	movs	r2, #0
 8009d56:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	2200      	movs	r2, #0
 8009d5c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	689b      	ldr	r3, [r3, #8]
 8009d62:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009d66:	d10f      	bne.n	8009d88 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	681a      	ldr	r2, [r3, #0]
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009d76:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	681a      	ldr	r2, [r3, #0]
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009d86:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d92:	2b40      	cmp	r3, #64	@ 0x40
 8009d94:	d007      	beq.n	8009da6 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	681a      	ldr	r2, [r3, #0]
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009da4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	68db      	ldr	r3, [r3, #12]
 8009daa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009dae:	d152      	bne.n	8009e56 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	685b      	ldr	r3, [r3, #4]
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d002      	beq.n	8009dbe <HAL_SPI_Transmit+0xee>
 8009db8:	8b7b      	ldrh	r3, [r7, #26]
 8009dba:	2b01      	cmp	r3, #1
 8009dbc:	d145      	bne.n	8009e4a <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009dc2:	881a      	ldrh	r2, [r3, #0]
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009dce:	1c9a      	adds	r2, r3, #2
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009dd8:	b29b      	uxth	r3, r3
 8009dda:	3b01      	subs	r3, #1
 8009ddc:	b29a      	uxth	r2, r3
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009de2:	e032      	b.n	8009e4a <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	689b      	ldr	r3, [r3, #8]
 8009dea:	f003 0302 	and.w	r3, r3, #2
 8009dee:	2b02      	cmp	r3, #2
 8009df0:	d112      	bne.n	8009e18 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009df6:	881a      	ldrh	r2, [r3, #0]
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e02:	1c9a      	adds	r2, r3, #2
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009e0c:	b29b      	uxth	r3, r3
 8009e0e:	3b01      	subs	r3, #1
 8009e10:	b29a      	uxth	r2, r3
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	86da      	strh	r2, [r3, #54]	@ 0x36
 8009e16:	e018      	b.n	8009e4a <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009e18:	f7fc fe32 	bl	8006a80 <HAL_GetTick>
 8009e1c:	4602      	mov	r2, r0
 8009e1e:	69fb      	ldr	r3, [r7, #28]
 8009e20:	1ad3      	subs	r3, r2, r3
 8009e22:	683a      	ldr	r2, [r7, #0]
 8009e24:	429a      	cmp	r2, r3
 8009e26:	d803      	bhi.n	8009e30 <HAL_SPI_Transmit+0x160>
 8009e28:	683b      	ldr	r3, [r7, #0]
 8009e2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e2e:	d102      	bne.n	8009e36 <HAL_SPI_Transmit+0x166>
 8009e30:	683b      	ldr	r3, [r7, #0]
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d109      	bne.n	8009e4a <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	2201      	movs	r2, #1
 8009e3a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	2200      	movs	r2, #0
 8009e42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009e46:	2303      	movs	r3, #3
 8009e48:	e082      	b.n	8009f50 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009e4e:	b29b      	uxth	r3, r3
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d1c7      	bne.n	8009de4 <HAL_SPI_Transmit+0x114>
 8009e54:	e053      	b.n	8009efe <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	685b      	ldr	r3, [r3, #4]
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d002      	beq.n	8009e64 <HAL_SPI_Transmit+0x194>
 8009e5e:	8b7b      	ldrh	r3, [r7, #26]
 8009e60:	2b01      	cmp	r3, #1
 8009e62:	d147      	bne.n	8009ef4 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	330c      	adds	r3, #12
 8009e6e:	7812      	ldrb	r2, [r2, #0]
 8009e70:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e76:	1c5a      	adds	r2, r3, #1
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009e80:	b29b      	uxth	r3, r3
 8009e82:	3b01      	subs	r3, #1
 8009e84:	b29a      	uxth	r2, r3
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009e8a:	e033      	b.n	8009ef4 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	689b      	ldr	r3, [r3, #8]
 8009e92:	f003 0302 	and.w	r3, r3, #2
 8009e96:	2b02      	cmp	r3, #2
 8009e98:	d113      	bne.n	8009ec2 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	330c      	adds	r3, #12
 8009ea4:	7812      	ldrb	r2, [r2, #0]
 8009ea6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009eac:	1c5a      	adds	r2, r3, #1
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009eb6:	b29b      	uxth	r3, r3
 8009eb8:	3b01      	subs	r3, #1
 8009eba:	b29a      	uxth	r2, r3
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	86da      	strh	r2, [r3, #54]	@ 0x36
 8009ec0:	e018      	b.n	8009ef4 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009ec2:	f7fc fddd 	bl	8006a80 <HAL_GetTick>
 8009ec6:	4602      	mov	r2, r0
 8009ec8:	69fb      	ldr	r3, [r7, #28]
 8009eca:	1ad3      	subs	r3, r2, r3
 8009ecc:	683a      	ldr	r2, [r7, #0]
 8009ece:	429a      	cmp	r2, r3
 8009ed0:	d803      	bhi.n	8009eda <HAL_SPI_Transmit+0x20a>
 8009ed2:	683b      	ldr	r3, [r7, #0]
 8009ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ed8:	d102      	bne.n	8009ee0 <HAL_SPI_Transmit+0x210>
 8009eda:	683b      	ldr	r3, [r7, #0]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d109      	bne.n	8009ef4 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	2201      	movs	r2, #1
 8009ee4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	2200      	movs	r2, #0
 8009eec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009ef0:	2303      	movs	r3, #3
 8009ef2:	e02d      	b.n	8009f50 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009ef8:	b29b      	uxth	r3, r3
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d1c6      	bne.n	8009e8c <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009efe:	69fa      	ldr	r2, [r7, #28]
 8009f00:	6839      	ldr	r1, [r7, #0]
 8009f02:	68f8      	ldr	r0, [r7, #12]
 8009f04:	f000 fbc4 	bl	800a690 <SPI_EndRxTxTransaction>
 8009f08:	4603      	mov	r3, r0
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d002      	beq.n	8009f14 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	2220      	movs	r2, #32
 8009f12:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	689b      	ldr	r3, [r3, #8]
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d10a      	bne.n	8009f32 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	617b      	str	r3, [r7, #20]
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	68db      	ldr	r3, [r3, #12]
 8009f26:	617b      	str	r3, [r7, #20]
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	689b      	ldr	r3, [r3, #8]
 8009f2e:	617b      	str	r3, [r7, #20]
 8009f30:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	2201      	movs	r2, #1
 8009f36:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d001      	beq.n	8009f4e <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8009f4a:	2301      	movs	r3, #1
 8009f4c:	e000      	b.n	8009f50 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8009f4e:	2300      	movs	r3, #0
  }
}
 8009f50:	4618      	mov	r0, r3
 8009f52:	3720      	adds	r7, #32
 8009f54:	46bd      	mov	sp, r7
 8009f56:	bd80      	pop	{r7, pc}

08009f58 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009f58:	b580      	push	{r7, lr}
 8009f5a:	b088      	sub	sp, #32
 8009f5c:	af02      	add	r7, sp, #8
 8009f5e:	60f8      	str	r0, [r7, #12]
 8009f60:	60b9      	str	r1, [r7, #8]
 8009f62:	603b      	str	r3, [r7, #0]
 8009f64:	4613      	mov	r3, r2
 8009f66:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009f6e:	b2db      	uxtb	r3, r3
 8009f70:	2b01      	cmp	r3, #1
 8009f72:	d001      	beq.n	8009f78 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8009f74:	2302      	movs	r3, #2
 8009f76:	e104      	b.n	800a182 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	685b      	ldr	r3, [r3, #4]
 8009f7c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009f80:	d112      	bne.n	8009fa8 <HAL_SPI_Receive+0x50>
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	689b      	ldr	r3, [r3, #8]
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d10e      	bne.n	8009fa8 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	2204      	movs	r2, #4
 8009f8e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8009f92:	88fa      	ldrh	r2, [r7, #6]
 8009f94:	683b      	ldr	r3, [r7, #0]
 8009f96:	9300      	str	r3, [sp, #0]
 8009f98:	4613      	mov	r3, r2
 8009f9a:	68ba      	ldr	r2, [r7, #8]
 8009f9c:	68b9      	ldr	r1, [r7, #8]
 8009f9e:	68f8      	ldr	r0, [r7, #12]
 8009fa0:	f000 f8f3 	bl	800a18a <HAL_SPI_TransmitReceive>
 8009fa4:	4603      	mov	r3, r0
 8009fa6:	e0ec      	b.n	800a182 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009fa8:	f7fc fd6a 	bl	8006a80 <HAL_GetTick>
 8009fac:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8009fae:	68bb      	ldr	r3, [r7, #8]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d002      	beq.n	8009fba <HAL_SPI_Receive+0x62>
 8009fb4:	88fb      	ldrh	r3, [r7, #6]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d101      	bne.n	8009fbe <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8009fba:	2301      	movs	r3, #1
 8009fbc:	e0e1      	b.n	800a182 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009fc4:	2b01      	cmp	r3, #1
 8009fc6:	d101      	bne.n	8009fcc <HAL_SPI_Receive+0x74>
 8009fc8:	2302      	movs	r3, #2
 8009fca:	e0da      	b.n	800a182 <HAL_SPI_Receive+0x22a>
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	2201      	movs	r2, #1
 8009fd0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	2204      	movs	r2, #4
 8009fd8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	2200      	movs	r2, #0
 8009fe0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	68ba      	ldr	r2, [r7, #8]
 8009fe6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	88fa      	ldrh	r2, [r7, #6]
 8009fec:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	88fa      	ldrh	r2, [r7, #6]
 8009ff2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	2200      	movs	r2, #0
 8009ff8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	2200      	movs	r2, #0
 800a004:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	2200      	movs	r2, #0
 800a00a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	2200      	movs	r2, #0
 800a010:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	689b      	ldr	r3, [r3, #8]
 800a016:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a01a:	d10f      	bne.n	800a03c <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	681a      	ldr	r2, [r3, #0]
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a02a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	681a      	ldr	r2, [r3, #0]
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a03a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a046:	2b40      	cmp	r3, #64	@ 0x40
 800a048:	d007      	beq.n	800a05a <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	681a      	ldr	r2, [r3, #0]
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a058:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	68db      	ldr	r3, [r3, #12]
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d170      	bne.n	800a144 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800a062:	e035      	b.n	800a0d0 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	689b      	ldr	r3, [r3, #8]
 800a06a:	f003 0301 	and.w	r3, r3, #1
 800a06e:	2b01      	cmp	r3, #1
 800a070:	d115      	bne.n	800a09e <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	f103 020c 	add.w	r2, r3, #12
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a07e:	7812      	ldrb	r2, [r2, #0]
 800a080:	b2d2      	uxtb	r2, r2
 800a082:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a088:	1c5a      	adds	r2, r3, #1
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a092:	b29b      	uxth	r3, r3
 800a094:	3b01      	subs	r3, #1
 800a096:	b29a      	uxth	r2, r3
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a09c:	e018      	b.n	800a0d0 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a09e:	f7fc fcef 	bl	8006a80 <HAL_GetTick>
 800a0a2:	4602      	mov	r2, r0
 800a0a4:	697b      	ldr	r3, [r7, #20]
 800a0a6:	1ad3      	subs	r3, r2, r3
 800a0a8:	683a      	ldr	r2, [r7, #0]
 800a0aa:	429a      	cmp	r2, r3
 800a0ac:	d803      	bhi.n	800a0b6 <HAL_SPI_Receive+0x15e>
 800a0ae:	683b      	ldr	r3, [r7, #0]
 800a0b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0b4:	d102      	bne.n	800a0bc <HAL_SPI_Receive+0x164>
 800a0b6:	683b      	ldr	r3, [r7, #0]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d109      	bne.n	800a0d0 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	2201      	movs	r2, #1
 800a0c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	2200      	movs	r2, #0
 800a0c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800a0cc:	2303      	movs	r3, #3
 800a0ce:	e058      	b.n	800a182 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a0d4:	b29b      	uxth	r3, r3
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d1c4      	bne.n	800a064 <HAL_SPI_Receive+0x10c>
 800a0da:	e038      	b.n	800a14e <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	689b      	ldr	r3, [r3, #8]
 800a0e2:	f003 0301 	and.w	r3, r3, #1
 800a0e6:	2b01      	cmp	r3, #1
 800a0e8:	d113      	bne.n	800a112 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	68da      	ldr	r2, [r3, #12]
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0f4:	b292      	uxth	r2, r2
 800a0f6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0fc:	1c9a      	adds	r2, r3, #2
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a106:	b29b      	uxth	r3, r3
 800a108:	3b01      	subs	r3, #1
 800a10a:	b29a      	uxth	r2, r3
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a110:	e018      	b.n	800a144 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a112:	f7fc fcb5 	bl	8006a80 <HAL_GetTick>
 800a116:	4602      	mov	r2, r0
 800a118:	697b      	ldr	r3, [r7, #20]
 800a11a:	1ad3      	subs	r3, r2, r3
 800a11c:	683a      	ldr	r2, [r7, #0]
 800a11e:	429a      	cmp	r2, r3
 800a120:	d803      	bhi.n	800a12a <HAL_SPI_Receive+0x1d2>
 800a122:	683b      	ldr	r3, [r7, #0]
 800a124:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a128:	d102      	bne.n	800a130 <HAL_SPI_Receive+0x1d8>
 800a12a:	683b      	ldr	r3, [r7, #0]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d109      	bne.n	800a144 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	2201      	movs	r2, #1
 800a134:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	2200      	movs	r2, #0
 800a13c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800a140:	2303      	movs	r3, #3
 800a142:	e01e      	b.n	800a182 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a148:	b29b      	uxth	r3, r3
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d1c6      	bne.n	800a0dc <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a14e:	697a      	ldr	r2, [r7, #20]
 800a150:	6839      	ldr	r1, [r7, #0]
 800a152:	68f8      	ldr	r0, [r7, #12]
 800a154:	f000 fa4a 	bl	800a5ec <SPI_EndRxTransaction>
 800a158:	4603      	mov	r3, r0
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d002      	beq.n	800a164 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	2220      	movs	r2, #32
 800a162:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	2201      	movs	r2, #1
 800a168:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	2200      	movs	r2, #0
 800a170:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d001      	beq.n	800a180 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800a17c:	2301      	movs	r3, #1
 800a17e:	e000      	b.n	800a182 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800a180:	2300      	movs	r3, #0
  }
}
 800a182:	4618      	mov	r0, r3
 800a184:	3718      	adds	r7, #24
 800a186:	46bd      	mov	sp, r7
 800a188:	bd80      	pop	{r7, pc}

0800a18a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800a18a:	b580      	push	{r7, lr}
 800a18c:	b08a      	sub	sp, #40	@ 0x28
 800a18e:	af00      	add	r7, sp, #0
 800a190:	60f8      	str	r0, [r7, #12]
 800a192:	60b9      	str	r1, [r7, #8]
 800a194:	607a      	str	r2, [r7, #4]
 800a196:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a198:	2301      	movs	r3, #1
 800a19a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a19c:	f7fc fc70 	bl	8006a80 <HAL_GetTick>
 800a1a0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a1a8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	685b      	ldr	r3, [r3, #4]
 800a1ae:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800a1b0:	887b      	ldrh	r3, [r7, #2]
 800a1b2:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a1b4:	7ffb      	ldrb	r3, [r7, #31]
 800a1b6:	2b01      	cmp	r3, #1
 800a1b8:	d00c      	beq.n	800a1d4 <HAL_SPI_TransmitReceive+0x4a>
 800a1ba:	69bb      	ldr	r3, [r7, #24]
 800a1bc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a1c0:	d106      	bne.n	800a1d0 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	689b      	ldr	r3, [r3, #8]
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d102      	bne.n	800a1d0 <HAL_SPI_TransmitReceive+0x46>
 800a1ca:	7ffb      	ldrb	r3, [r7, #31]
 800a1cc:	2b04      	cmp	r3, #4
 800a1ce:	d001      	beq.n	800a1d4 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800a1d0:	2302      	movs	r3, #2
 800a1d2:	e17f      	b.n	800a4d4 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a1d4:	68bb      	ldr	r3, [r7, #8]
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d005      	beq.n	800a1e6 <HAL_SPI_TransmitReceive+0x5c>
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d002      	beq.n	800a1e6 <HAL_SPI_TransmitReceive+0x5c>
 800a1e0:	887b      	ldrh	r3, [r7, #2]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d101      	bne.n	800a1ea <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800a1e6:	2301      	movs	r3, #1
 800a1e8:	e174      	b.n	800a4d4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800a1f0:	2b01      	cmp	r3, #1
 800a1f2:	d101      	bne.n	800a1f8 <HAL_SPI_TransmitReceive+0x6e>
 800a1f4:	2302      	movs	r3, #2
 800a1f6:	e16d      	b.n	800a4d4 <HAL_SPI_TransmitReceive+0x34a>
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	2201      	movs	r2, #1
 800a1fc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a206:	b2db      	uxtb	r3, r3
 800a208:	2b04      	cmp	r3, #4
 800a20a:	d003      	beq.n	800a214 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	2205      	movs	r2, #5
 800a210:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	2200      	movs	r2, #0
 800a218:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	687a      	ldr	r2, [r7, #4]
 800a21e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	887a      	ldrh	r2, [r7, #2]
 800a224:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	887a      	ldrh	r2, [r7, #2]
 800a22a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	68ba      	ldr	r2, [r7, #8]
 800a230:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	887a      	ldrh	r2, [r7, #2]
 800a236:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	887a      	ldrh	r2, [r7, #2]
 800a23c:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	2200      	movs	r2, #0
 800a242:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	2200      	movs	r2, #0
 800a248:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a254:	2b40      	cmp	r3, #64	@ 0x40
 800a256:	d007      	beq.n	800a268 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	681a      	ldr	r2, [r3, #0]
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a266:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	68db      	ldr	r3, [r3, #12]
 800a26c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a270:	d17e      	bne.n	800a370 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	685b      	ldr	r3, [r3, #4]
 800a276:	2b00      	cmp	r3, #0
 800a278:	d002      	beq.n	800a280 <HAL_SPI_TransmitReceive+0xf6>
 800a27a:	8afb      	ldrh	r3, [r7, #22]
 800a27c:	2b01      	cmp	r3, #1
 800a27e:	d16c      	bne.n	800a35a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a284:	881a      	ldrh	r2, [r3, #0]
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a290:	1c9a      	adds	r2, r3, #2
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a29a:	b29b      	uxth	r3, r3
 800a29c:	3b01      	subs	r3, #1
 800a29e:	b29a      	uxth	r2, r3
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a2a4:	e059      	b.n	800a35a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	689b      	ldr	r3, [r3, #8]
 800a2ac:	f003 0302 	and.w	r3, r3, #2
 800a2b0:	2b02      	cmp	r3, #2
 800a2b2:	d11b      	bne.n	800a2ec <HAL_SPI_TransmitReceive+0x162>
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a2b8:	b29b      	uxth	r3, r3
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d016      	beq.n	800a2ec <HAL_SPI_TransmitReceive+0x162>
 800a2be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2c0:	2b01      	cmp	r3, #1
 800a2c2:	d113      	bne.n	800a2ec <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2c8:	881a      	ldrh	r2, [r3, #0]
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2d4:	1c9a      	adds	r2, r3, #2
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a2de:	b29b      	uxth	r3, r3
 800a2e0:	3b01      	subs	r3, #1
 800a2e2:	b29a      	uxth	r2, r3
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	689b      	ldr	r3, [r3, #8]
 800a2f2:	f003 0301 	and.w	r3, r3, #1
 800a2f6:	2b01      	cmp	r3, #1
 800a2f8:	d119      	bne.n	800a32e <HAL_SPI_TransmitReceive+0x1a4>
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a2fe:	b29b      	uxth	r3, r3
 800a300:	2b00      	cmp	r3, #0
 800a302:	d014      	beq.n	800a32e <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	68da      	ldr	r2, [r3, #12]
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a30e:	b292      	uxth	r2, r2
 800a310:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a316:	1c9a      	adds	r2, r3, #2
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a320:	b29b      	uxth	r3, r3
 800a322:	3b01      	subs	r3, #1
 800a324:	b29a      	uxth	r2, r3
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a32a:	2301      	movs	r3, #1
 800a32c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a32e:	f7fc fba7 	bl	8006a80 <HAL_GetTick>
 800a332:	4602      	mov	r2, r0
 800a334:	6a3b      	ldr	r3, [r7, #32]
 800a336:	1ad3      	subs	r3, r2, r3
 800a338:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a33a:	429a      	cmp	r2, r3
 800a33c:	d80d      	bhi.n	800a35a <HAL_SPI_TransmitReceive+0x1d0>
 800a33e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a340:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a344:	d009      	beq.n	800a35a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	2201      	movs	r2, #1
 800a34a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	2200      	movs	r2, #0
 800a352:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800a356:	2303      	movs	r3, #3
 800a358:	e0bc      	b.n	800a4d4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a35e:	b29b      	uxth	r3, r3
 800a360:	2b00      	cmp	r3, #0
 800a362:	d1a0      	bne.n	800a2a6 <HAL_SPI_TransmitReceive+0x11c>
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a368:	b29b      	uxth	r3, r3
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d19b      	bne.n	800a2a6 <HAL_SPI_TransmitReceive+0x11c>
 800a36e:	e082      	b.n	800a476 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	685b      	ldr	r3, [r3, #4]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d002      	beq.n	800a37e <HAL_SPI_TransmitReceive+0x1f4>
 800a378:	8afb      	ldrh	r3, [r7, #22]
 800a37a:	2b01      	cmp	r3, #1
 800a37c:	d171      	bne.n	800a462 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	330c      	adds	r3, #12
 800a388:	7812      	ldrb	r2, [r2, #0]
 800a38a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a390:	1c5a      	adds	r2, r3, #1
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a39a:	b29b      	uxth	r3, r3
 800a39c:	3b01      	subs	r3, #1
 800a39e:	b29a      	uxth	r2, r3
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a3a4:	e05d      	b.n	800a462 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	689b      	ldr	r3, [r3, #8]
 800a3ac:	f003 0302 	and.w	r3, r3, #2
 800a3b0:	2b02      	cmp	r3, #2
 800a3b2:	d11c      	bne.n	800a3ee <HAL_SPI_TransmitReceive+0x264>
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a3b8:	b29b      	uxth	r3, r3
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d017      	beq.n	800a3ee <HAL_SPI_TransmitReceive+0x264>
 800a3be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3c0:	2b01      	cmp	r3, #1
 800a3c2:	d114      	bne.n	800a3ee <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	330c      	adds	r3, #12
 800a3ce:	7812      	ldrb	r2, [r2, #0]
 800a3d0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3d6:	1c5a      	adds	r2, r3, #1
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a3e0:	b29b      	uxth	r3, r3
 800a3e2:	3b01      	subs	r3, #1
 800a3e4:	b29a      	uxth	r2, r3
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	689b      	ldr	r3, [r3, #8]
 800a3f4:	f003 0301 	and.w	r3, r3, #1
 800a3f8:	2b01      	cmp	r3, #1
 800a3fa:	d119      	bne.n	800a430 <HAL_SPI_TransmitReceive+0x2a6>
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a400:	b29b      	uxth	r3, r3
 800a402:	2b00      	cmp	r3, #0
 800a404:	d014      	beq.n	800a430 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	68da      	ldr	r2, [r3, #12]
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a410:	b2d2      	uxtb	r2, r2
 800a412:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a418:	1c5a      	adds	r2, r3, #1
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a422:	b29b      	uxth	r3, r3
 800a424:	3b01      	subs	r3, #1
 800a426:	b29a      	uxth	r2, r3
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a42c:	2301      	movs	r3, #1
 800a42e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a430:	f7fc fb26 	bl	8006a80 <HAL_GetTick>
 800a434:	4602      	mov	r2, r0
 800a436:	6a3b      	ldr	r3, [r7, #32]
 800a438:	1ad3      	subs	r3, r2, r3
 800a43a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a43c:	429a      	cmp	r2, r3
 800a43e:	d803      	bhi.n	800a448 <HAL_SPI_TransmitReceive+0x2be>
 800a440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a442:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a446:	d102      	bne.n	800a44e <HAL_SPI_TransmitReceive+0x2c4>
 800a448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d109      	bne.n	800a462 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	2201      	movs	r2, #1
 800a452:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	2200      	movs	r2, #0
 800a45a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800a45e:	2303      	movs	r3, #3
 800a460:	e038      	b.n	800a4d4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a466:	b29b      	uxth	r3, r3
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d19c      	bne.n	800a3a6 <HAL_SPI_TransmitReceive+0x21c>
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a470:	b29b      	uxth	r3, r3
 800a472:	2b00      	cmp	r3, #0
 800a474:	d197      	bne.n	800a3a6 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a476:	6a3a      	ldr	r2, [r7, #32]
 800a478:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a47a:	68f8      	ldr	r0, [r7, #12]
 800a47c:	f000 f908 	bl	800a690 <SPI_EndRxTxTransaction>
 800a480:	4603      	mov	r3, r0
 800a482:	2b00      	cmp	r3, #0
 800a484:	d008      	beq.n	800a498 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	2220      	movs	r2, #32
 800a48a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	2200      	movs	r2, #0
 800a490:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800a494:	2301      	movs	r3, #1
 800a496:	e01d      	b.n	800a4d4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	689b      	ldr	r3, [r3, #8]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d10a      	bne.n	800a4b6 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	613b      	str	r3, [r7, #16]
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	68db      	ldr	r3, [r3, #12]
 800a4aa:	613b      	str	r3, [r7, #16]
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	689b      	ldr	r3, [r3, #8]
 800a4b2:	613b      	str	r3, [r7, #16]
 800a4b4:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	2201      	movs	r2, #1
 800a4ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	2200      	movs	r2, #0
 800a4c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d001      	beq.n	800a4d2 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800a4ce:	2301      	movs	r3, #1
 800a4d0:	e000      	b.n	800a4d4 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800a4d2:	2300      	movs	r3, #0
  }
}
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	3728      	adds	r7, #40	@ 0x28
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	bd80      	pop	{r7, pc}

0800a4dc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a4dc:	b580      	push	{r7, lr}
 800a4de:	b088      	sub	sp, #32
 800a4e0:	af00      	add	r7, sp, #0
 800a4e2:	60f8      	str	r0, [r7, #12]
 800a4e4:	60b9      	str	r1, [r7, #8]
 800a4e6:	603b      	str	r3, [r7, #0]
 800a4e8:	4613      	mov	r3, r2
 800a4ea:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a4ec:	f7fc fac8 	bl	8006a80 <HAL_GetTick>
 800a4f0:	4602      	mov	r2, r0
 800a4f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4f4:	1a9b      	subs	r3, r3, r2
 800a4f6:	683a      	ldr	r2, [r7, #0]
 800a4f8:	4413      	add	r3, r2
 800a4fa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a4fc:	f7fc fac0 	bl	8006a80 <HAL_GetTick>
 800a500:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a502:	4b39      	ldr	r3, [pc, #228]	@ (800a5e8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	015b      	lsls	r3, r3, #5
 800a508:	0d1b      	lsrs	r3, r3, #20
 800a50a:	69fa      	ldr	r2, [r7, #28]
 800a50c:	fb02 f303 	mul.w	r3, r2, r3
 800a510:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a512:	e054      	b.n	800a5be <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a514:	683b      	ldr	r3, [r7, #0]
 800a516:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a51a:	d050      	beq.n	800a5be <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a51c:	f7fc fab0 	bl	8006a80 <HAL_GetTick>
 800a520:	4602      	mov	r2, r0
 800a522:	69bb      	ldr	r3, [r7, #24]
 800a524:	1ad3      	subs	r3, r2, r3
 800a526:	69fa      	ldr	r2, [r7, #28]
 800a528:	429a      	cmp	r2, r3
 800a52a:	d902      	bls.n	800a532 <SPI_WaitFlagStateUntilTimeout+0x56>
 800a52c:	69fb      	ldr	r3, [r7, #28]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d13d      	bne.n	800a5ae <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	685a      	ldr	r2, [r3, #4]
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a540:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	685b      	ldr	r3, [r3, #4]
 800a546:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a54a:	d111      	bne.n	800a570 <SPI_WaitFlagStateUntilTimeout+0x94>
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	689b      	ldr	r3, [r3, #8]
 800a550:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a554:	d004      	beq.n	800a560 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	689b      	ldr	r3, [r3, #8]
 800a55a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a55e:	d107      	bne.n	800a570 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	681a      	ldr	r2, [r3, #0]
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a56e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a574:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a578:	d10f      	bne.n	800a59a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	681a      	ldr	r2, [r3, #0]
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a588:	601a      	str	r2, [r3, #0]
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	681a      	ldr	r2, [r3, #0]
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a598:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	2201      	movs	r2, #1
 800a59e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800a5aa:	2303      	movs	r3, #3
 800a5ac:	e017      	b.n	800a5de <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a5ae:	697b      	ldr	r3, [r7, #20]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d101      	bne.n	800a5b8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a5b8:	697b      	ldr	r3, [r7, #20]
 800a5ba:	3b01      	subs	r3, #1
 800a5bc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	689a      	ldr	r2, [r3, #8]
 800a5c4:	68bb      	ldr	r3, [r7, #8]
 800a5c6:	4013      	ands	r3, r2
 800a5c8:	68ba      	ldr	r2, [r7, #8]
 800a5ca:	429a      	cmp	r2, r3
 800a5cc:	bf0c      	ite	eq
 800a5ce:	2301      	moveq	r3, #1
 800a5d0:	2300      	movne	r3, #0
 800a5d2:	b2db      	uxtb	r3, r3
 800a5d4:	461a      	mov	r2, r3
 800a5d6:	79fb      	ldrb	r3, [r7, #7]
 800a5d8:	429a      	cmp	r2, r3
 800a5da:	d19b      	bne.n	800a514 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a5dc:	2300      	movs	r3, #0
}
 800a5de:	4618      	mov	r0, r3
 800a5e0:	3720      	adds	r7, #32
 800a5e2:	46bd      	mov	sp, r7
 800a5e4:	bd80      	pop	{r7, pc}
 800a5e6:	bf00      	nop
 800a5e8:	200018a8 	.word	0x200018a8

0800a5ec <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800a5ec:	b580      	push	{r7, lr}
 800a5ee:	b086      	sub	sp, #24
 800a5f0:	af02      	add	r7, sp, #8
 800a5f2:	60f8      	str	r0, [r7, #12]
 800a5f4:	60b9      	str	r1, [r7, #8]
 800a5f6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	685b      	ldr	r3, [r3, #4]
 800a5fc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a600:	d111      	bne.n	800a626 <SPI_EndRxTransaction+0x3a>
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	689b      	ldr	r3, [r3, #8]
 800a606:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a60a:	d004      	beq.n	800a616 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	689b      	ldr	r3, [r3, #8]
 800a610:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a614:	d107      	bne.n	800a626 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	681a      	ldr	r2, [r3, #0]
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a624:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	685b      	ldr	r3, [r3, #4]
 800a62a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a62e:	d117      	bne.n	800a660 <SPI_EndRxTransaction+0x74>
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	689b      	ldr	r3, [r3, #8]
 800a634:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a638:	d112      	bne.n	800a660 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	9300      	str	r3, [sp, #0]
 800a63e:	68bb      	ldr	r3, [r7, #8]
 800a640:	2200      	movs	r2, #0
 800a642:	2101      	movs	r1, #1
 800a644:	68f8      	ldr	r0, [r7, #12]
 800a646:	f7ff ff49 	bl	800a4dc <SPI_WaitFlagStateUntilTimeout>
 800a64a:	4603      	mov	r3, r0
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d01a      	beq.n	800a686 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a654:	f043 0220 	orr.w	r2, r3, #32
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800a65c:	2303      	movs	r3, #3
 800a65e:	e013      	b.n	800a688 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	9300      	str	r3, [sp, #0]
 800a664:	68bb      	ldr	r3, [r7, #8]
 800a666:	2200      	movs	r2, #0
 800a668:	2180      	movs	r1, #128	@ 0x80
 800a66a:	68f8      	ldr	r0, [r7, #12]
 800a66c:	f7ff ff36 	bl	800a4dc <SPI_WaitFlagStateUntilTimeout>
 800a670:	4603      	mov	r3, r0
 800a672:	2b00      	cmp	r3, #0
 800a674:	d007      	beq.n	800a686 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a67a:	f043 0220 	orr.w	r2, r3, #32
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800a682:	2303      	movs	r3, #3
 800a684:	e000      	b.n	800a688 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800a686:	2300      	movs	r3, #0
}
 800a688:	4618      	mov	r0, r3
 800a68a:	3710      	adds	r7, #16
 800a68c:	46bd      	mov	sp, r7
 800a68e:	bd80      	pop	{r7, pc}

0800a690 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a690:	b580      	push	{r7, lr}
 800a692:	b086      	sub	sp, #24
 800a694:	af02      	add	r7, sp, #8
 800a696:	60f8      	str	r0, [r7, #12]
 800a698:	60b9      	str	r1, [r7, #8]
 800a69a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	9300      	str	r3, [sp, #0]
 800a6a0:	68bb      	ldr	r3, [r7, #8]
 800a6a2:	2201      	movs	r2, #1
 800a6a4:	2102      	movs	r1, #2
 800a6a6:	68f8      	ldr	r0, [r7, #12]
 800a6a8:	f7ff ff18 	bl	800a4dc <SPI_WaitFlagStateUntilTimeout>
 800a6ac:	4603      	mov	r3, r0
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d007      	beq.n	800a6c2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6b6:	f043 0220 	orr.w	r2, r3, #32
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800a6be:	2303      	movs	r3, #3
 800a6c0:	e013      	b.n	800a6ea <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	9300      	str	r3, [sp, #0]
 800a6c6:	68bb      	ldr	r3, [r7, #8]
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	2180      	movs	r1, #128	@ 0x80
 800a6cc:	68f8      	ldr	r0, [r7, #12]
 800a6ce:	f7ff ff05 	bl	800a4dc <SPI_WaitFlagStateUntilTimeout>
 800a6d2:	4603      	mov	r3, r0
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d007      	beq.n	800a6e8 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6dc:	f043 0220 	orr.w	r2, r3, #32
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800a6e4:	2303      	movs	r3, #3
 800a6e6:	e000      	b.n	800a6ea <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 800a6e8:	2300      	movs	r3, #0
}
 800a6ea:	4618      	mov	r0, r3
 800a6ec:	3710      	adds	r7, #16
 800a6ee:	46bd      	mov	sp, r7
 800a6f0:	bd80      	pop	{r7, pc}

0800a6f2 <ModbusCommon_Init>:
}



void ModbusCommon_Init(void)
{
 800a6f2:	b580      	push	{r7, lr}
 800a6f4:	af00      	add	r7, sp, #0
//    ModbusMasterRTU_Begin();

    ModbusSlaverComp_Init();
 800a6f6:	f000 f90f 	bl	800a918 <ModbusSlaverComp_Init>
//    ModbusMaster_RegisterSlaver();
}
 800a6fa:	bf00      	nop
 800a6fc:	bd80      	pop	{r7, pc}
	...

0800a700 <MsgHandle_Active>:
static void SlaverSerial_MessageReadHoldingHandle(Packet_Modbus_Slaver * msg);
static void SlaveSerial_WriteSigleCoil(Packet_Modbus_Slaver * msg);
static void SlaverSerial_MessagePresetMutilHandle(Packet_Modbus_Slaver * msg);

static void MsgHandle_Active(void)
{
 800a700:	b480      	push	{r7}
 800a702:	af00      	add	r7, sp, #0
    isModbusConnected=1;
 800a704:	4b03      	ldr	r3, [pc, #12]	@ (800a714 <MsgHandle_Active+0x14>)
 800a706:	2201      	movs	r2, #1
 800a708:	701a      	strb	r2, [r3, #0]
}
 800a70a:	bf00      	nop
 800a70c:	46bd      	mov	sp, r7
 800a70e:	bc80      	pop	{r7}
 800a710:	4770      	bx	lr
 800a712:	bf00      	nop
 800a714:	20002cc8 	.word	0x20002cc8

0800a718 <SlaverSerial_MessageReadHoldingHandle>:

static void SlaverSerial_MessageReadHoldingHandle(Packet_Modbus_Slaver * msg)
{
 800a718:	b480      	push	{r7}
 800a71a:	b083      	sub	sp, #12
 800a71c:	af00      	add	r7, sp, #0
 800a71e:	6078      	str	r0, [r7, #4]

}
 800a720:	bf00      	nop
 800a722:	370c      	adds	r7, #12
 800a724:	46bd      	mov	sp, r7
 800a726:	bc80      	pop	{r7}
 800a728:	4770      	bx	lr
	...

0800a72c <SlaveSerial_WriteSigleCoil>:

static void SlaveSerial_WriteSigleCoil(Packet_Modbus_Slaver * msg)
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b084      	sub	sp, #16
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
	uint8_t cmd=(uint8_t)(msg->address);
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	885b      	ldrh	r3, [r3, #2]
 800a738:	73fb      	strb	r3, [r7, #15]
    uint8_t * ptr= (MobusDataCoilPtr[0] + cmd);
 800a73a:	4b09      	ldr	r3, [pc, #36]	@ (800a760 <SlaveSerial_WriteSigleCoil+0x34>)
 800a73c:	681a      	ldr	r2, [r3, #0]
 800a73e:	7bfb      	ldrb	r3, [r7, #15]
 800a740:	4413      	add	r3, r2
 800a742:	60bb      	str	r3, [r7, #8]
    if(cmd<ADR_REG_TOTALCOIL)
 800a744:	7bfb      	ldrb	r3, [r7, #15]
 800a746:	2b03      	cmp	r3, #3
 800a748:	d806      	bhi.n	800a758 <SlaveSerial_WriteSigleCoil+0x2c>
    {
    	Mobus_write_singleCoil(cmd,ptr[0]);
 800a74a:	68bb      	ldr	r3, [r7, #8]
 800a74c:	781a      	ldrb	r2, [r3, #0]
 800a74e:	7bfb      	ldrb	r3, [r7, #15]
 800a750:	4611      	mov	r1, r2
 800a752:	4618      	mov	r0, r3
 800a754:	f7fa fea8 	bl	80054a8 <Mobus_write_singleCoil>
    }
}
 800a758:	bf00      	nop
 800a75a:	3710      	adds	r7, #16
 800a75c:	46bd      	mov	sp, r7
 800a75e:	bd80      	pop	{r7, pc}
 800a760:	200018e8 	.word	0x200018e8

0800a764 <SlaverSerial_MessageReadInputHandle>:
static void SlaverSerial_MessageReadInputHandle(Packet_Modbus_Slaver * msg)
{
 800a764:	b480      	push	{r7}
 800a766:	b085      	sub	sp, #20
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
    uint16_t cmd=msg->address;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	885b      	ldrh	r3, [r3, #2]
 800a770:	81fb      	strh	r3, [r7, #14]
    uint8_t * ptr=  (uint8_t *)(MobusDataPtr[INPUT_register] + msg->address);
 800a772:	4b09      	ldr	r3, [pc, #36]	@ (800a798 <SlaverSerial_MessageReadInputHandle+0x34>)
 800a774:	685a      	ldr	r2, [r3, #4]
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	885b      	ldrh	r3, [r3, #2]
 800a77a:	005b      	lsls	r3, r3, #1
 800a77c:	4413      	add	r3, r2
 800a77e:	60bb      	str	r3, [r7, #8]

    if(cmd==ADR_REG_INPUT_READ_GENERATOR)
 800a780:	89fb      	ldrh	r3, [r7, #14]
 800a782:	2b00      	cmp	r3, #0
 800a784:	d103      	bne.n	800a78e <SlaverSerial_MessageReadInputHandle+0x2a>
    {
    	ptr[0]=ptr[0]; // avoid warning
 800a786:	68bb      	ldr	r3, [r7, #8]
 800a788:	781a      	ldrb	r2, [r3, #0]
 800a78a:	68bb      	ldr	r3, [r7, #8]
 800a78c:	701a      	strb	r2, [r3, #0]
    }
}
 800a78e:	bf00      	nop
 800a790:	3714      	adds	r7, #20
 800a792:	46bd      	mov	sp, r7
 800a794:	bc80      	pop	{r7}
 800a796:	4770      	bx	lr
 800a798:	200018e0 	.word	0x200018e0

0800a79c <SlaverSerial_MessagePresetMutilHandle>:

static void SlaverSerial_MessagePresetMutilHandle(Packet_Modbus_Slaver * msg)
{
 800a79c:	b590      	push	{r4, r7, lr}
 800a79e:	b08b      	sub	sp, #44	@ 0x2c
 800a7a0:	af04      	add	r7, sp, #16
 800a7a2:	6078      	str	r0, [r7, #4]
    uint16_t cmd=msg->address;
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	885b      	ldrh	r3, [r3, #2]
 800a7a8:	82fb      	strh	r3, [r7, #22]
    uint16_t * ptr=(MobusDataPtr[HOLDING_register] + msg->address );
 800a7aa:	4b1e      	ldr	r3, [pc, #120]	@ (800a824 <SlaverSerial_MessagePresetMutilHandle+0x88>)
 800a7ac:	681a      	ldr	r2, [r3, #0]
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	885b      	ldrh	r3, [r3, #2]
 800a7b2:	005b      	lsls	r3, r3, #1
 800a7b4:	4413      	add	r3, r2
 800a7b6:	613b      	str	r3, [r7, #16]
    uint8_t year =(uint8_t)(ptr[0]>>8);
 800a7b8:	693b      	ldr	r3, [r7, #16]
 800a7ba:	881b      	ldrh	r3, [r3, #0]
 800a7bc:	0a1b      	lsrs	r3, r3, #8
 800a7be:	b29b      	uxth	r3, r3
 800a7c0:	73fb      	strb	r3, [r7, #15]
    uint8_t month =(uint8_t)(ptr[0]&0xffU);
 800a7c2:	693b      	ldr	r3, [r7, #16]
 800a7c4:	881b      	ldrh	r3, [r3, #0]
 800a7c6:	73bb      	strb	r3, [r7, #14]
    uint8_t date =(uint8_t)(ptr[1]>>8);
 800a7c8:	693b      	ldr	r3, [r7, #16]
 800a7ca:	3302      	adds	r3, #2
 800a7cc:	881b      	ldrh	r3, [r3, #0]
 800a7ce:	0a1b      	lsrs	r3, r3, #8
 800a7d0:	b29b      	uxth	r3, r3
 800a7d2:	737b      	strb	r3, [r7, #13]
    uint8_t dow = (uint8_t)(ptr[1]&0xffU);
 800a7d4:	693b      	ldr	r3, [r7, #16]
 800a7d6:	3302      	adds	r3, #2
 800a7d8:	881b      	ldrh	r3, [r3, #0]
 800a7da:	733b      	strb	r3, [r7, #12]
    uint8_t hour =(uint8_t)(ptr[2]>>8);
 800a7dc:	693b      	ldr	r3, [r7, #16]
 800a7de:	3304      	adds	r3, #4
 800a7e0:	881b      	ldrh	r3, [r3, #0]
 800a7e2:	0a1b      	lsrs	r3, r3, #8
 800a7e4:	b29b      	uxth	r3, r3
 800a7e6:	72fb      	strb	r3, [r7, #11]
    uint8_t min = (uint8_t)(ptr[2]&0xffU);
 800a7e8:	693b      	ldr	r3, [r7, #16]
 800a7ea:	3304      	adds	r3, #4
 800a7ec:	881b      	ldrh	r3, [r3, #0]
 800a7ee:	72bb      	strb	r3, [r7, #10]
    uint8_t giay =(uint8_t)(ptr[3]>>8);
 800a7f0:	693b      	ldr	r3, [r7, #16]
 800a7f2:	3306      	adds	r3, #6
 800a7f4:	881b      	ldrh	r3, [r3, #0]
 800a7f6:	0a1b      	lsrs	r3, r3, #8
 800a7f8:	b29b      	uxth	r3, r3
 800a7fa:	727b      	strb	r3, [r7, #9]

    if(cmd==ADR_REG_HOLDING_UPDATE_REALTIME)
 800a7fc:	8afb      	ldrh	r3, [r7, #22]
 800a7fe:	2b64      	cmp	r3, #100	@ 0x64
 800a800:	d10c      	bne.n	800a81c <SlaverSerial_MessagePresetMutilHandle+0x80>
    {
        Realtime_UpdateWithDayOfWeek( year,month,date,dow,hour,min,giay);
 800a802:	7b3c      	ldrb	r4, [r7, #12]
 800a804:	7b7a      	ldrb	r2, [r7, #13]
 800a806:	7bb9      	ldrb	r1, [r7, #14]
 800a808:	7bf8      	ldrb	r0, [r7, #15]
 800a80a:	7a7b      	ldrb	r3, [r7, #9]
 800a80c:	9302      	str	r3, [sp, #8]
 800a80e:	7abb      	ldrb	r3, [r7, #10]
 800a810:	9301      	str	r3, [sp, #4]
 800a812:	7afb      	ldrb	r3, [r7, #11]
 800a814:	9300      	str	r3, [sp, #0]
 800a816:	4623      	mov	r3, r4
 800a818:	f7fa fe0a 	bl	8005430 <Realtime_UpdateWithDayOfWeek>
    }

}
 800a81c:	bf00      	nop
 800a81e:	371c      	adds	r7, #28
 800a820:	46bd      	mov	sp, r7
 800a822:	bd90      	pop	{r4, r7, pc}
 800a824:	200018e0 	.word	0x200018e0

0800a828 <SlaverSerial_MessageHandle>:

void SlaverSerial_MessageHandle(Packet_Modbus_Slaver * msg)
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	b082      	sub	sp, #8
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	6078      	str	r0, [r7, #4]
    MsgHandle_Active();
 800a830:	f7ff ff66 	bl	800a700 <MsgHandle_Active>
    // xử lí lệnh ghi xuống từ máy tính
    switch(msg->funtion)
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	785b      	ldrb	r3, [r3, #1]
 800a838:	3b03      	subs	r3, #3
 800a83a:	2b0d      	cmp	r3, #13
 800a83c:	d82f      	bhi.n	800a89e <SlaverSerial_MessageHandle+0x76>
 800a83e:	a201      	add	r2, pc, #4	@ (adr r2, 800a844 <SlaverSerial_MessageHandle+0x1c>)
 800a840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a844:	0800a87d 	.word	0x0800a87d
 800a848:	0800a88d 	.word	0x0800a88d
 800a84c:	0800a885 	.word	0x0800a885
 800a850:	0800a89d 	.word	0x0800a89d
 800a854:	0800a89f 	.word	0x0800a89f
 800a858:	0800a89f 	.word	0x0800a89f
 800a85c:	0800a89f 	.word	0x0800a89f
 800a860:	0800a89f 	.word	0x0800a89f
 800a864:	0800a89f 	.word	0x0800a89f
 800a868:	0800a89f 	.word	0x0800a89f
 800a86c:	0800a89f 	.word	0x0800a89f
 800a870:	0800a89f 	.word	0x0800a89f
 800a874:	0800a89f 	.word	0x0800a89f
 800a878:	0800a895 	.word	0x0800a895
    {
        case READ_HOLDING_REGISTERS://0x03 The master request one or more register from holding register
        {
            SlaverSerial_MessageReadHoldingHandle(msg);
 800a87c:	6878      	ldr	r0, [r7, #4]
 800a87e:	f7ff ff4b 	bl	800a718 <SlaverSerial_MessageReadHoldingHandle>
        }
        break;
 800a882:	e00c      	b.n	800a89e <SlaverSerial_MessageHandle+0x76>
        case FORCE_SINGLE_COIL:    //0x05 write one coin
        {
        	SlaveSerial_WriteSigleCoil(msg);
 800a884:	6878      	ldr	r0, [r7, #4]
 800a886:	f7ff ff51 	bl	800a72c <SlaveSerial_WriteSigleCoil>
        }
        break;
 800a88a:	e008      	b.n	800a89e <SlaverSerial_MessageHandle+0x76>

        }
        break;
        case READ_INPUT_REGISTERS:
        {
            SlaverSerial_MessageReadInputHandle(msg);
 800a88c:	6878      	ldr	r0, [r7, #4]
 800a88e:	f7ff ff69 	bl	800a764 <SlaverSerial_MessageReadInputHandle>
        }
        break;
 800a892:	e004      	b.n	800a89e <SlaverSerial_MessageHandle+0x76>
        case PRESET_MULTIPLE_REGISTERS://0x10 : The master writes values multiple holding register at once.
        {
            SlaverSerial_MessagePresetMutilHandle(msg);
 800a894:	6878      	ldr	r0, [r7, #4]
 800a896:	f7ff ff81 	bl	800a79c <SlaverSerial_MessagePresetMutilHandle>

        }
        break;
 800a89a:	e000      	b.n	800a89e <SlaverSerial_MessageHandle+0x76>
        break;
 800a89c:	bf00      	nop
    }
}
 800a89e:	bf00      	nop
 800a8a0:	3708      	adds	r7, #8
 800a8a2:	46bd      	mov	sp, r7
 800a8a4:	bd80      	pop	{r7, pc}
 800a8a6:	bf00      	nop

0800a8a8 <SlaverSerial_Update>:
void SlaverSerial_Update(Packet_Modbus_Slaver * msg)
{
 800a8a8:	b480      	push	{r7}
 800a8aa:	b083      	sub	sp, #12
 800a8ac:	af00      	add	r7, sp, #0
 800a8ae:	6078      	str	r0, [r7, #4]
    switch(msg->funtion)
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	785b      	ldrb	r3, [r3, #1]
 800a8b4:	2b03      	cmp	r3, #3
 800a8b6:	d002      	beq.n	800a8be <SlaverSerial_Update+0x16>
 800a8b8:	2b04      	cmp	r3, #4
 800a8ba:	d101      	bne.n	800a8c0 <SlaverSerial_Update+0x18>
    {
        case READ_INPUT_REGISTERS:
        {

        }
        break;
 800a8bc:	e000      	b.n	800a8c0 <SlaverSerial_Update+0x18>
        case READ_HOLDING_REGISTERS:
        {

        }
        break;
 800a8be:	bf00      	nop
    }
}
 800a8c0:	bf00      	nop
 800a8c2:	370c      	adds	r7, #12
 800a8c4:	46bd      	mov	sp, r7
 800a8c6:	bc80      	pop	{r7}
 800a8c8:	4770      	bx	lr
	...

0800a8cc <PacketComp_Init>:


Packet_Modbus_Slaver packet_comp; // gói dữ liệu comport

void PacketComp_Init(void)
{
 800a8cc:	b480      	push	{r7}
 800a8ce:	af00      	add	r7, sp, #0
    packet_comp.id_slaver=SLAVER_ADDRESS;
 800a8d0:	4b0c      	ldr	r3, [pc, #48]	@ (800a904 <PacketComp_Init+0x38>)
 800a8d2:	2211      	movs	r2, #17
 800a8d4:	701a      	strb	r2, [r3, #0]
    packet_comp.buf_recv=(uint8_t *)rx_data;
 800a8d6:	4b0b      	ldr	r3, [pc, #44]	@ (800a904 <PacketComp_Init+0x38>)
 800a8d8:	4a0b      	ldr	r2, [pc, #44]	@ (800a908 <PacketComp_Init+0x3c>)
 800a8da:	611a      	str	r2, [r3, #16]
    packet_comp.buf_resp=buf_send_m_comp;
 800a8dc:	4b09      	ldr	r3, [pc, #36]	@ (800a904 <PacketComp_Init+0x38>)
 800a8de:	4a0b      	ldr	r2, [pc, #44]	@ (800a90c <PacketComp_Init+0x40>)
 800a8e0:	615a      	str	r2, [r3, #20]
    packet_comp.size_buf_recv=BUFFER_SIZE;
 800a8e2:	4b08      	ldr	r3, [pc, #32]	@ (800a904 <PacketComp_Init+0x38>)
 800a8e4:	2264      	movs	r2, #100	@ 0x64
 800a8e6:	811a      	strh	r2, [r3, #8]
    packet_comp.size_buf_resp=BUFFER_SIZE;
 800a8e8:	4b06      	ldr	r3, [pc, #24]	@ (800a904 <PacketComp_Init+0x38>)
 800a8ea:	2264      	movs	r2, #100	@ 0x64
 800a8ec:	819a      	strh	r2, [r3, #12]
    packet_comp.OnMessageRecvHandle=SlaverSerial_MessageHandle;
 800a8ee:	4b05      	ldr	r3, [pc, #20]	@ (800a904 <PacketComp_Init+0x38>)
 800a8f0:	4a07      	ldr	r2, [pc, #28]	@ (800a910 <PacketComp_Init+0x44>)
 800a8f2:	619a      	str	r2, [r3, #24]
    packet_comp.systemInforRefresh=SlaverSerial_Update;
 800a8f4:	4b03      	ldr	r3, [pc, #12]	@ (800a904 <PacketComp_Init+0x38>)
 800a8f6:	4a07      	ldr	r2, [pc, #28]	@ (800a914 <PacketComp_Init+0x48>)
 800a8f8:	61da      	str	r2, [r3, #28]
}
 800a8fa:	bf00      	nop
 800a8fc:	46bd      	mov	sp, r7
 800a8fe:	bc80      	pop	{r7}
 800a900:	4770      	bx	lr
 800a902:	bf00      	nop
 800a904:	2000312c 	.word	0x2000312c
 800a908:	2000314c 	.word	0x2000314c
 800a90c:	200030c8 	.word	0x200030c8
 800a910:	0800a829 	.word	0x0800a829
 800a914:	0800a8a9 	.word	0x0800a8a9

0800a918 <ModbusSlaverComp_Init>:

void ModbusSlaverComp_Init(void)
{
 800a918:	b580      	push	{r7, lr}
 800a91a:	af00      	add	r7, sp, #0
    PacketComp_Init();
 800a91c:	f7ff ffd6 	bl	800a8cc <PacketComp_Init>
}
 800a920:	bf00      	nop
 800a922:	bd80      	pop	{r7, pc}

0800a924 <__NVIC_EnableIRQ>:
{
 800a924:	b480      	push	{r7}
 800a926:	b083      	sub	sp, #12
 800a928:	af00      	add	r7, sp, #0
 800a92a:	4603      	mov	r3, r0
 800a92c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a92e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a932:	2b00      	cmp	r3, #0
 800a934:	db0b      	blt.n	800a94e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a936:	79fb      	ldrb	r3, [r7, #7]
 800a938:	f003 021f 	and.w	r2, r3, #31
 800a93c:	4906      	ldr	r1, [pc, #24]	@ (800a958 <__NVIC_EnableIRQ+0x34>)
 800a93e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a942:	095b      	lsrs	r3, r3, #5
 800a944:	2001      	movs	r0, #1
 800a946:	fa00 f202 	lsl.w	r2, r0, r2
 800a94a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800a94e:	bf00      	nop
 800a950:	370c      	adds	r7, #12
 800a952:	46bd      	mov	sp, r7
 800a954:	bc80      	pop	{r7}
 800a956:	4770      	bx	lr
 800a958:	e000e100 	.word	0xe000e100

0800a95c <CRC16_CCITT_FALSE>:
volatile uint8_t crc_check[2];
extern DS1307_STRUCT data_rtc;
extern MsgCanTranmitTypeDef DataCanMsg;
static uint8_t status_Tx=TX_READY;
uint16_t CRC16_CCITT_FALSE(volatile uint8_t *data, uint16_t length)
{
 800a95c:	b480      	push	{r7}
 800a95e:	b085      	sub	sp, #20
 800a960:	af00      	add	r7, sp, #0
 800a962:	6078      	str	r0, [r7, #4]
 800a964:	460b      	mov	r3, r1
 800a966:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF; // Giá trị khởi tạo
 800a968:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a96c:	81fb      	strh	r3, [r7, #14]
    uint16_t polynomial = 0x1021; // Đa thức CRC-16 CCITT
 800a96e:	f241 0321 	movw	r3, #4129	@ 0x1021
 800a972:	813b      	strh	r3, [r7, #8]

    for (uint16_t i = 0; i < length; i++)
 800a974:	2300      	movs	r3, #0
 800a976:	81bb      	strh	r3, [r7, #12]
 800a978:	e027      	b.n	800a9ca <CRC16_CCITT_FALSE+0x6e>
    {
        crc ^= (data[i] << 8);
 800a97a:	89bb      	ldrh	r3, [r7, #12]
 800a97c:	687a      	ldr	r2, [r7, #4]
 800a97e:	4413      	add	r3, r2
 800a980:	781b      	ldrb	r3, [r3, #0]
 800a982:	b2db      	uxtb	r3, r3
 800a984:	021b      	lsls	r3, r3, #8
 800a986:	b21a      	sxth	r2, r3
 800a988:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a98c:	4053      	eors	r3, r2
 800a98e:	b21b      	sxth	r3, r3
 800a990:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++)
 800a992:	2300      	movs	r3, #0
 800a994:	72fb      	strb	r3, [r7, #11]
 800a996:	e012      	b.n	800a9be <CRC16_CCITT_FALSE+0x62>
        {
            if (crc & 0x8000)
 800a998:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	da08      	bge.n	800a9b2 <CRC16_CCITT_FALSE+0x56>
                crc = (crc << 1) ^ polynomial;
 800a9a0:	89fb      	ldrh	r3, [r7, #14]
 800a9a2:	005b      	lsls	r3, r3, #1
 800a9a4:	b21a      	sxth	r2, r3
 800a9a6:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800a9aa:	4053      	eors	r3, r2
 800a9ac:	b21b      	sxth	r3, r3
 800a9ae:	81fb      	strh	r3, [r7, #14]
 800a9b0:	e002      	b.n	800a9b8 <CRC16_CCITT_FALSE+0x5c>
            else
                crc <<= 1;
 800a9b2:	89fb      	ldrh	r3, [r7, #14]
 800a9b4:	005b      	lsls	r3, r3, #1
 800a9b6:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++)
 800a9b8:	7afb      	ldrb	r3, [r7, #11]
 800a9ba:	3301      	adds	r3, #1
 800a9bc:	72fb      	strb	r3, [r7, #11]
 800a9be:	7afb      	ldrb	r3, [r7, #11]
 800a9c0:	2b07      	cmp	r3, #7
 800a9c2:	d9e9      	bls.n	800a998 <CRC16_CCITT_FALSE+0x3c>
    for (uint16_t i = 0; i < length; i++)
 800a9c4:	89bb      	ldrh	r3, [r7, #12]
 800a9c6:	3301      	adds	r3, #1
 800a9c8:	81bb      	strh	r3, [r7, #12]
 800a9ca:	89ba      	ldrh	r2, [r7, #12]
 800a9cc:	887b      	ldrh	r3, [r7, #2]
 800a9ce:	429a      	cmp	r2, r3
 800a9d0:	d3d3      	bcc.n	800a97a <CRC16_CCITT_FALSE+0x1e>
        }
    }
    return crc;
 800a9d2:	89fb      	ldrh	r3, [r7, #14]
}
 800a9d4:	4618      	mov	r0, r3
 800a9d6:	3714      	adds	r7, #20
 800a9d8:	46bd      	mov	sp, r7
 800a9da:	bc80      	pop	{r7}
 800a9dc:	4770      	bx	lr
	...

0800a9e0 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
 800a9e0:	b480      	push	{r7}
 800a9e2:	af00      	add	r7, sp, #0
	if((USART3->SR& USART_SR_RXNE)== USART_SR_RXNE)/*wait RXNE==1: Received data is ready to be read.*/
 800a9e4:	4b1d      	ldr	r3, [pc, #116]	@ (800aa5c <USART3_IRQHandler+0x7c>)
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	f003 0320 	and.w	r3, r3, #32
 800a9ec:	2b20      	cmp	r3, #32
 800a9ee:	d12f      	bne.n	800aa50 <USART3_IRQHandler+0x70>
	{
        rx_data_interrupt=(uint8_t)USART3->DR;/*read data in register RDR so clear bit RXNE (RXNE=0)*/;
 800a9f0:	4b1a      	ldr	r3, [pc, #104]	@ (800aa5c <USART3_IRQHandler+0x7c>)
 800a9f2:	685b      	ldr	r3, [r3, #4]
 800a9f4:	b2da      	uxtb	r2, r3
 800a9f6:	4b1a      	ldr	r3, [pc, #104]	@ (800aa60 <USART3_IRQHandler+0x80>)
 800a9f8:	701a      	strb	r2, [r3, #0]
        if(cout_receive==0x00U)
 800a9fa:	4b1a      	ldr	r3, [pc, #104]	@ (800aa64 <USART3_IRQHandler+0x84>)
 800a9fc:	881b      	ldrh	r3, [r3, #0]
 800a9fe:	b29b      	uxth	r3, r3
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d102      	bne.n	800aa0a <USART3_IRQHandler+0x2a>
        {
        	uartStatus.status_uart=MID_UART;
 800aa04:	4b18      	ldr	r3, [pc, #96]	@ (800aa68 <USART3_IRQHandler+0x88>)
 800aa06:	2201      	movs	r2, #1
 800aa08:	70da      	strb	r2, [r3, #3]
        }
        if(cout_receive<253)
 800aa0a:	4b16      	ldr	r3, [pc, #88]	@ (800aa64 <USART3_IRQHandler+0x84>)
 800aa0c:	881b      	ldrh	r3, [r3, #0]
 800aa0e:	b29b      	uxth	r3, r3
 800aa10:	2bfc      	cmp	r3, #252	@ 0xfc
 800aa12:	d80f      	bhi.n	800aa34 <USART3_IRQHandler+0x54>
        {
			rx_data[cout_receive]=rx_data_interrupt;
 800aa14:	4b13      	ldr	r3, [pc, #76]	@ (800aa64 <USART3_IRQHandler+0x84>)
 800aa16:	881b      	ldrh	r3, [r3, #0]
 800aa18:	b29b      	uxth	r3, r3
 800aa1a:	461a      	mov	r2, r3
 800aa1c:	4b10      	ldr	r3, [pc, #64]	@ (800aa60 <USART3_IRQHandler+0x80>)
 800aa1e:	781b      	ldrb	r3, [r3, #0]
 800aa20:	b2d9      	uxtb	r1, r3
 800aa22:	4b12      	ldr	r3, [pc, #72]	@ (800aa6c <USART3_IRQHandler+0x8c>)
 800aa24:	5499      	strb	r1, [r3, r2]
			++cout_receive;
 800aa26:	4b0f      	ldr	r3, [pc, #60]	@ (800aa64 <USART3_IRQHandler+0x84>)
 800aa28:	881b      	ldrh	r3, [r3, #0]
 800aa2a:	b29b      	uxth	r3, r3
 800aa2c:	3301      	adds	r3, #1
 800aa2e:	b29a      	uxth	r2, r3
 800aa30:	4b0c      	ldr	r3, [pc, #48]	@ (800aa64 <USART3_IRQHandler+0x84>)
 800aa32:	801a      	strh	r2, [r3, #0]
        }
        uartStatus.timer_end=0x00U;
 800aa34:	4b0c      	ldr	r3, [pc, #48]	@ (800aa68 <USART3_IRQHandler+0x88>)
 800aa36:	2200      	movs	r2, #0
 800aa38:	701a      	strb	r2, [r3, #0]
        if(cout_receive>=253)
 800aa3a:	4b0a      	ldr	r3, [pc, #40]	@ (800aa64 <USART3_IRQHandler+0x84>)
 800aa3c:	881b      	ldrh	r3, [r3, #0]
 800aa3e:	b29b      	uxth	r3, r3
 800aa40:	2bfc      	cmp	r3, #252	@ 0xfc
 800aa42:	d905      	bls.n	800aa50 <USART3_IRQHandler+0x70>
        {
        	uartStatus.complete_256=0x01U;
 800aa44:	4b08      	ldr	r3, [pc, #32]	@ (800aa68 <USART3_IRQHandler+0x88>)
 800aa46:	2201      	movs	r2, #1
 800aa48:	709a      	strb	r2, [r3, #2]
        	uartStatus.status_uart=START;
 800aa4a:	4b07      	ldr	r3, [pc, #28]	@ (800aa68 <USART3_IRQHandler+0x88>)
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	70da      	strb	r2, [r3, #3]
        }
	}
	if((USART3->SR&(uint32_t)(1<<3))!=0)/*ORE==1*/
 800aa50:	4b02      	ldr	r3, [pc, #8]	@ (800aa5c <USART3_IRQHandler+0x7c>)
 800aa52:	681b      	ldr	r3, [r3, #0]
    {
		/*Overrun error is detected*/
    }
}
 800aa54:	bf00      	nop
 800aa56:	46bd      	mov	sp, r7
 800aa58:	bc80      	pop	{r7}
 800aa5a:	4770      	bx	lr
 800aa5c:	40004800 	.word	0x40004800
 800aa60:	2000325d 	.word	0x2000325d
 800aa64:	2000325e 	.word	0x2000325e
 800aa68:	20003258 	.word	0x20003258
 800aa6c:	2000314c 	.word	0x2000314c

0800aa70 <Uart_Init>:

void Uart_Init(void)
{
 800aa70:	b580      	push	{r7, lr}
 800aa72:	af00      	add	r7, sp, #0
	  //HAL_UART_Transmit(&huart3,tx_data, sizeof(tx_data), 100);
	RCC->APB2ENR |= RCC_APB2ENR_IOPBEN;    // Enable GPIOB
 800aa74:	4b22      	ldr	r3, [pc, #136]	@ (800ab00 <Uart_Init+0x90>)
 800aa76:	699b      	ldr	r3, [r3, #24]
 800aa78:	4a21      	ldr	r2, [pc, #132]	@ (800ab00 <Uart_Init+0x90>)
 800aa7a:	f043 0308 	orr.w	r3, r3, #8
 800aa7e:	6193      	str	r3, [r2, #24]
	RCC->APB1ENR |= RCC_APB1ENR_USART3EN; // Enable USART3
 800aa80:	4b1f      	ldr	r3, [pc, #124]	@ (800ab00 <Uart_Init+0x90>)
 800aa82:	69db      	ldr	r3, [r3, #28]
 800aa84:	4a1e      	ldr	r2, [pc, #120]	@ (800ab00 <Uart_Init+0x90>)
 800aa86:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800aa8a:	61d3      	str	r3, [r2, #28]
	// PB10 - TX
	GPIOB->CRH &= ~(GPIO_CRH_MODE10 | GPIO_CRH_CNF10);
 800aa8c:	4b1d      	ldr	r3, [pc, #116]	@ (800ab04 <Uart_Init+0x94>)
 800aa8e:	685b      	ldr	r3, [r3, #4]
 800aa90:	4a1c      	ldr	r2, [pc, #112]	@ (800ab04 <Uart_Init+0x94>)
 800aa92:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800aa96:	6053      	str	r3, [r2, #4]
	GPIOB->CRH |=  (GPIO_CRH_MODE10_1 | GPIO_CRH_MODE10_0);  // Output 50MHz
 800aa98:	4b1a      	ldr	r3, [pc, #104]	@ (800ab04 <Uart_Init+0x94>)
 800aa9a:	685b      	ldr	r3, [r3, #4]
 800aa9c:	4a19      	ldr	r2, [pc, #100]	@ (800ab04 <Uart_Init+0x94>)
 800aa9e:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800aaa2:	6053      	str	r3, [r2, #4]
	GPIOB->CRH |=  GPIO_CRH_CNF10_1; // AF Push-Pull
 800aaa4:	4b17      	ldr	r3, [pc, #92]	@ (800ab04 <Uart_Init+0x94>)
 800aaa6:	685b      	ldr	r3, [r3, #4]
 800aaa8:	4a16      	ldr	r2, [pc, #88]	@ (800ab04 <Uart_Init+0x94>)
 800aaaa:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800aaae:	6053      	str	r3, [r2, #4]

	// PB11 - RX
	GPIOB->CRH &= ~(GPIO_CRH_MODE11 | GPIO_CRH_CNF11);
 800aab0:	4b14      	ldr	r3, [pc, #80]	@ (800ab04 <Uart_Init+0x94>)
 800aab2:	685b      	ldr	r3, [r3, #4]
 800aab4:	4a13      	ldr	r2, [pc, #76]	@ (800ab04 <Uart_Init+0x94>)
 800aab6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800aaba:	6053      	str	r3, [r2, #4]
	GPIOB->CRH |=  GPIO_CRH_CNF11_0; // Input floating
 800aabc:	4b11      	ldr	r3, [pc, #68]	@ (800ab04 <Uart_Init+0x94>)
 800aabe:	685b      	ldr	r3, [r3, #4]
 800aac0:	4a10      	ldr	r2, [pc, #64]	@ (800ab04 <Uart_Init+0x94>)
 800aac2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800aac6:	6053      	str	r3, [r2, #4]

	USART3->BRR = 0x0138;  // 115200bps
 800aac8:	4b0f      	ldr	r3, [pc, #60]	@ (800ab08 <Uart_Init+0x98>)
 800aaca:	f44f 729c 	mov.w	r2, #312	@ 0x138
 800aace:	609a      	str	r2, [r3, #8]

	USART3->CR1 |= USART_CR1_TE | USART_CR1_RE;    // Enable TX, RX
 800aad0:	4b0d      	ldr	r3, [pc, #52]	@ (800ab08 <Uart_Init+0x98>)
 800aad2:	68db      	ldr	r3, [r3, #12]
 800aad4:	4a0c      	ldr	r2, [pc, #48]	@ (800ab08 <Uart_Init+0x98>)
 800aad6:	f043 030c 	orr.w	r3, r3, #12
 800aada:	60d3      	str	r3, [r2, #12]
	USART3->CR1 |= USART_CR1_RXNEIE;               // Enable RX interrupt
 800aadc:	4b0a      	ldr	r3, [pc, #40]	@ (800ab08 <Uart_Init+0x98>)
 800aade:	68db      	ldr	r3, [r3, #12]
 800aae0:	4a09      	ldr	r2, [pc, #36]	@ (800ab08 <Uart_Init+0x98>)
 800aae2:	f043 0320 	orr.w	r3, r3, #32
 800aae6:	60d3      	str	r3, [r2, #12]
	USART3->CR1 |= USART_CR1_UE;                   // Enable USART
 800aae8:	4b07      	ldr	r3, [pc, #28]	@ (800ab08 <Uart_Init+0x98>)
 800aaea:	68db      	ldr	r3, [r3, #12]
 800aaec:	4a06      	ldr	r2, [pc, #24]	@ (800ab08 <Uart_Init+0x98>)
 800aaee:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800aaf2:	60d3      	str	r3, [r2, #12]

	NVIC_EnableIRQ(USART3_IRQn);
 800aaf4:	2027      	movs	r0, #39	@ 0x27
 800aaf6:	f7ff ff15 	bl	800a924 <__NVIC_EnableIRQ>

}
 800aafa:	bf00      	nop
 800aafc:	bd80      	pop	{r7, pc}
 800aafe:	bf00      	nop
 800ab00:	40021000 	.word	0x40021000
 800ab04:	40010c00 	.word	0x40010c00
 800ab08:	40004800 	.word	0x40004800

0800ab0c <UART_WaitOnFlagUntilTimeout>:
Status_Tx_Msg UART_WaitOnFlagUntilTimeout(uint32_t Flag,FlagStatus status,uint32_t tickstart,uint32_t Timeout)
{
 800ab0c:	b580      	push	{r7, lr}
 800ab0e:	b084      	sub	sp, #16
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	60f8      	str	r0, [r7, #12]
 800ab14:	607a      	str	r2, [r7, #4]
 800ab16:	603b      	str	r3, [r7, #0]
 800ab18:	460b      	mov	r3, r1
 800ab1a:	72fb      	strb	r3, [r7, #11]
    // Check flag
    while ((((USART3->SR & Flag)==Flag)?SET:RESET)==status)
 800ab1c:	e00c      	b.n	800ab38 <UART_WaitOnFlagUntilTimeout+0x2c>
    {
        // Check timeout
            if ((Timeout == 0U) || ((millis() - tickstart) > Timeout))
 800ab1e:	683b      	ldr	r3, [r7, #0]
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d007      	beq.n	800ab34 <UART_WaitOnFlagUntilTimeout+0x28>
 800ab24:	f7fa f84c 	bl	8004bc0 <millis>
 800ab28:	4602      	mov	r2, r0
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	1ad3      	subs	r3, r2, r3
 800ab2e:	683a      	ldr	r2, [r7, #0]
 800ab30:	429a      	cmp	r2, r3
 800ab32:	d201      	bcs.n	800ab38 <UART_WaitOnFlagUntilTimeout+0x2c>
            {
                return Tx_TIMEOUT;
 800ab34:	2303      	movs	r3, #3
 800ab36:	e00e      	b.n	800ab56 <UART_WaitOnFlagUntilTimeout+0x4a>
    while ((((USART3->SR & Flag)==Flag)?SET:RESET)==status)
 800ab38:	4b09      	ldr	r3, [pc, #36]	@ (800ab60 <UART_WaitOnFlagUntilTimeout+0x54>)
 800ab3a:	681a      	ldr	r2, [r3, #0]
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	4013      	ands	r3, r2
 800ab40:	68fa      	ldr	r2, [r7, #12]
 800ab42:	429a      	cmp	r2, r3
 800ab44:	bf0c      	ite	eq
 800ab46:	2301      	moveq	r3, #1
 800ab48:	2300      	movne	r3, #0
 800ab4a:	b2db      	uxtb	r3, r3
 800ab4c:	461a      	mov	r2, r3
 800ab4e:	7afb      	ldrb	r3, [r7, #11]
 800ab50:	429a      	cmp	r2, r3
 800ab52:	d0e4      	beq.n	800ab1e <UART_WaitOnFlagUntilTimeout+0x12>
            }
    }

    return Tx_OK;
 800ab54:	2300      	movs	r3, #0
}
 800ab56:	4618      	mov	r0, r3
 800ab58:	3710      	adds	r7, #16
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	bd80      	pop	{r7, pc}
 800ab5e:	bf00      	nop
 800ab60:	40004800 	.word	0x40004800

0800ab64 <HAL_USART_TxMsg>:

Status_Tx_Msg  HAL_USART_TxMsg(const uint8_t *data, uint8_t size, uint16_t timeout)
{
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b084      	sub	sp, #16
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	6078      	str	r0, [r7, #4]
 800ab6c:	460b      	mov	r3, r1
 800ab6e:	70fb      	strb	r3, [r7, #3]
 800ab70:	4613      	mov	r3, r2
 800ab72:	803b      	strh	r3, [r7, #0]
	uint32_t milisec_tick=0;
 800ab74:	2300      	movs	r3, #0
 800ab76:	60fb      	str	r3, [r7, #12]
	if(status_Tx==TX_READY)//TX_READY
 800ab78:	4b22      	ldr	r3, [pc, #136]	@ (800ac04 <HAL_USART_TxMsg+0xa0>)
 800ab7a:	781b      	ldrb	r3, [r3, #0]
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d13c      	bne.n	800abfa <HAL_USART_TxMsg+0x96>
	{
		if(data==NULL||(size==0u))
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d002      	beq.n	800ab8c <HAL_USART_TxMsg+0x28>
 800ab86:	78fb      	ldrb	r3, [r7, #3]
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d101      	bne.n	800ab90 <HAL_USART_TxMsg+0x2c>
		{
			return Tx_ERROR;
 800ab8c:	2301      	movs	r3, #1
 800ab8e:	e035      	b.n	800abfc <HAL_USART_TxMsg+0x98>
		}
		status_Tx=TX_BUSY;//TX_BUSY
 800ab90:	4b1c      	ldr	r3, [pc, #112]	@ (800ac04 <HAL_USART_TxMsg+0xa0>)
 800ab92:	2201      	movs	r2, #1
 800ab94:	701a      	strb	r2, [r3, #0]
		milisec_tick=millis();//get milisec;
 800ab96:	f7fa f813 	bl	8004bc0 <millis>
 800ab9a:	60f8      	str	r0, [r7, #12]
		while(size>0)
 800ab9c:	e017      	b.n	800abce <HAL_USART_TxMsg+0x6a>
		{
			if(UART_WaitOnFlagUntilTimeout(USART_SR_TXE,RESET,milisec_tick,timeout)!=Tx_OK)
 800ab9e:	883b      	ldrh	r3, [r7, #0]
 800aba0:	68fa      	ldr	r2, [r7, #12]
 800aba2:	2100      	movs	r1, #0
 800aba4:	2080      	movs	r0, #128	@ 0x80
 800aba6:	f7ff ffb1 	bl	800ab0c <UART_WaitOnFlagUntilTimeout>
 800abaa:	4603      	mov	r3, r0
 800abac:	2b00      	cmp	r3, #0
 800abae:	d004      	beq.n	800abba <HAL_USART_TxMsg+0x56>
			{
				status_Tx=TX_BUSY;
 800abb0:	4b14      	ldr	r3, [pc, #80]	@ (800ac04 <HAL_USART_TxMsg+0xa0>)
 800abb2:	2201      	movs	r2, #1
 800abb4:	701a      	strb	r2, [r3, #0]
				return Tx_TIMEOUT;
 800abb6:	2303      	movs	r3, #3
 800abb8:	e020      	b.n	800abfc <HAL_USART_TxMsg+0x98>
			}
			{
			 USART3->DR =(uint8_t)(*data);
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	781a      	ldrb	r2, [r3, #0]
 800abbe:	4b12      	ldr	r3, [pc, #72]	@ (800ac08 <HAL_USART_TxMsg+0xa4>)
 800abc0:	605a      	str	r2, [r3, #4]
			 data++;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	3301      	adds	r3, #1
 800abc6:	607b      	str	r3, [r7, #4]
			}
			size--;
 800abc8:	78fb      	ldrb	r3, [r7, #3]
 800abca:	3b01      	subs	r3, #1
 800abcc:	70fb      	strb	r3, [r7, #3]
		while(size>0)
 800abce:	78fb      	ldrb	r3, [r7, #3]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d1e4      	bne.n	800ab9e <HAL_USART_TxMsg+0x3a>
		}
		if(UART_WaitOnFlagUntilTimeout(USART_SR_TC,RESET,milisec_tick,timeout)!=Tx_OK)
 800abd4:	883b      	ldrh	r3, [r7, #0]
 800abd6:	68fa      	ldr	r2, [r7, #12]
 800abd8:	2100      	movs	r1, #0
 800abda:	2040      	movs	r0, #64	@ 0x40
 800abdc:	f7ff ff96 	bl	800ab0c <UART_WaitOnFlagUntilTimeout>
 800abe0:	4603      	mov	r3, r0
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d004      	beq.n	800abf0 <HAL_USART_TxMsg+0x8c>
		{
			status_Tx=TX_BUSY;
 800abe6:	4b07      	ldr	r3, [pc, #28]	@ (800ac04 <HAL_USART_TxMsg+0xa0>)
 800abe8:	2201      	movs	r2, #1
 800abea:	701a      	strb	r2, [r3, #0]
			return Tx_TIMEOUT;
 800abec:	2303      	movs	r3, #3
 800abee:	e005      	b.n	800abfc <HAL_USART_TxMsg+0x98>
		}
		status_Tx=0;
 800abf0:	4b04      	ldr	r3, [pc, #16]	@ (800ac04 <HAL_USART_TxMsg+0xa0>)
 800abf2:	2200      	movs	r2, #0
 800abf4:	701a      	strb	r2, [r3, #0]
		return Tx_OK;
 800abf6:	2300      	movs	r3, #0
 800abf8:	e000      	b.n	800abfc <HAL_USART_TxMsg+0x98>
		//End_of_transition
//	    USART1->ICR |=USART_ICR_TCCF;/*Writing 1 to this bit clears the TC flag in the USART_ISR register.*/
	}
	return Tx_ERROR;
 800abfa:	2301      	movs	r3, #1
}
 800abfc:	4618      	mov	r0, r3
 800abfe:	3710      	adds	r7, #16
 800ac00:	46bd      	mov	sp, r7
 800ac02:	bd80      	pop	{r7, pc}
 800ac04:	2000326a 	.word	0x2000326a
 800ac08:	40004800 	.word	0x40004800

0800ac0c <itoacode>:
// Hàm chuyển đổi từ uint16_t sang chuỗi ký tự
void itoacode(uint16_t value, uint8_t *buffer, int radix) {
 800ac0c:	b480      	push	{r7}
 800ac0e:	b08b      	sub	sp, #44	@ 0x2c
 800ac10:	af00      	add	r7, sp, #0
 800ac12:	4603      	mov	r3, r0
 800ac14:	60b9      	str	r1, [r7, #8]
 800ac16:	607a      	str	r2, [r7, #4]
 800ac18:	81fb      	strh	r3, [r7, #14]
    int i = 0;
 800ac1a:	2300      	movs	r3, #0
 800ac1c:	627b      	str	r3, [r7, #36]	@ 0x24
    int isNegative = 0;
 800ac1e:	2300      	movs	r3, #0
 800ac20:	61bb      	str	r3, [r7, #24]
    int is10 = 0;
 800ac22:	2300      	movs	r3, #0
 800ac24:	623b      	str	r3, [r7, #32]
    // Xử lý trường hợp giá trị âm (chỉ áp dụng cho radix = 10)
    if (value < 0 && radix == 10) {
        isNegative = 1;
        value = -value;
    }
    if (value < 10 ) {
 800ac26:	89fb      	ldrh	r3, [r7, #14]
 800ac28:	2b09      	cmp	r3, #9
 800ac2a:	d801      	bhi.n	800ac30 <itoacode+0x24>
    	is10 = 1;//nho hon 10
 800ac2c:	2301      	movs	r3, #1
 800ac2e:	623b      	str	r3, [r7, #32]
    }
    // Chuyển đổi giá trị thành chuỗi ngược
    do {
        int digit = value % radix;
 800ac30:	89fb      	ldrh	r3, [r7, #14]
 800ac32:	687a      	ldr	r2, [r7, #4]
 800ac34:	fb93 f2f2 	sdiv	r2, r3, r2
 800ac38:	6879      	ldr	r1, [r7, #4]
 800ac3a:	fb01 f202 	mul.w	r2, r1, r2
 800ac3e:	1a9b      	subs	r3, r3, r2
 800ac40:	617b      	str	r3, [r7, #20]
        buffer[i++] = (digit < 10) ? (digit + '0') : (digit - 10 + 'A');
 800ac42:	697b      	ldr	r3, [r7, #20]
 800ac44:	2b09      	cmp	r3, #9
 800ac46:	dc04      	bgt.n	800ac52 <itoacode+0x46>
 800ac48:	697b      	ldr	r3, [r7, #20]
 800ac4a:	b2db      	uxtb	r3, r3
 800ac4c:	3330      	adds	r3, #48	@ 0x30
 800ac4e:	b2db      	uxtb	r3, r3
 800ac50:	e003      	b.n	800ac5a <itoacode+0x4e>
 800ac52:	697b      	ldr	r3, [r7, #20]
 800ac54:	b2db      	uxtb	r3, r3
 800ac56:	3337      	adds	r3, #55	@ 0x37
 800ac58:	b2db      	uxtb	r3, r3
 800ac5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac5c:	1c51      	adds	r1, r2, #1
 800ac5e:	6279      	str	r1, [r7, #36]	@ 0x24
 800ac60:	4611      	mov	r1, r2
 800ac62:	68ba      	ldr	r2, [r7, #8]
 800ac64:	440a      	add	r2, r1
 800ac66:	7013      	strb	r3, [r2, #0]
        value /= radix;
 800ac68:	89fa      	ldrh	r2, [r7, #14]
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	fb92 f3f3 	sdiv	r3, r2, r3
 800ac70:	81fb      	strh	r3, [r7, #14]
    } while (value > 0);
 800ac72:	89fb      	ldrh	r3, [r7, #14]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d1db      	bne.n	800ac30 <itoacode+0x24>

    // Nếu là giá trị âm và radix là 10, thêm dấu âm
    if (isNegative && radix == 10) {
 800ac78:	69bb      	ldr	r3, [r7, #24]
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d00a      	beq.n	800ac94 <itoacode+0x88>
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	2b0a      	cmp	r3, #10
 800ac82:	d107      	bne.n	800ac94 <itoacode+0x88>
        buffer[i++] = '-';
 800ac84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac86:	1c5a      	adds	r2, r3, #1
 800ac88:	627a      	str	r2, [r7, #36]	@ 0x24
 800ac8a:	461a      	mov	r2, r3
 800ac8c:	68bb      	ldr	r3, [r7, #8]
 800ac8e:	4413      	add	r3, r2
 800ac90:	222d      	movs	r2, #45	@ 0x2d
 800ac92:	701a      	strb	r2, [r3, #0]
    }
    if(is10==1)
 800ac94:	6a3b      	ldr	r3, [r7, #32]
 800ac96:	2b01      	cmp	r3, #1
 800ac98:	d107      	bne.n	800acaa <itoacode+0x9e>
    {
    	buffer[i++]='0';
 800ac9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac9c:	1c5a      	adds	r2, r3, #1
 800ac9e:	627a      	str	r2, [r7, #36]	@ 0x24
 800aca0:	461a      	mov	r2, r3
 800aca2:	68bb      	ldr	r3, [r7, #8]
 800aca4:	4413      	add	r3, r2
 800aca6:	2230      	movs	r2, #48	@ 0x30
 800aca8:	701a      	strb	r2, [r3, #0]
    }
    // Đảo chuỗi để có giá trị đúng
    for (int j = 0; j < i / 2; j++) {
 800acaa:	2300      	movs	r3, #0
 800acac:	61fb      	str	r3, [r7, #28]
 800acae:	e01a      	b.n	800ace6 <itoacode+0xda>
        char temp = buffer[j];
 800acb0:	69fb      	ldr	r3, [r7, #28]
 800acb2:	68ba      	ldr	r2, [r7, #8]
 800acb4:	4413      	add	r3, r2
 800acb6:	781b      	ldrb	r3, [r3, #0]
 800acb8:	74fb      	strb	r3, [r7, #19]
        buffer[j] = buffer[i - j - 1];
 800acba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800acbc:	69fb      	ldr	r3, [r7, #28]
 800acbe:	1ad3      	subs	r3, r2, r3
 800acc0:	3b01      	subs	r3, #1
 800acc2:	68ba      	ldr	r2, [r7, #8]
 800acc4:	441a      	add	r2, r3
 800acc6:	69fb      	ldr	r3, [r7, #28]
 800acc8:	68b9      	ldr	r1, [r7, #8]
 800acca:	440b      	add	r3, r1
 800accc:	7812      	ldrb	r2, [r2, #0]
 800acce:	701a      	strb	r2, [r3, #0]
        buffer[i - j - 1] = temp;
 800acd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800acd2:	69fb      	ldr	r3, [r7, #28]
 800acd4:	1ad3      	subs	r3, r2, r3
 800acd6:	3b01      	subs	r3, #1
 800acd8:	68ba      	ldr	r2, [r7, #8]
 800acda:	4413      	add	r3, r2
 800acdc:	7cfa      	ldrb	r2, [r7, #19]
 800acde:	701a      	strb	r2, [r3, #0]
    for (int j = 0; j < i / 2; j++) {
 800ace0:	69fb      	ldr	r3, [r7, #28]
 800ace2:	3301      	adds	r3, #1
 800ace4:	61fb      	str	r3, [r7, #28]
 800ace6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ace8:	0fda      	lsrs	r2, r3, #31
 800acea:	4413      	add	r3, r2
 800acec:	105b      	asrs	r3, r3, #1
 800acee:	461a      	mov	r2, r3
 800acf0:	69fb      	ldr	r3, [r7, #28]
 800acf2:	4293      	cmp	r3, r2
 800acf4:	dbdc      	blt.n	800acb0 <itoacode+0xa4>
    }

    // Kết thúc chuỗi
    buffer[i] = '\0';
 800acf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acf8:	68ba      	ldr	r2, [r7, #8]
 800acfa:	4413      	add	r3, r2
 800acfc:	2200      	movs	r2, #0
 800acfe:	701a      	strb	r2, [r3, #0]
}
 800ad00:	bf00      	nop
 800ad02:	372c      	adds	r7, #44	@ 0x2c
 800ad04:	46bd      	mov	sp, r7
 800ad06:	bc80      	pop	{r7}
 800ad08:	4770      	bx	lr
	...

0800ad0c <Task_uart>:
void Task_uart(void)
{
 800ad0c:	b590      	push	{r4, r7, lr}
 800ad0e:	b089      	sub	sp, #36	@ 0x24
 800ad10:	af00      	add	r7, sp, #0
	uint16_t crc=0;
 800ad12:	2300      	movs	r3, #0
 800ad14:	83bb      	strh	r3, [r7, #28]
	MsgCanTranmitTypeDef DataCan;
	uint8_t count[6];
	static uint32_t count_uart=0x01U;
	if(uartStatus.complete_256==0x01u)
 800ad16:	4b4a      	ldr	r3, [pc, #296]	@ (800ae40 <Task_uart+0x134>)
 800ad18:	789b      	ldrb	r3, [r3, #2]
 800ad1a:	b2db      	uxtb	r3, r3
 800ad1c:	2b01      	cmp	r3, #1
 800ad1e:	d14f      	bne.n	800adc0 <Task_uart+0xb4>
	{
		uartStatus.complete_256=0x00U;
 800ad20:	4b47      	ldr	r3, [pc, #284]	@ (800ae40 <Task_uart+0x134>)
 800ad22:	2200      	movs	r2, #0
 800ad24:	709a      	strb	r2, [r3, #2]
		packet_comp.len_buf_recv=cout_receive;
 800ad26:	4b47      	ldr	r3, [pc, #284]	@ (800ae44 <Task_uart+0x138>)
 800ad28:	881b      	ldrh	r3, [r3, #0]
 800ad2a:	b29a      	uxth	r2, r3
 800ad2c:	4b46      	ldr	r3, [pc, #280]	@ (800ae48 <Task_uart+0x13c>)
 800ad2e:	80da      	strh	r2, [r3, #6]
		modbusCompHavedata = 1U;
 800ad30:	4b46      	ldr	r3, [pc, #280]	@ (800ae4c <Task_uart+0x140>)
 800ad32:	2201      	movs	r2, #1
 800ad34:	701a      	strb	r2, [r3, #0]
		if(cout_receive<253&&step_update==0x03U)
 800ad36:	4b43      	ldr	r3, [pc, #268]	@ (800ae44 <Task_uart+0x138>)
 800ad38:	881b      	ldrh	r3, [r3, #0]
 800ad3a:	b29b      	uxth	r3, r3
 800ad3c:	2bfc      	cmp	r3, #252	@ 0xfc
 800ad3e:	d813      	bhi.n	800ad68 <Task_uart+0x5c>
 800ad40:	4b43      	ldr	r3, [pc, #268]	@ (800ae50 <Task_uart+0x144>)
 800ad42:	781b      	ldrb	r3, [r3, #0]
 800ad44:	b2db      	uxtb	r3, r3
 800ad46:	2b03      	cmp	r3, #3
 800ad48:	d10e      	bne.n	800ad68 <Task_uart+0x5c>
		{
			for(uint8_t i=cout_receive;i<255;i++)
 800ad4a:	4b3e      	ldr	r3, [pc, #248]	@ (800ae44 <Task_uart+0x138>)
 800ad4c:	881b      	ldrh	r3, [r3, #0]
 800ad4e:	b29b      	uxth	r3, r3
 800ad50:	77fb      	strb	r3, [r7, #31]
 800ad52:	e006      	b.n	800ad62 <Task_uart+0x56>
			{
				rx_data[i]=0xffU;
 800ad54:	7ffb      	ldrb	r3, [r7, #31]
 800ad56:	4a3f      	ldr	r2, [pc, #252]	@ (800ae54 <Task_uart+0x148>)
 800ad58:	21ff      	movs	r1, #255	@ 0xff
 800ad5a:	54d1      	strb	r1, [r2, r3]
			for(uint8_t i=cout_receive;i<255;i++)
 800ad5c:	7ffb      	ldrb	r3, [r7, #31]
 800ad5e:	3301      	adds	r3, #1
 800ad60:	77fb      	strb	r3, [r7, #31]
 800ad62:	7ffb      	ldrb	r3, [r7, #31]
 800ad64:	2bff      	cmp	r3, #255	@ 0xff
 800ad66:	d1f5      	bne.n	800ad54 <Task_uart+0x48>
			}
		}
		CanReceiveUart=(MsgCanTranmitTypeDef*)rx_data;
 800ad68:	4b3b      	ldr	r3, [pc, #236]	@ (800ae58 <Task_uart+0x14c>)
 800ad6a:	4a3a      	ldr	r2, [pc, #232]	@ (800ae54 <Task_uart+0x148>)
 800ad6c:	601a      	str	r2, [r3, #0]
		uartUpdate.dataUart = rx_data;
 800ad6e:	4b3b      	ldr	r3, [pc, #236]	@ (800ae5c <Task_uart+0x150>)
 800ad70:	4a38      	ldr	r2, [pc, #224]	@ (800ae54 <Task_uart+0x148>)
 800ad72:	601a      	str	r2, [r3, #0]
		uartUpdate.flag_uart=0x01U;
 800ad74:	4b39      	ldr	r3, [pc, #228]	@ (800ae5c <Task_uart+0x150>)
 800ad76:	2201      	movs	r2, #1
 800ad78:	711a      	strb	r2, [r3, #4]
		uartUpdate.count=cout_receive;
 800ad7a:	4b32      	ldr	r3, [pc, #200]	@ (800ae44 <Task_uart+0x138>)
 800ad7c:	881b      	ldrh	r3, [r3, #0]
 800ad7e:	b29b      	uxth	r3, r3
 800ad80:	b2da      	uxtb	r2, r3
 800ad82:	4b36      	ldr	r3, [pc, #216]	@ (800ae5c <Task_uart+0x150>)
 800ad84:	715a      	strb	r2, [r3, #5]
		dataCanReceivefromUART=*CanReceiveUart;
 800ad86:	4b34      	ldr	r3, [pc, #208]	@ (800ae58 <Task_uart+0x14c>)
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	4a35      	ldr	r2, [pc, #212]	@ (800ae60 <Task_uart+0x154>)
 800ad8c:	4614      	mov	r4, r2
 800ad8e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ad90:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		crc=CRC16_CCITT_FALSE(rx_data,cout_receive);
 800ad94:	4b2b      	ldr	r3, [pc, #172]	@ (800ae44 <Task_uart+0x138>)
 800ad96:	881b      	ldrh	r3, [r3, #0]
 800ad98:	b29b      	uxth	r3, r3
 800ad9a:	4619      	mov	r1, r3
 800ad9c:	482d      	ldr	r0, [pc, #180]	@ (800ae54 <Task_uart+0x148>)
 800ad9e:	f7ff fddd 	bl	800a95c <CRC16_CCITT_FALSE>
 800ada2:	4603      	mov	r3, r0
 800ada4:	83bb      	strh	r3, [r7, #28]
		crc_check[1]=(uint8_t)crc;
 800ada6:	8bbb      	ldrh	r3, [r7, #28]
 800ada8:	b2da      	uxtb	r2, r3
 800adaa:	4b2e      	ldr	r3, [pc, #184]	@ (800ae64 <Task_uart+0x158>)
 800adac:	705a      	strb	r2, [r3, #1]
		crc_check[0]=(uint8_t)(crc>>8);
 800adae:	8bbb      	ldrh	r3, [r7, #28]
 800adb0:	0a1b      	lsrs	r3, r3, #8
 800adb2:	b29b      	uxth	r3, r3
 800adb4:	b2da      	uxtb	r2, r3
 800adb6:	4b2b      	ldr	r3, [pc, #172]	@ (800ae64 <Task_uart+0x158>)
 800adb8:	701a      	strb	r2, [r3, #0]
		cout_receive=0x00U;
 800adba:	4b22      	ldr	r3, [pc, #136]	@ (800ae44 <Task_uart+0x138>)
 800adbc:	2200      	movs	r2, #0
 800adbe:	801a      	strh	r2, [r3, #0]

        //CANTxMsgMessage((const uint8_t*)&dataCanReceivefromUART);

	}
	if(GetDataCanReceive(&DataCan)==0x01U)
 800adc0:	f107 030c 	add.w	r3, r7, #12
 800adc4:	4618      	mov	r0, r3
 800adc6:	f7f8 fabb 	bl	8003340 <GetDataCanReceive>
 800adca:	4603      	mov	r3, r0
 800adcc:	2b01      	cmp	r3, #1
 800adce:	d132      	bne.n	800ae36 <Task_uart+0x12a>
	{
		if(DataCan.DataIdCan.id==0x79E)
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	f240 729e 	movw	r2, #1950	@ 0x79e
 800add6:	4293      	cmp	r3, r2
 800add8:	d10c      	bne.n	800adf4 <Task_uart+0xe8>
		{
			Mode_Complete(&DataCan);
 800adda:	f107 030c 	add.w	r3, r7, #12
 800adde:	4618      	mov	r0, r3
 800ade0:	f7f9 f900 	bl	8003fe4 <Mode_Complete>
			DataCanMsg=DataCan;
 800ade4:	4b20      	ldr	r3, [pc, #128]	@ (800ae68 <Task_uart+0x15c>)
 800ade6:	461c      	mov	r4, r3
 800ade8:	f107 030c 	add.w	r3, r7, #12
 800adec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800adee:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			//HAL_USART_TxMsg((const uint8_t*)count,6,100);
			count_uart++;
		}

	}
}
 800adf2:	e020      	b.n	800ae36 <Task_uart+0x12a>
			count[0]=(uint8_t)(cout_CAN_ir>>16);
 800adf4:	4b1d      	ldr	r3, [pc, #116]	@ (800ae6c <Task_uart+0x160>)
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	0c1b      	lsrs	r3, r3, #16
 800adfa:	b2db      	uxtb	r3, r3
 800adfc:	713b      	strb	r3, [r7, #4]
			count[1]=(uint8_t)(cout_CAN_ir>>8);
 800adfe:	4b1b      	ldr	r3, [pc, #108]	@ (800ae6c <Task_uart+0x160>)
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	0a1b      	lsrs	r3, r3, #8
 800ae04:	b2db      	uxtb	r3, r3
 800ae06:	717b      	strb	r3, [r7, #5]
			count[2]=(uint8_t)cout_CAN_ir;
 800ae08:	4b18      	ldr	r3, [pc, #96]	@ (800ae6c <Task_uart+0x160>)
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	b2db      	uxtb	r3, r3
 800ae0e:	71bb      	strb	r3, [r7, #6]
			count[3]=(uint8_t)(count_uart>>16);
 800ae10:	4b17      	ldr	r3, [pc, #92]	@ (800ae70 <Task_uart+0x164>)
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	0c1b      	lsrs	r3, r3, #16
 800ae16:	b2db      	uxtb	r3, r3
 800ae18:	71fb      	strb	r3, [r7, #7]
			count[4]=(uint8_t)(count_uart>>8);
 800ae1a:	4b15      	ldr	r3, [pc, #84]	@ (800ae70 <Task_uart+0x164>)
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	0a1b      	lsrs	r3, r3, #8
 800ae20:	b2db      	uxtb	r3, r3
 800ae22:	723b      	strb	r3, [r7, #8]
			count[5]=(uint8_t)count_uart;
 800ae24:	4b12      	ldr	r3, [pc, #72]	@ (800ae70 <Task_uart+0x164>)
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	b2db      	uxtb	r3, r3
 800ae2a:	727b      	strb	r3, [r7, #9]
			count_uart++;
 800ae2c:	4b10      	ldr	r3, [pc, #64]	@ (800ae70 <Task_uart+0x164>)
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	3301      	adds	r3, #1
 800ae32:	4a0f      	ldr	r2, [pc, #60]	@ (800ae70 <Task_uart+0x164>)
 800ae34:	6013      	str	r3, [r2, #0]
}
 800ae36:	bf00      	nop
 800ae38:	3724      	adds	r7, #36	@ 0x24
 800ae3a:	46bd      	mov	sp, r7
 800ae3c:	bd90      	pop	{r4, r7, pc}
 800ae3e:	bf00      	nop
 800ae40:	20003258 	.word	0x20003258
 800ae44:	2000325e 	.word	0x2000325e
 800ae48:	2000312c 	.word	0x2000312c
 800ae4c:	200030c4 	.word	0x200030c4
 800ae50:	20002c86 	.word	0x20002c86
 800ae54:	2000314c 	.word	0x2000314c
 800ae58:	20001990 	.word	0x20001990
 800ae5c:	20003250 	.word	0x20003250
 800ae60:	20001994 	.word	0x20001994
 800ae64:	20003268 	.word	0x20003268
 800ae68:	20002c8c 	.word	0x20002c8c
 800ae6c:	20001954 	.word	0x20001954
 800ae70:	200018f4 	.word	0x200018f4

0800ae74 <PutTimeRtc>:
void PutTimeRtc(uint16_t dataw)
{
 800ae74:	b580      	push	{r7, lr}
 800ae76:	b084      	sub	sp, #16
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	4603      	mov	r3, r0
 800ae7c:	80fb      	strh	r3, [r7, #6]

	uint16_t timemsec=0x00U;
 800ae7e:	2300      	movs	r3, #0
 800ae80:	81fb      	strh	r3, [r7, #14]
	uint8_t c='-';
 800ae82:	232d      	movs	r3, #45	@ 0x2d
 800ae84:	737b      	strb	r3, [r7, #13]
	uint8_t line[]="\n\r";
 800ae86:	4a6c      	ldr	r2, [pc, #432]	@ (800b038 <PutTimeRtc+0x1c4>)
 800ae88:	f107 0308 	add.w	r3, r7, #8
 800ae8c:	6812      	ldr	r2, [r2, #0]
 800ae8e:	4611      	mov	r1, r2
 800ae90:	8019      	strh	r1, [r3, #0]
 800ae92:	3302      	adds	r3, #2
 800ae94:	0c12      	lsrs	r2, r2, #16
 800ae96:	701a      	strb	r2, [r3, #0]
	timemsec=*(MobusDataPtr[HOLDING_register] + ADR_REG_HOLDING_UPDATE_REALTIME +3);
 800ae98:	4b68      	ldr	r3, [pc, #416]	@ (800b03c <PutTimeRtc+0x1c8>)
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	f8b3 30ce 	ldrh.w	r3, [r3, #206]	@ 0xce
 800aea0:	81fb      	strh	r3, [r7, #14]
	timemsec >>=8;
 800aea2:	89fb      	ldrh	r3, [r7, #14]
 800aea4:	0a1b      	lsrs	r3, r3, #8
 800aea6:	81fb      	strh	r3, [r7, #14]
	reset_buffer(data,sizeof(data));
 800aea8:	2106      	movs	r1, #6
 800aeaa:	4865      	ldr	r0, [pc, #404]	@ (800b040 <PutTimeRtc+0x1cc>)
 800aeac:	f7fa f868 	bl	8004f80 <reset_buffer>
	itoacode(data_rtc.sec,data,10);
 800aeb0:	4b64      	ldr	r3, [pc, #400]	@ (800b044 <PutTimeRtc+0x1d0>)
 800aeb2:	781b      	ldrb	r3, [r3, #0]
 800aeb4:	b2db      	uxtb	r3, r3
 800aeb6:	220a      	movs	r2, #10
 800aeb8:	4961      	ldr	r1, [pc, #388]	@ (800b040 <PutTimeRtc+0x1cc>)
 800aeba:	4618      	mov	r0, r3
 800aebc:	f7ff fea6 	bl	800ac0c <itoacode>


	HAL_USART_TxMsg((const uint8_t*)data,sizeof(data),100);
 800aec0:	2264      	movs	r2, #100	@ 0x64
 800aec2:	2106      	movs	r1, #6
 800aec4:	485e      	ldr	r0, [pc, #376]	@ (800b040 <PutTimeRtc+0x1cc>)
 800aec6:	f7ff fe4d 	bl	800ab64 <HAL_USART_TxMsg>

	HAL_USART_TxMsg(&c, 1, 100);
 800aeca:	f107 030d 	add.w	r3, r7, #13
 800aece:	2264      	movs	r2, #100	@ 0x64
 800aed0:	2101      	movs	r1, #1
 800aed2:	4618      	mov	r0, r3
 800aed4:	f7ff fe46 	bl	800ab64 <HAL_USART_TxMsg>

	reset_buffer(data,sizeof(data));
 800aed8:	2106      	movs	r1, #6
 800aeda:	4859      	ldr	r0, [pc, #356]	@ (800b040 <PutTimeRtc+0x1cc>)
 800aedc:	f7fa f850 	bl	8004f80 <reset_buffer>
	itoacode(data_rtc.min,data,10);
 800aee0:	4b58      	ldr	r3, [pc, #352]	@ (800b044 <PutTimeRtc+0x1d0>)
 800aee2:	785b      	ldrb	r3, [r3, #1]
 800aee4:	b2db      	uxtb	r3, r3
 800aee6:	220a      	movs	r2, #10
 800aee8:	4955      	ldr	r1, [pc, #340]	@ (800b040 <PutTimeRtc+0x1cc>)
 800aeea:	4618      	mov	r0, r3
 800aeec:	f7ff fe8e 	bl	800ac0c <itoacode>
	HAL_USART_TxMsg((const uint8_t*)data,sizeof(data),100);
 800aef0:	2264      	movs	r2, #100	@ 0x64
 800aef2:	2106      	movs	r1, #6
 800aef4:	4852      	ldr	r0, [pc, #328]	@ (800b040 <PutTimeRtc+0x1cc>)
 800aef6:	f7ff fe35 	bl	800ab64 <HAL_USART_TxMsg>
	HAL_USART_TxMsg(&c, 1, 100);
 800aefa:	f107 030d 	add.w	r3, r7, #13
 800aefe:	2264      	movs	r2, #100	@ 0x64
 800af00:	2101      	movs	r1, #1
 800af02:	4618      	mov	r0, r3
 800af04:	f7ff fe2e 	bl	800ab64 <HAL_USART_TxMsg>

	reset_buffer(data,sizeof(data));
 800af08:	2106      	movs	r1, #6
 800af0a:	484d      	ldr	r0, [pc, #308]	@ (800b040 <PutTimeRtc+0x1cc>)
 800af0c:	f7fa f838 	bl	8004f80 <reset_buffer>
	itoacode(data_rtc.hour,data,10);
 800af10:	4b4c      	ldr	r3, [pc, #304]	@ (800b044 <PutTimeRtc+0x1d0>)
 800af12:	789b      	ldrb	r3, [r3, #2]
 800af14:	b2db      	uxtb	r3, r3
 800af16:	220a      	movs	r2, #10
 800af18:	4949      	ldr	r1, [pc, #292]	@ (800b040 <PutTimeRtc+0x1cc>)
 800af1a:	4618      	mov	r0, r3
 800af1c:	f7ff fe76 	bl	800ac0c <itoacode>
	HAL_USART_TxMsg((const uint8_t*)data,sizeof(data),100);
 800af20:	2264      	movs	r2, #100	@ 0x64
 800af22:	2106      	movs	r1, #6
 800af24:	4846      	ldr	r0, [pc, #280]	@ (800b040 <PutTimeRtc+0x1cc>)
 800af26:	f7ff fe1d 	bl	800ab64 <HAL_USART_TxMsg>
	HAL_USART_TxMsg(&c, 1, 100);
 800af2a:	f107 030d 	add.w	r3, r7, #13
 800af2e:	2264      	movs	r2, #100	@ 0x64
 800af30:	2101      	movs	r1, #1
 800af32:	4618      	mov	r0, r3
 800af34:	f7ff fe16 	bl	800ab64 <HAL_USART_TxMsg>
	c=':';
 800af38:	233a      	movs	r3, #58	@ 0x3a
 800af3a:	737b      	strb	r3, [r7, #13]
	reset_buffer(data,sizeof(data));
 800af3c:	2106      	movs	r1, #6
 800af3e:	4840      	ldr	r0, [pc, #256]	@ (800b040 <PutTimeRtc+0x1cc>)
 800af40:	f7fa f81e 	bl	8004f80 <reset_buffer>
	itoacode(data_rtc.dow,data,10);
 800af44:	4b3f      	ldr	r3, [pc, #252]	@ (800b044 <PutTimeRtc+0x1d0>)
 800af46:	78db      	ldrb	r3, [r3, #3]
 800af48:	b2db      	uxtb	r3, r3
 800af4a:	220a      	movs	r2, #10
 800af4c:	493c      	ldr	r1, [pc, #240]	@ (800b040 <PutTimeRtc+0x1cc>)
 800af4e:	4618      	mov	r0, r3
 800af50:	f7ff fe5c 	bl	800ac0c <itoacode>
	HAL_USART_TxMsg((const uint8_t*)data,sizeof(data),100);
 800af54:	2264      	movs	r2, #100	@ 0x64
 800af56:	2106      	movs	r1, #6
 800af58:	4839      	ldr	r0, [pc, #228]	@ (800b040 <PutTimeRtc+0x1cc>)
 800af5a:	f7ff fe03 	bl	800ab64 <HAL_USART_TxMsg>
	HAL_USART_TxMsg(&c, 1, 100);
 800af5e:	f107 030d 	add.w	r3, r7, #13
 800af62:	2264      	movs	r2, #100	@ 0x64
 800af64:	2101      	movs	r1, #1
 800af66:	4618      	mov	r0, r3
 800af68:	f7ff fdfc 	bl	800ab64 <HAL_USART_TxMsg>
	c='/';
 800af6c:	232f      	movs	r3, #47	@ 0x2f
 800af6e:	737b      	strb	r3, [r7, #13]
	reset_buffer(data,sizeof(data));
 800af70:	2106      	movs	r1, #6
 800af72:	4833      	ldr	r0, [pc, #204]	@ (800b040 <PutTimeRtc+0x1cc>)
 800af74:	f7fa f804 	bl	8004f80 <reset_buffer>
	itoacode(data_rtc.month,data,10);
 800af78:	4b32      	ldr	r3, [pc, #200]	@ (800b044 <PutTimeRtc+0x1d0>)
 800af7a:	795b      	ldrb	r3, [r3, #5]
 800af7c:	b2db      	uxtb	r3, r3
 800af7e:	220a      	movs	r2, #10
 800af80:	492f      	ldr	r1, [pc, #188]	@ (800b040 <PutTimeRtc+0x1cc>)
 800af82:	4618      	mov	r0, r3
 800af84:	f7ff fe42 	bl	800ac0c <itoacode>
	HAL_USART_TxMsg((const uint8_t*)data,sizeof(data),100);
 800af88:	2264      	movs	r2, #100	@ 0x64
 800af8a:	2106      	movs	r1, #6
 800af8c:	482c      	ldr	r0, [pc, #176]	@ (800b040 <PutTimeRtc+0x1cc>)
 800af8e:	f7ff fde9 	bl	800ab64 <HAL_USART_TxMsg>
	HAL_USART_TxMsg(&c, 1, 100);
 800af92:	f107 030d 	add.w	r3, r7, #13
 800af96:	2264      	movs	r2, #100	@ 0x64
 800af98:	2101      	movs	r1, #1
 800af9a:	4618      	mov	r0, r3
 800af9c:	f7ff fde2 	bl	800ab64 <HAL_USART_TxMsg>

	reset_buffer(data,sizeof(data));
 800afa0:	2106      	movs	r1, #6
 800afa2:	4827      	ldr	r0, [pc, #156]	@ (800b040 <PutTimeRtc+0x1cc>)
 800afa4:	f7f9 ffec 	bl	8004f80 <reset_buffer>
	itoacode(data_rtc.date,data,10);
 800afa8:	4b26      	ldr	r3, [pc, #152]	@ (800b044 <PutTimeRtc+0x1d0>)
 800afaa:	791b      	ldrb	r3, [r3, #4]
 800afac:	b2db      	uxtb	r3, r3
 800afae:	220a      	movs	r2, #10
 800afb0:	4923      	ldr	r1, [pc, #140]	@ (800b040 <PutTimeRtc+0x1cc>)
 800afb2:	4618      	mov	r0, r3
 800afb4:	f7ff fe2a 	bl	800ac0c <itoacode>
	HAL_USART_TxMsg((const uint8_t*)data,sizeof(data),100);
 800afb8:	2264      	movs	r2, #100	@ 0x64
 800afba:	2106      	movs	r1, #6
 800afbc:	4820      	ldr	r0, [pc, #128]	@ (800b040 <PutTimeRtc+0x1cc>)
 800afbe:	f7ff fdd1 	bl	800ab64 <HAL_USART_TxMsg>
	HAL_USART_TxMsg(&c, 1, 100);
 800afc2:	f107 030d 	add.w	r3, r7, #13
 800afc6:	2264      	movs	r2, #100	@ 0x64
 800afc8:	2101      	movs	r1, #1
 800afca:	4618      	mov	r0, r3
 800afcc:	f7ff fdca 	bl	800ab64 <HAL_USART_TxMsg>
	c='-';
 800afd0:	232d      	movs	r3, #45	@ 0x2d
 800afd2:	737b      	strb	r3, [r7, #13]
	reset_buffer(data,sizeof(data));
 800afd4:	2106      	movs	r1, #6
 800afd6:	481a      	ldr	r0, [pc, #104]	@ (800b040 <PutTimeRtc+0x1cc>)
 800afd8:	f7f9 ffd2 	bl	8004f80 <reset_buffer>
	itoacode(data_rtc.year,data,10);
 800afdc:	4b19      	ldr	r3, [pc, #100]	@ (800b044 <PutTimeRtc+0x1d0>)
 800afde:	88db      	ldrh	r3, [r3, #6]
 800afe0:	b29b      	uxth	r3, r3
 800afe2:	220a      	movs	r2, #10
 800afe4:	4916      	ldr	r1, [pc, #88]	@ (800b040 <PutTimeRtc+0x1cc>)
 800afe6:	4618      	mov	r0, r3
 800afe8:	f7ff fe10 	bl	800ac0c <itoacode>
	HAL_USART_TxMsg((const uint8_t*)data,sizeof(data),100);
 800afec:	2264      	movs	r2, #100	@ 0x64
 800afee:	2106      	movs	r1, #6
 800aff0:	4813      	ldr	r0, [pc, #76]	@ (800b040 <PutTimeRtc+0x1cc>)
 800aff2:	f7ff fdb7 	bl	800ab64 <HAL_USART_TxMsg>
	HAL_USART_TxMsg(&c, 1, 100);
 800aff6:	f107 030d 	add.w	r3, r7, #13
 800affa:	2264      	movs	r2, #100	@ 0x64
 800affc:	2101      	movs	r1, #1
 800affe:	4618      	mov	r0, r3
 800b000:	f7ff fdb0 	bl	800ab64 <HAL_USART_TxMsg>

	reset_buffer(data,sizeof(data));
 800b004:	2106      	movs	r1, #6
 800b006:	480e      	ldr	r0, [pc, #56]	@ (800b040 <PutTimeRtc+0x1cc>)
 800b008:	f7f9 ffba 	bl	8004f80 <reset_buffer>
	itoacode(dataw,data,10);
 800b00c:	88fb      	ldrh	r3, [r7, #6]
 800b00e:	220a      	movs	r2, #10
 800b010:	490b      	ldr	r1, [pc, #44]	@ (800b040 <PutTimeRtc+0x1cc>)
 800b012:	4618      	mov	r0, r3
 800b014:	f7ff fdfa 	bl	800ac0c <itoacode>
	HAL_USART_TxMsg((const uint8_t*)data,sizeof(data),100);
 800b018:	2264      	movs	r2, #100	@ 0x64
 800b01a:	2106      	movs	r1, #6
 800b01c:	4808      	ldr	r0, [pc, #32]	@ (800b040 <PutTimeRtc+0x1cc>)
 800b01e:	f7ff fda1 	bl	800ab64 <HAL_USART_TxMsg>
	HAL_USART_TxMsg(line,sizeof(line), 100);
 800b022:	f107 0308 	add.w	r3, r7, #8
 800b026:	2264      	movs	r2, #100	@ 0x64
 800b028:	2103      	movs	r1, #3
 800b02a:	4618      	mov	r0, r3
 800b02c:	f7ff fd9a 	bl	800ab64 <HAL_USART_TxMsg>
}
 800b030:	bf00      	nop
 800b032:	3710      	adds	r7, #16
 800b034:	46bd      	mov	sp, r7
 800b036:	bd80      	pop	{r7, pc}
 800b038:	0800b1ec 	.word	0x0800b1ec
 800b03c:	200018e0 	.word	0x200018e0
 800b040:	20003260 	.word	0x20003260
 800b044:	20002b2c 	.word	0x20002b2c

0800b048 <UartCheckEndOffFrame>:
//void USART3_IRQHandler(void)
uint8_t * UartPtr[1]={
		uartStatus.count_lock,
};
void UartCheckEndOffFrame(void)
{
 800b048:	b580      	push	{r7, lr}
 800b04a:	af00      	add	r7, sp, #0
	if(uartStatus.status_uart==MID_UART)
 800b04c:	4b38      	ldr	r3, [pc, #224]	@ (800b130 <UartCheckEndOffFrame+0xe8>)
 800b04e:	78db      	ldrb	r3, [r3, #3]
 800b050:	b2db      	uxtb	r3, r3
 800b052:	2b01      	cmp	r3, #1
 800b054:	d16a      	bne.n	800b12c <UartCheckEndOffFrame+0xe4>
	{
		if(++uartStatus.timer_end>=2)
 800b056:	4b36      	ldr	r3, [pc, #216]	@ (800b130 <UartCheckEndOffFrame+0xe8>)
 800b058:	781b      	ldrb	r3, [r3, #0]
 800b05a:	b2db      	uxtb	r3, r3
 800b05c:	3301      	adds	r3, #1
 800b05e:	b2db      	uxtb	r3, r3
 800b060:	4a33      	ldr	r2, [pc, #204]	@ (800b130 <UartCheckEndOffFrame+0xe8>)
 800b062:	4619      	mov	r1, r3
 800b064:	7011      	strb	r1, [r2, #0]
 800b066:	2b01      	cmp	r3, #1
 800b068:	d960      	bls.n	800b12c <UartCheckEndOffFrame+0xe4>
		{
			uartStatus.timer_end=0x00U;
 800b06a:	4b31      	ldr	r3, [pc, #196]	@ (800b130 <UartCheckEndOffFrame+0xe8>)
 800b06c:	2200      	movs	r2, #0
 800b06e:	701a      	strb	r2, [r3, #0]
			uartStatus.complete_256=0x01U;
 800b070:	4b2f      	ldr	r3, [pc, #188]	@ (800b130 <UartCheckEndOffFrame+0xe8>)
 800b072:	2201      	movs	r2, #1
 800b074:	709a      	strb	r2, [r3, #2]
			if(rx_data[0]==0x05&&rx_data[1]==0x31&&rx_data[2]==0x01
 800b076:	4b2f      	ldr	r3, [pc, #188]	@ (800b134 <UartCheckEndOffFrame+0xec>)
 800b078:	781b      	ldrb	r3, [r3, #0]
 800b07a:	b2db      	uxtb	r3, r3
 800b07c:	2b05      	cmp	r3, #5
 800b07e:	d127      	bne.n	800b0d0 <UartCheckEndOffFrame+0x88>
 800b080:	4b2c      	ldr	r3, [pc, #176]	@ (800b134 <UartCheckEndOffFrame+0xec>)
 800b082:	785b      	ldrb	r3, [r3, #1]
 800b084:	b2db      	uxtb	r3, r3
 800b086:	2b31      	cmp	r3, #49	@ 0x31
 800b088:	d122      	bne.n	800b0d0 <UartCheckEndOffFrame+0x88>
 800b08a:	4b2a      	ldr	r3, [pc, #168]	@ (800b134 <UartCheckEndOffFrame+0xec>)
 800b08c:	789b      	ldrb	r3, [r3, #2]
 800b08e:	b2db      	uxtb	r3, r3
 800b090:	2b01      	cmp	r3, #1
 800b092:	d11d      	bne.n	800b0d0 <UartCheckEndOffFrame+0x88>
			  &&rx_data[3]==0xff&&rx_data[4]==0x00&&rx_data[5]==0x01)
 800b094:	4b27      	ldr	r3, [pc, #156]	@ (800b134 <UartCheckEndOffFrame+0xec>)
 800b096:	78db      	ldrb	r3, [r3, #3]
 800b098:	b2db      	uxtb	r3, r3
 800b09a:	2bff      	cmp	r3, #255	@ 0xff
 800b09c:	d118      	bne.n	800b0d0 <UartCheckEndOffFrame+0x88>
 800b09e:	4b25      	ldr	r3, [pc, #148]	@ (800b134 <UartCheckEndOffFrame+0xec>)
 800b0a0:	791b      	ldrb	r3, [r3, #4]
 800b0a2:	b2db      	uxtb	r3, r3
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d113      	bne.n	800b0d0 <UartCheckEndOffFrame+0x88>
 800b0a8:	4b22      	ldr	r3, [pc, #136]	@ (800b134 <UartCheckEndOffFrame+0xec>)
 800b0aa:	795b      	ldrb	r3, [r3, #5]
 800b0ac:	b2db      	uxtb	r3, r3
 800b0ae:	2b01      	cmp	r3, #1
 800b0b0:	d10e      	bne.n	800b0d0 <UartCheckEndOffFrame+0x88>
			{
				update_status=StartUpDate;
 800b0b2:	4b21      	ldr	r3, [pc, #132]	@ (800b138 <UartCheckEndOffFrame+0xf0>)
 800b0b4:	2201      	movs	r2, #1
 800b0b6:	701a      	strb	r2, [r3, #0]
				step_update=0x01U;//DOWNLOAD_BEGIN
 800b0b8:	4b20      	ldr	r3, [pc, #128]	@ (800b13c <UartCheckEndOffFrame+0xf4>)
 800b0ba:	2201      	movs	r2, #1
 800b0bc:	701a      	strb	r2, [r3, #0]
				download_type=rx_data[2];
 800b0be:	4b1d      	ldr	r3, [pc, #116]	@ (800b134 <UartCheckEndOffFrame+0xec>)
 800b0c0:	789b      	ldrb	r3, [r3, #2]
 800b0c2:	b2da      	uxtb	r2, r3
 800b0c4:	4b1e      	ldr	r3, [pc, #120]	@ (800b140 <UartCheckEndOffFrame+0xf8>)
 800b0c6:	701a      	strb	r2, [r3, #0]
				uartStatus.count_lock[0]=0x00U;
 800b0c8:	4b19      	ldr	r3, [pc, #100]	@ (800b130 <UartCheckEndOffFrame+0xe8>)
 800b0ca:	2200      	movs	r2, #0
 800b0cc:	711a      	strb	r2, [r3, #4]
 800b0ce:	e02a      	b.n	800b126 <UartCheckEndOffFrame+0xde>
			}
			else if(rx_data[0]==0x01&&rx_data[2]==0x55&&rx_data[1]==0x37)
 800b0d0:	4b18      	ldr	r3, [pc, #96]	@ (800b134 <UartCheckEndOffFrame+0xec>)
 800b0d2:	781b      	ldrb	r3, [r3, #0]
 800b0d4:	b2db      	uxtb	r3, r3
 800b0d6:	2b01      	cmp	r3, #1
 800b0d8:	d10d      	bne.n	800b0f6 <UartCheckEndOffFrame+0xae>
 800b0da:	4b16      	ldr	r3, [pc, #88]	@ (800b134 <UartCheckEndOffFrame+0xec>)
 800b0dc:	789b      	ldrb	r3, [r3, #2]
 800b0de:	b2db      	uxtb	r3, r3
 800b0e0:	2b55      	cmp	r3, #85	@ 0x55
 800b0e2:	d108      	bne.n	800b0f6 <UartCheckEndOffFrame+0xae>
 800b0e4:	4b13      	ldr	r3, [pc, #76]	@ (800b134 <UartCheckEndOffFrame+0xec>)
 800b0e6:	785b      	ldrb	r3, [r3, #1]
 800b0e8:	b2db      	uxtb	r3, r3
 800b0ea:	2b37      	cmp	r3, #55	@ 0x37
 800b0ec:	d103      	bne.n	800b0f6 <UartCheckEndOffFrame+0xae>
			{
				step_update=0x04;//DOWNLOAD_BEGIN
 800b0ee:	4b13      	ldr	r3, [pc, #76]	@ (800b13c <UartCheckEndOffFrame+0xf4>)
 800b0f0:	2204      	movs	r2, #4
 800b0f2:	701a      	strb	r2, [r3, #0]
 800b0f4:	e017      	b.n	800b126 <UartCheckEndOffFrame+0xde>
			}
			else if(rx_data[0]==0x75&&rx_data[1]==0x70&&rx_data[2]==0x64&&rx_data[3]==0x74)
 800b0f6:	4b0f      	ldr	r3, [pc, #60]	@ (800b134 <UartCheckEndOffFrame+0xec>)
 800b0f8:	781b      	ldrb	r3, [r3, #0]
 800b0fa:	b2db      	uxtb	r3, r3
 800b0fc:	2b75      	cmp	r3, #117	@ 0x75
 800b0fe:	d112      	bne.n	800b126 <UartCheckEndOffFrame+0xde>
 800b100:	4b0c      	ldr	r3, [pc, #48]	@ (800b134 <UartCheckEndOffFrame+0xec>)
 800b102:	785b      	ldrb	r3, [r3, #1]
 800b104:	b2db      	uxtb	r3, r3
 800b106:	2b70      	cmp	r3, #112	@ 0x70
 800b108:	d10d      	bne.n	800b126 <UartCheckEndOffFrame+0xde>
 800b10a:	4b0a      	ldr	r3, [pc, #40]	@ (800b134 <UartCheckEndOffFrame+0xec>)
 800b10c:	789b      	ldrb	r3, [r3, #2]
 800b10e:	b2db      	uxtb	r3, r3
 800b110:	2b64      	cmp	r3, #100	@ 0x64
 800b112:	d108      	bne.n	800b126 <UartCheckEndOffFrame+0xde>
 800b114:	4b07      	ldr	r3, [pc, #28]	@ (800b134 <UartCheckEndOffFrame+0xec>)
 800b116:	78db      	ldrb	r3, [r3, #3]
 800b118:	b2db      	uxtb	r3, r3
 800b11a:	2b74      	cmp	r3, #116	@ 0x74
 800b11c:	d103      	bne.n	800b126 <UartCheckEndOffFrame+0xde>
			{
			   Delay_SetTimer(TID_TIMER_UPDT,100);
 800b11e:	2164      	movs	r1, #100	@ 0x64
 800b120:	2003      	movs	r0, #3
 800b122:	f7f9 fe57 	bl	8004dd4 <Delay_SetTimer>
			}
			uartStatus.status_uart=START;
 800b126:	4b02      	ldr	r3, [pc, #8]	@ (800b130 <UartCheckEndOffFrame+0xe8>)
 800b128:	2200      	movs	r2, #0
 800b12a:	70da      	strb	r2, [r3, #3]
		}
	}
}
 800b12c:	bf00      	nop
 800b12e:	bd80      	pop	{r7, pc}
 800b130:	20003258 	.word	0x20003258
 800b134:	2000314c 	.word	0x2000314c
 800b138:	20002b16 	.word	0x20002b16
 800b13c:	20002c86 	.word	0x20002c86
 800b140:	20002c84 	.word	0x20002c84

0800b144 <memset>:
 800b144:	4603      	mov	r3, r0
 800b146:	4402      	add	r2, r0
 800b148:	4293      	cmp	r3, r2
 800b14a:	d100      	bne.n	800b14e <memset+0xa>
 800b14c:	4770      	bx	lr
 800b14e:	f803 1b01 	strb.w	r1, [r3], #1
 800b152:	e7f9      	b.n	800b148 <memset+0x4>

0800b154 <__libc_init_array>:
 800b154:	b570      	push	{r4, r5, r6, lr}
 800b156:	2600      	movs	r6, #0
 800b158:	4d0c      	ldr	r5, [pc, #48]	@ (800b18c <__libc_init_array+0x38>)
 800b15a:	4c0d      	ldr	r4, [pc, #52]	@ (800b190 <__libc_init_array+0x3c>)
 800b15c:	1b64      	subs	r4, r4, r5
 800b15e:	10a4      	asrs	r4, r4, #2
 800b160:	42a6      	cmp	r6, r4
 800b162:	d109      	bne.n	800b178 <__libc_init_array+0x24>
 800b164:	f000 f81a 	bl	800b19c <_init>
 800b168:	2600      	movs	r6, #0
 800b16a:	4d0a      	ldr	r5, [pc, #40]	@ (800b194 <__libc_init_array+0x40>)
 800b16c:	4c0a      	ldr	r4, [pc, #40]	@ (800b198 <__libc_init_array+0x44>)
 800b16e:	1b64      	subs	r4, r4, r5
 800b170:	10a4      	asrs	r4, r4, #2
 800b172:	42a6      	cmp	r6, r4
 800b174:	d105      	bne.n	800b182 <__libc_init_array+0x2e>
 800b176:	bd70      	pop	{r4, r5, r6, pc}
 800b178:	f855 3b04 	ldr.w	r3, [r5], #4
 800b17c:	4798      	blx	r3
 800b17e:	3601      	adds	r6, #1
 800b180:	e7ee      	b.n	800b160 <__libc_init_array+0xc>
 800b182:	f855 3b04 	ldr.w	r3, [r5], #4
 800b186:	4798      	blx	r3
 800b188:	3601      	adds	r6, #1
 800b18a:	e7f2      	b.n	800b172 <__libc_init_array+0x1e>
 800b18c:	0800b258 	.word	0x0800b258
 800b190:	0800b258 	.word	0x0800b258
 800b194:	0800b258 	.word	0x0800b258
 800b198:	0800b25c 	.word	0x0800b25c

0800b19c <_init>:
 800b19c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b19e:	bf00      	nop
 800b1a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1a2:	bc08      	pop	{r3}
 800b1a4:	469e      	mov	lr, r3
 800b1a6:	4770      	bx	lr

0800b1a8 <_fini>:
 800b1a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1aa:	bf00      	nop
 800b1ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1ae:	bc08      	pop	{r3}
 800b1b0:	469e      	mov	lr, r3
 800b1b2:	4770      	bx	lr
