# arty_udp
Demo of using the LabVIEW FPGA UDP/IP library to parse the UDP payload 
Running on Arty Artix-7 A100T board with UDP communications

## First, follow the instructions to rebuild everything here:
[Re-Build](./vivado/README.md)

## Then if you want to make changes to the LabVIEW FPGA IP, see this guide.  Only run this if you are experienced with LabVIEW to know what you are doing.
[LabVIEW IP](./labview/README.md)
