Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May 21 00:31:12 2024
| Host         : LAPTOP-14CM3F3C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fpga_rst (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/disp_dat_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/disp_dat_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: segs_inst/divclk_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segs_inst/seg_en_reg[7]/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/rdStat_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: uart_inst/inst/upg_inst/upg_done_o_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: upg_rst_reg/Q (HIGH)

 There are 79 register/latch pins with no clock driven by root clock pin: vgas_inst/vga_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 574 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.256        0.000                      0                  349        0.122        0.000                      0                  349        3.000        0.000                       0                   204  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
clk1/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clkfbout_cpuclk  {0.000 10.000}       20.000          50.000          
  cpu_clk_cpuclk   {0.000 20.000}       40.000          25.000          
  uart_clk_cpuclk  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_cpuclk                                                                                                                                                   17.845        0.000                       0                     3  
  cpu_clk_cpuclk        36.278        0.000                      0                   44        0.261        0.000                      0                   44       19.500        0.000                       0                    28  
  uart_clk_cpuclk       94.873        0.000                      0                  301        0.122        0.000                      0                  301       49.020        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  uart_clk_cpuclk    cpu_clk_cpuclk          16.256        0.000                      0                    4        0.674        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk1/inst/clk_in1
  To Clock:  clk1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk1/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4   clk1/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_cpuclk
  To Clock:  cpu_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       36.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.278ns  (required time - arrival time)
  Source:                 segs_inst/divclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segs_inst/divclk_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cpu_clk_cpuclk rise@40.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.952ns (30.273%)  route 2.193ns (69.727%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.400ns = ( 36.600 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.859ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.617    -3.859    segs_inst/cpu_clk
    SLICE_X61Y66         FDRE                                         r  segs_inst/divclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.456    -3.403 f  segs_inst/divclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.881    -2.523    segs_inst/divclk_cnt[14]
    SLICE_X60Y65         LUT4 (Prop_lut4_I2_O)        0.124    -2.399 f  segs_inst/divclk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.303    -2.095    segs_inst/divclk_cnt[0]_i_5_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I4_O)        0.124    -1.971 f  segs_inst/divclk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.162    -1.809    segs_inst/divclk_cnt[0]_i_4_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.124    -1.685 f  segs_inst/divclk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.182    -1.503    segs_inst/divclk_cnt[0]_i_2_n_0
    SLICE_X60Y64         LUT2 (Prop_lut2_I0_O)        0.124    -1.379 r  segs_inst/divclk_cnt[18]_i_1/O
                         net (fo=18, routed)          0.665    -0.715    segs_inst/divclk_0
    SLICE_X61Y67         FDRE                                         r  segs_inst/divclk_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    41.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.100 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.500    36.600    segs_inst/cpu_clk
    SLICE_X61Y67         FDRE                                         r  segs_inst/divclk_cnt_reg[17]/C
                         clock pessimism             -0.485    36.116    
                         clock uncertainty           -0.123    35.993    
    SLICE_X61Y67         FDRE (Setup_fdre_C_R)       -0.429    35.564    segs_inst/divclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         35.564    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                 36.278    

Slack (MET) :             36.278ns  (required time - arrival time)
  Source:                 segs_inst/divclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segs_inst/divclk_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cpu_clk_cpuclk rise@40.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.952ns (30.273%)  route 2.193ns (69.727%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.400ns = ( 36.600 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.859ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.617    -3.859    segs_inst/cpu_clk
    SLICE_X61Y66         FDRE                                         r  segs_inst/divclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.456    -3.403 f  segs_inst/divclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.881    -2.523    segs_inst/divclk_cnt[14]
    SLICE_X60Y65         LUT4 (Prop_lut4_I2_O)        0.124    -2.399 f  segs_inst/divclk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.303    -2.095    segs_inst/divclk_cnt[0]_i_5_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I4_O)        0.124    -1.971 f  segs_inst/divclk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.162    -1.809    segs_inst/divclk_cnt[0]_i_4_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.124    -1.685 f  segs_inst/divclk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.182    -1.503    segs_inst/divclk_cnt[0]_i_2_n_0
    SLICE_X60Y64         LUT2 (Prop_lut2_I0_O)        0.124    -1.379 r  segs_inst/divclk_cnt[18]_i_1/O
                         net (fo=18, routed)          0.665    -0.715    segs_inst/divclk_0
    SLICE_X61Y67         FDRE                                         r  segs_inst/divclk_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    41.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.100 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.500    36.600    segs_inst/cpu_clk
    SLICE_X61Y67         FDRE                                         r  segs_inst/divclk_cnt_reg[18]/C
                         clock pessimism             -0.485    36.116    
                         clock uncertainty           -0.123    35.993    
    SLICE_X61Y67         FDRE (Setup_fdre_C_R)       -0.429    35.564    segs_inst/divclk_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         35.564    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                 36.278    

Slack (MET) :             36.380ns  (required time - arrival time)
  Source:                 segs_inst/divclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segs_inst/divclk_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cpu_clk_cpuclk rise@40.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.952ns (31.271%)  route 2.092ns (68.729%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.398ns = ( 36.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.859ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.617    -3.859    segs_inst/cpu_clk
    SLICE_X61Y66         FDRE                                         r  segs_inst/divclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.456    -3.403 f  segs_inst/divclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.881    -2.523    segs_inst/divclk_cnt[14]
    SLICE_X60Y65         LUT4 (Prop_lut4_I2_O)        0.124    -2.399 f  segs_inst/divclk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.303    -2.095    segs_inst/divclk_cnt[0]_i_5_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I4_O)        0.124    -1.971 f  segs_inst/divclk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.162    -1.809    segs_inst/divclk_cnt[0]_i_4_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.124    -1.685 f  segs_inst/divclk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.182    -1.503    segs_inst/divclk_cnt[0]_i_2_n_0
    SLICE_X60Y64         LUT2 (Prop_lut2_I0_O)        0.124    -1.379 r  segs_inst/divclk_cnt[18]_i_1/O
                         net (fo=18, routed)          0.564    -0.815    segs_inst/divclk_0
    SLICE_X61Y65         FDRE                                         r  segs_inst/divclk_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    41.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.100 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.502    36.602    segs_inst/cpu_clk
    SLICE_X61Y65         FDRE                                         r  segs_inst/divclk_cnt_reg[10]/C
                         clock pessimism             -0.485    36.118    
                         clock uncertainty           -0.123    35.995    
    SLICE_X61Y65         FDRE (Setup_fdre_C_R)       -0.429    35.566    segs_inst/divclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         35.566    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                 36.380    

Slack (MET) :             36.380ns  (required time - arrival time)
  Source:                 segs_inst/divclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segs_inst/divclk_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cpu_clk_cpuclk rise@40.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.952ns (31.271%)  route 2.092ns (68.729%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.398ns = ( 36.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.859ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.617    -3.859    segs_inst/cpu_clk
    SLICE_X61Y66         FDRE                                         r  segs_inst/divclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.456    -3.403 f  segs_inst/divclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.881    -2.523    segs_inst/divclk_cnt[14]
    SLICE_X60Y65         LUT4 (Prop_lut4_I2_O)        0.124    -2.399 f  segs_inst/divclk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.303    -2.095    segs_inst/divclk_cnt[0]_i_5_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I4_O)        0.124    -1.971 f  segs_inst/divclk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.162    -1.809    segs_inst/divclk_cnt[0]_i_4_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.124    -1.685 f  segs_inst/divclk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.182    -1.503    segs_inst/divclk_cnt[0]_i_2_n_0
    SLICE_X60Y64         LUT2 (Prop_lut2_I0_O)        0.124    -1.379 r  segs_inst/divclk_cnt[18]_i_1/O
                         net (fo=18, routed)          0.564    -0.815    segs_inst/divclk_0
    SLICE_X61Y65         FDRE                                         r  segs_inst/divclk_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    41.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.100 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.502    36.602    segs_inst/cpu_clk
    SLICE_X61Y65         FDRE                                         r  segs_inst/divclk_cnt_reg[11]/C
                         clock pessimism             -0.485    36.118    
                         clock uncertainty           -0.123    35.995    
    SLICE_X61Y65         FDRE (Setup_fdre_C_R)       -0.429    35.566    segs_inst/divclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         35.566    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                 36.380    

Slack (MET) :             36.380ns  (required time - arrival time)
  Source:                 segs_inst/divclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segs_inst/divclk_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cpu_clk_cpuclk rise@40.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.952ns (31.271%)  route 2.092ns (68.729%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.398ns = ( 36.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.859ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.617    -3.859    segs_inst/cpu_clk
    SLICE_X61Y66         FDRE                                         r  segs_inst/divclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.456    -3.403 f  segs_inst/divclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.881    -2.523    segs_inst/divclk_cnt[14]
    SLICE_X60Y65         LUT4 (Prop_lut4_I2_O)        0.124    -2.399 f  segs_inst/divclk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.303    -2.095    segs_inst/divclk_cnt[0]_i_5_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I4_O)        0.124    -1.971 f  segs_inst/divclk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.162    -1.809    segs_inst/divclk_cnt[0]_i_4_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.124    -1.685 f  segs_inst/divclk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.182    -1.503    segs_inst/divclk_cnt[0]_i_2_n_0
    SLICE_X60Y64         LUT2 (Prop_lut2_I0_O)        0.124    -1.379 r  segs_inst/divclk_cnt[18]_i_1/O
                         net (fo=18, routed)          0.564    -0.815    segs_inst/divclk_0
    SLICE_X61Y65         FDRE                                         r  segs_inst/divclk_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    41.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.100 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.502    36.602    segs_inst/cpu_clk
    SLICE_X61Y65         FDRE                                         r  segs_inst/divclk_cnt_reg[12]/C
                         clock pessimism             -0.485    36.118    
                         clock uncertainty           -0.123    35.995    
    SLICE_X61Y65         FDRE (Setup_fdre_C_R)       -0.429    35.566    segs_inst/divclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         35.566    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                 36.380    

Slack (MET) :             36.380ns  (required time - arrival time)
  Source:                 segs_inst/divclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segs_inst/divclk_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cpu_clk_cpuclk rise@40.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.952ns (31.260%)  route 2.093ns (68.740%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.397ns = ( 36.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.859ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.617    -3.859    segs_inst/cpu_clk
    SLICE_X61Y66         FDRE                                         r  segs_inst/divclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.456    -3.403 f  segs_inst/divclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.881    -2.523    segs_inst/divclk_cnt[14]
    SLICE_X60Y65         LUT4 (Prop_lut4_I2_O)        0.124    -2.399 f  segs_inst/divclk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.303    -2.095    segs_inst/divclk_cnt[0]_i_5_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I4_O)        0.124    -1.971 f  segs_inst/divclk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.162    -1.809    segs_inst/divclk_cnt[0]_i_4_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.124    -1.685 f  segs_inst/divclk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.182    -1.503    segs_inst/divclk_cnt[0]_i_2_n_0
    SLICE_X60Y64         LUT2 (Prop_lut2_I0_O)        0.124    -1.379 r  segs_inst/divclk_cnt[18]_i_1/O
                         net (fo=18, routed)          0.565    -0.814    segs_inst/divclk_0
    SLICE_X61Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    41.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.100 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.503    36.603    segs_inst/cpu_clk
    SLICE_X61Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[5]/C
                         clock pessimism             -0.485    36.119    
                         clock uncertainty           -0.123    35.996    
    SLICE_X61Y64         FDRE (Setup_fdre_C_R)       -0.429    35.567    segs_inst/divclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         35.567    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                 36.380    

Slack (MET) :             36.380ns  (required time - arrival time)
  Source:                 segs_inst/divclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segs_inst/divclk_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cpu_clk_cpuclk rise@40.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.952ns (31.260%)  route 2.093ns (68.740%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.397ns = ( 36.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.859ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.617    -3.859    segs_inst/cpu_clk
    SLICE_X61Y66         FDRE                                         r  segs_inst/divclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.456    -3.403 f  segs_inst/divclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.881    -2.523    segs_inst/divclk_cnt[14]
    SLICE_X60Y65         LUT4 (Prop_lut4_I2_O)        0.124    -2.399 f  segs_inst/divclk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.303    -2.095    segs_inst/divclk_cnt[0]_i_5_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I4_O)        0.124    -1.971 f  segs_inst/divclk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.162    -1.809    segs_inst/divclk_cnt[0]_i_4_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.124    -1.685 f  segs_inst/divclk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.182    -1.503    segs_inst/divclk_cnt[0]_i_2_n_0
    SLICE_X60Y64         LUT2 (Prop_lut2_I0_O)        0.124    -1.379 r  segs_inst/divclk_cnt[18]_i_1/O
                         net (fo=18, routed)          0.565    -0.814    segs_inst/divclk_0
    SLICE_X61Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    41.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.100 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.503    36.603    segs_inst/cpu_clk
    SLICE_X61Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[6]/C
                         clock pessimism             -0.485    36.119    
                         clock uncertainty           -0.123    35.996    
    SLICE_X61Y64         FDRE (Setup_fdre_C_R)       -0.429    35.567    segs_inst/divclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         35.567    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                 36.380    

Slack (MET) :             36.380ns  (required time - arrival time)
  Source:                 segs_inst/divclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segs_inst/divclk_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cpu_clk_cpuclk rise@40.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.952ns (31.260%)  route 2.093ns (68.740%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.397ns = ( 36.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.859ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.617    -3.859    segs_inst/cpu_clk
    SLICE_X61Y66         FDRE                                         r  segs_inst/divclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.456    -3.403 f  segs_inst/divclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.881    -2.523    segs_inst/divclk_cnt[14]
    SLICE_X60Y65         LUT4 (Prop_lut4_I2_O)        0.124    -2.399 f  segs_inst/divclk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.303    -2.095    segs_inst/divclk_cnt[0]_i_5_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I4_O)        0.124    -1.971 f  segs_inst/divclk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.162    -1.809    segs_inst/divclk_cnt[0]_i_4_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.124    -1.685 f  segs_inst/divclk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.182    -1.503    segs_inst/divclk_cnt[0]_i_2_n_0
    SLICE_X60Y64         LUT2 (Prop_lut2_I0_O)        0.124    -1.379 r  segs_inst/divclk_cnt[18]_i_1/O
                         net (fo=18, routed)          0.565    -0.814    segs_inst/divclk_0
    SLICE_X61Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    41.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.100 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.503    36.603    segs_inst/cpu_clk
    SLICE_X61Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[7]/C
                         clock pessimism             -0.485    36.119    
                         clock uncertainty           -0.123    35.996    
    SLICE_X61Y64         FDRE (Setup_fdre_C_R)       -0.429    35.567    segs_inst/divclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         35.567    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                 36.380    

Slack (MET) :             36.380ns  (required time - arrival time)
  Source:                 segs_inst/divclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segs_inst/divclk_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cpu_clk_cpuclk rise@40.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.952ns (31.260%)  route 2.093ns (68.740%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.397ns = ( 36.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.859ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.617    -3.859    segs_inst/cpu_clk
    SLICE_X61Y66         FDRE                                         r  segs_inst/divclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.456    -3.403 f  segs_inst/divclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.881    -2.523    segs_inst/divclk_cnt[14]
    SLICE_X60Y65         LUT4 (Prop_lut4_I2_O)        0.124    -2.399 f  segs_inst/divclk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.303    -2.095    segs_inst/divclk_cnt[0]_i_5_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I4_O)        0.124    -1.971 f  segs_inst/divclk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.162    -1.809    segs_inst/divclk_cnt[0]_i_4_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.124    -1.685 f  segs_inst/divclk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.182    -1.503    segs_inst/divclk_cnt[0]_i_2_n_0
    SLICE_X60Y64         LUT2 (Prop_lut2_I0_O)        0.124    -1.379 r  segs_inst/divclk_cnt[18]_i_1/O
                         net (fo=18, routed)          0.565    -0.814    segs_inst/divclk_0
    SLICE_X61Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    41.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.100 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.503    36.603    segs_inst/cpu_clk
    SLICE_X61Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[8]/C
                         clock pessimism             -0.485    36.119    
                         clock uncertainty           -0.123    35.996    
    SLICE_X61Y64         FDRE (Setup_fdre_C_R)       -0.429    35.567    segs_inst/divclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         35.567    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                 36.380    

Slack (MET) :             36.380ns  (required time - arrival time)
  Source:                 segs_inst/divclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segs_inst/divclk_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (cpu_clk_cpuclk rise@40.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.952ns (31.271%)  route 2.092ns (68.729%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.398ns = ( 36.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.859ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -5.572    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.617    -3.859    segs_inst/cpu_clk
    SLICE_X61Y66         FDRE                                         r  segs_inst/divclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.456    -3.403 f  segs_inst/divclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.881    -2.523    segs_inst/divclk_cnt[14]
    SLICE_X60Y65         LUT4 (Prop_lut4_I2_O)        0.124    -2.399 f  segs_inst/divclk_cnt[0]_i_5/O
                         net (fo=1, routed)           0.303    -2.095    segs_inst/divclk_cnt[0]_i_5_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I4_O)        0.124    -1.971 f  segs_inst/divclk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.162    -1.809    segs_inst/divclk_cnt[0]_i_4_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I5_O)        0.124    -1.685 f  segs_inst/divclk_cnt[0]_i_2/O
                         net (fo=3, routed)           0.182    -1.503    segs_inst/divclk_cnt[0]_i_2_n_0
    SLICE_X60Y64         LUT2 (Prop_lut2_I0_O)        0.124    -1.379 r  segs_inst/divclk_cnt[18]_i_1/O
                         net (fo=18, routed)          0.564    -0.815    segs_inst/divclk_0
    SLICE_X61Y65         FDRE                                         r  segs_inst/divclk_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    41.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    33.427 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    35.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.100 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.502    36.602    segs_inst/cpu_clk
    SLICE_X61Y65         FDRE                                         r  segs_inst/divclk_cnt_reg[9]/C
                         clock pessimism             -0.485    36.118    
                         clock uncertainty           -0.123    35.995    
    SLICE_X61Y65         FDRE (Setup_fdre_C_R)       -0.429    35.566    segs_inst/divclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         35.566    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                 36.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segs_inst/divclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.588    -0.768    segs_inst/cpu_clk
    SLICE_X61Y65         FDRE                                         r  segs_inst/divclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  segs_inst/divclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.117    -0.509    segs_inst/divclk_cnt[12]
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.401 r  segs_inst/divclk_cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.401    segs_inst/divclk_cnt0_carry__1_n_4
    SLICE_X61Y65         FDRE                                         r  segs_inst/divclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.855    -0.726    segs_inst/cpu_clk
    SLICE_X61Y65         FDRE                                         r  segs_inst/divclk_cnt_reg[12]/C
                         clock pessimism             -0.042    -0.768    
    SLICE_X61Y65         FDRE (Hold_fdre_C_D)         0.105    -0.663    segs_inst/divclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segs_inst/divclk_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.587    -0.769    segs_inst/cpu_clk
    SLICE_X61Y66         FDRE                                         r  segs_inst/divclk_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.628 r  segs_inst/divclk_cnt_reg[16]/Q
                         net (fo=2, routed)           0.117    -0.510    segs_inst/divclk_cnt[16]
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.402 r  segs_inst/divclk_cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.402    segs_inst/divclk_cnt0_carry__2_n_4
    SLICE_X61Y66         FDRE                                         r  segs_inst/divclk_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.855    -0.727    segs_inst/cpu_clk
    SLICE_X61Y66         FDRE                                         r  segs_inst/divclk_cnt_reg[16]/C
                         clock pessimism             -0.042    -0.769    
    SLICE_X61Y66         FDRE (Hold_fdre_C_D)         0.105    -0.664    segs_inst/divclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segs_inst/divclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.588    -0.768    segs_inst/cpu_clk
    SLICE_X61Y63         FDRE                                         r  segs_inst/divclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  segs_inst/divclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.506    segs_inst/divclk_cnt[4]
    SLICE_X61Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.398 r  segs_inst/divclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.398    segs_inst/divclk_cnt0_carry_n_4
    SLICE_X61Y63         FDRE                                         r  segs_inst/divclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.725    segs_inst/cpu_clk
    SLICE_X61Y63         FDRE                                         r  segs_inst/divclk_cnt_reg[4]/C
                         clock pessimism             -0.043    -0.768    
    SLICE_X61Y63         FDRE (Hold_fdre_C_D)         0.105    -0.663    segs_inst/divclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segs_inst/divclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.588    -0.768    segs_inst/cpu_clk
    SLICE_X61Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  segs_inst/divclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.114    -0.513    segs_inst/divclk_cnt[5]
    SLICE_X61Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.398 r  segs_inst/divclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.000    -0.398    segs_inst/divclk_cnt0_carry__0_n_7
    SLICE_X61Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.725    segs_inst/cpu_clk
    SLICE_X61Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[5]/C
                         clock pessimism             -0.043    -0.768    
    SLICE_X61Y64         FDRE (Hold_fdre_C_D)         0.105    -0.663    segs_inst/divclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segs_inst/divclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.804%)  route 0.116ns (31.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.587    -0.769    segs_inst/cpu_clk
    SLICE_X61Y66         FDRE                                         r  segs_inst/divclk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.628 r  segs_inst/divclk_cnt_reg[13]/Q
                         net (fo=2, routed)           0.116    -0.512    segs_inst/divclk_cnt[13]
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.397 r  segs_inst/divclk_cnt0_carry__2/O[0]
                         net (fo=1, routed)           0.000    -0.397    segs_inst/divclk_cnt0_carry__2_n_7
    SLICE_X61Y66         FDRE                                         r  segs_inst/divclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.855    -0.727    segs_inst/cpu_clk
    SLICE_X61Y66         FDRE                                         r  segs_inst/divclk_cnt_reg[13]/C
                         clock pessimism             -0.042    -0.769    
    SLICE_X61Y66         FDRE (Hold_fdre_C_D)         0.105    -0.664    segs_inst/divclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segs_inst/divclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.769ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.587    -0.769    segs_inst/cpu_clk
    SLICE_X61Y66         FDRE                                         r  segs_inst/divclk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.628 r  segs_inst/divclk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.120    -0.507    segs_inst/divclk_cnt[15]
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.396 r  segs_inst/divclk_cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.396    segs_inst/divclk_cnt0_carry__2_n_5
    SLICE_X61Y66         FDRE                                         r  segs_inst/divclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.855    -0.727    segs_inst/cpu_clk
    SLICE_X61Y66         FDRE                                         r  segs_inst/divclk_cnt_reg[15]/C
                         clock pessimism             -0.042    -0.769    
    SLICE_X61Y66         FDRE (Hold_fdre_C_D)         0.105    -0.664    segs_inst/divclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segs_inst/divclk_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.588    -0.768    segs_inst/cpu_clk
    SLICE_X61Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  segs_inst/divclk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.506    segs_inst/divclk_cnt[7]
    SLICE_X61Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.395 r  segs_inst/divclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.395    segs_inst/divclk_cnt0_carry__0_n_5
    SLICE_X61Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.725    segs_inst/cpu_clk
    SLICE_X61Y64         FDRE                                         r  segs_inst/divclk_cnt_reg[7]/C
                         clock pessimism             -0.043    -0.768    
    SLICE_X61Y64         FDRE (Hold_fdre_C_D)         0.105    -0.663    segs_inst/divclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segs_inst/divclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.588    -0.768    segs_inst/cpu_clk
    SLICE_X61Y65         FDRE                                         r  segs_inst/divclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  segs_inst/divclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.121    -0.506    segs_inst/divclk_cnt[11]
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.395 r  segs_inst/divclk_cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.395    segs_inst/divclk_cnt0_carry__1_n_5
    SLICE_X61Y65         FDRE                                         r  segs_inst/divclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.855    -0.726    segs_inst/cpu_clk
    SLICE_X61Y65         FDRE                                         r  segs_inst/divclk_cnt_reg[11]/C
                         clock pessimism             -0.042    -0.768    
    SLICE_X61Y65         FDRE (Hold_fdre_C_D)         0.105    -0.663    segs_inst/divclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segs_inst/divclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.770ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.586    -0.770    segs_inst/cpu_clk
    SLICE_X61Y67         FDRE                                         r  segs_inst/divclk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.629 r  segs_inst/divclk_cnt_reg[17]/Q
                         net (fo=2, routed)           0.117    -0.511    segs_inst/divclk_cnt[17]
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.396 r  segs_inst/divclk_cnt0_carry__3/O[0]
                         net (fo=1, routed)           0.000    -0.396    segs_inst/divclk_cnt0_carry__3_n_7
    SLICE_X61Y67         FDRE                                         r  segs_inst/divclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.854    -0.728    segs_inst/cpu_clk
    SLICE_X61Y67         FDRE                                         r  segs_inst/divclk_cnt_reg[17]/C
                         clock pessimism             -0.042    -0.770    
    SLICE_X61Y67         FDRE (Hold_fdre_C_D)         0.105    -0.665    segs_inst/divclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 segs_inst/divclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            segs_inst/divclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.381    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.588    -0.768    segs_inst/cpu_clk
    SLICE_X61Y65         FDRE                                         r  segs_inst/divclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  segs_inst/divclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.117    -0.509    segs_inst/divclk_cnt[9]
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.394 r  segs_inst/divclk_cnt0_carry__1/O[0]
                         net (fo=1, routed)           0.000    -0.394    segs_inst/divclk_cnt0_carry__1_n_7
    SLICE_X61Y65         FDRE                                         r  segs_inst/divclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.855    -0.726    segs_inst/cpu_clk
    SLICE_X61Y65         FDRE                                         r  segs_inst/divclk_cnt_reg[9]/C
                         clock pessimism             -0.042    -0.768    
    SLICE_X61Y65         FDRE (Hold_fdre_C_D)         0.105    -0.663    segs_inst/divclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk1/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3   clk1/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X60Y64    segs_inst/divclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X61Y65    segs_inst/divclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X61Y65    segs_inst/divclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X61Y65    segs_inst/divclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X61Y66    segs_inst/divclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X61Y66    segs_inst/divclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X61Y66    segs_inst/divclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X61Y66    segs_inst/divclk_cnt_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X61Y66    segs_inst/divclk_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X61Y66    segs_inst/divclk_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X61Y66    segs_inst/divclk_cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X61Y66    segs_inst/divclk_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X61Y67    segs_inst/divclk_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X61Y67    segs_inst/divclk_cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X60Y64    segs_inst/divclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X61Y65    segs_inst/divclk_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X61Y65    segs_inst/divclk_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X61Y65    segs_inst/divclk_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X60Y64    segs_inst/divclk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X61Y65    segs_inst/divclk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X61Y65    segs_inst/divclk_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X61Y65    segs_inst/divclk_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X61Y63    segs_inst/divclk_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X61Y63    segs_inst/divclk_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X61Y63    segs_inst/divclk_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X61Y63    segs_inst/divclk_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X61Y64    segs_inst/divclk_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X61Y64    segs_inst/divclk_cnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_cpuclk
  To Clock:  uart_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       94.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.873ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 1.186ns (25.026%)  route 3.553ns (74.974%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.451ns = ( 96.549 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.566    -3.910    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.456    -3.454 f  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.964    -2.490    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X39Y49         LUT2 (Prop_lut2_I0_O)        0.150    -2.340 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.783    -1.557    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.332    -1.225 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.839    -0.387    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.124    -0.263 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.327     0.064    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X37Y50         LUT4 (Prop_lut4_I0_O)        0.124     0.188 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.641     0.829    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X43Y49         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.448    96.549    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism             -0.497    96.052    
                         clock uncertainty           -0.145    95.907    
    SLICE_X43Y49         FDCE (Setup_fdce_C_CE)      -0.205    95.702    uart_inst/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                         95.702    
                         arrival time                          -0.829    
  -------------------------------------------------------------------
                         slack                                 94.873    

Slack (MET) :             94.873ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 1.186ns (25.026%)  route 3.553ns (74.974%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.451ns = ( 96.549 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.566    -3.910    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.456    -3.454 f  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.964    -2.490    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X39Y49         LUT2 (Prop_lut2_I0_O)        0.150    -2.340 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.783    -1.557    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.332    -1.225 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.839    -0.387    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.124    -0.263 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.327     0.064    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X37Y50         LUT4 (Prop_lut4_I0_O)        0.124     0.188 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.641     0.829    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X43Y49         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.448    96.549    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism             -0.497    96.052    
                         clock uncertainty           -0.145    95.907    
    SLICE_X43Y49         FDCE (Setup_fdce_C_CE)      -0.205    95.702    uart_inst/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         95.702    
                         arrival time                          -0.829    
  -------------------------------------------------------------------
                         slack                                 94.873    

Slack (MET) :             95.001ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 1.186ns (25.513%)  route 3.463ns (74.487%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.453ns = ( 96.547 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.566    -3.910    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.456    -3.454 f  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.964    -2.490    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X39Y49         LUT2 (Prop_lut2_I0_O)        0.150    -2.340 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.783    -1.557    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.332    -1.225 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.839    -0.387    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.124    -0.263 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.327     0.064    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X37Y50         LUT4 (Prop_lut4_I0_O)        0.124     0.188 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.551     0.739    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X39Y49         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.446    96.547    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism             -0.457    96.090    
                         clock uncertainty           -0.145    95.945    
    SLICE_X39Y49         FDCE (Setup_fdce_C_CE)      -0.205    95.740    uart_inst/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         95.740    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                 95.001    

Slack (MET) :             95.001ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 1.186ns (25.513%)  route 3.463ns (74.487%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.453ns = ( 96.547 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.566    -3.910    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.456    -3.454 f  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.964    -2.490    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X39Y49         LUT2 (Prop_lut2_I0_O)        0.150    -2.340 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.783    -1.557    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.332    -1.225 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.839    -0.387    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.124    -0.263 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.327     0.064    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X37Y50         LUT4 (Prop_lut4_I0_O)        0.124     0.188 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.551     0.739    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X39Y49         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.446    96.547    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism             -0.457    96.090    
                         clock uncertainty           -0.145    95.945    
    SLICE_X39Y49         FDCE (Setup_fdce_C_CE)      -0.205    95.740    uart_inst/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                         95.740    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                 95.001    

Slack (MET) :             95.001ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 1.186ns (25.513%)  route 3.463ns (74.487%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.453ns = ( 96.547 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.566    -3.910    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.456    -3.454 f  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.964    -2.490    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X39Y49         LUT2 (Prop_lut2_I0_O)        0.150    -2.340 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.783    -1.557    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.332    -1.225 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.839    -0.387    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.124    -0.263 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.327     0.064    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X37Y50         LUT4 (Prop_lut4_I0_O)        0.124     0.188 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.551     0.739    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X39Y49         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.446    96.547    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism             -0.457    96.090    
                         clock uncertainty           -0.145    95.945    
    SLICE_X39Y49         FDCE (Setup_fdce_C_CE)      -0.205    95.740    uart_inst/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                         95.740    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                 95.001    

Slack (MET) :             95.001ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/msg_indx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 1.186ns (25.513%)  route 3.463ns (74.487%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.453ns = ( 96.547 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.457ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.566    -3.910    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.456    -3.454 f  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.964    -2.490    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X39Y49         LUT2 (Prop_lut2_I0_O)        0.150    -2.340 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.783    -1.557    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.332    -1.225 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.839    -0.387    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.124    -0.263 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.327     0.064    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X37Y50         LUT4 (Prop_lut4_I0_O)        0.124     0.188 r  uart_inst/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.551     0.739    uart_inst/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X39Y49         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.446    96.547    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism             -0.457    96.090    
                         clock uncertainty           -0.145    95.945    
    SLICE_X39Y49         FDCE (Setup_fdce_C_CE)      -0.205    95.740    uart_inst/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                         95.740    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                 95.001    

Slack (MET) :             95.016ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 1.186ns (25.732%)  route 3.423ns (74.268%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.453ns = ( 96.547 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.566    -3.910    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.456    -3.454 f  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.964    -2.490    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X39Y49         LUT2 (Prop_lut2_I0_O)        0.150    -2.340 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.783    -1.557    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.332    -1.225 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.839    -0.387    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.124    -0.263 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.327     0.064    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X37Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.188 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.511     0.699    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X36Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.446    96.547    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism             -0.482    96.065    
                         clock uncertainty           -0.145    95.920    
    SLICE_X36Y49         FDRE (Setup_fdre_C_CE)      -0.205    95.715    uart_inst/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         95.715    
                         arrival time                          -0.699    
  -------------------------------------------------------------------
                         slack                                 95.016    

Slack (MET) :             95.016ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 1.186ns (25.732%)  route 3.423ns (74.268%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.453ns = ( 96.547 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.566    -3.910    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.456    -3.454 f  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.964    -2.490    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X39Y49         LUT2 (Prop_lut2_I0_O)        0.150    -2.340 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.783    -1.557    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.332    -1.225 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.839    -0.387    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.124    -0.263 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.327     0.064    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X37Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.188 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.511     0.699    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X36Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.446    96.547    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[1]/C
                         clock pessimism             -0.482    96.065    
                         clock uncertainty           -0.145    95.920    
    SLICE_X36Y49         FDRE (Setup_fdre_C_CE)      -0.205    95.715    uart_inst/inst/upg_inst/s_axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         95.715    
                         arrival time                          -0.699    
  -------------------------------------------------------------------
                         slack                                 95.016    

Slack (MET) :             95.016ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 1.186ns (25.732%)  route 3.423ns (74.268%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.453ns = ( 96.547 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.566    -3.910    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.456    -3.454 f  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.964    -2.490    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X39Y49         LUT2 (Prop_lut2_I0_O)        0.150    -2.340 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.783    -1.557    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.332    -1.225 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.839    -0.387    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.124    -0.263 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.327     0.064    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X37Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.188 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.511     0.699    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X37Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.446    96.547    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism             -0.482    96.065    
                         clock uncertainty           -0.145    95.920    
    SLICE_X37Y49         FDRE (Setup_fdre_C_CE)      -0.205    95.715    uart_inst/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         95.715    
                         arrival time                          -0.699    
  -------------------------------------------------------------------
                         slack                                 95.016    

Slack (MET) :             95.016ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 1.186ns (25.732%)  route 3.423ns (74.268%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.453ns = ( 96.547 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.910ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -7.233 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -5.572    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -5.476 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.566    -3.910    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X39Y49         FDCE                                         r  uart_inst/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.456    -3.454 f  uart_inst/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          0.964    -2.490    uart_inst/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X39Y49         LUT2 (Prop_lut2_I0_O)        0.150    -2.340 f  uart_inst/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.783    -1.557    uart_inst/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.332    -1.225 f  uart_inst/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.839    -0.387    uart_inst/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.124    -0.263 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.327     0.064    uart_inst/inst/upg_inst/uart_wen5_out
    SLICE_X37Y50         LUT6 (Prop_lut6_I3_O)        0.124     0.188 r  uart_inst/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.511     0.699    uart_inst/inst/upg_inst/s_axi_wdata
    SLICE_X36Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   101.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    93.427 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    95.009    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.101 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.446    96.547    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  uart_inst/inst/upg_inst/s_axi_wdata_reg[4]/C
                         clock pessimism             -0.482    96.065    
                         clock uncertainty           -0.145    95.920    
    SLICE_X36Y49         FDRE (Setup_fdre_C_CE)      -0.205    95.715    uart_inst/inst/upg_inst/s_axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         95.715    
                         arrival time                          -0.699    
  -------------------------------------------------------------------
                         slack                                 95.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.511%)  route 0.173ns (57.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561    -0.795    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y50         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.667 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=5, routed)           0.173    -0.494    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start2
    SLICE_X31Y49         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833    -0.749    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X31Y49         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism              0.226    -0.523    
    SLICE_X31Y49         FDRE (Hold_fdre_C_CE)       -0.093    -0.616    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.511%)  route 0.173ns (57.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561    -0.795    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y50         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.667 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=5, routed)           0.173    -0.494    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start2
    SLICE_X31Y49         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833    -0.749    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X31Y49         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                         clock pessimism              0.226    -0.523    
    SLICE_X31Y49         FDRE (Hold_fdre_C_CE)       -0.093    -0.616    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.511%)  route 0.173ns (57.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561    -0.795    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y50         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.667 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=5, routed)           0.173    -0.494    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start2
    SLICE_X31Y49         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833    -0.749    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X31Y49         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                         clock pessimism              0.226    -0.523    
    SLICE_X31Y49         FDRE (Hold_fdre_C_CE)       -0.093    -0.616    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.511%)  route 0.173ns (57.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561    -0.795    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y50         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.667 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=5, routed)           0.173    -0.494    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start2
    SLICE_X31Y49         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833    -0.749    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X31Y49         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                         clock pessimism              0.226    -0.523    
    SLICE_X31Y49         FDRE (Hold_fdre_C_CE)       -0.093    -0.616    uart_inst/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.757%)  route 0.089ns (32.243%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X35Y45         FDSE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDSE (Prop_fdse_C_Q)         0.141    -0.653 f  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg[0]/Q
                         net (fo=8, routed)           0.089    -0.564    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_reg_n_0_[0]
    SLICE_X34Y45         LUT4 (Prop_lut4_I0_O)        0.045    -0.519 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_i_1/O
                         net (fo=1, routed)           0.000    -0.519    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read0
    SLICE_X34Y45         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.831    -0.751    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X34Y45         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg/C
                         clock pessimism             -0.030    -0.781    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121    -0.660    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_reg
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.353%)  route 0.123ns (46.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563    -0.793    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X32Y46         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/Q
                         net (fo=3, routed)           0.123    -0.529    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X30Y47         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833    -0.749    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y47         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
                         clock pessimism             -0.027    -0.776    
    SLICE_X30Y47         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.674    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.546%)  route 0.207ns (59.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563    -0.793    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X31Y46         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.207    -0.445    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X30Y47         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833    -0.749    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y47         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.027    -0.776    
    SLICE_X30Y47         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.593    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/statReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/rdStat_reg/D
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.587%)  route 0.102ns (35.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  uart_inst/inst/upg_inst/statReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.653 f  uart_inst/inst/upg_inst/statReg_reg[0]/Q
                         net (fo=18, routed)          0.102    -0.551    uart_inst/inst/upg_inst/statReg_reg_n_0_[0]
    SLICE_X30Y50         LUT6 (Prop_lut6_I4_O)        0.045    -0.506 r  uart_inst/inst/upg_inst/rdStat_i_1/O
                         net (fo=1, routed)           0.000    -0.506    uart_inst/inst/upg_inst/rdStat_i_1_n_0
    SLICE_X30Y50         FDCE                                         r  uart_inst/inst/upg_inst/rdStat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830    -0.751    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X30Y50         FDCE                                         r  uart_inst/inst/upg_inst/rdStat_reg/C
                         clock pessimism             -0.030    -0.781    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.121    -0.660    uart_inst/inst/upg_inst/rdStat_reg
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.561    -0.795    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y41         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.631 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.575    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X34Y41         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.830    -0.752    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y41         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.043    -0.795    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.060    -0.735    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.755%)  route 0.130ns (44.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.563    -0.793    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X30Y46         FDRE                                         r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.629 r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.130    -0.499    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X30Y47         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.610    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.833    -0.749    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X30Y47         SRL16E                                       r  uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.027    -0.776    
    SLICE_X30Y47         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.659    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uart_clk_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk1/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0   uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X31Y50    uart_inst/inst/upg_inst/RCS_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X30Y50    uart_inst/inst/upg_inst/RCS_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X30Y50    uart_inst/inst/upg_inst/RCS_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X32Y43    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X32Y43    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X34Y44    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[15][0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X34Y44    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[15][0]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X32Y49    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  clk1/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y48    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y48    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y48    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y48    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y48    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y48    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y48    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y47    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y47    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y47    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y44    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y47    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y47    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y47    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y47    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y47    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y47    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y47    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X30Y47    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         50.000      49.020     SLICE_X34Y44    uart_inst/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  uart_clk_cpuclk
  To Clock:  cpu_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       16.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.256ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[0]_C/CLR
                            (recovery check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_cpuclk rise@120.000ns - uart_clk_cpuclk rise@100.000ns)
  Data Path Delay:        2.938ns  (logic 0.580ns (19.739%)  route 2.358ns (80.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.398ns = ( 116.602 - 120.000 ) 
    Source Clock Delay      (SCD):    -3.922ns = ( 96.078 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   101.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    92.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    94.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    94.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554    96.078    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y52         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.456    96.534 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=3, routed)           0.576    97.110    segs_inst/upg_done_o
    SLICE_X41Y54         LUT3 (Prop_lut3_I1_O)        0.124    97.234 f  segs_inst/num7_reg[1]_LDC_i_1/O
                         net (fo=4, routed)           1.782    99.016    segs_inst/num7_reg[1]_LDC_i_1_n_0
    SLICE_X63Y66         FDCE                                         f  segs_inst/num7_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    120.000   120.000 r  
    P17                  IBUF                         0.000   120.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   121.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   113.427 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   115.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   115.100 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.502   116.602    segs_inst/cpu_clk
    SLICE_X63Y66         FDCE                                         r  segs_inst/num7_reg[0]_C/C
                         clock pessimism             -0.660   115.942    
                         clock uncertainty           -0.265   115.677    
    SLICE_X63Y66         FDCE (Recov_fdce_C_CLR)     -0.405   115.272    segs_inst/num7_reg[0]_C
  -------------------------------------------------------------------
                         required time                        115.272    
                         arrival time                         -99.016    
  -------------------------------------------------------------------
                         slack                                 16.256    

Slack (MET) :             16.302ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[1]_P/PRE
                            (recovery check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_cpuclk rise@120.000ns - uart_clk_cpuclk rise@100.000ns)
  Data Path Delay:        2.938ns  (logic 0.580ns (19.739%)  route 2.358ns (80.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.398ns = ( 116.602 - 120.000 ) 
    Source Clock Delay      (SCD):    -3.922ns = ( 96.078 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   101.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    92.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    94.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    94.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554    96.078    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y52         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.456    96.534 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=3, routed)           0.576    97.110    segs_inst/upg_done_o
    SLICE_X41Y54         LUT3 (Prop_lut3_I1_O)        0.124    97.234 f  segs_inst/num7_reg[1]_LDC_i_1/O
                         net (fo=4, routed)           1.782    99.016    segs_inst/num7_reg[1]_LDC_i_1_n_0
    SLICE_X63Y66         FDPE                                         f  segs_inst/num7_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    120.000   120.000 r  
    P17                  IBUF                         0.000   120.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   121.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   113.427 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   115.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   115.100 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.502   116.602    segs_inst/cpu_clk
    SLICE_X63Y66         FDPE                                         r  segs_inst/num7_reg[1]_P/C
                         clock pessimism             -0.660   115.942    
                         clock uncertainty           -0.265   115.677    
    SLICE_X63Y66         FDPE (Recov_fdpe_C_PRE)     -0.359   115.318    segs_inst/num7_reg[1]_P
  -------------------------------------------------------------------
                         required time                        115.318    
                         arrival time                         -99.016    
  -------------------------------------------------------------------
                         slack                                 16.302    

Slack (MET) :             16.317ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[1]_C/CLR
                            (recovery check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_cpuclk rise@120.000ns - uart_clk_cpuclk rise@100.000ns)
  Data Path Delay:        2.877ns  (logic 0.580ns (20.159%)  route 2.297ns (79.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.398ns = ( 116.602 - 120.000 ) 
    Source Clock Delay      (SCD):    -3.922ns = ( 96.078 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   101.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    92.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    94.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    94.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554    96.078    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y52         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.456    96.534 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=3, routed)           0.580    97.114    dmem/upg_done_o
    SLICE_X41Y54         LUT2 (Prop_lut2_I1_O)        0.124    97.238 f  dmem/let0[3]_i_1/O
                         net (fo=5, routed)           1.717    98.955    segs_inst/upg_rst_reg
    SLICE_X62Y66         FDCE                                         f  segs_inst/num7_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    120.000   120.000 r  
    P17                  IBUF                         0.000   120.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   121.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   113.427 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   115.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   115.100 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.502   116.602    segs_inst/cpu_clk
    SLICE_X62Y66         FDCE                                         r  segs_inst/num7_reg[1]_C/C
                         clock pessimism             -0.660   115.942    
                         clock uncertainty           -0.265   115.677    
    SLICE_X62Y66         FDCE (Recov_fdce_C_CLR)     -0.405   115.272    segs_inst/num7_reg[1]_C
  -------------------------------------------------------------------
                         required time                        115.272    
                         arrival time                         -98.955    
  -------------------------------------------------------------------
                         slack                                 16.317    

Slack (MET) :             16.363ns  (required time - arrival time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[0]_P/PRE
                            (recovery check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_cpuclk rise@120.000ns - uart_clk_cpuclk rise@100.000ns)
  Data Path Delay:        2.877ns  (logic 0.580ns (20.159%)  route 2.297ns (79.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.398ns = ( 116.602 - 120.000 ) 
    Source Clock Delay      (SCD):    -3.922ns = ( 96.078 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.660ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    P17                  IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253   101.253    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    92.767 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    94.428    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    94.524 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.554    96.078    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y52         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.456    96.534 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=3, routed)           0.580    97.114    dmem/upg_done_o
    SLICE_X41Y54         LUT2 (Prop_lut2_I1_O)        0.124    97.238 f  dmem/let0[3]_i_1/O
                         net (fo=5, routed)           1.717    98.955    segs_inst/upg_rst_reg
    SLICE_X62Y66         FDPE                                         f  segs_inst/num7_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                    120.000   120.000 r  
    P17                  IBUF                         0.000   120.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181   121.181    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   113.427 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   115.009    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   115.100 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          1.502   116.602    segs_inst/cpu_clk
    SLICE_X62Y66         FDPE                                         r  segs_inst/num7_reg[0]_P/C
                         clock pessimism             -0.660   115.942    
                         clock uncertainty           -0.265   115.677    
    SLICE_X62Y66         FDPE (Recov_fdpe_C_PRE)     -0.359   115.318    segs_inst/num7_reg[0]_P
  -------------------------------------------------------------------
                         required time                        115.318    
                         arrival time                         -98.955    
  -------------------------------------------------------------------
                         slack                                 16.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[1]_C/CLR
                            (removal check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.186ns (15.629%)  route 1.004ns (84.371%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y52         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.653 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=3, routed)           0.227    -0.426    dmem/upg_done_o
    SLICE_X41Y54         LUT2 (Prop_lut2_I1_O)        0.045    -0.381 f  dmem/let0[3]_i_1/O
                         net (fo=5, routed)           0.777     0.396    segs_inst/upg_rst_reg
    SLICE_X62Y66         FDCE                                         f  segs_inst/num7_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.725    segs_inst/cpu_clk
    SLICE_X62Y66         FDCE                                         r  segs_inst/num7_reg[1]_C/C
                         clock pessimism              0.275    -0.450    
                         clock uncertainty            0.265    -0.185    
    SLICE_X62Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.277    segs_inst/num7_reg[1]_C
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[0]_P/PRE
                            (removal check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.186ns (15.629%)  route 1.004ns (84.371%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y52         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.653 r  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=3, routed)           0.227    -0.426    dmem/upg_done_o
    SLICE_X41Y54         LUT2 (Prop_lut2_I1_O)        0.045    -0.381 f  dmem/let0[3]_i_1/O
                         net (fo=5, routed)           0.777     0.396    segs_inst/upg_rst_reg
    SLICE_X62Y66         FDPE                                         f  segs_inst/num7_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.725    segs_inst/cpu_clk
    SLICE_X62Y66         FDPE                                         r  segs_inst/num7_reg[0]_P/C
                         clock pessimism              0.275    -0.450    
                         clock uncertainty            0.265    -0.185    
    SLICE_X62Y66         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.280    segs_inst/num7_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[0]_C/CLR
                            (removal check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.186ns (15.521%)  route 1.012ns (84.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y52         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.653 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=3, routed)           0.226    -0.427    segs_inst/upg_done_o
    SLICE_X41Y54         LUT3 (Prop_lut3_I1_O)        0.045    -0.382 f  segs_inst/num7_reg[1]_LDC_i_1/O
                         net (fo=4, routed)           0.786     0.405    segs_inst/num7_reg[1]_LDC_i_1_n_0
    SLICE_X63Y66         FDCE                                         f  segs_inst/num7_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.725    segs_inst/cpu_clk
    SLICE_X63Y66         FDCE                                         r  segs_inst/num7_reg[0]_C/C
                         clock pessimism              0.275    -0.450    
                         clock uncertainty            0.265    -0.185    
    SLICE_X63Y66         FDCE (Remov_fdce_C_CLR)     -0.092    -0.277    segs_inst/num7_reg[0]_C
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 uart_inst/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_inst/num7_reg[1]_P/PRE
                            (removal check against rising-edge clock cpu_clk_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.186ns (15.521%)  route 1.012ns (84.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.794ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.885 r  clk1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.381    uart_inst/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.562    -0.794    uart_inst/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y52         FDCE                                         r  uart_inst/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.653 f  uart_inst/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=3, routed)           0.226    -0.427    segs_inst/upg_done_o
    SLICE_X41Y54         LUT3 (Prop_lut3_I1_O)        0.045    -0.382 f  segs_inst/num7_reg[1]_LDC_i_1/O
                         net (fo=4, routed)           0.786     0.405    segs_inst/num7_reg[1]_LDC_i_1_n_0
    SLICE_X63Y66         FDPE                                         f  segs_inst/num7_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    clk1/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -2.160 r  clk1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.610    clk1/inst/cpu_clk_cpuclk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.581 r  clk1/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.725    segs_inst/cpu_clk
    SLICE_X63Y66         FDPE                                         r  segs_inst/num7_reg[1]_P/C
                         clock pessimism              0.275    -0.450    
                         clock uncertainty            0.265    -0.185    
    SLICE_X63Y66         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.280    segs_inst/num7_reg[1]_P
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.685    





