strict digraph "" {
	node [label="\N"];
	"592:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f1980a7e350>",
		fillcolor=lightcyan,
		label="592:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"593:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f1980a7e410>",
		fillcolor=turquoise,
		label="593:BL
xmit_DATA_m_set = 1;
pcs_an_next = S_PCS_AN_DISABLE_LINK_OK;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a7e450>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a7e5d0>]",
		style=filled,
		typ=Block];
	"592:CA" -> "593:BL"	 [cond="[]",
		lineno=None];
	"653:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f195f04e290>",
		fillcolor=springgreen,
		label="653:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"653:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f195f555110>",
		fillcolor=cadetblue,
		label="653:BS
pcs_an_next = S_PCS_AN_ENABLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f195f555110>]",
		style=filled,
		typ=BlockingSubstitution];
	"653:IF" -> "653:BS"	 [cond="['mr_main_reset']",
		label=mr_main_reset,
		lineno=653];
	"654:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f195f04efd0>",
		fillcolor=springgreen,
		label="654:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"653:IF" -> "654:IF"	 [cond="['mr_main_reset']",
		label="!(mr_main_reset)",
		lineno=653];
	"536:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f195f570950>",
		clk_sens=False,
		fillcolor=gold,
		label="536:AL",
		sens="['S_PCS_AN_IDLE_DETECT', 'S_PCS_AN_ACKNOWLEDGE_DETECT', 'link_timer_done', 'rx_config_clr', 'S_PCS_AN_ENABLE', 'ability_match', '\
pcs_an_present', 'S_PCS_AN_DISABLE_LINK_OK', 'startup_enable', 'S_PCS_AN_RESTART', 'consistency_match', 'mr_an_enable', 'S_PCS_AN_\
STARTUP_RUN', 'mr_restart_an', 'S_PCS_AN_COMPLETE_ACKNOWLEDGE', 'S_PCS_AN_LINK_OK', 'rx_config_set', 'idle_match', 'S_PCS_AN_ABILITY_\
DETECT', 'acknowledge_match']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['S_PCS_AN_ACKNOWLEDGE_DETECT', 'link_timer_done', 'sync_status', 'S_PCS_AN_DISABLE_LINK_OK', 'S_PCS_AN_RESTART', 'mr_main_reset', '\
S_PCS_AN_ENABLE', 'ability_match', 'consistency_match', 'S_PCS_AN_STARTUP_RUN', 'S_PCS_AN_ABILITY_DETECT', 'rudi', 'acknowledge_\
match', 'rx_config_clr', 'rx_config_set', 'pcs_an_present', 'S_PCS_AN_LINK_OK', 'S_PCS_AN_IDLE_DETECT', 'mr_an_enable', 'mr_restart_\
an', 'S_PCS_AN_COMPLETE_ACKNOWLEDGE', 'idle_match', 'startup_enable']"];
	"537:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f195f076150>",
		fillcolor=turquoise,
		label="537:BL
pcs_an_next = pcs_an_present;
xmit_CONFIGURATION_m_set = 0;
xmit_DATA_m_set = 0;
xmit_IDLE_m_set = 0;
mr_np_loaded_m_set = \
0;
mr_np_loaded_m_clr = 0;
mr_page_rx_m_set = 0;
mr_page_rx_m_clr = 0;
mr_an_complete_m_set = 0;
mr_an_complete_m_clr = 0;
mr_lp_\
adv_ability_set = 0;
mr_lp_adv_ability_clr = 0;
tx_config_m_clr = 0;
tx_config_ABILITY_m_set = 0;
tx_config_ACK_m_set = 0;
tx_config_\
NP_m_set = 0;
link_timer_m_start = 0;
link_timer_m_inc = 0;
toggle_tx_adv_m_set = 0;
toggle_tx_toggle_m_set = 0;
toggle_rx_m_set = \
0;
mr_lp_np_rx_m_set = 0;
np_rx_m_set = 0;
np_page_rx_m_set = 0;
resolve_priority_m_set = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f195f076990>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f195f076510>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f195f076e90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f195f076350>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f195f076b50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f195f076110>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f195f076490>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f195f076250>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a5dc50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a5ddd0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a5df50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a5e0d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a5e250>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a5e450>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a5e590>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a5e750>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a5e8d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a5ea10>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a5eb50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a5ecd0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a5eed0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a67090>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a671d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a67310>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a67490>]",
		style=filled,
		typ=Block];
	"536:AL" -> "537:BL"	 [cond="[]",
		lineno=None];
	"568:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f1980a67a50>",
		fillcolor=lightcyan,
		label="568:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"569:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f1980a67b10>",
		fillcolor=turquoise,
		label="569:BL
mr_page_rx_m_clr = 1;
mr_lp_adv_ability_clr = 1;
mr_an_complete_m_clr = 1;
pcs_an_next = (mr_an_enable)? S_PCS_AN_RESTART : \
S_PCS_AN_DISABLE_LINK_OK;
link_timer_m_start = mr_an_enable;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a67b50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a67d10>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a67e50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a6f550>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a6f7d0>]",
		style=filled,
		typ=Block];
	"568:CA" -> "569:BL"	 [cond="[]",
		lineno=None];
	"576:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a6f050>",
		fillcolor=cadetblue,
		label="576:BS
xmit_IDLE_m_set = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a6f050>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_536:AL"	 [def_var="['link_timer_m_start', 'mr_lp_np_rx_m_set', 'tx_config_ACK_m_set', 'resolve_priority_m_set', 'link_timer_m_inc', 'np_page_rx_m_set', '\
mr_page_rx_m_clr', 'tx_config_NP_m_set', 'xmit_DATA_m_set', 'mr_page_rx_m_set', 'np_rx_m_set', 'mr_an_complete_m_set', 'mr_np_loaded_\
m_clr', 'mr_lp_adv_ability_clr', 'toggle_rx_m_set', 'mr_np_loaded_m_set', 'pcs_an_next', 'tx_config_m_clr', 'xmit_IDLE_m_set', '\
mr_an_complete_m_clr', 'toggle_tx_toggle_m_set', 'tx_config_ABILITY_m_set', 'xmit_CONFIGURATION_m_set', 'toggle_tx_adv_m_set', '\
mr_lp_adv_ability_set']",
		label="Leaf_536:AL"];
	"576:BS" -> "Leaf_536:AL"	 [cond="[]",
		lineno=None];
	"645:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f1980a0e8d0>",
		fillcolor=turquoise,
		label="645:BL
xmit_DATA_m_set = 1;
mr_an_complete_m_set = 1;
resolve_priority_m_set = 1;
pcs_an_next = (ability_match | mr_restart_an)? \
S_PCS_AN_ENABLE : S_PCS_AN_LINK_OK;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a0e910>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a0ead0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a0ec50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a0edd0>]",
		style=filled,
		typ=Block];
	"645:BL" -> "Leaf_536:AL"	 [cond="[]",
		lineno=None];
	"560:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f1980a67610>",
		fillcolor=linen,
		label="560:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"560:CS" -> "592:CA"	 [cond="['pcs_an_present']",
		label=pcs_an_present,
		lineno=560];
	"560:CS" -> "568:CA"	 [cond="['pcs_an_present']",
		label=pcs_an_present,
		lineno=560];
	"620:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f1980a5d110>",
		fillcolor=lightcyan,
		label="620:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"560:CS" -> "620:CA"	 [cond="['pcs_an_present']",
		label=pcs_an_present,
		lineno=560];
	"609:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f1980a86150>",
		fillcolor=lightcyan,
		label="609:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"560:CS" -> "609:CA"	 [cond="['pcs_an_present']",
		label=pcs_an_present,
		lineno=560];
	"599:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f1980a7e750>",
		fillcolor=lightcyan,
		label="599:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"560:CS" -> "599:CA"	 [cond="['pcs_an_present']",
		label=pcs_an_present,
		lineno=560];
	"644:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f1980a0e810>",
		fillcolor=lightcyan,
		label="644:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"560:CS" -> "644:CA"	 [cond="['pcs_an_present']",
		label=pcs_an_present,
		lineno=560];
	"562:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f1980a67750>",
		fillcolor=lightcyan,
		label="562:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"560:CS" -> "562:CA"	 [cond="['pcs_an_present']",
		label=pcs_an_present,
		lineno=560];
	"634:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f1980a86cd0>",
		fillcolor=lightcyan,
		label="634:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"560:CS" -> "634:CA"	 [cond="['pcs_an_present']",
		label=pcs_an_present,
		lineno=560];
	"583:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f1980a6f990>",
		fillcolor=lightcyan,
		label="583:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"560:CS" -> "583:CA"	 [cond="['pcs_an_present']",
		label=pcs_an_present,
		lineno=560];
	"635:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f1980a86d90>",
		fillcolor=turquoise,
		label="635:BL
xmit_IDLE_m_set = 1;
resolve_priority_m_set = 1;
pcs_an_next = (ability_match & rx_config_clr)? S_PCS_AN_ENABLE : 
              (\
idle_match & link_timer_done)? S_PCS_AN_LINK_OK : S_PCS_AN_IDLE_DETECT;
link_timer_m_inc = ~link_timer_done;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a86dd0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a86f90>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a0e150>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a0e610>]",
		style=filled,
		typ=Block];
	"635:BL" -> "Leaf_536:AL"	 [cond="[]",
		lineno=None];
	"655:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f195f04e4d0>",
		fillcolor=springgreen,
		label="655:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"655:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f195f04e150>",
		fillcolor=cadetblue,
		label="655:BS
pcs_an_next = S_PCS_AN_ENABLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f195f04e150>]",
		style=filled,
		typ=BlockingSubstitution];
	"655:IF" -> "655:BS"	 [cond="['rudi']",
		label="(rudi == 0)",
		lineno=655];
	"621:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f1980a5d190>",
		fillcolor=turquoise,
		label="621:BL
toggle_tx_toggle_m_set = 1;
toggle_rx_m_set = 1;
np_rx_m_set = 1;
mr_page_rx_m_set = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a5d1d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a5d390>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a5d510>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a5d650>]",
		style=filled,
		typ=Block];
	"624:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1980a5d7d0>",
		fillcolor=springgreen,
		label="624:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"621:BL" -> "624:IF"	 [cond="[]",
		lineno=None];
	"610:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f1980a86210>",
		fillcolor=turquoise,
		label="610:BL
tx_config_ACK_m_set = 1;
pcs_an_next = (acknowledge_match & consistency_match)? S_PCS_AN_COMPLETE_ACKNOWLEDGE : 
              (\
acknowledge_match & ~consistency_match)? S_PCS_AN_ENABLE : 
              (ability_match & rx_config_clr)? S_PCS_AN_ENABLE : S_PCS_\
AN_ACKNOWLEDGE_DETECT;
link_timer_m_start = acknowledge_match & consistency_match;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a86250>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a86410>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a86ad0>]",
		style=filled,
		typ=Block];
	"610:BL" -> "Leaf_536:AL"	 [cond="[]",
		lineno=None];
	"593:BL" -> "Leaf_536:AL"	 [cond="[]",
		lineno=None];
	"654:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f195f555bd0>",
		fillcolor=cadetblue,
		label="654:BS
pcs_an_next = S_PCS_AN_ENABLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f195f555bd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"654:BS" -> "Leaf_536:AL"	 [cond="[]",
		lineno=None];
	"624:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f195f04e5d0>",
		fillcolor=cadetblue,
		label="624:BS
pcs_an_next = S_PCS_AN_ENABLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f195f04e5d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"624:BS" -> "Leaf_536:AL"	 [cond="[]",
		lineno=None];
	"620:CA" -> "621:BL"	 [cond="[]",
		lineno=None];
	"624:IF" -> "624:BS"	 [cond="['ability_match', 'rx_config_clr']",
		label="(ability_match & rx_config_clr)",
		lineno=624];
	"626:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1980a5d810>",
		fillcolor=springgreen,
		label="626:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"624:IF" -> "626:IF"	 [cond="['ability_match', 'rx_config_clr']",
		label="!((ability_match & rx_config_clr))",
		lineno=624];
	"537:BL" -> "560:CS"	 [cond="[]",
		lineno=None];
	"652:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1980a16190>",
		fillcolor=springgreen,
		label="652:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"537:BL" -> "652:IF"	 [cond="[]",
		lineno=None];
	"652:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a161d0>",
		fillcolor=cadetblue,
		label="652:BS
pcs_an_next = S_PCS_AN_ENABLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a161d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"652:BS" -> "Leaf_536:AL"	 [cond="[]",
		lineno=None];
	"653:BS" -> "Leaf_536:AL"	 [cond="[]",
		lineno=None];
	"609:CA" -> "610:BL"	 [cond="[]",
		lineno=None];
	"654:IF" -> "655:IF"	 [cond="['mr_restart_an']",
		label="!(mr_restart_an)",
		lineno=654];
	"654:IF" -> "654:BS"	 [cond="['mr_restart_an']",
		label=mr_restart_an,
		lineno=654];
	"600:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f1980a7e810>",
		fillcolor=turquoise,
		label="600:BL
toggle_tx_adv_m_set = 1;
tx_config_ABILITY_m_set = 1;
pcs_an_next = (ability_match & rx_config_set)? S_PCS_AN_ACKNOWLEDGE_\
DETECT : S_PCS_AN_ABILITY_DETECT;
mr_lp_adv_ability_set = ability_match & rx_config_set;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a7e850>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a7e9d0>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a7eb50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a7eed0>]",
		style=filled,
		typ=Block];
	"599:CA" -> "600:BL"	 [cond="[]",
		lineno=None];
	"655:BS" -> "Leaf_536:AL"	 [cond="[]",
		lineno=None];
	"600:BL" -> "Leaf_536:AL"	 [cond="[]",
		lineno=None];
	"644:CA" -> "645:BL"	 [cond="[]",
		lineno=None];
	"563:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f1980a677d0>",
		fillcolor=turquoise,
		label="563:BL
pcs_an_next = (startup_enable)? S_PCS_AN_ENABLE : S_PCS_AN_STARTUP_RUN;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a67810>]",
		style=filled,
		typ=Block];
	"563:BL" -> "Leaf_536:AL"	 [cond="[]",
		lineno=None];
	"562:CA" -> "563:BL"	 [cond="[]",
		lineno=None];
	"572:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1980a67f90>",
		fillcolor=springgreen,
		label="572:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"569:BL" -> "572:IF"	 [cond="[]",
		lineno=None];
	"627:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f1980a5da50>",
		fillcolor=turquoise,
		label="627:BL
link_timer_m_start = 1;
pcs_an_next = S_PCS_AN_IDLE_DETECT;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a5da90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a52850>]",
		style=filled,
		typ=Block];
	"627:BL" -> "Leaf_536:AL"	 [cond="[]",
		lineno=None];
	"634:CA" -> "635:BL"	 [cond="[]",
		lineno=None];
	"572:IF" -> "576:BS"	 [cond="['mr_an_enable']",
		label="!(mr_an_enable)",
		lineno=572];
	"573:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f1980a6f1d0>",
		fillcolor=turquoise,
		label="573:BL
xmit_CONFIGURATION_m_set = 1;
tx_config_m_clr = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a6f210>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a6f390>]",
		style=filled,
		typ=Block];
	"572:IF" -> "573:BL"	 [cond="['mr_an_enable']",
		label=mr_an_enable,
		lineno=572];
	"584:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f1980a6fa50>",
		fillcolor=turquoise,
		label="584:BL
mr_np_loaded_m_clr = 1;
tx_config_m_clr = 1;
xmit_CONFIGURATION_m_set = 1;
pcs_an_next = (link_timer_done)? S_PCS_AN_ABILITY_\
DETECT : S_PCS_AN_RESTART;
link_timer_m_inc = ~link_timer_done;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a6fa90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a6fc10>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a6fd90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a6ff10>, <\
pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a7e190>]",
		style=filled,
		typ=Block];
	"584:BL" -> "Leaf_536:AL"	 [cond="[]",
		lineno=None];
	"626:IF" -> "627:BL"	 [cond="['link_timer_done', 'ability_match', 'rx_config_set']",
		label="(link_timer_done & (~ability_match | rx_config_set))",
		lineno=626];
	"631:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a5d850>",
		fillcolor=cadetblue,
		label="631:BS
link_timer_m_inc = ~link_timer_done;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f1980a5d850>]",
		style=filled,
		typ=BlockingSubstitution];
	"626:IF" -> "631:BS"	 [cond="['link_timer_done', 'ability_match', 'rx_config_set']",
		label="!((link_timer_done & (~ability_match | rx_config_set)))",
		lineno=626];
	"573:BL" -> "Leaf_536:AL"	 [cond="[]",
		lineno=None];
	"583:CA" -> "584:BL"	 [cond="[]",
		lineno=None];
	"631:BS" -> "Leaf_536:AL"	 [cond="[]",
		lineno=None];
	"652:IF" -> "653:IF"	 [cond="['sync_status']",
		label="!((~sync_status))",
		lineno=652];
	"652:IF" -> "652:BS"	 [cond="['sync_status']",
		label="(~sync_status)",
		lineno=652];
}
