
LAB_PID.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b794  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000230  0800b930  0800b930  0001b930  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bb60  0800bb60  00020310  2**0
                  CONTENTS
  4 .ARM          00000008  0800bb60  0800bb60  0001bb60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bb68  0800bb68  00020310  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bb68  0800bb68  0001bb68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bb6c  0800bb6c  0001bb6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000310  20000000  0800bb70  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d58  20000310  0800be80  00020310  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001068  0800be80  00021068  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020310  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001580c  00000000  00000000  00020340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a3b  00000000  00000000  00035b4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001220  00000000  00000000  00038588  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001120  00000000  00000000  000397a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018cb6  00000000  00000000  0003a8c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000168fd  00000000  00000000  0005357e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e730  00000000  00000000  00069e7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001085ab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005708  00000000  00000000  001085fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000310 	.word	0x20000310
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800b914 	.word	0x0800b914

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000314 	.word	0x20000314
 80001d4:	0800b914 	.word	0x0800b914

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2f>:
 8000b00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b08:	bf24      	itt	cs
 8000b0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b12:	d90d      	bls.n	8000b30 <__aeabi_d2f+0x30>
 8000b14:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b20:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b28:	bf08      	it	eq
 8000b2a:	f020 0001 	biceq.w	r0, r0, #1
 8000b2e:	4770      	bx	lr
 8000b30:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b34:	d121      	bne.n	8000b7a <__aeabi_d2f+0x7a>
 8000b36:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b3a:	bfbc      	itt	lt
 8000b3c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b40:	4770      	bxlt	lr
 8000b42:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4a:	f1c2 0218 	rsb	r2, r2, #24
 8000b4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b56:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5a:	bf18      	it	ne
 8000b5c:	f040 0001 	orrne.w	r0, r0, #1
 8000b60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b6c:	ea40 000c 	orr.w	r0, r0, ip
 8000b70:	fa23 f302 	lsr.w	r3, r3, r2
 8000b74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b78:	e7cc      	b.n	8000b14 <__aeabi_d2f+0x14>
 8000b7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b7e:	d107      	bne.n	8000b90 <__aeabi_d2f+0x90>
 8000b80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b84:	bf1e      	ittt	ne
 8000b86:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b8a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b8e:	4770      	bxne	lr
 8000b90:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b94:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b974 	b.w	8000ea0 <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	9d08      	ldr	r5, [sp, #32]
 8000bd6:	4604      	mov	r4, r0
 8000bd8:	468e      	mov	lr, r1
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d14d      	bne.n	8000c7a <__udivmoddi4+0xaa>
 8000bde:	428a      	cmp	r2, r1
 8000be0:	4694      	mov	ip, r2
 8000be2:	d969      	bls.n	8000cb8 <__udivmoddi4+0xe8>
 8000be4:	fab2 f282 	clz	r2, r2
 8000be8:	b152      	cbz	r2, 8000c00 <__udivmoddi4+0x30>
 8000bea:	fa01 f302 	lsl.w	r3, r1, r2
 8000bee:	f1c2 0120 	rsb	r1, r2, #32
 8000bf2:	fa20 f101 	lsr.w	r1, r0, r1
 8000bf6:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bfa:	ea41 0e03 	orr.w	lr, r1, r3
 8000bfe:	4094      	lsls	r4, r2
 8000c00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c04:	0c21      	lsrs	r1, r4, #16
 8000c06:	fbbe f6f8 	udiv	r6, lr, r8
 8000c0a:	fa1f f78c 	uxth.w	r7, ip
 8000c0e:	fb08 e316 	mls	r3, r8, r6, lr
 8000c12:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c16:	fb06 f107 	mul.w	r1, r6, r7
 8000c1a:	4299      	cmp	r1, r3
 8000c1c:	d90a      	bls.n	8000c34 <__udivmoddi4+0x64>
 8000c1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c22:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c26:	f080 811f 	bcs.w	8000e68 <__udivmoddi4+0x298>
 8000c2a:	4299      	cmp	r1, r3
 8000c2c:	f240 811c 	bls.w	8000e68 <__udivmoddi4+0x298>
 8000c30:	3e02      	subs	r6, #2
 8000c32:	4463      	add	r3, ip
 8000c34:	1a5b      	subs	r3, r3, r1
 8000c36:	b2a4      	uxth	r4, r4
 8000c38:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c3c:	fb08 3310 	mls	r3, r8, r0, r3
 8000c40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c44:	fb00 f707 	mul.w	r7, r0, r7
 8000c48:	42a7      	cmp	r7, r4
 8000c4a:	d90a      	bls.n	8000c62 <__udivmoddi4+0x92>
 8000c4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000c50:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c54:	f080 810a 	bcs.w	8000e6c <__udivmoddi4+0x29c>
 8000c58:	42a7      	cmp	r7, r4
 8000c5a:	f240 8107 	bls.w	8000e6c <__udivmoddi4+0x29c>
 8000c5e:	4464      	add	r4, ip
 8000c60:	3802      	subs	r0, #2
 8000c62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c66:	1be4      	subs	r4, r4, r7
 8000c68:	2600      	movs	r6, #0
 8000c6a:	b11d      	cbz	r5, 8000c74 <__udivmoddi4+0xa4>
 8000c6c:	40d4      	lsrs	r4, r2
 8000c6e:	2300      	movs	r3, #0
 8000c70:	e9c5 4300 	strd	r4, r3, [r5]
 8000c74:	4631      	mov	r1, r6
 8000c76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7a:	428b      	cmp	r3, r1
 8000c7c:	d909      	bls.n	8000c92 <__udivmoddi4+0xc2>
 8000c7e:	2d00      	cmp	r5, #0
 8000c80:	f000 80ef 	beq.w	8000e62 <__udivmoddi4+0x292>
 8000c84:	2600      	movs	r6, #0
 8000c86:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8a:	4630      	mov	r0, r6
 8000c8c:	4631      	mov	r1, r6
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	fab3 f683 	clz	r6, r3
 8000c96:	2e00      	cmp	r6, #0
 8000c98:	d14a      	bne.n	8000d30 <__udivmoddi4+0x160>
 8000c9a:	428b      	cmp	r3, r1
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xd4>
 8000c9e:	4282      	cmp	r2, r0
 8000ca0:	f200 80f9 	bhi.w	8000e96 <__udivmoddi4+0x2c6>
 8000ca4:	1a84      	subs	r4, r0, r2
 8000ca6:	eb61 0303 	sbc.w	r3, r1, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	469e      	mov	lr, r3
 8000cae:	2d00      	cmp	r5, #0
 8000cb0:	d0e0      	beq.n	8000c74 <__udivmoddi4+0xa4>
 8000cb2:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cb6:	e7dd      	b.n	8000c74 <__udivmoddi4+0xa4>
 8000cb8:	b902      	cbnz	r2, 8000cbc <__udivmoddi4+0xec>
 8000cba:	deff      	udf	#255	; 0xff
 8000cbc:	fab2 f282 	clz	r2, r2
 8000cc0:	2a00      	cmp	r2, #0
 8000cc2:	f040 8092 	bne.w	8000dea <__udivmoddi4+0x21a>
 8000cc6:	eba1 010c 	sub.w	r1, r1, ip
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2601      	movs	r6, #1
 8000cd4:	0c20      	lsrs	r0, r4, #16
 8000cd6:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cda:	fb07 1113 	mls	r1, r7, r3, r1
 8000cde:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ce2:	fb0e f003 	mul.w	r0, lr, r3
 8000ce6:	4288      	cmp	r0, r1
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x12c>
 8000cea:	eb1c 0101 	adds.w	r1, ip, r1
 8000cee:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x12a>
 8000cf4:	4288      	cmp	r0, r1
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2c0>
 8000cfa:	4643      	mov	r3, r8
 8000cfc:	1a09      	subs	r1, r1, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d04:	fb07 1110 	mls	r1, r7, r0, r1
 8000d08:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x156>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x154>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2ca>
 8000d24:	4608      	mov	r0, r1
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d2e:	e79c      	b.n	8000c6a <__udivmoddi4+0x9a>
 8000d30:	f1c6 0720 	rsb	r7, r6, #32
 8000d34:	40b3      	lsls	r3, r6
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa20 f407 	lsr.w	r4, r0, r7
 8000d42:	fa01 f306 	lsl.w	r3, r1, r6
 8000d46:	431c      	orrs	r4, r3
 8000d48:	40f9      	lsrs	r1, r7
 8000d4a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4e:	fa00 f306 	lsl.w	r3, r0, r6
 8000d52:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d56:	0c20      	lsrs	r0, r4, #16
 8000d58:	fa1f fe8c 	uxth.w	lr, ip
 8000d5c:	fb09 1118 	mls	r1, r9, r8, r1
 8000d60:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d64:	fb08 f00e 	mul.w	r0, r8, lr
 8000d68:	4288      	cmp	r0, r1
 8000d6a:	fa02 f206 	lsl.w	r2, r2, r6
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b8>
 8000d70:	eb1c 0101 	adds.w	r1, ip, r1
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2bc>
 8000d7c:	4288      	cmp	r0, r1
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2bc>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4461      	add	r1, ip
 8000d88:	1a09      	subs	r1, r1, r0
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d90:	fb09 1110 	mls	r1, r9, r0, r1
 8000d94:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d98:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d9c:	458e      	cmp	lr, r1
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1e2>
 8000da0:	eb1c 0101 	adds.w	r1, ip, r1
 8000da4:	f100 34ff 	add.w	r4, r0, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2b4>
 8000daa:	458e      	cmp	lr, r1
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2b4>
 8000dae:	3802      	subs	r0, #2
 8000db0:	4461      	add	r1, ip
 8000db2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000db6:	fba0 9402 	umull	r9, r4, r0, r2
 8000dba:	eba1 010e 	sub.w	r1, r1, lr
 8000dbe:	42a1      	cmp	r1, r4
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46a6      	mov	lr, r4
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x2a4>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x2a0>
 8000dc8:	b15d      	cbz	r5, 8000de2 <__udivmoddi4+0x212>
 8000dca:	ebb3 0208 	subs.w	r2, r3, r8
 8000dce:	eb61 010e 	sbc.w	r1, r1, lr
 8000dd2:	fa01 f707 	lsl.w	r7, r1, r7
 8000dd6:	fa22 f306 	lsr.w	r3, r2, r6
 8000dda:	40f1      	lsrs	r1, r6
 8000ddc:	431f      	orrs	r7, r3
 8000dde:	e9c5 7100 	strd	r7, r1, [r5]
 8000de2:	2600      	movs	r6, #0
 8000de4:	4631      	mov	r1, r6
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	f1c2 0320 	rsb	r3, r2, #32
 8000dee:	40d8      	lsrs	r0, r3
 8000df0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df4:	fa21 f303 	lsr.w	r3, r1, r3
 8000df8:	4091      	lsls	r1, r2
 8000dfa:	4301      	orrs	r1, r0
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e08:	fb07 3610 	mls	r6, r7, r0, r3
 8000e0c:	0c0b      	lsrs	r3, r1, #16
 8000e0e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e12:	fb00 f60e 	mul.w	r6, r0, lr
 8000e16:	429e      	cmp	r6, r3
 8000e18:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x260>
 8000e1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b8>
 8000e28:	429e      	cmp	r6, r3
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b8>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4463      	add	r3, ip
 8000e30:	1b9b      	subs	r3, r3, r6
 8000e32:	b289      	uxth	r1, r1
 8000e34:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e38:	fb07 3316 	mls	r3, r7, r6, r3
 8000e3c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e40:	fb06 f30e 	mul.w	r3, r6, lr
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x28a>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2b0>
 8000e52:	428b      	cmp	r3, r1
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2b0>
 8000e56:	3e02      	subs	r6, #2
 8000e58:	4461      	add	r1, ip
 8000e5a:	1ac9      	subs	r1, r1, r3
 8000e5c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0x104>
 8000e62:	462e      	mov	r6, r5
 8000e64:	4628      	mov	r0, r5
 8000e66:	e705      	b.n	8000c74 <__udivmoddi4+0xa4>
 8000e68:	4606      	mov	r6, r0
 8000e6a:	e6e3      	b.n	8000c34 <__udivmoddi4+0x64>
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	e6f8      	b.n	8000c62 <__udivmoddi4+0x92>
 8000e70:	454b      	cmp	r3, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f8>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e7c:	3801      	subs	r0, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f8>
 8000e80:	4646      	mov	r6, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x28a>
 8000e84:	4620      	mov	r0, r4
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1e2>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x260>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b8>
 8000e90:	3b02      	subs	r3, #2
 8000e92:	4461      	add	r1, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x12c>
 8000e96:	4630      	mov	r0, r6
 8000e98:	e709      	b.n	8000cae <__udivmoddi4+0xde>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x156>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <modbus_1t5_Timeout>:
void Modbus_frame_response();


// function for interrupt
void modbus_1t5_Timeout(TIM_HandleTypeDef *htim)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8000eac:	4b04      	ldr	r3, [pc, #16]	; (8000ec0 <modbus_1t5_Timeout+0x1c>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	751a      	strb	r2, [r3, #20]
}
 8000eb4:	bf00      	nop
 8000eb6:	370c      	adds	r7, #12
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr
 8000ec0:	2000032c 	.word	0x2000032c

08000ec4 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8000ecc:	4b04      	ldr	r3, [pc, #16]	; (8000ee0 <modbus_3t5_Timeout+0x1c>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	755a      	strb	r2, [r3, #21]
}
 8000ed4:	bf00      	nop
 8000ed6:	370c      	adds	r7, #12
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr
 8000ee0:	2000032c 	.word	0x2000032c

08000ee4 <modbus_UART_Recived>:
void modbus_UART_Recived(UART_HandleTypeDef *huart,uint32_t pos)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
 8000eec:	6039      	str	r1, [r7, #0]

	//restart timer / start timer of counting time with modbus RTU
	hModbus->Flag_URev =1;
 8000eee:	4b15      	ldr	r3, [pc, #84]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	759a      	strb	r2, [r3, #22]
	if(hModbus->modbusUartStructure.RxTail++<MODBUS_MESSAGEBUFFER_SIZE)
 8000ef6:	4b13      	ldr	r3, [pc, #76]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000ef8:	681a      	ldr	r2, [r3, #0]
 8000efa:	f8b2 33a2 	ldrh.w	r3, [r2, #930]	; 0x3a2
 8000efe:	1c59      	adds	r1, r3, #1
 8000f00:	b289      	uxth	r1, r1
 8000f02:	f8a2 13a2 	strh.w	r1, [r2, #930]	; 0x3a2
 8000f06:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000f0a:	d210      	bcs.n	8000f2e <modbus_UART_Recived+0x4a>
	{


	    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 8000f0c:	4b0d      	ldr	r3, [pc, #52]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	68d8      	ldr	r0, [r3, #12]
 8000f12:	4b0c      	ldr	r3, [pc, #48]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000f14:	681a      	ldr	r2, [r3, #0]
 8000f16:	4b0b      	ldr	r3, [pc, #44]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8000f1e:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8000f22:	4413      	add	r3, r2
 8000f24:	3302      	adds	r3, #2
 8000f26:	2201      	movs	r2, #1
 8000f28:	4619      	mov	r1, r3
 8000f2a:	f006 fff7 	bl	8007f1c <HAL_UART_Receive_IT>
	}
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8000f2e:	4b05      	ldr	r3, [pc, #20]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	691b      	ldr	r3, [r3, #16]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	2200      	movs	r2, #0
 8000f38:	625a      	str	r2, [r3, #36]	; 0x24

}
 8000f3a:	bf00      	nop
 8000f3c:	3708      	adds	r7, #8
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	2000032c 	.word	0x2000032c

08000f48 <Modbus_init>:


void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 8000f52:	4a24      	ldr	r2, [pc, #144]	; (8000fe4 <Modbus_init+0x9c>)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 8000f58:	4b22      	ldr	r3, [pc, #136]	; (8000fe4 <Modbus_init+0x9c>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	683a      	ldr	r2, [r7, #0]
 8000f5e:	605a      	str	r2, [r3, #4]

	//config timer interrupt
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_OC_DELAY_ELAPSED_CB_ID,(void*)modbus_1t5_Timeout);
 8000f60:	4b20      	ldr	r3, [pc, #128]	; (8000fe4 <Modbus_init+0x9c>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	691b      	ldr	r3, [r3, #16]
 8000f66:	4a20      	ldr	r2, [pc, #128]	; (8000fe8 <Modbus_init+0xa0>)
 8000f68:	2114      	movs	r1, #20
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f006 f9da 	bl	8007324 <HAL_TIM_RegisterCallback>
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8000f70:	4b1c      	ldr	r3, [pc, #112]	; (8000fe4 <Modbus_init+0x9c>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	691b      	ldr	r3, [r3, #16]
 8000f76:	4a1d      	ldr	r2, [pc, #116]	; (8000fec <Modbus_init+0xa4>)
 8000f78:	210e      	movs	r1, #14
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f006 f9d2 	bl	8007324 <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_RegisterCallback(hModbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
 8000f80:	4b18      	ldr	r3, [pc, #96]	; (8000fe4 <Modbus_init+0x9c>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	68db      	ldr	r3, [r3, #12]
 8000f86:	4a1a      	ldr	r2, [pc, #104]	; (8000ff0 <Modbus_init+0xa8>)
 8000f88:	2103      	movs	r1, #3
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f006 ff1e 	bl	8007dcc <HAL_UART_RegisterCallback>
	//start Receive
    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 8000f90:	4b14      	ldr	r3, [pc, #80]	; (8000fe4 <Modbus_init+0x9c>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	68d8      	ldr	r0, [r3, #12]
 8000f96:	4b13      	ldr	r3, [pc, #76]	; (8000fe4 <Modbus_init+0x9c>)
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	4b12      	ldr	r3, [pc, #72]	; (8000fe4 <Modbus_init+0x9c>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8000fa2:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8000fa6:	4413      	add	r3, r2
 8000fa8:	3302      	adds	r3, #2
 8000faa:	2201      	movs	r2, #1
 8000fac:	4619      	mov	r1, r3
 8000fae:	f006 ffb5 	bl	8007f1c <HAL_UART_Receive_IT>


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 8000fb2:	4b0c      	ldr	r3, [pc, #48]	; (8000fe4 <Modbus_init+0x9c>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	691b      	ldr	r3, [r3, #16]
 8000fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	2b01      	cmp	r3, #1
 8000fc0:	d10c      	bne.n	8000fdc <Modbus_init+0x94>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 8000fc2:	4b08      	ldr	r3, [pc, #32]	; (8000fe4 <Modbus_init+0x9c>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	691b      	ldr	r3, [r3, #16]
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f005 fa55 	bl	8006478 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 8000fce:	4b05      	ldr	r3, [pc, #20]	; (8000fe4 <Modbus_init+0x9c>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	691b      	ldr	r3, [r3, #16]
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f005 fc94 	bl	8006904 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8000fdc:	bf00      	nop
 8000fde:	3708      	adds	r7, #8
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	2000032c 	.word	0x2000032c
 8000fe8:	08000ea5 	.word	0x08000ea5
 8000fec:	08000ec5 	.word	0x08000ec5
 8000ff0:	08000ee5 	.word	0x08000ee5

08000ff4 <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 8001000:	23ff      	movs	r3, #255	; 0xff
 8001002:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 8001004:	23ff      	movs	r3, #255	; 0xff
 8001006:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 8001008:	e013      	b.n	8001032 <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	1c5a      	adds	r2, r3, #1
 800100e:	607a      	str	r2, [r7, #4]
 8001010:	781a      	ldrb	r2, [r3, #0]
 8001012:	7bbb      	ldrb	r3, [r7, #14]
 8001014:	4053      	eors	r3, r2
 8001016:	b2db      	uxtb	r3, r3
 8001018:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 800101a:	4a0f      	ldr	r2, [pc, #60]	; (8001058 <CRC16+0x64>)
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	4413      	add	r3, r2
 8001020:	781a      	ldrb	r2, [r3, #0]
 8001022:	7bfb      	ldrb	r3, [r7, #15]
 8001024:	4053      	eors	r3, r2
 8001026:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 8001028:	4a0c      	ldr	r2, [pc, #48]	; (800105c <CRC16+0x68>)
 800102a:	68bb      	ldr	r3, [r7, #8]
 800102c:	4413      	add	r3, r2
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 8001032:	883b      	ldrh	r3, [r7, #0]
 8001034:	1e5a      	subs	r2, r3, #1
 8001036:	803a      	strh	r2, [r7, #0]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d1e6      	bne.n	800100a <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 800103c:	7bfb      	ldrb	r3, [r7, #15]
 800103e:	021b      	lsls	r3, r3, #8
 8001040:	b21a      	sxth	r2, r3
 8001042:	7bbb      	ldrb	r3, [r7, #14]
 8001044:	b21b      	sxth	r3, r3
 8001046:	4313      	orrs	r3, r2
 8001048:	b21b      	sxth	r3, r3
 800104a:	b29b      	uxth	r3, r3
}
 800104c:	4618      	mov	r0, r3
 800104e:	3714      	adds	r7, #20
 8001050:	46bd      	mov	sp, r7
 8001052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001056:	4770      	bx	lr
 8001058:	20000100 	.word	0x20000100
 800105c:	20000000 	.word	0x20000000

08001060 <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 8001066:	4b81      	ldr	r3, [pc, #516]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	7e1b      	ldrb	r3, [r3, #24]
 800106c:	3b01      	subs	r3, #1
 800106e:	2b03      	cmp	r3, #3
 8001070:	d80a      	bhi.n	8001088 <Modbus_Protocal_Worker+0x28>
 8001072:	a201      	add	r2, pc, #4	; (adr r2, 8001078 <Modbus_Protocal_Worker+0x18>)
 8001074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001078:	08001093 	.word	0x08001093
 800107c:	08001233 	.word	0x08001233
 8001080:	0800111f 	.word	0x0800111f
 8001084:	08001145 	.word	0x08001145
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 8001088:	4b78      	ldr	r3, [pc, #480]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	2201      	movs	r2, #1
 800108e:	761a      	strb	r2, [r3, #24]
		break;
 8001090:	e0e8      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 8001092:	4b76      	ldr	r3, [pc, #472]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 800109a:	2b00      	cmp	r3, #0
 800109c:	d002      	beq.n	80010a4 <Modbus_Protocal_Worker+0x44>
		{
			Modbus_Emission();
 800109e:	f000 f9dd 	bl	800145c <Modbus_Emission>
 80010a2:	e01c      	b.n	80010de <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->Flag_URev)
 80010a4:	4b71      	ldr	r3, [pc, #452]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	7d9b      	ldrb	r3, [r3, #22]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d017      	beq.n	80010de <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 80010ae:	4b6f      	ldr	r3, [pc, #444]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	2200      	movs	r2, #0
 80010b4:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 80010b6:	4b6d      	ldr	r3, [pc, #436]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	2200      	movs	r2, #0
 80010bc:	755a      	strb	r2, [r3, #21]
			__HAL_TIM_ENABLE(hModbus->htim);
 80010be:	4b6b      	ldr	r3, [pc, #428]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	691b      	ldr	r3, [r3, #16]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	4b68      	ldr	r3, [pc, #416]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	691b      	ldr	r3, [r3, #16]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f042 0201 	orr.w	r2, r2, #1
 80010d4:	601a      	str	r2, [r3, #0]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 80010d6:	4b65      	ldr	r3, [pc, #404]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	2203      	movs	r2, #3
 80010dc:	761a      	strb	r2, [r3, #24]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 80010de:	4b63      	ldr	r3, [pc, #396]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	68db      	ldr	r3, [r3, #12]
 80010e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	2b20      	cmp	r3, #32
 80010ec:	f040 80b3 	bne.w	8001256 <Modbus_Protocal_Worker+0x1f6>
		{
			hModbus->modbusUartStructure.RxTail =0;
 80010f0:	4b5e      	ldr	r3, [pc, #376]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	2200      	movs	r2, #0
 80010f6:	f8a3 23a2 	strh.w	r2, [r3, #930]	; 0x3a2
			HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 80010fa:	4b5c      	ldr	r3, [pc, #368]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	68d8      	ldr	r0, [r3, #12]
 8001100:	4b5a      	ldr	r3, [pc, #360]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	4b59      	ldr	r3, [pc, #356]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 800110c:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8001110:	4413      	add	r3, r2
 8001112:	3302      	adds	r3, #2
 8001114:	2201      	movs	r2, #1
 8001116:	4619      	mov	r1, r3
 8001118:	f006 ff00 	bl	8007f1c <HAL_UART_Receive_IT>
		}
		break;
 800111c:	e09b      	b.n	8001256 <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 800111e:	4b53      	ldr	r3, [pc, #332]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	7d1b      	ldrb	r3, [r3, #20]
 8001124:	2b00      	cmp	r3, #0
 8001126:	f000 8098 	beq.w	800125a <Modbus_Protocal_Worker+0x1fa>
		{
			/*reset recived flag*/
			hModbus->Flag_URev =0;
 800112a:	4b50      	ldr	r3, [pc, #320]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	2200      	movs	r2, #0
 8001130:	759a      	strb	r2, [r3, #22]
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 8001132:	4b4e      	ldr	r3, [pc, #312]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	22fe      	movs	r2, #254	; 0xfe
 8001138:	75da      	strb	r2, [r3, #23]

			/*compute CRC and Slave address*/



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 800113a:	4b4c      	ldr	r3, [pc, #304]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	2204      	movs	r2, #4
 8001140:	761a      	strb	r2, [r3, #24]
		}
		break;
 8001142:	e08a      	b.n	800125a <Modbus_Protocal_Worker+0x1fa>
	case Modbus_state_ControlAndWaiting:
		/*Frame error , Not generate response , Clear buffer*/
		if(hModbus->Flag_URev)
 8001144:	4b49      	ldr	r3, [pc, #292]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	7d9b      	ldrb	r3, [r3, #22]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d009      	beq.n	8001162 <Modbus_Protocal_Worker+0x102>
		{

			if(!hModbus->RecvStatus)
 800114e:	4b47      	ldr	r3, [pc, #284]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f993 3017 	ldrsb.w	r3, [r3, #23]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d103      	bne.n	8001162 <Modbus_Protocal_Worker+0x102>
			{
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 800115a:	4b44      	ldr	r3, [pc, #272]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	22ff      	movs	r2, #255	; 0xff
 8001160:	75da      	strb	r2, [r3, #23]
			}
		}

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 8001162:	4b42      	ldr	r3, [pc, #264]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f993 3017 	ldrsb.w	r3, [r3, #23]
 800116a:	f113 0f02 	cmn.w	r3, #2
 800116e:	d150      	bne.n	8001212 <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 8001170:	4b3e      	ldr	r3, [pc, #248]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2200      	movs	r2, #0
 8001176:	75da      	strb	r2, [r3, #23]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 8001178:	4b3c      	ldr	r3, [pc, #240]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f203 2272 	addw	r2, r3, #626	; 0x272
 8001180:	4b3a      	ldr	r3, [pc, #232]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001188:	3b02      	subs	r3, #2
 800118a:	4619      	mov	r1, r3
 800118c:	4610      	mov	r0, r2
 800118e:	f7ff ff31 	bl	8000ff4 <CRC16>
 8001192:	4603      	mov	r3, r0
 8001194:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8001196:	793a      	ldrb	r2, [r7, #4]
 8001198:	4b34      	ldr	r3, [pc, #208]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800119a:	6819      	ldr	r1, [r3, #0]
 800119c:	4b33      	ldr	r3, [pc, #204]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80011a4:	3b02      	subs	r3, #2
 80011a6:	440b      	add	r3, r1
 80011a8:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
 80011ac:	429a      	cmp	r2, r3
 80011ae:	d10c      	bne.n	80011ca <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 80011b0:	797a      	ldrb	r2, [r7, #5]
 80011b2:	4b2e      	ldr	r3, [pc, #184]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011b4:	6819      	ldr	r1, [r3, #0]
 80011b6:	4b2d      	ldr	r3, [pc, #180]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80011be:	3b01      	subs	r3, #1
 80011c0:	440b      	add	r3, r1
 80011c2:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 80011c6:	429a      	cmp	r2, r3
 80011c8:	d004      	beq.n	80011d4 <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 80011ca:	4b28      	ldr	r3, [pc, #160]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	22ff      	movs	r2, #255	; 0xff
 80011d0:	75da      	strb	r2, [r3, #23]
				break;
 80011d2:	e047      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 80011d4:	4b25      	ldr	r3, [pc, #148]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f893 2272 	ldrb.w	r2, [r3, #626]	; 0x272
 80011dc:	4b23      	ldr	r3, [pc, #140]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d113      	bne.n	800120e <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 80011e6:	4b21      	ldr	r3, [pc, #132]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f103 0019 	add.w	r0, r3, #25
					hModbus->modbusUartStructure.MessageBufferRx+1,
 80011ee:	4b1f      	ldr	r3, [pc, #124]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f203 2372 	addw	r3, r3, #626	; 0x272
			memcpy(hModbus->Rxframe,
 80011f6:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 80011f8:	4b1c      	ldr	r3, [pc, #112]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001200:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 8001202:	461a      	mov	r2, r3
 8001204:	f008 f864 	bl	80092d0 <memcpy>

			//execute command
			Modbus_frame_response();
 8001208:	f000 f910 	bl	800142c <Modbus_frame_response>
 800120c:	e001      	b.n	8001212 <Modbus_Protocal_Worker+0x1b2>
				break;
 800120e:	bf00      	nop
					}
		break;


	}
}
 8001210:	e028      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
		if(hModbus->Flag_T35TimeOut)
 8001212:	4b16      	ldr	r3, [pc, #88]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	7d5b      	ldrb	r3, [r3, #21]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d020      	beq.n	800125e <Modbus_Protocal_Worker+0x1fe>
			hModbus->Mstatus = Modbus_state_Idle;
 800121c:	4b13      	ldr	r3, [pc, #76]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	2201      	movs	r2, #1
 8001222:	761a      	strb	r2, [r3, #24]
			HAL_UART_AbortReceive(hModbus->huart);
 8001224:	4b11      	ldr	r3, [pc, #68]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	68db      	ldr	r3, [r3, #12]
 800122a:	4618      	mov	r0, r3
 800122c:	f006 ff24 	bl	8008078 <HAL_UART_AbortReceive>
		break;
 8001230:	e015      	b.n	800125e <Modbus_Protocal_Worker+0x1fe>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001232:	4b0e      	ldr	r3, [pc, #56]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800123c:	b2db      	uxtb	r3, r3
 800123e:	2b20      	cmp	r3, #32
 8001240:	d10f      	bne.n	8001262 <Modbus_Protocal_Worker+0x202>
			hModbus->TxCount=0;
 8001242:	4b0a      	ldr	r3, [pc, #40]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	2200      	movs	r2, #0
 8001248:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
			hModbus->Mstatus = Modbus_state_Idle;
 800124c:	4b07      	ldr	r3, [pc, #28]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	2201      	movs	r2, #1
 8001252:	761a      	strb	r2, [r3, #24]
		break;
 8001254:	e005      	b.n	8001262 <Modbus_Protocal_Worker+0x202>
		break;
 8001256:	bf00      	nop
 8001258:	e004      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
		break;
 800125a:	bf00      	nop
 800125c:	e002      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
		break;
 800125e:	bf00      	nop
 8001260:	e000      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
		break;
 8001262:	bf00      	nop
}
 8001264:	bf00      	nop
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	2000032c 	.word	0x2000032c

08001270 <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 8001276:	4b1e      	ldr	r3, [pc, #120]	; (80012f0 <modbusWrite1Register+0x80>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	7e9b      	ldrb	r3, [r3, #26]
 800127c:	b29b      	uxth	r3, r3
 800127e:	021b      	lsls	r3, r3, #8
 8001280:	b29a      	uxth	r2, r3
 8001282:	4b1b      	ldr	r3, [pc, #108]	; (80012f0 <modbusWrite1Register+0x80>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	7edb      	ldrb	r3, [r3, #27]
 8001288:	b29b      	uxth	r3, r3
 800128a:	4413      	add	r3, r2
 800128c:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 800128e:	88fa      	ldrh	r2, [r7, #6]
 8001290:	4b17      	ldr	r3, [pc, #92]	; (80012f0 <modbusWrite1Register+0x80>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	429a      	cmp	r2, r3
 8001298:	d903      	bls.n	80012a2 <modbusWrite1Register+0x32>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 800129a:	2002      	movs	r0, #2
 800129c:	f000 f8a4 	bl	80013e8 <ModbusErrorReply>
			 return;
 80012a0:	e023      	b.n	80012ea <modbusWrite1Register+0x7a>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 80012a2:	4b13      	ldr	r3, [pc, #76]	; (80012f0 <modbusWrite1Register+0x80>)
 80012a4:	681a      	ldr	r2, [r3, #0]
 80012a6:	4b12      	ldr	r3, [pc, #72]	; (80012f0 <modbusWrite1Register+0x80>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	6859      	ldr	r1, [r3, #4]
 80012ac:	88fb      	ldrh	r3, [r7, #6]
 80012ae:	005b      	lsls	r3, r3, #1
 80012b0:	440b      	add	r3, r1
 80012b2:	7f12      	ldrb	r2, [r2, #28]
 80012b4:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 80012b6:	4b0e      	ldr	r3, [pc, #56]	; (80012f0 <modbusWrite1Register+0x80>)
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	4b0d      	ldr	r3, [pc, #52]	; (80012f0 <modbusWrite1Register+0x80>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	6859      	ldr	r1, [r3, #4]
 80012c0:	88fb      	ldrh	r3, [r7, #6]
 80012c2:	005b      	lsls	r3, r3, #1
 80012c4:	440b      	add	r3, r1
 80012c6:	7f52      	ldrb	r2, [r2, #29]
 80012c8:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 80012ca:	4b09      	ldr	r3, [pc, #36]	; (80012f0 <modbusWrite1Register+0x80>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f203 1045 	addw	r0, r3, #325	; 0x145
			hModbus->Rxframe,
 80012d2:	4b07      	ldr	r3, [pc, #28]	; (80012f0 <modbusWrite1Register+0x80>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	3319      	adds	r3, #25
	memcpy(hModbus->Txframe,
 80012d8:	2208      	movs	r2, #8
 80012da:	4619      	mov	r1, r3
 80012dc:	f007 fff8 	bl	80092d0 <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 80012e0:	4b03      	ldr	r3, [pc, #12]	; (80012f0 <modbusWrite1Register+0x80>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	2205      	movs	r2, #5
 80012e6:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271



}
 80012ea:	3708      	adds	r7, #8
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	2000032c 	.word	0x2000032c

080012f4 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 80012f4:	b590      	push	{r4, r7, lr}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 80012fa:	4b3a      	ldr	r3, [pc, #232]	; (80013e4 <modbusRead1Register+0xf0>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	7f1b      	ldrb	r3, [r3, #28]
 8001300:	b29b      	uxth	r3, r3
 8001302:	021b      	lsls	r3, r3, #8
 8001304:	b29a      	uxth	r2, r3
 8001306:	4b37      	ldr	r3, [pc, #220]	; (80013e4 <modbusRead1Register+0xf0>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	7f5b      	ldrb	r3, [r3, #29]
 800130c:	b29b      	uxth	r3, r3
 800130e:	4413      	add	r3, r2
 8001310:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 8001312:	4b34      	ldr	r3, [pc, #208]	; (80013e4 <modbusRead1Register+0xf0>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	7e9b      	ldrb	r3, [r3, #26]
 8001318:	b29b      	uxth	r3, r3
 800131a:	021b      	lsls	r3, r3, #8
 800131c:	b29a      	uxth	r2, r3
 800131e:	4b31      	ldr	r3, [pc, #196]	; (80013e4 <modbusRead1Register+0xf0>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	7edb      	ldrb	r3, [r3, #27]
 8001324:	b29b      	uxth	r3, r3
 8001326:	4413      	add	r3, r2
 8001328:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 800132a:	88fb      	ldrh	r3, [r7, #6]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d002      	beq.n	8001336 <modbusRead1Register+0x42>
 8001330:	88fb      	ldrh	r3, [r7, #6]
 8001332:	2b7d      	cmp	r3, #125	; 0x7d
 8001334:	d903      	bls.n	800133e <modbusRead1Register+0x4a>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 8001336:	2003      	movs	r0, #3
 8001338:	f000 f856 	bl	80013e8 <ModbusErrorReply>
		 return;
 800133c:	e04e      	b.n	80013dc <modbusRead1Register+0xe8>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 800133e:	88ba      	ldrh	r2, [r7, #4]
 8001340:	4b28      	ldr	r3, [pc, #160]	; (80013e4 <modbusRead1Register+0xf0>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	689b      	ldr	r3, [r3, #8]
 8001346:	429a      	cmp	r2, r3
 8001348:	d808      	bhi.n	800135c <modbusRead1Register+0x68>
 800134a:	88ba      	ldrh	r2, [r7, #4]
 800134c:	88fb      	ldrh	r3, [r7, #6]
 800134e:	4413      	add	r3, r2
 8001350:	461a      	mov	r2, r3
 8001352:	4b24      	ldr	r3, [pc, #144]	; (80013e4 <modbusRead1Register+0xf0>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	689b      	ldr	r3, [r3, #8]
 8001358:	429a      	cmp	r2, r3
 800135a:	d903      	bls.n	8001364 <modbusRead1Register+0x70>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 800135c:	2002      	movs	r0, #2
 800135e:	f000 f843 	bl	80013e8 <ModbusErrorReply>
		 return;
 8001362:	e03b      	b.n	80013dc <modbusRead1Register+0xe8>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 8001364:	4b1f      	ldr	r3, [pc, #124]	; (80013e4 <modbusRead1Register+0xf0>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	2203      	movs	r2, #3
 800136a:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 800136e:	88fb      	ldrh	r3, [r7, #6]
 8001370:	b2da      	uxtb	r2, r3
 8001372:	4b1c      	ldr	r3, [pc, #112]	; (80013e4 <modbusRead1Register+0xf0>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	0052      	lsls	r2, r2, #1
 8001378:	b2d2      	uxtb	r2, r2
 800137a:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 800137e:	2400      	movs	r4, #0
 8001380:	e020      	b.n	80013c4 <modbusRead1Register+0xd0>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 8001382:	4b18      	ldr	r3, [pc, #96]	; (80013e4 <modbusRead1Register+0xf0>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	685a      	ldr	r2, [r3, #4]
 8001388:	88bb      	ldrh	r3, [r7, #4]
 800138a:	4423      	add	r3, r4
 800138c:	005b      	lsls	r3, r3, #1
 800138e:	18d1      	adds	r1, r2, r3
 8001390:	4b14      	ldr	r3, [pc, #80]	; (80013e4 <modbusRead1Register+0xf0>)
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	1c63      	adds	r3, r4, #1
 8001396:	005b      	lsls	r3, r3, #1
 8001398:	7849      	ldrb	r1, [r1, #1]
 800139a:	4413      	add	r3, r2
 800139c:	460a      	mov	r2, r1
 800139e:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 80013a2:	4b10      	ldr	r3, [pc, #64]	; (80013e4 <modbusRead1Register+0xf0>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	685a      	ldr	r2, [r3, #4]
 80013a8:	88bb      	ldrh	r3, [r7, #4]
 80013aa:	4423      	add	r3, r4
 80013ac:	005b      	lsls	r3, r3, #1
 80013ae:	18d1      	adds	r1, r2, r3
 80013b0:	4b0c      	ldr	r3, [pc, #48]	; (80013e4 <modbusRead1Register+0xf0>)
 80013b2:	681a      	ldr	r2, [r3, #0]
 80013b4:	0063      	lsls	r3, r4, #1
 80013b6:	3303      	adds	r3, #3
 80013b8:	7809      	ldrb	r1, [r1, #0]
 80013ba:	4413      	add	r3, r2
 80013bc:	460a      	mov	r2, r1
 80013be:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	for(i=0; i<numberOfDataToRead;i++)
 80013c2:	3401      	adds	r4, #1
 80013c4:	88fb      	ldrh	r3, [r7, #6]
 80013c6:	429c      	cmp	r4, r3
 80013c8:	dbdb      	blt.n	8001382 <modbusRead1Register+0x8e>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 80013ca:	88fb      	ldrh	r3, [r7, #6]
 80013cc:	3301      	adds	r3, #1
 80013ce:	b2da      	uxtb	r2, r3
 80013d0:	4b04      	ldr	r3, [pc, #16]	; (80013e4 <modbusRead1Register+0xf0>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	0052      	lsls	r2, r2, #1
 80013d6:	b2d2      	uxtb	r2, r2
 80013d8:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271

}
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd90      	pop	{r4, r7, pc}
 80013e2:	bf00      	nop
 80013e4:	2000032c 	.word	0x2000032c

080013e8 <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	4603      	mov	r3, r0
 80013f0:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 80013f2:	4b0d      	ldr	r3, [pc, #52]	; (8001428 <ModbusErrorReply+0x40>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	7e5a      	ldrb	r2, [r3, #25]
 80013f8:	4b0b      	ldr	r3, [pc, #44]	; (8001428 <ModbusErrorReply+0x40>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001400:	b2d2      	uxtb	r2, r2
 8001402:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = Errorcode;
 8001406:	4b08      	ldr	r3, [pc, #32]	; (8001428 <ModbusErrorReply+0x40>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	79fa      	ldrb	r2, [r7, #7]
 800140c:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	hModbus->TxCount = 2;
 8001410:	4b05      	ldr	r3, [pc, #20]	; (8001428 <ModbusErrorReply+0x40>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	2202      	movs	r2, #2
 8001416:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
}
 800141a:	bf00      	nop
 800141c:	370c      	adds	r7, #12
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	2000032c 	.word	0x2000032c

0800142c <Modbus_frame_response>:

void Modbus_frame_response()
{
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 8001430:	4b09      	ldr	r3, [pc, #36]	; (8001458 <Modbus_frame_response+0x2c>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	7e5b      	ldrb	r3, [r3, #25]
 8001436:	2b03      	cmp	r3, #3
 8001438:	d004      	beq.n	8001444 <Modbus_frame_response+0x18>
 800143a:	2b06      	cmp	r3, #6
 800143c:	d105      	bne.n	800144a <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 800143e:	f7ff ff17 	bl	8001270 <modbusWrite1Register>
		break;
 8001442:	e006      	b.n	8001452 <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 8001444:	f7ff ff56 	bl	80012f4 <modbusRead1Register>
		break;
 8001448:	e003      	b.n	8001452 <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 800144a:	2001      	movs	r0, #1
 800144c:	f7ff ffcc 	bl	80013e8 <ModbusErrorReply>
		break;
 8001450:	bf00      	nop

	}
}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	2000032c 	.word	0x2000032c

0800145c <Modbus_Emission>:

void Modbus_Emission()
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001462:	4b3d      	ldr	r3, [pc, #244]	; (8001558 <Modbus_Emission+0xfc>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	68db      	ldr	r3, [r3, #12]
 8001468:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800146c:	b2db      	uxtb	r3, r3
 800146e:	2b20      	cmp	r3, #32
 8001470:	d15e      	bne.n	8001530 <Modbus_Emission+0xd4>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 8001472:	4b39      	ldr	r3, [pc, #228]	; (8001558 <Modbus_Emission+0xfc>)
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	4b38      	ldr	r3, [pc, #224]	; (8001558 <Modbus_Emission+0xfc>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	7812      	ldrb	r2, [r2, #0]
 800147c:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 8001480:	4b35      	ldr	r3, [pc, #212]	; (8001558 <Modbus_Emission+0xfc>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f503 7369 	add.w	r3, r3, #932	; 0x3a4
		memcpy
 8001488:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 800148a:	4b33      	ldr	r3, [pc, #204]	; (8001558 <Modbus_Emission+0xfc>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f203 1145 	addw	r1, r3, #325	; 0x145
				hModbus->TxCount
 8001492:	4b31      	ldr	r3, [pc, #196]	; (8001558 <Modbus_Emission+0xfc>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
		memcpy
 800149a:	461a      	mov	r2, r3
 800149c:	f007 ff18 	bl	80092d0 <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 80014a0:	4b2d      	ldr	r3, [pc, #180]	; (8001558 <Modbus_Emission+0xfc>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 80014a8:	b29a      	uxth	r2, r3
 80014aa:	4b2b      	ldr	r3, [pc, #172]	; (8001558 <Modbus_Emission+0xfc>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	3203      	adds	r2, #3
 80014b0:	b292      	uxth	r2, r2
 80014b2:	f8a3 24d4 	strh.w	r2, [r3, #1236]	; 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 80014b6:	4b28      	ldr	r3, [pc, #160]	; (8001558 <Modbus_Emission+0xfc>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f503 7269 	add.w	r2, r3, #932	; 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 80014be:	4b26      	ldr	r3, [pc, #152]	; (8001558 <Modbus_Emission+0xfc>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 80014c6:	3b02      	subs	r3, #2
 80014c8:	4619      	mov	r1, r3
 80014ca:	4610      	mov	r0, r2
 80014cc:	f7ff fd92 	bl	8000ff4 <CRC16>
 80014d0:	4603      	mov	r3, r0
 80014d2:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 80014d4:	4b20      	ldr	r3, [pc, #128]	; (8001558 <Modbus_Emission+0xfc>)
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	4b1f      	ldr	r3, [pc, #124]	; (8001558 <Modbus_Emission+0xfc>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 80014e0:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 80014e2:	7939      	ldrb	r1, [r7, #4]
 80014e4:	4413      	add	r3, r2
 80014e6:	460a      	mov	r2, r1
 80014e8:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 80014ec:	4b1a      	ldr	r3, [pc, #104]	; (8001558 <Modbus_Emission+0xfc>)
 80014ee:	681a      	ldr	r2, [r3, #0]
 80014f0:	4b19      	ldr	r3, [pc, #100]	; (8001558 <Modbus_Emission+0xfc>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 80014f8:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 80014fa:	7979      	ldrb	r1, [r7, #5]
 80014fc:	4413      	add	r3, r2
 80014fe:	460a      	mov	r2, r1
 8001500:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001504:	4b14      	ldr	r3, [pc, #80]	; (8001558 <Modbus_Emission+0xfc>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	68db      	ldr	r3, [r3, #12]
 800150a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800150e:	b2db      	uxtb	r3, r3
 8001510:	2b20      	cmp	r3, #32
 8001512:	d10d      	bne.n	8001530 <Modbus_Emission+0xd4>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 8001514:	4b10      	ldr	r3, [pc, #64]	; (8001558 <Modbus_Emission+0xfc>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 800151a:	4b0f      	ldr	r3, [pc, #60]	; (8001558 <Modbus_Emission+0xfc>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f503 7169 	add.w	r1, r3, #932	; 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 8001522:	4b0d      	ldr	r3, [pc, #52]	; (8001558 <Modbus_Emission+0xfc>)
 8001524:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 8001526:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 800152a:	461a      	mov	r2, r3
 800152c:	f006 fd26 	bl	8007f7c <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 8001530:	4b09      	ldr	r3, [pc, #36]	; (8001558 <Modbus_Emission+0xfc>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	2200      	movs	r2, #0
 8001536:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 8001538:	4b07      	ldr	r3, [pc, #28]	; (8001558 <Modbus_Emission+0xfc>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	2200      	movs	r2, #0
 800153e:	755a      	strb	r2, [r3, #21]
	hModbus->Flag_URev =0;
 8001540:	4b05      	ldr	r3, [pc, #20]	; (8001558 <Modbus_Emission+0xfc>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	2200      	movs	r2, #0
 8001546:	759a      	strb	r2, [r3, #22]
	/*set state*/
	hModbus->Mstatus= Modbus_state_Emission;
 8001548:	4b03      	ldr	r3, [pc, #12]	; (8001558 <Modbus_Emission+0xfc>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	2202      	movs	r2, #2
 800154e:	761a      	strb	r2, [r3, #24]
}
 8001550:	bf00      	nop
 8001552:	3708      	adds	r7, #8
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	2000032c 	.word	0x2000032c

0800155c <rt_powd_snf>:
 * Arguments    : double u0
 *                double u1
 * Return Type  : double
 */
static double rt_powd_snf(double u0, double u1)
{
 800155c:	b5b0      	push	{r4, r5, r7, lr}
 800155e:	b08c      	sub	sp, #48	; 0x30
 8001560:	af00      	add	r7, sp, #0
 8001562:	ed87 0b04 	vstr	d0, [r7, #16]
 8001566:	ed87 1b02 	vstr	d1, [r7, #8]
  double y;
  if (rtIsNaN(u0) || rtIsNaN(u1)) {
 800156a:	ed97 0b04 	vldr	d0, [r7, #16]
 800156e:	f002 fa41 	bl	80039f4 <rtIsNaN>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d106      	bne.n	8001586 <rt_powd_snf+0x2a>
 8001578:	ed97 0b02 	vldr	d0, [r7, #8]
 800157c:	f002 fa3a 	bl	80039f4 <rtIsNaN>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d005      	beq.n	8001592 <rt_powd_snf+0x36>
    y = rtNaN;
 8001586:	4b80      	ldr	r3, [pc, #512]	; (8001788 <rt_powd_snf+0x22c>)
 8001588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800158c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001590:	e0ef      	b.n	8001772 <rt_powd_snf+0x216>
  } else {
    double d;
    double d1;
    d = fabs(u0);
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	603b      	str	r3, [r7, #0]
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800159c:	607b      	str	r3, [r7, #4]
 800159e:	ed97 7b00 	vldr	d7, [r7]
 80015a2:	ed87 7b08 	vstr	d7, [r7, #32]
    d1 = fabs(u1);
 80015a6:	68bc      	ldr	r4, [r7, #8]
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80015ae:	e9c7 4506 	strd	r4, r5, [r7, #24]
    if (rtIsInf(u1)) {
 80015b2:	ed97 0b02 	vldr	d0, [r7, #8]
 80015b6:	f002 f9ef 	bl	8003998 <rtIsInf>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d049      	beq.n	8001654 <rt_powd_snf+0xf8>
      if (d == 1.0) {
 80015c0:	f04f 0200 	mov.w	r2, #0
 80015c4:	4b71      	ldr	r3, [pc, #452]	; (800178c <rt_powd_snf+0x230>)
 80015c6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80015ca:	f7ff fa29 	bl	8000a20 <__aeabi_dcmpeq>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d005      	beq.n	80015e0 <rt_powd_snf+0x84>
        y = 1.0;
 80015d4:	f04f 0200 	mov.w	r2, #0
 80015d8:	4b6c      	ldr	r3, [pc, #432]	; (800178c <rt_powd_snf+0x230>)
 80015da:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80015de:	e0c8      	b.n	8001772 <rt_powd_snf+0x216>
      } else if (d > 1.0) {
 80015e0:	f04f 0200 	mov.w	r2, #0
 80015e4:	4b69      	ldr	r3, [pc, #420]	; (800178c <rt_powd_snf+0x230>)
 80015e6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80015ea:	f7ff fa41 	bl	8000a70 <__aeabi_dcmpgt>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d017      	beq.n	8001624 <rt_powd_snf+0xc8>
        if (u1 > 0.0) {
 80015f4:	f04f 0200 	mov.w	r2, #0
 80015f8:	f04f 0300 	mov.w	r3, #0
 80015fc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001600:	f7ff fa36 	bl	8000a70 <__aeabi_dcmpgt>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d005      	beq.n	8001616 <rt_powd_snf+0xba>
          y = rtInf;
 800160a:	4b61      	ldr	r3, [pc, #388]	; (8001790 <rt_powd_snf+0x234>)
 800160c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001610:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001614:	e0ad      	b.n	8001772 <rt_powd_snf+0x216>
        } else {
          y = 0.0;
 8001616:	f04f 0200 	mov.w	r2, #0
 800161a:	f04f 0300 	mov.w	r3, #0
 800161e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001622:	e0a6      	b.n	8001772 <rt_powd_snf+0x216>
        }
      } else if (u1 > 0.0) {
 8001624:	f04f 0200 	mov.w	r2, #0
 8001628:	f04f 0300 	mov.w	r3, #0
 800162c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001630:	f7ff fa1e 	bl	8000a70 <__aeabi_dcmpgt>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d006      	beq.n	8001648 <rt_powd_snf+0xec>
        y = 0.0;
 800163a:	f04f 0200 	mov.w	r2, #0
 800163e:	f04f 0300 	mov.w	r3, #0
 8001642:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001646:	e094      	b.n	8001772 <rt_powd_snf+0x216>
      } else {
        y = rtInf;
 8001648:	4b51      	ldr	r3, [pc, #324]	; (8001790 <rt_powd_snf+0x234>)
 800164a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800164e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001652:	e08e      	b.n	8001772 <rt_powd_snf+0x216>
      }
    } else if (d1 == 0.0) {
 8001654:	f04f 0200 	mov.w	r2, #0
 8001658:	f04f 0300 	mov.w	r3, #0
 800165c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001660:	f7ff f9de 	bl	8000a20 <__aeabi_dcmpeq>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d005      	beq.n	8001676 <rt_powd_snf+0x11a>
      y = 1.0;
 800166a:	f04f 0200 	mov.w	r2, #0
 800166e:	4b47      	ldr	r3, [pc, #284]	; (800178c <rt_powd_snf+0x230>)
 8001670:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001674:	e07d      	b.n	8001772 <rt_powd_snf+0x216>
    } else if (d1 == 1.0) {
 8001676:	f04f 0200 	mov.w	r2, #0
 800167a:	4b44      	ldr	r3, [pc, #272]	; (800178c <rt_powd_snf+0x230>)
 800167c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001680:	f7ff f9ce 	bl	8000a20 <__aeabi_dcmpeq>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	d01b      	beq.n	80016c2 <rt_powd_snf+0x166>
      if (u1 > 0.0) {
 800168a:	f04f 0200 	mov.w	r2, #0
 800168e:	f04f 0300 	mov.w	r3, #0
 8001692:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001696:	f7ff f9eb 	bl	8000a70 <__aeabi_dcmpgt>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d004      	beq.n	80016aa <rt_powd_snf+0x14e>
        y = u0;
 80016a0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80016a4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80016a8:	e063      	b.n	8001772 <rt_powd_snf+0x216>
      } else {
        y = 1.0 / u0;
 80016aa:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80016ae:	f04f 0000 	mov.w	r0, #0
 80016b2:	4936      	ldr	r1, [pc, #216]	; (800178c <rt_powd_snf+0x230>)
 80016b4:	f7ff f876 	bl	80007a4 <__aeabi_ddiv>
 80016b8:	4602      	mov	r2, r0
 80016ba:	460b      	mov	r3, r1
 80016bc:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80016c0:	e057      	b.n	8001772 <rt_powd_snf+0x216>
      }
    } else if (u1 == 2.0) {
 80016c2:	f04f 0200 	mov.w	r2, #0
 80016c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016ca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80016ce:	f7ff f9a7 	bl	8000a20 <__aeabi_dcmpeq>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d00a      	beq.n	80016ee <rt_powd_snf+0x192>
      y = u0 * u0;
 80016d8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80016dc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80016e0:	f7fe ff36 	bl	8000550 <__aeabi_dmul>
 80016e4:	4602      	mov	r2, r0
 80016e6:	460b      	mov	r3, r1
 80016e8:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80016ec:	e041      	b.n	8001772 <rt_powd_snf+0x216>
    } else if ((u1 == 0.5) && (u0 >= 0.0)) {
 80016ee:	f04f 0200 	mov.w	r2, #0
 80016f2:	4b28      	ldr	r3, [pc, #160]	; (8001794 <rt_powd_snf+0x238>)
 80016f4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80016f8:	f7ff f992 	bl	8000a20 <__aeabi_dcmpeq>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d011      	beq.n	8001726 <rt_powd_snf+0x1ca>
 8001702:	f04f 0200 	mov.w	r2, #0
 8001706:	f04f 0300 	mov.w	r3, #0
 800170a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800170e:	f7ff f9a5 	bl	8000a5c <__aeabi_dcmpge>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d006      	beq.n	8001726 <rt_powd_snf+0x1ca>
      y = sqrt(u0);
 8001718:	ed97 0b04 	vldr	d0, [r7, #16]
 800171c:	f008 f8d4 	bl	80098c8 <sqrt>
 8001720:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
 8001724:	e025      	b.n	8001772 <rt_powd_snf+0x216>
    } else if ((u0 < 0.0) && (u1 > floor(u1))) {
 8001726:	f04f 0200 	mov.w	r2, #0
 800172a:	f04f 0300 	mov.w	r3, #0
 800172e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001732:	f7ff f97f 	bl	8000a34 <__aeabi_dcmplt>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d012      	beq.n	8001762 <rt_powd_snf+0x206>
 800173c:	ed97 0b02 	vldr	d0, [r7, #8]
 8001740:	f007 ff46 	bl	80095d0 <floor>
 8001744:	ec53 2b10 	vmov	r2, r3, d0
 8001748:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800174c:	f7ff f990 	bl	8000a70 <__aeabi_dcmpgt>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d005      	beq.n	8001762 <rt_powd_snf+0x206>
      y = rtNaN;
 8001756:	4b0c      	ldr	r3, [pc, #48]	; (8001788 <rt_powd_snf+0x22c>)
 8001758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800175c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8001760:	e007      	b.n	8001772 <rt_powd_snf+0x216>
    } else {
      y = pow(u0, u1);
 8001762:	ed97 1b02 	vldr	d1, [r7, #8]
 8001766:	ed97 0b04 	vldr	d0, [r7, #16]
 800176a:	f008 f83d 	bl	80097e8 <pow>
 800176e:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
    }
  }
  return y;
 8001772:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001776:	ec43 2b17 	vmov	d7, r2, r3
}
 800177a:	eeb0 0a47 	vmov.f32	s0, s14
 800177e:	eef0 0a67 	vmov.f32	s1, s15
 8001782:	3730      	adds	r7, #48	; 0x30
 8001784:	46bd      	mov	sp, r7
 8001786:	bdb0      	pop	{r4, r5, r7, pc}
 8001788:	20000290 	.word	0x20000290
 800178c:	3ff00000 	.word	0x3ff00000
 8001790:	20000298 	.word	0x20000298
 8001794:	3fe00000 	.word	0x3fe00000

08001798 <Qubic>:
 * Return Type  : void
 */
void Qubic(double q_k1, double q_k2, double qdot_k1, double qdot_k2, double tf,
           emxArray_real_T *q_position, emxArray_real_T *q_velocity,
           emxArray_real_T *q_acc)
{
 8001798:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800179c:	b0a1      	sub	sp, #132	; 0x84
 800179e:	af00      	add	r7, sp, #0
 80017a0:	ed87 0b0e 	vstr	d0, [r7, #56]	; 0x38
 80017a4:	ed87 1b0c 	vstr	d1, [r7, #48]	; 0x30
 80017a8:	ed87 2b0a 	vstr	d2, [r7, #40]	; 0x28
 80017ac:	ed87 3b08 	vstr	d3, [r7, #32]
 80017b0:	ed87 4b06 	vstr	d4, [r7, #24]
 80017b4:	6178      	str	r0, [r7, #20]
 80017b6:	6139      	str	r1, [r7, #16]
 80017b8:	60fa      	str	r2, [r7, #12]
  double *q_position_data;
  double *q_velocity_data;
  int i;
  int k;
  int q_acc_tmp_tmp;
  q_acc_data = q_acc->data;
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	67fb      	str	r3, [r7, #124]	; 0x7c
  delta1 = tf * 2000.0;
 80017c0:	f04f 0200 	mov.w	r2, #0
 80017c4:	4bac      	ldr	r3, [pc, #688]	; (8001a78 <Qubic+0x2e0>)
 80017c6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80017ca:	f7fe fec1 	bl	8000550 <__aeabi_dmul>
 80017ce:	4602      	mov	r2, r0
 80017d0:	460b      	mov	r3, r1
 80017d2:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
  if (!(delta1 >= 0.0)) {
 80017d6:	2301      	movs	r3, #1
 80017d8:	461e      	mov	r6, r3
 80017da:	f04f 0200 	mov.w	r2, #0
 80017de:	f04f 0300 	mov.w	r3, #0
 80017e2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80017e6:	f7ff f939 	bl	8000a5c <__aeabi_dcmpge>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d101      	bne.n	80017f4 <Qubic+0x5c>
 80017f0:	2300      	movs	r3, #0
 80017f2:	461e      	mov	r6, r3
 80017f4:	b2f3      	uxtb	r3, r6
 80017f6:	f083 0301 	eor.w	r3, r3, #1
 80017fa:	b2db      	uxtb	r3, r3
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d009      	beq.n	8001814 <Qubic+0x7c>
    q_acc->size[0] = 1;
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	2201      	movs	r2, #1
 8001806:	601a      	str	r2, [r3, #0]
    q_acc->size[1] = 0;
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	3304      	adds	r3, #4
 800180e:	2200      	movs	r2, #0
 8001810:	601a      	str	r2, [r3, #0]
 8001812:	e158      	b.n	8001ac6 <Qubic+0x32e>
  } else {
    d = floor(delta1);
 8001814:	ed97 0b1a 	vldr	d0, [r7, #104]	; 0x68
 8001818:	f007 feda 	bl	80095d0 <floor>
 800181c:	ed87 0b18 	vstr	d0, [r7, #96]	; 0x60
    i = q_acc->size[0] * q_acc->size[1];
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	68fa      	ldr	r2, [r7, #12]
 8001828:	6852      	ldr	r2, [r2, #4]
 800182a:	3204      	adds	r2, #4
 800182c:	6812      	ldr	r2, [r2, #0]
 800182e:	fb02 f303 	mul.w	r3, r2, r3
 8001832:	67bb      	str	r3, [r7, #120]	; 0x78
    q_acc->size[0] = 1;
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	2201      	movs	r2, #1
 800183a:	601a      	str	r2, [r3, #0]
    q_acc->size[1] = (int)d;
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	1d1e      	adds	r6, r3, #4
 8001842:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001846:	f7ff f933 	bl	8000ab0 <__aeabi_d2iz>
 800184a:	4603      	mov	r3, r0
 800184c:	6033      	str	r3, [r6, #0]
    emxEnsureCapacity_real_T(q_acc, i);
 800184e:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001850:	68f8      	ldr	r0, [r7, #12]
 8001852:	f000 fb3e 	bl	8001ed2 <emxEnsureCapacity_real_T>
    q_acc_data = q_acc->data;
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	67fb      	str	r3, [r7, #124]	; 0x7c
    if ((int)d >= 1) {
 800185c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001860:	f7ff f926 	bl	8000ab0 <__aeabi_d2iz>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	f340 812d 	ble.w	8001ac6 <Qubic+0x32e>
      q_acc_tmp_tmp = (int)d - 1;
 800186c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001870:	f7ff f91e 	bl	8000ab0 <__aeabi_d2iz>
 8001874:	4603      	mov	r3, r0
 8001876:	3b01      	subs	r3, #1
 8001878:	65fb      	str	r3, [r7, #92]	; 0x5c
      q_acc_data[(int)floor(delta1) - 1] = tf;
 800187a:	ed97 0b1a 	vldr	d0, [r7, #104]	; 0x68
 800187e:	f007 fea7 	bl	80095d0 <floor>
 8001882:	ec53 2b10 	vmov	r2, r3, d0
 8001886:	4610      	mov	r0, r2
 8001888:	4619      	mov	r1, r3
 800188a:	f7ff f911 	bl	8000ab0 <__aeabi_d2iz>
 800188e:	4603      	mov	r3, r0
 8001890:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8001894:	3b01      	subs	r3, #1
 8001896:	00db      	lsls	r3, r3, #3
 8001898:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800189a:	18d1      	adds	r1, r2, r3
 800189c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80018a0:	e9c1 2300 	strd	r2, r3, [r1]
      if (q_acc->size[1] >= 2) {
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	3304      	adds	r3, #4
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	2b01      	cmp	r3, #1
 80018ae:	f340 810a 	ble.w	8001ac6 <Qubic+0x32e>
        q_acc_data[0] = 0.0;
 80018b2:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80018b4:	f04f 0200 	mov.w	r2, #0
 80018b8:	f04f 0300 	mov.w	r3, #0
 80018bc:	e9c1 2300 	strd	r2, r3, [r1]
        if (q_acc->size[1] >= 3) {
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	3304      	adds	r3, #4
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	2b02      	cmp	r3, #2
 80018ca:	f340 80fc 	ble.w	8001ac6 <Qubic+0x32e>
          if (-tf == 0.0) {
 80018ce:	f04f 0200 	mov.w	r2, #0
 80018d2:	f04f 0300 	mov.w	r3, #0
 80018d6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80018da:	f7ff f8a1 	bl	8000a20 <__aeabi_dcmpeq>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d051      	beq.n	8001988 <Qubic+0x1f0>
            delta1 = tf / ((double)q_acc->size[1] - 1.0);
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	3304      	adds	r3, #4
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7fe fdc5 	bl	800047c <__aeabi_i2d>
 80018f2:	f04f 0200 	mov.w	r2, #0
 80018f6:	4b61      	ldr	r3, [pc, #388]	; (8001a7c <Qubic+0x2e4>)
 80018f8:	f7fe fc72 	bl	80001e0 <__aeabi_dsub>
 80018fc:	4602      	mov	r2, r0
 80018fe:	460b      	mov	r3, r1
 8001900:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001904:	f7fe ff4e 	bl	80007a4 <__aeabi_ddiv>
 8001908:	4602      	mov	r2, r0
 800190a:	460b      	mov	r3, r1
 800190c:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
            for (k = 2; k <= q_acc_tmp_tmp; k++) {
 8001910:	2302      	movs	r3, #2
 8001912:	677b      	str	r3, [r7, #116]	; 0x74
 8001914:	e01c      	b.n	8001950 <Qubic+0x1b8>
              q_acc_data[k - 1] =
                  (double)(((k << 1) - q_acc->size[1]) - 1) * delta1;
 8001916:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001918:	005a      	lsls	r2, r3, #1
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	3304      	adds	r3, #4
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	1ad3      	subs	r3, r2, r3
 8001924:	3b01      	subs	r3, #1
 8001926:	4618      	mov	r0, r3
 8001928:	f7fe fda8 	bl	800047c <__aeabi_i2d>
              q_acc_data[k - 1] =
 800192c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800192e:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8001932:	3b01      	subs	r3, #1
 8001934:	00db      	lsls	r3, r3, #3
 8001936:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001938:	18d6      	adds	r6, r2, r3
                  (double)(((k << 1) - q_acc->size[1]) - 1) * delta1;
 800193a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800193e:	f7fe fe07 	bl	8000550 <__aeabi_dmul>
 8001942:	4602      	mov	r2, r0
 8001944:	460b      	mov	r3, r1
              q_acc_data[k - 1] =
 8001946:	e9c6 2300 	strd	r2, r3, [r6]
            for (k = 2; k <= q_acc_tmp_tmp; k++) {
 800194a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800194c:	3301      	adds	r3, #1
 800194e:	677b      	str	r3, [r7, #116]	; 0x74
 8001950:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001952:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001954:	429a      	cmp	r2, r3
 8001956:	ddde      	ble.n	8001916 <Qubic+0x17e>
            }
            if ((q_acc->size[1] & 1) == 1) {
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	3304      	adds	r3, #4
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	f003 0301 	and.w	r3, r3, #1
 8001964:	2b00      	cmp	r3, #0
 8001966:	f000 80ae 	beq.w	8001ac6 <Qubic+0x32e>
              q_acc_data[q_acc->size[1] >> 1] = 0.0;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	3304      	adds	r3, #4
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	105b      	asrs	r3, r3, #1
 8001974:	00db      	lsls	r3, r3, #3
 8001976:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001978:	18d1      	adds	r1, r2, r3
 800197a:	f04f 0200 	mov.w	r2, #0
 800197e:	f04f 0300 	mov.w	r3, #0
 8001982:	e9c1 2300 	strd	r2, r3, [r1]
 8001986:	e09e      	b.n	8001ac6 <Qubic+0x32e>
            }
          } else if ((tf < 0.0) && (fabs(tf) > 8.9884656743115785E+307)) {
 8001988:	f04f 0200 	mov.w	r2, #0
 800198c:	f04f 0300 	mov.w	r3, #0
 8001990:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001994:	f7ff f84e 	bl	8000a34 <__aeabi_dcmplt>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d04e      	beq.n	8001a3c <Qubic+0x2a4>
 800199e:	69bb      	ldr	r3, [r7, #24]
 80019a0:	603b      	str	r3, [r7, #0]
 80019a2:	69fb      	ldr	r3, [r7, #28]
 80019a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80019a8:	607b      	str	r3, [r7, #4]
 80019aa:	f04f 32ff 	mov.w	r2, #4294967295
 80019ae:	4b34      	ldr	r3, [pc, #208]	; (8001a80 <Qubic+0x2e8>)
 80019b0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80019b4:	f7ff f85c 	bl	8000a70 <__aeabi_dcmpgt>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d03e      	beq.n	8001a3c <Qubic+0x2a4>
            delta1 = tf / ((double)q_acc->size[1] - 1.0);
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	3304      	adds	r3, #4
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4618      	mov	r0, r3
 80019c8:	f7fe fd58 	bl	800047c <__aeabi_i2d>
 80019cc:	f04f 0200 	mov.w	r2, #0
 80019d0:	4b2a      	ldr	r3, [pc, #168]	; (8001a7c <Qubic+0x2e4>)
 80019d2:	f7fe fc05 	bl	80001e0 <__aeabi_dsub>
 80019d6:	4602      	mov	r2, r0
 80019d8:	460b      	mov	r3, r1
 80019da:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80019de:	f7fe fee1 	bl	80007a4 <__aeabi_ddiv>
 80019e2:	4602      	mov	r2, r0
 80019e4:	460b      	mov	r3, r1
 80019e6:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
            i = q_acc->size[1];
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	67bb      	str	r3, [r7, #120]	; 0x78
            for (k = 0; k <= i - 3; k++) {
 80019f2:	2300      	movs	r3, #0
 80019f4:	677b      	str	r3, [r7, #116]	; 0x74
 80019f6:	e01b      	b.n	8001a30 <Qubic+0x298>
              q_acc_data[k + 1] = delta1 * ((double)k + 1.0);
 80019f8:	6f78      	ldr	r0, [r7, #116]	; 0x74
 80019fa:	f7fe fd3f 	bl	800047c <__aeabi_i2d>
 80019fe:	f04f 0200 	mov.w	r2, #0
 8001a02:	4b1e      	ldr	r3, [pc, #120]	; (8001a7c <Qubic+0x2e4>)
 8001a04:	f7fe fbee 	bl	80001e4 <__adddf3>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	460b      	mov	r3, r1
 8001a0c:	4610      	mov	r0, r2
 8001a0e:	4619      	mov	r1, r3
 8001a10:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001a12:	3301      	adds	r3, #1
 8001a14:	00db      	lsls	r3, r3, #3
 8001a16:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001a18:	18d6      	adds	r6, r2, r3
 8001a1a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8001a1e:	f7fe fd97 	bl	8000550 <__aeabi_dmul>
 8001a22:	4602      	mov	r2, r0
 8001a24:	460b      	mov	r3, r1
 8001a26:	e9c6 2300 	strd	r2, r3, [r6]
            for (k = 0; k <= i - 3; k++) {
 8001a2a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001a2c:	3301      	adds	r3, #1
 8001a2e:	677b      	str	r3, [r7, #116]	; 0x74
 8001a30:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001a32:	3b02      	subs	r3, #2
 8001a34:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001a36:	429a      	cmp	r2, r3
 8001a38:	dbde      	blt.n	80019f8 <Qubic+0x260>
          } else if ((tf < 0.0) && (fabs(tf) > 8.9884656743115785E+307)) {
 8001a3a:	e044      	b.n	8001ac6 <Qubic+0x32e>
            }
          } else {
            delta1 = tf / ((double)q_acc->size[1] - 1.0);
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	3304      	adds	r3, #4
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7fe fd19 	bl	800047c <__aeabi_i2d>
 8001a4a:	f04f 0200 	mov.w	r2, #0
 8001a4e:	4b0b      	ldr	r3, [pc, #44]	; (8001a7c <Qubic+0x2e4>)
 8001a50:	f7fe fbc6 	bl	80001e0 <__aeabi_dsub>
 8001a54:	4602      	mov	r2, r0
 8001a56:	460b      	mov	r3, r1
 8001a58:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a5c:	f7fe fea2 	bl	80007a4 <__aeabi_ddiv>
 8001a60:	4602      	mov	r2, r0
 8001a62:	460b      	mov	r3, r1
 8001a64:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
            i = q_acc->size[1];
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	67bb      	str	r3, [r7, #120]	; 0x78
            for (k = 0; k <= i - 3; k++) {
 8001a70:	2300      	movs	r3, #0
 8001a72:	677b      	str	r3, [r7, #116]	; 0x74
 8001a74:	e022      	b.n	8001abc <Qubic+0x324>
 8001a76:	bf00      	nop
 8001a78:	409f4000 	.word	0x409f4000
 8001a7c:	3ff00000 	.word	0x3ff00000
 8001a80:	7fdfffff 	.word	0x7fdfffff
              q_acc_data[k + 1] = ((double)k + 1.0) * delta1;
 8001a84:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001a86:	f7fe fcf9 	bl	800047c <__aeabi_i2d>
 8001a8a:	f04f 0200 	mov.w	r2, #0
 8001a8e:	4b6e      	ldr	r3, [pc, #440]	; (8001c48 <Qubic+0x4b0>)
 8001a90:	f7fe fba8 	bl	80001e4 <__adddf3>
 8001a94:	4602      	mov	r2, r0
 8001a96:	460b      	mov	r3, r1
 8001a98:	4610      	mov	r0, r2
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001a9e:	3301      	adds	r3, #1
 8001aa0:	00db      	lsls	r3, r3, #3
 8001aa2:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001aa4:	18d6      	adds	r6, r2, r3
 8001aa6:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8001aaa:	f7fe fd51 	bl	8000550 <__aeabi_dmul>
 8001aae:	4602      	mov	r2, r0
 8001ab0:	460b      	mov	r3, r1
 8001ab2:	e9c6 2300 	strd	r2, r3, [r6]
            for (k = 0; k <= i - 3; k++) {
 8001ab6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001ab8:	3301      	adds	r3, #1
 8001aba:	677b      	str	r3, [r7, #116]	; 0x74
 8001abc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001abe:	3b02      	subs	r3, #2
 8001ac0:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001ac2:	429a      	cmp	r2, r3
 8001ac4:	dbde      	blt.n	8001a84 <Qubic+0x2ec>
          }
        }
      }
    }
  }
  delta1 = q_k2 - q_k1;
 8001ac6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001aca:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001ace:	f7fe fb87 	bl	80001e0 <__aeabi_dsub>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
  C2_tmp = tf * tf;
 8001ada:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ade:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ae2:	f7fe fd35 	bl	8000550 <__aeabi_dmul>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	460b      	mov	r3, r1
 8001aea:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
  C2 = 3.0 * (delta1 / C2_tmp) + (-qdot_k2 - 2.0 * qdot_k1) / tf;
 8001aee:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001af2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001af6:	f7fe fe55 	bl	80007a4 <__aeabi_ddiv>
 8001afa:	4602      	mov	r2, r0
 8001afc:	460b      	mov	r3, r1
 8001afe:	4610      	mov	r0, r2
 8001b00:	4619      	mov	r1, r3
 8001b02:	f04f 0200 	mov.w	r2, #0
 8001b06:	4b51      	ldr	r3, [pc, #324]	; (8001c4c <Qubic+0x4b4>)
 8001b08:	f7fe fd22 	bl	8000550 <__aeabi_dmul>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	460b      	mov	r3, r1
 8001b10:	4690      	mov	r8, r2
 8001b12:	4699      	mov	r9, r3
 8001b14:	6a3c      	ldr	r4, [r7, #32]
 8001b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b18:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001b1c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001b20:	4602      	mov	r2, r0
 8001b22:	460b      	mov	r3, r1
 8001b24:	f7fe fb5e 	bl	80001e4 <__adddf3>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	460b      	mov	r3, r1
 8001b2c:	4620      	mov	r0, r4
 8001b2e:	4629      	mov	r1, r5
 8001b30:	f7fe fb56 	bl	80001e0 <__aeabi_dsub>
 8001b34:	4602      	mov	r2, r0
 8001b36:	460b      	mov	r3, r1
 8001b38:	4610      	mov	r0, r2
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b40:	f7fe fe30 	bl	80007a4 <__aeabi_ddiv>
 8001b44:	4602      	mov	r2, r0
 8001b46:	460b      	mov	r3, r1
 8001b48:	4640      	mov	r0, r8
 8001b4a:	4649      	mov	r1, r9
 8001b4c:	f7fe fb4a 	bl	80001e4 <__adddf3>
 8001b50:	4602      	mov	r2, r0
 8001b52:	460b      	mov	r3, r1
 8001b54:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
  delta1 =
      -2.0 * (delta1 / rt_powd_snf(tf, 3.0)) + (qdot_k2 + qdot_k1) / C2_tmp;
 8001b58:	ed9f 1b39 	vldr	d1, [pc, #228]	; 8001c40 <Qubic+0x4a8>
 8001b5c:	ed97 0b06 	vldr	d0, [r7, #24]
 8001b60:	f7ff fcfc 	bl	800155c <rt_powd_snf>
 8001b64:	ec53 2b10 	vmov	r2, r3, d0
 8001b68:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001b6c:	f7fe fe1a 	bl	80007a4 <__aeabi_ddiv>
 8001b70:	4602      	mov	r2, r0
 8001b72:	460b      	mov	r3, r1
 8001b74:	4610      	mov	r0, r2
 8001b76:	4619      	mov	r1, r3
 8001b78:	f04f 0200 	mov.w	r2, #0
 8001b7c:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 8001b80:	f7fe fce6 	bl	8000550 <__aeabi_dmul>
 8001b84:	4602      	mov	r2, r0
 8001b86:	460b      	mov	r3, r1
 8001b88:	4614      	mov	r4, r2
 8001b8a:	461d      	mov	r5, r3
 8001b8c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001b90:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001b94:	f7fe fb26 	bl	80001e4 <__adddf3>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	460b      	mov	r3, r1
 8001b9c:	4610      	mov	r0, r2
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001ba4:	f7fe fdfe 	bl	80007a4 <__aeabi_ddiv>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	460b      	mov	r3, r1
  delta1 =
 8001bac:	4620      	mov	r0, r4
 8001bae:	4629      	mov	r1, r5
 8001bb0:	f7fe fb18 	bl	80001e4 <__adddf3>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
  i = q_velocity->size[0] * q_velocity->size[1];
 8001bbc:	693b      	ldr	r3, [r7, #16]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	693a      	ldr	r2, [r7, #16]
 8001bc4:	6852      	ldr	r2, [r2, #4]
 8001bc6:	3204      	adds	r2, #4
 8001bc8:	6812      	ldr	r2, [r2, #0]
 8001bca:	fb02 f303 	mul.w	r3, r2, r3
 8001bce:	67bb      	str	r3, [r7, #120]	; 0x78
  q_velocity->size[0] = 1;
 8001bd0:	693b      	ldr	r3, [r7, #16]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	601a      	str	r2, [r3, #0]
  q_velocity->size[1] = q_acc->size[1];
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	685a      	ldr	r2, [r3, #4]
 8001bdc:	693b      	ldr	r3, [r7, #16]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	3304      	adds	r3, #4
 8001be2:	6852      	ldr	r2, [r2, #4]
 8001be4:	601a      	str	r2, [r3, #0]
  emxEnsureCapacity_real_T(q_velocity, i);
 8001be6:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001be8:	6938      	ldr	r0, [r7, #16]
 8001bea:	f000 f972 	bl	8001ed2 <emxEnsureCapacity_real_T>
  q_velocity_data = q_velocity->data;
 8001bee:	693b      	ldr	r3, [r7, #16]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	647b      	str	r3, [r7, #68]	; 0x44
  q_acc_tmp_tmp = q_acc->size[1];
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	65fb      	str	r3, [r7, #92]	; 0x5c
  i = q_position->size[0] * q_position->size[1];
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	697a      	ldr	r2, [r7, #20]
 8001c04:	6852      	ldr	r2, [r2, #4]
 8001c06:	3204      	adds	r2, #4
 8001c08:	6812      	ldr	r2, [r2, #0]
 8001c0a:	fb02 f303 	mul.w	r3, r2, r3
 8001c0e:	67bb      	str	r3, [r7, #120]	; 0x78
  q_position->size[0] = 1;
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	2201      	movs	r2, #1
 8001c16:	601a      	str	r2, [r3, #0]
  q_position->size[1] = q_acc->size[1];
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	685a      	ldr	r2, [r3, #4]
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	3304      	adds	r3, #4
 8001c22:	6852      	ldr	r2, [r2, #4]
 8001c24:	601a      	str	r2, [r3, #0]
  emxEnsureCapacity_real_T(q_position, i);
 8001c26:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001c28:	6978      	ldr	r0, [r7, #20]
 8001c2a:	f000 f952 	bl	8001ed2 <emxEnsureCapacity_real_T>
  q_position_data = q_position->data;
 8001c2e:	697b      	ldr	r3, [r7, #20]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	643b      	str	r3, [r7, #64]	; 0x40
  for (i = 0; i < q_acc_tmp_tmp; i++) {
 8001c34:	2300      	movs	r3, #0
 8001c36:	67bb      	str	r3, [r7, #120]	; 0x78
 8001c38:	e067      	b.n	8001d0a <Qubic+0x572>
 8001c3a:	bf00      	nop
 8001c3c:	f3af 8000 	nop.w
 8001c40:	00000000 	.word	0x00000000
 8001c44:	40080000 	.word	0x40080000
 8001c48:	3ff00000 	.word	0x3ff00000
 8001c4c:	40080000 	.word	0x40080000
    d = q_acc_data[i];
 8001c50:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001c52:	00db      	lsls	r3, r3, #3
 8001c54:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001c56:	4413      	add	r3, r2
 8001c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c5c:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
    C2_tmp = d * d;
 8001c60:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001c64:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001c68:	f7fe fc72 	bl	8000550 <__aeabi_dmul>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	460b      	mov	r3, r1
 8001c70:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    q_velocity_data[i] = C2_tmp;
 8001c74:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001c76:	00db      	lsls	r3, r3, #3
 8001c78:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001c7a:	18d1      	adds	r1, r2, r3
 8001c7c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001c80:	e9c1 2300 	strd	r2, r3, [r1]
    q_position_data[i] =
        ((q_k1 + qdot_k1 * d) + C2 * C2_tmp) + delta1 * rt_powd_snf(d, 3.0);
 8001c84:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001c88:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001c8c:	f7fe fc60 	bl	8000550 <__aeabi_dmul>
 8001c90:	4602      	mov	r2, r0
 8001c92:	460b      	mov	r3, r1
 8001c94:	4610      	mov	r0, r2
 8001c96:	4619      	mov	r1, r3
 8001c98:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001c9c:	f7fe faa2 	bl	80001e4 <__adddf3>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	460b      	mov	r3, r1
 8001ca4:	4614      	mov	r4, r2
 8001ca6:	461d      	mov	r5, r3
 8001ca8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001cac:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001cb0:	f7fe fc4e 	bl	8000550 <__aeabi_dmul>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	460b      	mov	r3, r1
 8001cb8:	4620      	mov	r0, r4
 8001cba:	4629      	mov	r1, r5
 8001cbc:	f7fe fa92 	bl	80001e4 <__adddf3>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	460b      	mov	r3, r1
 8001cc4:	4690      	mov	r8, r2
 8001cc6:	4699      	mov	r9, r3
 8001cc8:	ed9f 1b71 	vldr	d1, [pc, #452]	; 8001e90 <Qubic+0x6f8>
 8001ccc:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 8001cd0:	f7ff fc44 	bl	800155c <rt_powd_snf>
 8001cd4:	ec51 0b10 	vmov	r0, r1, d0
 8001cd8:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8001cdc:	f7fe fc38 	bl	8000550 <__aeabi_dmul>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	4610      	mov	r0, r2
 8001ce6:	4619      	mov	r1, r3
    q_position_data[i] =
 8001ce8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001cea:	00db      	lsls	r3, r3, #3
 8001cec:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001cee:	18d4      	adds	r4, r2, r3
        ((q_k1 + qdot_k1 * d) + C2 * C2_tmp) + delta1 * rt_powd_snf(d, 3.0);
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	460b      	mov	r3, r1
 8001cf4:	4640      	mov	r0, r8
 8001cf6:	4649      	mov	r1, r9
 8001cf8:	f7fe fa74 	bl	80001e4 <__adddf3>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	460b      	mov	r3, r1
    q_position_data[i] =
 8001d00:	e9c4 2300 	strd	r2, r3, [r4]
  for (i = 0; i < q_acc_tmp_tmp; i++) {
 8001d04:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001d06:	3301      	adds	r3, #1
 8001d08:	67bb      	str	r3, [r7, #120]	; 0x78
 8001d0a:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001d0c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	db9e      	blt.n	8001c50 <Qubic+0x4b8>
  }
  i = q_velocity->size[0] * q_velocity->size[1];
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	693a      	ldr	r2, [r7, #16]
 8001d1a:	6852      	ldr	r2, [r2, #4]
 8001d1c:	3204      	adds	r2, #4
 8001d1e:	6812      	ldr	r2, [r2, #0]
 8001d20:	fb02 f303 	mul.w	r3, r2, r3
 8001d24:	67bb      	str	r3, [r7, #120]	; 0x78
  q_velocity->size[0] = 1;
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	601a      	str	r2, [r3, #0]
  q_velocity->size[1] = q_acc->size[1];
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	685a      	ldr	r2, [r3, #4]
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	3304      	adds	r3, #4
 8001d38:	6852      	ldr	r2, [r2, #4]
 8001d3a:	601a      	str	r2, [r3, #0]
  emxEnsureCapacity_real_T(q_velocity, i);
 8001d3c:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001d3e:	6938      	ldr	r0, [r7, #16]
 8001d40:	f000 f8c7 	bl	8001ed2 <emxEnsureCapacity_real_T>
  q_velocity_data = q_velocity->data;
 8001d44:	693b      	ldr	r3, [r7, #16]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	647b      	str	r3, [r7, #68]	; 0x44
  d = 2.0 * C2;
 8001d4a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001d4e:	4602      	mov	r2, r0
 8001d50:	460b      	mov	r3, r1
 8001d52:	f7fe fa47 	bl	80001e4 <__adddf3>
 8001d56:	4602      	mov	r2, r0
 8001d58:	460b      	mov	r3, r1
 8001d5a:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
  C2_tmp = 3.0 * delta1;
 8001d5e:	f04f 0200 	mov.w	r2, #0
 8001d62:	4b4d      	ldr	r3, [pc, #308]	; (8001e98 <Qubic+0x700>)
 8001d64:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001d68:	f7fe fbf2 	bl	8000550 <__aeabi_dmul>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	460b      	mov	r3, r1
 8001d70:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
  q_acc_tmp_tmp = q_acc->size[1] - 1;
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	3304      	adds	r3, #4
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	3b01      	subs	r3, #1
 8001d7e:	65fb      	str	r3, [r7, #92]	; 0x5c
  for (i = 0; i <= q_acc_tmp_tmp; i++) {
 8001d80:	2300      	movs	r3, #0
 8001d82:	67bb      	str	r3, [r7, #120]	; 0x78
 8001d84:	e034      	b.n	8001df0 <Qubic+0x658>
    q_velocity_data[i] =
        (qdot_k1 + d * q_acc_data[i]) + C2_tmp * q_velocity_data[i];
 8001d86:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001d88:	00db      	lsls	r3, r3, #3
 8001d8a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001d8c:	4413      	add	r3, r2
 8001d8e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001d92:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001d96:	f7fe fbdb 	bl	8000550 <__aeabi_dmul>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	460b      	mov	r3, r1
 8001d9e:	4610      	mov	r0, r2
 8001da0:	4619      	mov	r1, r3
 8001da2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001da6:	f7fe fa1d 	bl	80001e4 <__adddf3>
 8001daa:	4602      	mov	r2, r0
 8001dac:	460b      	mov	r3, r1
 8001dae:	4690      	mov	r8, r2
 8001db0:	4699      	mov	r9, r3
 8001db2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001db4:	00db      	lsls	r3, r3, #3
 8001db6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001db8:	4413      	add	r3, r2
 8001dba:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001dbe:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001dc2:	f7fe fbc5 	bl	8000550 <__aeabi_dmul>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	460b      	mov	r3, r1
 8001dca:	4610      	mov	r0, r2
 8001dcc:	4619      	mov	r1, r3
    q_velocity_data[i] =
 8001dce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001dd0:	00db      	lsls	r3, r3, #3
 8001dd2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001dd4:	18d4      	adds	r4, r2, r3
        (qdot_k1 + d * q_acc_data[i]) + C2_tmp * q_velocity_data[i];
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	460b      	mov	r3, r1
 8001dda:	4640      	mov	r0, r8
 8001ddc:	4649      	mov	r1, r9
 8001dde:	f7fe fa01 	bl	80001e4 <__adddf3>
 8001de2:	4602      	mov	r2, r0
 8001de4:	460b      	mov	r3, r1
    q_velocity_data[i] =
 8001de6:	e9c4 2300 	strd	r2, r3, [r4]
  for (i = 0; i <= q_acc_tmp_tmp; i++) {
 8001dea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001dec:	3301      	adds	r3, #1
 8001dee:	67bb      	str	r3, [r7, #120]	; 0x78
 8001df0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001df2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001df4:	429a      	cmp	r2, r3
 8001df6:	ddc6      	ble.n	8001d86 <Qubic+0x5ee>
  }
  i = q_acc->size[0] * q_acc->size[1];
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	68fa      	ldr	r2, [r7, #12]
 8001e00:	6852      	ldr	r2, [r2, #4]
 8001e02:	3204      	adds	r2, #4
 8001e04:	6812      	ldr	r2, [r2, #0]
 8001e06:	fb02 f303 	mul.w	r3, r2, r3
 8001e0a:	67bb      	str	r3, [r7, #120]	; 0x78
  q_acc->size[0] = 1;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	2201      	movs	r2, #1
 8001e12:	601a      	str	r2, [r3, #0]
  emxEnsureCapacity_real_T(q_acc, i);
 8001e14:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001e16:	68f8      	ldr	r0, [r7, #12]
 8001e18:	f000 f85b 	bl	8001ed2 <emxEnsureCapacity_real_T>
  q_acc_data = q_acc->data;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	67fb      	str	r3, [r7, #124]	; 0x7c
  C2_tmp = 6.0 * delta1;
 8001e22:	f04f 0200 	mov.w	r2, #0
 8001e26:	4b1d      	ldr	r3, [pc, #116]	; (8001e9c <Qubic+0x704>)
 8001e28:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001e2c:	f7fe fb90 	bl	8000550 <__aeabi_dmul>
 8001e30:	4602      	mov	r2, r0
 8001e32:	460b      	mov	r3, r1
 8001e34:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
  for (i = 0; i <= q_acc_tmp_tmp; i++) {
 8001e38:	2300      	movs	r3, #0
 8001e3a:	67bb      	str	r3, [r7, #120]	; 0x78
 8001e3c:	e01c      	b.n	8001e78 <Qubic+0x6e0>
    q_acc_data[i] = d + C2_tmp * q_acc_data[i];
 8001e3e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001e40:	00db      	lsls	r3, r3, #3
 8001e42:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001e44:	4413      	add	r3, r2
 8001e46:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e4a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001e4e:	f7fe fb7f 	bl	8000550 <__aeabi_dmul>
 8001e52:	4602      	mov	r2, r0
 8001e54:	460b      	mov	r3, r1
 8001e56:	4610      	mov	r0, r2
 8001e58:	4619      	mov	r1, r3
 8001e5a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001e5c:	00db      	lsls	r3, r3, #3
 8001e5e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001e60:	18d4      	adds	r4, r2, r3
 8001e62:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001e66:	f7fe f9bd 	bl	80001e4 <__adddf3>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	460b      	mov	r3, r1
 8001e6e:	e9c4 2300 	strd	r2, r3, [r4]
  for (i = 0; i <= q_acc_tmp_tmp; i++) {
 8001e72:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001e74:	3301      	adds	r3, #1
 8001e76:	67bb      	str	r3, [r7, #120]	; 0x78
 8001e78:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001e7a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001e7c:	429a      	cmp	r2, r3
 8001e7e:	ddde      	ble.n	8001e3e <Qubic+0x6a6>
  }
}
 8001e80:	bf00      	nop
 8001e82:	bf00      	nop
 8001e84:	3784      	adds	r7, #132	; 0x84
 8001e86:	46bd      	mov	sp, r7
 8001e88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001e8c:	f3af 8000 	nop.w
 8001e90:	00000000 	.word	0x00000000
 8001e94:	40080000 	.word	0x40080000
 8001e98:	40080000 	.word	0x40080000
 8001e9c:	40180000 	.word	0x40180000

08001ea0 <emxDestroyArray_real_T>:
/*
 * Arguments    : emxArray_real_T *emxArray
 * Return Type  : void
 */
void emxDestroyArray_real_T(emxArray_real_T *emxArray)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  emxFree_real_T(&emxArray);
 8001ea8:	1d3b      	adds	r3, r7, #4
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f000 f878 	bl	8001fa0 <emxFree_real_T>
}
 8001eb0:	bf00      	nop
 8001eb2:	3708      	adds	r7, #8
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}

08001eb8 <emxInitArray_real_T>:
 * Arguments    : emxArray_real_T **pEmxArray
 *                int numDimensions
 * Return Type  : void
 */
void emxInitArray_real_T(emxArray_real_T **pEmxArray, int numDimensions)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	6039      	str	r1, [r7, #0]
  emxInit_real_T(pEmxArray, numDimensions);
 8001ec2:	6839      	ldr	r1, [r7, #0]
 8001ec4:	6878      	ldr	r0, [r7, #4]
 8001ec6:	f000 f895 	bl	8001ff4 <emxInit_real_T>
}
 8001eca:	bf00      	nop
 8001ecc:	3708      	adds	r7, #8
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}

08001ed2 <emxEnsureCapacity_real_T>:
 * Arguments    : emxArray_real_T *emxArray
 *                int oldNumel
 * Return Type  : void
 */
void emxEnsureCapacity_real_T(emxArray_real_T *emxArray, int oldNumel)
{
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	b086      	sub	sp, #24
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	6078      	str	r0, [r7, #4]
 8001eda:	6039      	str	r1, [r7, #0]
  int i;
  int newNumel;
  void *newData;
  if (oldNumel < 0) {
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	da01      	bge.n	8001ee6 <emxEnsureCapacity_real_T+0x14>
    oldNumel = 0;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	603b      	str	r3, [r7, #0]
  }
  newNumel = 1;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	613b      	str	r3, [r7, #16]
  for (i = 0; i < emxArray->numDimensions; i++) {
 8001eea:	2300      	movs	r3, #0
 8001eec:	617b      	str	r3, [r7, #20]
 8001eee:	e00c      	b.n	8001f0a <emxEnsureCapacity_real_T+0x38>
    newNumel *= emxArray->size[i];
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	685a      	ldr	r2, [r3, #4]
 8001ef4:	697b      	ldr	r3, [r7, #20]
 8001ef6:	009b      	lsls	r3, r3, #2
 8001ef8:	4413      	add	r3, r2
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	693b      	ldr	r3, [r7, #16]
 8001efe:	fb02 f303 	mul.w	r3, r2, r3
 8001f02:	613b      	str	r3, [r7, #16]
  for (i = 0; i < emxArray->numDimensions; i++) {
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	3301      	adds	r3, #1
 8001f08:	617b      	str	r3, [r7, #20]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	68db      	ldr	r3, [r3, #12]
 8001f0e:	697a      	ldr	r2, [r7, #20]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	dbed      	blt.n	8001ef0 <emxEnsureCapacity_real_T+0x1e>
  }
  if (newNumel > emxArray->allocatedSize) {
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	693a      	ldr	r2, [r7, #16]
 8001f1a:	429a      	cmp	r2, r3
 8001f1c:	dd3c      	ble.n	8001f98 <emxEnsureCapacity_real_T+0xc6>
    i = emxArray->allocatedSize;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	617b      	str	r3, [r7, #20]
    if (i < 16) {
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	2b0f      	cmp	r3, #15
 8001f28:	dc0d      	bgt.n	8001f46 <emxEnsureCapacity_real_T+0x74>
      i = 16;
 8001f2a:	2310      	movs	r3, #16
 8001f2c:	617b      	str	r3, [r7, #20]
    }
    while (i < newNumel) {
 8001f2e:	e00a      	b.n	8001f46 <emxEnsureCapacity_real_T+0x74>
      if (i > 1073741823) {
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f36:	db03      	blt.n	8001f40 <emxEnsureCapacity_real_T+0x6e>
        i = MAX_int32_T;
 8001f38:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8001f3c:	617b      	str	r3, [r7, #20]
 8001f3e:	e002      	b.n	8001f46 <emxEnsureCapacity_real_T+0x74>
      } else {
        i *= 2;
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	005b      	lsls	r3, r3, #1
 8001f44:	617b      	str	r3, [r7, #20]
    while (i < newNumel) {
 8001f46:	697a      	ldr	r2, [r7, #20]
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	429a      	cmp	r2, r3
 8001f4c:	dbf0      	blt.n	8001f30 <emxEnsureCapacity_real_T+0x5e>
      }
    }
    newData = calloc((unsigned int)i, sizeof(double));
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	2108      	movs	r1, #8
 8001f52:	4618      	mov	r0, r3
 8001f54:	f007 f97a 	bl	800924c <calloc>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	60fb      	str	r3, [r7, #12]
    if (emxArray->data != NULL) {
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d010      	beq.n	8001f86 <emxEnsureCapacity_real_T+0xb4>
      memcpy(newData, emxArray->data, sizeof(double) * (unsigned int)oldNumel);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6819      	ldr	r1, [r3, #0]
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	00db      	lsls	r3, r3, #3
 8001f6c:	461a      	mov	r2, r3
 8001f6e:	68f8      	ldr	r0, [r7, #12]
 8001f70:	f007 f9ae 	bl	80092d0 <memcpy>
      if (emxArray->canFreeData) {
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	7c1b      	ldrb	r3, [r3, #16]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d004      	beq.n	8001f86 <emxEnsureCapacity_real_T+0xb4>
        free(emxArray->data);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4618      	mov	r0, r3
 8001f82:	f007 f99d 	bl	80092c0 <free>
      }
    }
    emxArray->data = (double *)newData;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	68fa      	ldr	r2, [r7, #12]
 8001f8a:	601a      	str	r2, [r3, #0]
    emxArray->allocatedSize = i;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	697a      	ldr	r2, [r7, #20]
 8001f90:	609a      	str	r2, [r3, #8]
    emxArray->canFreeData = true;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2201      	movs	r2, #1
 8001f96:	741a      	strb	r2, [r3, #16]
  }
}
 8001f98:	bf00      	nop
 8001f9a:	3718      	adds	r7, #24
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}

08001fa0 <emxFree_real_T>:
/*
 * Arguments    : emxArray_real_T **pEmxArray
 * Return Type  : void
 */
void emxFree_real_T(emxArray_real_T **pEmxArray)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  if (*pEmxArray != (emxArray_real_T *)NULL) {
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d01d      	beq.n	8001fec <emxFree_real_T+0x4c>
    if (((*pEmxArray)->data != (double *)NULL) && (*pEmxArray)->canFreeData) {
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d00a      	beq.n	8001fd0 <emxFree_real_T+0x30>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	7c1b      	ldrb	r3, [r3, #16]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d005      	beq.n	8001fd0 <emxFree_real_T+0x30>
      free((*pEmxArray)->data);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f007 f978 	bl	80092c0 <free>
    }
    free((*pEmxArray)->size);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f007 f972 	bl	80092c0 <free>
    free(*pEmxArray);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f007 f96d 	bl	80092c0 <free>
    *pEmxArray = (emxArray_real_T *)NULL;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	601a      	str	r2, [r3, #0]
  }
}
 8001fec:	bf00      	nop
 8001fee:	3708      	adds	r7, #8
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}

08001ff4 <emxInit_real_T>:
 * Arguments    : emxArray_real_T **pEmxArray
 *                int numDimensions
 * Return Type  : void
 */
void emxInit_real_T(emxArray_real_T **pEmxArray, int numDimensions)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	6039      	str	r1, [r7, #0]
  emxArray_real_T *emxArray;
  int i;
  *pEmxArray = (emxArray_real_T *)malloc(sizeof(emxArray_real_T));
 8001ffe:	2014      	movs	r0, #20
 8002000:	f007 f956 	bl	80092b0 <malloc>
 8002004:	4603      	mov	r3, r0
 8002006:	461a      	mov	r2, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	601a      	str	r2, [r3, #0]
  emxArray = *pEmxArray;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	60bb      	str	r3, [r7, #8]
  emxArray->data = (double *)NULL;
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	2200      	movs	r2, #0
 8002016:	601a      	str	r2, [r3, #0]
  emxArray->numDimensions = numDimensions;
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	683a      	ldr	r2, [r7, #0]
 800201c:	60da      	str	r2, [r3, #12]
  emxArray->size = (int *)malloc(sizeof(int) * (unsigned int)numDimensions);
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	4618      	mov	r0, r3
 8002024:	f007 f944 	bl	80092b0 <malloc>
 8002028:	4603      	mov	r3, r0
 800202a:	461a      	mov	r2, r3
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	605a      	str	r2, [r3, #4]
  emxArray->allocatedSize = 0;
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	2200      	movs	r2, #0
 8002034:	609a      	str	r2, [r3, #8]
  emxArray->canFreeData = true;
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	2201      	movs	r2, #1
 800203a:	741a      	strb	r2, [r3, #16]
  for (i = 0; i < numDimensions; i++) {
 800203c:	2300      	movs	r3, #0
 800203e:	60fb      	str	r3, [r7, #12]
 8002040:	e009      	b.n	8002056 <emxInit_real_T+0x62>
    emxArray->size[i] = 0;
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	685a      	ldr	r2, [r3, #4]
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	009b      	lsls	r3, r3, #2
 800204a:	4413      	add	r3, r2
 800204c:	2200      	movs	r2, #0
 800204e:	601a      	str	r2, [r3, #0]
  for (i = 0; i < numDimensions; i++) {
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	3301      	adds	r3, #1
 8002054:	60fb      	str	r3, [r7, #12]
 8002056:	68fa      	ldr	r2, [r7, #12]
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	429a      	cmp	r2, r3
 800205c:	dbf1      	blt.n	8002042 <emxInit_real_T+0x4e>
  }
}
 800205e:	bf00      	nop
 8002060:	bf00      	nop
 8002062:	3710      	adds	r7, #16
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}

08002068 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800206c:	f3bf 8f4f 	dsb	sy
}
 8002070:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002072:	4b06      	ldr	r3, [pc, #24]	; (800208c <__NVIC_SystemReset+0x24>)
 8002074:	68db      	ldr	r3, [r3, #12]
 8002076:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800207a:	4904      	ldr	r1, [pc, #16]	; (800208c <__NVIC_SystemReset+0x24>)
 800207c:	4b04      	ldr	r3, [pc, #16]	; (8002090 <__NVIC_SystemReset+0x28>)
 800207e:	4313      	orrs	r3, r2
 8002080:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002082:	f3bf 8f4f 	dsb	sy
}
 8002086:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002088:	bf00      	nop
 800208a:	e7fd      	b.n	8002088 <__NVIC_SystemReset+0x20>
 800208c:	e000ed00 	.word	0xe000ed00
 8002090:	05fa0004 	.word	0x05fa0004

08002094 <argInit_real_T>:
/*
 * Arguments    : void
 * Return Type  : double
 */
static double argInit_real_T(void)
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
  return 0.0;
 8002098:	f04f 0200 	mov.w	r2, #0
 800209c:	f04f 0300 	mov.w	r3, #0
 80020a0:	ec43 2b17 	vmov	d7, r2, r3
}
 80020a4:	eeb0 0a47 	vmov.f32	s0, s14
 80020a8:	eef0 0a67 	vmov.f32	s1, s15
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr

080020b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80020b8:	b082      	sub	sp, #8
 80020ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020bc:	f001 fff4 	bl	80040a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020c0:	f000 fa7a 	bl	80025b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020c4:	f000 fd8a 	bl	8002bdc <MX_GPIO_Init>
  MX_DMA_Init();
 80020c8:	f000 fd52 	bl	8002b70 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80020cc:	f000 fd24 	bl	8002b18 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80020d0:	f000 fb68 	bl	80027a4 <MX_TIM2_Init>
  MX_TIM5_Init();
 80020d4:	f000 fc7e 	bl	80029d4 <MX_TIM5_Init>
  MX_ADC1_Init();
 80020d8:	f000 fad6 	bl	8002688 <MX_ADC1_Init>
  MX_I2C1_Init();
 80020dc:	f000 fb34 	bl	8002748 <MX_I2C1_Init>
  MX_TIM11_Init();
 80020e0:	f000 fcc6 	bl	8002a70 <MX_TIM11_Init>
  MX_TIM4_Init();
 80020e4:	f000 fc00 	bl	80028e8 <MX_TIM4_Init>
  MX_TIM3_Init();
 80020e8:	f000 fbb0 	bl	800284c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  main_Qubic();
 80020ec:	f001 fbec 	bl	80038c8 <main_Qubic>
  transformRectangleAndPoints();
 80020f0:	f000 fdf6 	bl	8002ce0 <transformRectangleAndPoints>
    HAL_ADC_Start_DMA(&hadc1, Joystick_position, 2);
 80020f4:	2202      	movs	r2, #2
 80020f6:	49b4      	ldr	r1, [pc, #720]	; (80023c8 <main+0x314>)
 80020f8:	48b4      	ldr	r0, [pc, #720]	; (80023cc <main+0x318>)
 80020fa:	f002 f88b 	bl	8004214 <HAL_ADC_Start_DMA>
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1|TIM_CHANNEL_2);
 80020fe:	2104      	movs	r1, #4
 8002100:	48b3      	ldr	r0, [pc, #716]	; (80023d0 <main+0x31c>)
 8002102:	f004 fd19 	bl	8006b38 <HAL_TIM_Encoder_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8002106:	2100      	movs	r1, #0
 8002108:	48b2      	ldr	r0, [pc, #712]	; (80023d4 <main+0x320>)
 800210a:	f004 fae3 	bl	80066d4 <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start(&htim5);
 800210e:	48b2      	ldr	r0, [pc, #712]	; (80023d8 <main+0x324>)
 8002110:	f004 f958 	bl	80063c4 <HAL_TIM_Base_Start>
	 hmodbus.huart = &huart2;
 8002114:	4bb1      	ldr	r3, [pc, #708]	; (80023dc <main+0x328>)
 8002116:	4ab2      	ldr	r2, [pc, #712]	; (80023e0 <main+0x32c>)
 8002118:	60da      	str	r2, [r3, #12]
	 hmodbus.htim = &htim11;
 800211a:	4bb0      	ldr	r3, [pc, #704]	; (80023dc <main+0x328>)
 800211c:	4ab1      	ldr	r2, [pc, #708]	; (80023e4 <main+0x330>)
 800211e:	611a      	str	r2, [r3, #16]
	 hmodbus.slaveAddress = 0x15;
 8002120:	4bae      	ldr	r3, [pc, #696]	; (80023dc <main+0x328>)
 8002122:	2215      	movs	r2, #21
 8002124:	701a      	strb	r2, [r3, #0]
	 hmodbus.RegisterSize =70;
 8002126:	4bad      	ldr	r3, [pc, #692]	; (80023dc <main+0x328>)
 8002128:	2246      	movs	r2, #70	; 0x46
 800212a:	609a      	str	r2, [r3, #8]
	 Modbus_init(&hmodbus, registerFrame);
 800212c:	49ae      	ldr	r1, [pc, #696]	; (80023e8 <main+0x334>)
 800212e:	48ab      	ldr	r0, [pc, #684]	; (80023dc <main+0x328>)
 8002130:	f7fe ff0a 	bl	8000f48 <Modbus_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  	  Modbus_Protocal_Worker();
 8002134:	f7fe ff94 	bl	8001060 <Modbus_Protocal_Worker>
	  	  flowmodbus();
 8002138:	f001 f852 	bl	80031e0 <flowmodbus>
	      static uint64_t timestamp = 0;
	      static uint64_t timemodbus = 0;
	      static float timestampTrajact = 0;
	      if(SoftReset == 1){
 800213c:	4bab      	ldr	r3, [pc, #684]	; (80023ec <main+0x338>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	2b01      	cmp	r3, #1
 8002142:	d101      	bne.n	8002148 <main+0x94>
	    	  NVIC_SystemReset();
 8002144:	f7ff ff90 	bl	8002068 <__NVIC_SystemReset>
	    	  SoftReset = 0;
	      }
	  	  if(HAL_GetTick() >= timemodbus){ // heartbeat
 8002148:	f002 f814 	bl	8004174 <HAL_GetTick>
 800214c:	4603      	mov	r3, r0
 800214e:	2200      	movs	r2, #0
 8002150:	461c      	mov	r4, r3
 8002152:	4615      	mov	r5, r2
 8002154:	4ba6      	ldr	r3, [pc, #664]	; (80023f0 <main+0x33c>)
 8002156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800215a:	4294      	cmp	r4, r2
 800215c:	eb75 0303 	sbcs.w	r3, r5, r3
 8002160:	d30d      	bcc.n	800217e <main+0xca>
	  		  	  timemodbus = HAL_GetTick() + 100;
 8002162:	f002 f807 	bl	8004174 <HAL_GetTick>
 8002166:	4603      	mov	r3, r0
 8002168:	3364      	adds	r3, #100	; 0x64
 800216a:	2200      	movs	r2, #0
 800216c:	469a      	mov	sl, r3
 800216e:	4693      	mov	fp, r2
 8002170:	4b9f      	ldr	r3, [pc, #636]	; (80023f0 <main+0x33c>)
 8002172:	e9c3 ab00 	strd	sl, fp, [r3]
	  			  registerFrame[0].U16 = 22881;
 8002176:	4b9c      	ldr	r3, [pc, #624]	; (80023e8 <main+0x334>)
 8002178:	f645 1261 	movw	r2, #22881	; 0x5961
 800217c:	801a      	strh	r2, [r3, #0]
	  		}
		  if(HAL_GetTick() >= timestampTrajact){
 800217e:	f001 fff9 	bl	8004174 <HAL_GetTick>
 8002182:	ee07 0a90 	vmov	s15, r0
 8002186:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800218a:	4b9a      	ldr	r3, [pc, #616]	; (80023f4 <main+0x340>)
 800218c:	edd3 7a00 	vldr	s15, [r3]
 8002190:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002194:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002198:	db48      	blt.n	800222c <main+0x178>
			  timestampTrajact = HAL_GetTick() + 1;
 800219a:	f001 ffeb 	bl	8004174 <HAL_GetTick>
 800219e:	4603      	mov	r3, r0
 80021a0:	3301      	adds	r3, #1
 80021a2:	ee07 3a90 	vmov	s15, r3
 80021a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021aa:	4b92      	ldr	r3, [pc, #584]	; (80023f4 <main+0x340>)
 80021ac:	edc3 7a00 	vstr	s15, [r3]
			  if(path == 0)indexposition = 0;
 80021b0:	4b91      	ldr	r3, [pc, #580]	; (80023f8 <main+0x344>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d102      	bne.n	80021be <main+0x10a>
 80021b8:	4b90      	ldr	r3, [pc, #576]	; (80023fc <main+0x348>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	601a      	str	r2, [r3, #0]
			  if(indexposition < (0.5*2000)-1 && path == 1){
 80021be:	4b8f      	ldr	r3, [pc, #572]	; (80023fc <main+0x348>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f240 32e6 	movw	r2, #998	; 0x3e6
 80021c6:	4293      	cmp	r3, r2
 80021c8:	dc30      	bgt.n	800222c <main+0x178>
 80021ca:	4b8b      	ldr	r3, [pc, #556]	; (80023f8 <main+0x344>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d12c      	bne.n	800222c <main+0x178>
			  SetDegree = positionTraject;
 80021d2:	4b8b      	ldr	r3, [pc, #556]	; (8002400 <main+0x34c>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a8b      	ldr	r2, [pc, #556]	; (8002404 <main+0x350>)
 80021d8:	6013      	str	r3, [r2, #0]
			  SetVelocity = velocityTraject;
 80021da:	4b8b      	ldr	r3, [pc, #556]	; (8002408 <main+0x354>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a8b      	ldr	r2, [pc, #556]	; (800240c <main+0x358>)
 80021e0:	6013      	str	r3, [r2, #0]
			  indexposition += 1;
 80021e2:	4b86      	ldr	r3, [pc, #536]	; (80023fc <main+0x348>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	3301      	adds	r3, #1
 80021e8:	4a84      	ldr	r2, [pc, #528]	; (80023fc <main+0x348>)
 80021ea:	6013      	str	r3, [r2, #0]
		      positionTraject = q_positionN->data[indexposition];
 80021ec:	4b88      	ldr	r3, [pc, #544]	; (8002410 <main+0x35c>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	4b82      	ldr	r3, [pc, #520]	; (80023fc <main+0x348>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	00db      	lsls	r3, r3, #3
 80021f8:	4413      	add	r3, r2
 80021fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021fe:	4610      	mov	r0, r2
 8002200:	4619      	mov	r1, r3
 8002202:	f7fe fc7d 	bl	8000b00 <__aeabi_d2f>
 8002206:	4603      	mov	r3, r0
 8002208:	4a7d      	ldr	r2, [pc, #500]	; (8002400 <main+0x34c>)
 800220a:	6013      	str	r3, [r2, #0]
		      velocityTraject = q_velocityN->data[indexposition];
 800220c:	4b81      	ldr	r3, [pc, #516]	; (8002414 <main+0x360>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	681a      	ldr	r2, [r3, #0]
 8002212:	4b7a      	ldr	r3, [pc, #488]	; (80023fc <main+0x348>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	00db      	lsls	r3, r3, #3
 8002218:	4413      	add	r3, r2
 800221a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800221e:	4610      	mov	r0, r2
 8002220:	4619      	mov	r1, r3
 8002222:	f7fe fc6d 	bl	8000b00 <__aeabi_d2f>
 8002226:	4603      	mov	r3, r0
 8002228:	4a77      	ldr	r2, [pc, #476]	; (8002408 <main+0x354>)
 800222a:	6013      	str	r3, [r2, #0]
			  }
		  }
	      if (HAL_GetTick() >= timestamp) {
 800222c:	f001 ffa2 	bl	8004174 <HAL_GetTick>
 8002230:	4603      	mov	r3, r0
 8002232:	2200      	movs	r2, #0
 8002234:	4698      	mov	r8, r3
 8002236:	4691      	mov	r9, r2
 8002238:	4b77      	ldr	r3, [pc, #476]	; (8002418 <main+0x364>)
 800223a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800223e:	4590      	cmp	r8, r2
 8002240:	eb79 0303 	sbcs.w	r3, r9, r3
 8002244:	f4ff af76 	bcc.w	8002134 <main+0x80>
			  QEIReadRaw = __HAL_TIM_GET_COUNTER(&htim2); // Read QEI
 8002248:	4b61      	ldr	r3, [pc, #388]	; (80023d0 <main+0x31c>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800224e:	4a73      	ldr	r2, [pc, #460]	; (800241c <main+0x368>)
 8002250:	6013      	str	r3, [r2, #0]
			  ReadDegree = (QEIReadRaw / 8192.0 * 360)*160/360; // pulse to degree
 8002252:	4b72      	ldr	r3, [pc, #456]	; (800241c <main+0x368>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4618      	mov	r0, r3
 8002258:	f7fe f900 	bl	800045c <__aeabi_ui2d>
 800225c:	f04f 0200 	mov.w	r2, #0
 8002260:	4b6f      	ldr	r3, [pc, #444]	; (8002420 <main+0x36c>)
 8002262:	f7fe fa9f 	bl	80007a4 <__aeabi_ddiv>
 8002266:	4602      	mov	r2, r0
 8002268:	460b      	mov	r3, r1
 800226a:	4610      	mov	r0, r2
 800226c:	4619      	mov	r1, r3
 800226e:	f04f 0200 	mov.w	r2, #0
 8002272:	4b6c      	ldr	r3, [pc, #432]	; (8002424 <main+0x370>)
 8002274:	f7fe f96c 	bl	8000550 <__aeabi_dmul>
 8002278:	4602      	mov	r2, r0
 800227a:	460b      	mov	r3, r1
 800227c:	4610      	mov	r0, r2
 800227e:	4619      	mov	r1, r3
 8002280:	f04f 0200 	mov.w	r2, #0
 8002284:	4b68      	ldr	r3, [pc, #416]	; (8002428 <main+0x374>)
 8002286:	f7fe f963 	bl	8000550 <__aeabi_dmul>
 800228a:	4602      	mov	r2, r0
 800228c:	460b      	mov	r3, r1
 800228e:	4610      	mov	r0, r2
 8002290:	4619      	mov	r1, r3
 8002292:	f04f 0200 	mov.w	r2, #0
 8002296:	4b63      	ldr	r3, [pc, #396]	; (8002424 <main+0x370>)
 8002298:	f7fe fa84 	bl	80007a4 <__aeabi_ddiv>
 800229c:	4602      	mov	r2, r0
 800229e:	460b      	mov	r3, r1
 80022a0:	4610      	mov	r0, r2
 80022a2:	4619      	mov	r1, r3
 80022a4:	f7fe fc2c 	bl	8000b00 <__aeabi_d2f>
 80022a8:	4603      	mov	r3, r0
 80022aa:	4a60      	ldr	r2, [pc, #384]	; (800242c <main+0x378>)
 80022ac:	6013      	str	r3, [r2, #0]
			  error = SetDegree - ReadDegree;
 80022ae:	4b55      	ldr	r3, [pc, #340]	; (8002404 <main+0x350>)
 80022b0:	ed93 7a00 	vldr	s14, [r3]
 80022b4:	4b5d      	ldr	r3, [pc, #372]	; (800242c <main+0x378>)
 80022b6:	edd3 7a00 	vldr	s15, [r3]
 80022ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022be:	4b5c      	ldr	r3, [pc, #368]	; (8002430 <main+0x37c>)
 80022c0:	edc3 7a00 	vstr	s15, [r3]
			  velocity();
 80022c4:	f001 fa1a 	bl	80036fc <velocity>
			  accelerate();
 80022c8:	f001 fa7e 	bl	80037c8 <accelerate>
			  speed = ((QEIData.QEIVelocity / 8192.0)*360.0)*160/360;
 80022cc:	4b59      	ldr	r3, [pc, #356]	; (8002434 <main+0x380>)
 80022ce:	695b      	ldr	r3, [r3, #20]
 80022d0:	4618      	mov	r0, r3
 80022d2:	f7fe f8e5 	bl	80004a0 <__aeabi_f2d>
 80022d6:	f04f 0200 	mov.w	r2, #0
 80022da:	4b51      	ldr	r3, [pc, #324]	; (8002420 <main+0x36c>)
 80022dc:	f7fe fa62 	bl	80007a4 <__aeabi_ddiv>
 80022e0:	4602      	mov	r2, r0
 80022e2:	460b      	mov	r3, r1
 80022e4:	4610      	mov	r0, r2
 80022e6:	4619      	mov	r1, r3
 80022e8:	f04f 0200 	mov.w	r2, #0
 80022ec:	4b4d      	ldr	r3, [pc, #308]	; (8002424 <main+0x370>)
 80022ee:	f7fe f92f 	bl	8000550 <__aeabi_dmul>
 80022f2:	4602      	mov	r2, r0
 80022f4:	460b      	mov	r3, r1
 80022f6:	4610      	mov	r0, r2
 80022f8:	4619      	mov	r1, r3
 80022fa:	f04f 0200 	mov.w	r2, #0
 80022fe:	4b4a      	ldr	r3, [pc, #296]	; (8002428 <main+0x374>)
 8002300:	f7fe f926 	bl	8000550 <__aeabi_dmul>
 8002304:	4602      	mov	r2, r0
 8002306:	460b      	mov	r3, r1
 8002308:	4610      	mov	r0, r2
 800230a:	4619      	mov	r1, r3
 800230c:	f04f 0200 	mov.w	r2, #0
 8002310:	4b44      	ldr	r3, [pc, #272]	; (8002424 <main+0x370>)
 8002312:	f7fe fa47 	bl	80007a4 <__aeabi_ddiv>
 8002316:	4602      	mov	r2, r0
 8002318:	460b      	mov	r3, r1
 800231a:	4610      	mov	r0, r2
 800231c:	4619      	mov	r1, r3
 800231e:	f7fe fbef 	bl	8000b00 <__aeabi_d2f>
 8002322:	4603      	mov	r3, r0
 8002324:	4a44      	ldr	r2, [pc, #272]	; (8002438 <main+0x384>)
 8002326:	6013      	str	r3, [r2, #0]
			  acceleration = QEIAcc.QEIVelocity;
 8002328:	4b44      	ldr	r3, [pc, #272]	; (800243c <main+0x388>)
 800232a:	695b      	ldr	r3, [r3, #20]
 800232c:	4a44      	ldr	r2, [pc, #272]	; (8002440 <main+0x38c>)
 800232e:	6013      	str	r3, [r2, #0]
			  DegreeFeedback = control_interrupt(); // PID function
 8002330:	f001 f8e4 	bl	80034fc <control_interrupt>
 8002334:	eef0 7a40 	vmov.f32	s15, s0
 8002338:	4b42      	ldr	r3, [pc, #264]	; (8002444 <main+0x390>)
 800233a:	edc3 7a00 	vstr	s15, [r3]
	          timestamp = HAL_GetTick() + 10;
 800233e:	f001 ff19 	bl	8004174 <HAL_GetTick>
 8002342:	4603      	mov	r3, r0
 8002344:	330a      	adds	r3, #10
 8002346:	2200      	movs	r2, #0
 8002348:	603b      	str	r3, [r7, #0]
 800234a:	607a      	str	r2, [r7, #4]
 800234c:	4b32      	ldr	r3, [pc, #200]	; (8002418 <main+0x364>)
 800234e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002352:	e9c3 1200 	strd	r1, r2, [r3]
	          if (Joystick_Control == 1) {
 8002356:	4b3c      	ldr	r3, [pc, #240]	; (8002448 <main+0x394>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	2b01      	cmp	r3, #1
 800235c:	d17a      	bne.n	8002454 <main+0x3a0>
	        	  DegreeFeedback = 0;
 800235e:	4b39      	ldr	r3, [pc, #228]	; (8002444 <main+0x390>)
 8002360:	f04f 0200 	mov.w	r2, #0
 8002364:	601a      	str	r2, [r3, #0]
	        	  s = 0;
 8002366:	4b39      	ldr	r3, [pc, #228]	; (800244c <main+0x398>)
 8002368:	f04f 0200 	mov.w	r2, #0
 800236c:	601a      	str	r2, [r3, #0]
	        	  error = 0;
 800236e:	4b30      	ldr	r3, [pc, #192]	; (8002430 <main+0x37c>)
 8002370:	f04f 0200 	mov.w	r2, #0
 8002374:	601a      	str	r2, [r3, #0]
	              if (Joystick_position[0] >= 3150) {
 8002376:	4b14      	ldr	r3, [pc, #80]	; (80023c8 <main+0x314>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f640 424d 	movw	r2, #3149	; 0xc4d
 800237e:	4293      	cmp	r3, r2
 8002380:	d909      	bls.n	8002396 <main+0x2e2>
	                  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 50);
 8002382:	4b14      	ldr	r3, [pc, #80]	; (80023d4 <main+0x320>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	2232      	movs	r2, #50	; 0x32
 8002388:	635a      	str	r2, [r3, #52]	; 0x34
	                  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 800238a:	2201      	movs	r2, #1
 800238c:	2180      	movs	r1, #128	; 0x80
 800238e:	4830      	ldr	r0, [pc, #192]	; (8002450 <main+0x39c>)
 8002390:	f003 f9a2 	bl	80056d8 <HAL_GPIO_WritePin>
 8002394:	e6ce      	b.n	8002134 <main+0x80>
	              }
	              else if (Joystick_position[0] <= 100) {
 8002396:	4b0c      	ldr	r3, [pc, #48]	; (80023c8 <main+0x314>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	2b64      	cmp	r3, #100	; 0x64
 800239c:	d809      	bhi.n	80023b2 <main+0x2fe>
	                  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 50);
 800239e:	4b0d      	ldr	r3, [pc, #52]	; (80023d4 <main+0x320>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	2232      	movs	r2, #50	; 0x32
 80023a4:	635a      	str	r2, [r3, #52]	; 0x34
	                  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 80023a6:	2200      	movs	r2, #0
 80023a8:	2180      	movs	r1, #128	; 0x80
 80023aa:	4829      	ldr	r0, [pc, #164]	; (8002450 <main+0x39c>)
 80023ac:	f003 f994 	bl	80056d8 <HAL_GPIO_WritePin>
 80023b0:	e6c0      	b.n	8002134 <main+0x80>
	              }
	              else{
	            	  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 80023b2:	4b08      	ldr	r3, [pc, #32]	; (80023d4 <main+0x320>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	2200      	movs	r2, #0
 80023b8:	635a      	str	r2, [r3, #52]	; 0x34
	            	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 80023ba:	2200      	movs	r2, #0
 80023bc:	2180      	movs	r1, #128	; 0x80
 80023be:	4824      	ldr	r0, [pc, #144]	; (8002450 <main+0x39c>)
 80023c0:	f003 f98a 	bl	80056d8 <HAL_GPIO_WritePin>
 80023c4:	e6b6      	b.n	8002134 <main+0x80>
 80023c6:	bf00      	nop
 80023c8:	20000fa0 	.word	0x20000fa0
 80023cc:	20000330 	.word	0x20000330
 80023d0:	2000042c 	.word	0x2000042c
 80023d4:	20000594 	.word	0x20000594
 80023d8:	20000648 	.word	0x20000648
 80023dc:	20000a20 	.word	0x20000a20
 80023e0:	200007b0 	.word	0x200007b0
 80023e4:	200006fc 	.word	0x200006fc
 80023e8:	20000ef8 	.word	0x20000ef8
 80023ec:	20000f84 	.word	0x20000f84
 80023f0:	20001038 	.word	0x20001038
 80023f4:	20001040 	.word	0x20001040
 80023f8:	20000f90 	.word	0x20000f90
 80023fc:	20000ff4 	.word	0x20000ff4
 8002400:	20000f98 	.word	0x20000f98
 8002404:	2000102c 	.word	0x2000102c
 8002408:	20000f9c 	.word	0x20000f9c
 800240c:	20001024 	.word	0x20001024
 8002410:	20000fec 	.word	0x20000fec
 8002414:	20000fe8 	.word	0x20000fe8
 8002418:	20001048 	.word	0x20001048
 800241c:	20000f94 	.word	0x20000f94
 8002420:	40c00000 	.word	0x40c00000
 8002424:	40768000 	.word	0x40768000
 8002428:	40640000 	.word	0x40640000
 800242c:	20001028 	.word	0x20001028
 8002430:	20001034 	.word	0x20001034
 8002434:	20000fb0 	.word	0x20000fb0
 8002438:	20000f88 	.word	0x20000f88
 800243c:	20000fc8 	.word	0x20000fc8
 8002440:	20000f8c 	.word	0x20000f8c
 8002444:	20001030 	.word	0x20001030
 8002448:	20000fa8 	.word	0x20000fa8
 800244c:	20001000 	.word	0x20001000
 8002450:	40020000 	.word	0x40020000
	              }
	          }
	          else if (Joystick_Control == 0) {
 8002454:	4b4d      	ldr	r3, [pc, #308]	; (800258c <main+0x4d8>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	2b00      	cmp	r3, #0
 800245a:	f47f ae6b 	bne.w	8002134 <main+0x80>
	              if (SetDegree < 0) {
 800245e:	4b4c      	ldr	r3, [pc, #304]	; (8002590 <main+0x4dc>)
 8002460:	edd3 7a00 	vldr	s15, [r3]
 8002464:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002468:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800246c:	d503      	bpl.n	8002476 <main+0x3c2>
	                  SetDegree = 0; // minimum value
 800246e:	4b48      	ldr	r3, [pc, #288]	; (8002590 <main+0x4dc>)
 8002470:	f04f 0200 	mov.w	r2, #0
 8002474:	601a      	str	r2, [r3, #0]
	              }
	              if (SetDegree > 700) {
 8002476:	4b46      	ldr	r3, [pc, #280]	; (8002590 <main+0x4dc>)
 8002478:	edd3 7a00 	vldr	s15, [r3]
 800247c:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8002594 <main+0x4e0>
 8002480:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002484:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002488:	dd02      	ble.n	8002490 <main+0x3dc>
	                  SetDegree = 700; // maximum value
 800248a:	4b41      	ldr	r3, [pc, #260]	; (8002590 <main+0x4dc>)
 800248c:	4a42      	ldr	r2, [pc, #264]	; (8002598 <main+0x4e4>)
 800248e:	601a      	str	r2, [r3, #0]
	              }

	              if (error > 0) { // setpoint > read_encoder
 8002490:	4b42      	ldr	r3, [pc, #264]	; (800259c <main+0x4e8>)
 8002492:	edd3 7a00 	vldr	s15, [r3]
 8002496:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800249a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800249e:	dd35      	ble.n	800250c <main+0x458>
	            	  SetVelocity = abs(SetVelocity);
 80024a0:	4b3f      	ldr	r3, [pc, #252]	; (80025a0 <main+0x4ec>)
 80024a2:	edd3 7a00 	vldr	s15, [r3]
 80024a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024aa:	ee17 3a90 	vmov	r3, s15
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	bfb8      	it	lt
 80024b2:	425b      	neglt	r3, r3
 80024b4:	ee07 3a90 	vmov	s15, r3
 80024b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024bc:	4b38      	ldr	r3, [pc, #224]	; (80025a0 <main+0x4ec>)
 80024be:	edc3 7a00 	vstr	s15, [r3]
	                  if (error < 1) {
 80024c2:	4b36      	ldr	r3, [pc, #216]	; (800259c <main+0x4e8>)
 80024c4:	edd3 7a00 	vldr	s15, [r3]
 80024c8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80024cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024d4:	d50b      	bpl.n	80024ee <main+0x43a>
	                      DegreeFeedback = 0; // Limit Position
 80024d6:	4b33      	ldr	r3, [pc, #204]	; (80025a4 <main+0x4f0>)
 80024d8:	f04f 0200 	mov.w	r2, #0
 80024dc:	601a      	str	r2, [r3, #0]
	                      s = 0;
 80024de:	4b32      	ldr	r3, [pc, #200]	; (80025a8 <main+0x4f4>)
 80024e0:	f04f 0200 	mov.w	r2, #0
 80024e4:	601a      	str	r2, [r3, #0]
	                      s2 = 0;
 80024e6:	4b31      	ldr	r3, [pc, #196]	; (80025ac <main+0x4f8>)
 80024e8:	f04f 0200 	mov.w	r2, #0
 80024ec:	601a      	str	r2, [r3, #0]
	                  }
	                  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, DegreeFeedback);
 80024ee:	4b2d      	ldr	r3, [pc, #180]	; (80025a4 <main+0x4f0>)
 80024f0:	edd3 7a00 	vldr	s15, [r3]
 80024f4:	4b2e      	ldr	r3, [pc, #184]	; (80025b0 <main+0x4fc>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024fc:	ee17 2a90 	vmov	r2, s15
 8002500:	635a      	str	r2, [r3, #52]	; 0x34
	                  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8002502:	2200      	movs	r2, #0
 8002504:	2180      	movs	r1, #128	; 0x80
 8002506:	482b      	ldr	r0, [pc, #172]	; (80025b4 <main+0x500>)
 8002508:	f003 f8e6 	bl	80056d8 <HAL_GPIO_WritePin>
	              }
	              if (error < 0 ) { // setpoint < read_encoder
 800250c:	4b23      	ldr	r3, [pc, #140]	; (800259c <main+0x4e8>)
 800250e:	edd3 7a00 	vldr	s15, [r3]
 8002512:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002516:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800251a:	d536      	bpl.n	800258a <main+0x4d6>
	            	  if(SetVelocity > 0)SetVelocity = -SetVelocity;
 800251c:	4b20      	ldr	r3, [pc, #128]	; (80025a0 <main+0x4ec>)
 800251e:	edd3 7a00 	vldr	s15, [r3]
 8002522:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002526:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800252a:	dd07      	ble.n	800253c <main+0x488>
 800252c:	4b1c      	ldr	r3, [pc, #112]	; (80025a0 <main+0x4ec>)
 800252e:	edd3 7a00 	vldr	s15, [r3]
 8002532:	eef1 7a67 	vneg.f32	s15, s15
 8002536:	4b1a      	ldr	r3, [pc, #104]	; (80025a0 <main+0x4ec>)
 8002538:	edc3 7a00 	vstr	s15, [r3]
	                  if (error * -1 < 1) {
 800253c:	4b17      	ldr	r3, [pc, #92]	; (800259c <main+0x4e8>)
 800253e:	edd3 7a00 	vldr	s15, [r3]
 8002542:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8002546:	eef4 7ac7 	vcmpe.f32	s15, s14
 800254a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800254e:	dd0b      	ble.n	8002568 <main+0x4b4>
	                      DegreeFeedback = 0; // Limit Position
 8002550:	4b14      	ldr	r3, [pc, #80]	; (80025a4 <main+0x4f0>)
 8002552:	f04f 0200 	mov.w	r2, #0
 8002556:	601a      	str	r2, [r3, #0]
	                      s = 0;
 8002558:	4b13      	ldr	r3, [pc, #76]	; (80025a8 <main+0x4f4>)
 800255a:	f04f 0200 	mov.w	r2, #0
 800255e:	601a      	str	r2, [r3, #0]
	                      s2 = 0;
 8002560:	4b12      	ldr	r3, [pc, #72]	; (80025ac <main+0x4f8>)
 8002562:	f04f 0200 	mov.w	r2, #0
 8002566:	601a      	str	r2, [r3, #0]
	                  }
	                  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, DegreeFeedback * -1);
 8002568:	4b0e      	ldr	r3, [pc, #56]	; (80025a4 <main+0x4f0>)
 800256a:	edd3 7a00 	vldr	s15, [r3]
 800256e:	eef1 7a67 	vneg.f32	s15, s15
 8002572:	4b0f      	ldr	r3, [pc, #60]	; (80025b0 <main+0x4fc>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800257a:	ee17 2a90 	vmov	r2, s15
 800257e:	635a      	str	r2, [r3, #52]	; 0x34
	                  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8002580:	2201      	movs	r2, #1
 8002582:	2180      	movs	r1, #128	; 0x80
 8002584:	480b      	ldr	r0, [pc, #44]	; (80025b4 <main+0x500>)
 8002586:	f003 f8a7 	bl	80056d8 <HAL_GPIO_WritePin>
  {
 800258a:	e5d3      	b.n	8002134 <main+0x80>
 800258c:	20000fa8 	.word	0x20000fa8
 8002590:	2000102c 	.word	0x2000102c
 8002594:	442f0000 	.word	0x442f0000
 8002598:	442f0000 	.word	0x442f0000
 800259c:	20001034 	.word	0x20001034
 80025a0:	20001024 	.word	0x20001024
 80025a4:	20001030 	.word	0x20001030
 80025a8:	20001000 	.word	0x20001000
 80025ac:	2000100c 	.word	0x2000100c
 80025b0:	20000594 	.word	0x20000594
 80025b4:	40020000 	.word	0x40020000

080025b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b094      	sub	sp, #80	; 0x50
 80025bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80025be:	f107 0320 	add.w	r3, r7, #32
 80025c2:	2230      	movs	r2, #48	; 0x30
 80025c4:	2100      	movs	r1, #0
 80025c6:	4618      	mov	r0, r3
 80025c8:	f006 fe90 	bl	80092ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80025cc:	f107 030c 	add.w	r3, r7, #12
 80025d0:	2200      	movs	r2, #0
 80025d2:	601a      	str	r2, [r3, #0]
 80025d4:	605a      	str	r2, [r3, #4]
 80025d6:	609a      	str	r2, [r3, #8]
 80025d8:	60da      	str	r2, [r3, #12]
 80025da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80025dc:	2300      	movs	r3, #0
 80025de:	60bb      	str	r3, [r7, #8]
 80025e0:	4b27      	ldr	r3, [pc, #156]	; (8002680 <SystemClock_Config+0xc8>)
 80025e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e4:	4a26      	ldr	r2, [pc, #152]	; (8002680 <SystemClock_Config+0xc8>)
 80025e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025ea:	6413      	str	r3, [r2, #64]	; 0x40
 80025ec:	4b24      	ldr	r3, [pc, #144]	; (8002680 <SystemClock_Config+0xc8>)
 80025ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025f4:	60bb      	str	r3, [r7, #8]
 80025f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80025f8:	2300      	movs	r3, #0
 80025fa:	607b      	str	r3, [r7, #4]
 80025fc:	4b21      	ldr	r3, [pc, #132]	; (8002684 <SystemClock_Config+0xcc>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a20      	ldr	r2, [pc, #128]	; (8002684 <SystemClock_Config+0xcc>)
 8002602:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002606:	6013      	str	r3, [r2, #0]
 8002608:	4b1e      	ldr	r3, [pc, #120]	; (8002684 <SystemClock_Config+0xcc>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002610:	607b      	str	r3, [r7, #4]
 8002612:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002614:	2302      	movs	r3, #2
 8002616:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002618:	2301      	movs	r3, #1
 800261a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800261c:	2310      	movs	r3, #16
 800261e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002620:	2302      	movs	r3, #2
 8002622:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002624:	2300      	movs	r3, #0
 8002626:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002628:	2308      	movs	r3, #8
 800262a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 800262c:	2364      	movs	r3, #100	; 0x64
 800262e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002630:	2302      	movs	r3, #2
 8002632:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002634:	2304      	movs	r3, #4
 8002636:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002638:	f107 0320 	add.w	r3, r7, #32
 800263c:	4618      	mov	r0, r3
 800263e:	f003 f9cd 	bl	80059dc <HAL_RCC_OscConfig>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d001      	beq.n	800264c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002648:	f001 f9a0 	bl	800398c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800264c:	230f      	movs	r3, #15
 800264e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002650:	2302      	movs	r3, #2
 8002652:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002654:	2300      	movs	r3, #0
 8002656:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002658:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800265c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800265e:	2300      	movs	r3, #0
 8002660:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002662:	f107 030c 	add.w	r3, r7, #12
 8002666:	2103      	movs	r1, #3
 8002668:	4618      	mov	r0, r3
 800266a:	f003 fc2f 	bl	8005ecc <HAL_RCC_ClockConfig>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d001      	beq.n	8002678 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002674:	f001 f98a 	bl	800398c <Error_Handler>
  }
}
 8002678:	bf00      	nop
 800267a:	3750      	adds	r7, #80	; 0x50
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}
 8002680:	40023800 	.word	0x40023800
 8002684:	40007000 	.word	0x40007000

08002688 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b084      	sub	sp, #16
 800268c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800268e:	463b      	mov	r3, r7
 8002690:	2200      	movs	r2, #0
 8002692:	601a      	str	r2, [r3, #0]
 8002694:	605a      	str	r2, [r3, #4]
 8002696:	609a      	str	r2, [r3, #8]
 8002698:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800269a:	4b28      	ldr	r3, [pc, #160]	; (800273c <MX_ADC1_Init+0xb4>)
 800269c:	4a28      	ldr	r2, [pc, #160]	; (8002740 <MX_ADC1_Init+0xb8>)
 800269e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80026a0:	4b26      	ldr	r3, [pc, #152]	; (800273c <MX_ADC1_Init+0xb4>)
 80026a2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80026a6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80026a8:	4b24      	ldr	r3, [pc, #144]	; (800273c <MX_ADC1_Init+0xb4>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80026ae:	4b23      	ldr	r3, [pc, #140]	; (800273c <MX_ADC1_Init+0xb4>)
 80026b0:	2201      	movs	r2, #1
 80026b2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80026b4:	4b21      	ldr	r3, [pc, #132]	; (800273c <MX_ADC1_Init+0xb4>)
 80026b6:	2201      	movs	r2, #1
 80026b8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80026ba:	4b20      	ldr	r3, [pc, #128]	; (800273c <MX_ADC1_Init+0xb4>)
 80026bc:	2200      	movs	r2, #0
 80026be:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80026c2:	4b1e      	ldr	r3, [pc, #120]	; (800273c <MX_ADC1_Init+0xb4>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80026c8:	4b1c      	ldr	r3, [pc, #112]	; (800273c <MX_ADC1_Init+0xb4>)
 80026ca:	4a1e      	ldr	r2, [pc, #120]	; (8002744 <MX_ADC1_Init+0xbc>)
 80026cc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80026ce:	4b1b      	ldr	r3, [pc, #108]	; (800273c <MX_ADC1_Init+0xb4>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80026d4:	4b19      	ldr	r3, [pc, #100]	; (800273c <MX_ADC1_Init+0xb4>)
 80026d6:	2202      	movs	r2, #2
 80026d8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80026da:	4b18      	ldr	r3, [pc, #96]	; (800273c <MX_ADC1_Init+0xb4>)
 80026dc:	2201      	movs	r2, #1
 80026de:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80026e2:	4b16      	ldr	r3, [pc, #88]	; (800273c <MX_ADC1_Init+0xb4>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80026e8:	4814      	ldr	r0, [pc, #80]	; (800273c <MX_ADC1_Init+0xb4>)
 80026ea:	f001 fd4f 	bl	800418c <HAL_ADC_Init>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d001      	beq.n	80026f8 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80026f4:	f001 f94a 	bl	800398c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80026f8:	2308      	movs	r3, #8
 80026fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80026fc:	2301      	movs	r3, #1
 80026fe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8002700:	2303      	movs	r3, #3
 8002702:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002704:	463b      	mov	r3, r7
 8002706:	4619      	mov	r1, r3
 8002708:	480c      	ldr	r0, [pc, #48]	; (800273c <MX_ADC1_Init+0xb4>)
 800270a:	f001 fe91 	bl	8004430 <HAL_ADC_ConfigChannel>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d001      	beq.n	8002718 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002714:	f001 f93a 	bl	800398c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8002718:	2309      	movs	r3, #9
 800271a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800271c:	2302      	movs	r3, #2
 800271e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002720:	463b      	mov	r3, r7
 8002722:	4619      	mov	r1, r3
 8002724:	4805      	ldr	r0, [pc, #20]	; (800273c <MX_ADC1_Init+0xb4>)
 8002726:	f001 fe83 	bl	8004430 <HAL_ADC_ConfigChannel>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d001      	beq.n	8002734 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8002730:	f001 f92c 	bl	800398c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002734:	bf00      	nop
 8002736:	3710      	adds	r7, #16
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}
 800273c:	20000330 	.word	0x20000330
 8002740:	40012000 	.word	0x40012000
 8002744:	0f000001 	.word	0x0f000001

08002748 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800274c:	4b12      	ldr	r3, [pc, #72]	; (8002798 <MX_I2C1_Init+0x50>)
 800274e:	4a13      	ldr	r2, [pc, #76]	; (800279c <MX_I2C1_Init+0x54>)
 8002750:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002752:	4b11      	ldr	r3, [pc, #68]	; (8002798 <MX_I2C1_Init+0x50>)
 8002754:	4a12      	ldr	r2, [pc, #72]	; (80027a0 <MX_I2C1_Init+0x58>)
 8002756:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002758:	4b0f      	ldr	r3, [pc, #60]	; (8002798 <MX_I2C1_Init+0x50>)
 800275a:	2200      	movs	r2, #0
 800275c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800275e:	4b0e      	ldr	r3, [pc, #56]	; (8002798 <MX_I2C1_Init+0x50>)
 8002760:	2200      	movs	r2, #0
 8002762:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002764:	4b0c      	ldr	r3, [pc, #48]	; (8002798 <MX_I2C1_Init+0x50>)
 8002766:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800276a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800276c:	4b0a      	ldr	r3, [pc, #40]	; (8002798 <MX_I2C1_Init+0x50>)
 800276e:	2200      	movs	r2, #0
 8002770:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002772:	4b09      	ldr	r3, [pc, #36]	; (8002798 <MX_I2C1_Init+0x50>)
 8002774:	2200      	movs	r2, #0
 8002776:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002778:	4b07      	ldr	r3, [pc, #28]	; (8002798 <MX_I2C1_Init+0x50>)
 800277a:	2200      	movs	r2, #0
 800277c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800277e:	4b06      	ldr	r3, [pc, #24]	; (8002798 <MX_I2C1_Init+0x50>)
 8002780:	2200      	movs	r2, #0
 8002782:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002784:	4804      	ldr	r0, [pc, #16]	; (8002798 <MX_I2C1_Init+0x50>)
 8002786:	f002 ffe5 	bl	8005754 <HAL_I2C_Init>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	d001      	beq.n	8002794 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002790:	f001 f8fc 	bl	800398c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002794:	bf00      	nop
 8002796:	bd80      	pop	{r7, pc}
 8002798:	200003d8 	.word	0x200003d8
 800279c:	40005400 	.word	0x40005400
 80027a0:	000186a0 	.word	0x000186a0

080027a4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b08c      	sub	sp, #48	; 0x30
 80027a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80027aa:	f107 030c 	add.w	r3, r7, #12
 80027ae:	2224      	movs	r2, #36	; 0x24
 80027b0:	2100      	movs	r1, #0
 80027b2:	4618      	mov	r0, r3
 80027b4:	f006 fd9a 	bl	80092ec <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027b8:	1d3b      	adds	r3, r7, #4
 80027ba:	2200      	movs	r2, #0
 80027bc:	601a      	str	r2, [r3, #0]
 80027be:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80027c0:	4b21      	ldr	r3, [pc, #132]	; (8002848 <MX_TIM2_Init+0xa4>)
 80027c2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80027c6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80027c8:	4b1f      	ldr	r3, [pc, #124]	; (8002848 <MX_TIM2_Init+0xa4>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027ce:	4b1e      	ldr	r3, [pc, #120]	; (8002848 <MX_TIM2_Init+0xa4>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = QEI_PERIOD-1;
 80027d4:	4b1c      	ldr	r3, [pc, #112]	; (8002848 <MX_TIM2_Init+0xa4>)
 80027d6:	f649 72ff 	movw	r2, #40959	; 0x9fff
 80027da:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027dc:	4b1a      	ldr	r3, [pc, #104]	; (8002848 <MX_TIM2_Init+0xa4>)
 80027de:	2200      	movs	r2, #0
 80027e0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027e2:	4b19      	ldr	r3, [pc, #100]	; (8002848 <MX_TIM2_Init+0xa4>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80027e8:	2303      	movs	r3, #3
 80027ea:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80027ec:	2300      	movs	r3, #0
 80027ee:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80027f0:	2301      	movs	r3, #1
 80027f2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80027f4:	2300      	movs	r3, #0
 80027f6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80027f8:	2300      	movs	r3, #0
 80027fa:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80027fc:	2300      	movs	r3, #0
 80027fe:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002800:	2301      	movs	r3, #1
 8002802:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002804:	2300      	movs	r3, #0
 8002806:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002808:	2300      	movs	r3, #0
 800280a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800280c:	f107 030c 	add.w	r3, r7, #12
 8002810:	4619      	mov	r1, r3
 8002812:	480d      	ldr	r0, [pc, #52]	; (8002848 <MX_TIM2_Init+0xa4>)
 8002814:	f004 f8dc 	bl	80069d0 <HAL_TIM_Encoder_Init>
 8002818:	4603      	mov	r3, r0
 800281a:	2b00      	cmp	r3, #0
 800281c:	d001      	beq.n	8002822 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800281e:	f001 f8b5 	bl	800398c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002822:	2300      	movs	r3, #0
 8002824:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002826:	2300      	movs	r3, #0
 8002828:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800282a:	1d3b      	adds	r3, r7, #4
 800282c:	4619      	mov	r1, r3
 800282e:	4806      	ldr	r0, [pc, #24]	; (8002848 <MX_TIM2_Init+0xa4>)
 8002830:	f005 f9e6 	bl	8007c00 <HAL_TIMEx_MasterConfigSynchronization>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d001      	beq.n	800283e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800283a:	f001 f8a7 	bl	800398c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800283e:	bf00      	nop
 8002840:	3730      	adds	r7, #48	; 0x30
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
 8002846:	bf00      	nop
 8002848:	2000042c 	.word	0x2000042c

0800284c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b086      	sub	sp, #24
 8002850:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002852:	f107 0308 	add.w	r3, r7, #8
 8002856:	2200      	movs	r2, #0
 8002858:	601a      	str	r2, [r3, #0]
 800285a:	605a      	str	r2, [r3, #4]
 800285c:	609a      	str	r2, [r3, #8]
 800285e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002860:	463b      	mov	r3, r7
 8002862:	2200      	movs	r2, #0
 8002864:	601a      	str	r2, [r3, #0]
 8002866:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002868:	4b1d      	ldr	r3, [pc, #116]	; (80028e0 <MX_TIM3_Init+0x94>)
 800286a:	4a1e      	ldr	r2, [pc, #120]	; (80028e4 <MX_TIM3_Init+0x98>)
 800286c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800286e:	4b1c      	ldr	r3, [pc, #112]	; (80028e0 <MX_TIM3_Init+0x94>)
 8002870:	2200      	movs	r2, #0
 8002872:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002874:	4b1a      	ldr	r3, [pc, #104]	; (80028e0 <MX_TIM3_Init+0x94>)
 8002876:	2200      	movs	r2, #0
 8002878:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800287a:	4b19      	ldr	r3, [pc, #100]	; (80028e0 <MX_TIM3_Init+0x94>)
 800287c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002880:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002882:	4b17      	ldr	r3, [pc, #92]	; (80028e0 <MX_TIM3_Init+0x94>)
 8002884:	2200      	movs	r2, #0
 8002886:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002888:	4b15      	ldr	r3, [pc, #84]	; (80028e0 <MX_TIM3_Init+0x94>)
 800288a:	2200      	movs	r2, #0
 800288c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800288e:	4814      	ldr	r0, [pc, #80]	; (80028e0 <MX_TIM3_Init+0x94>)
 8002890:	f003 fd3c 	bl	800630c <HAL_TIM_Base_Init>
 8002894:	4603      	mov	r3, r0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d001      	beq.n	800289e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800289a:	f001 f877 	bl	800398c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800289e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80028a2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80028a4:	f107 0308 	add.w	r3, r7, #8
 80028a8:	4619      	mov	r1, r3
 80028aa:	480d      	ldr	r0, [pc, #52]	; (80028e0 <MX_TIM3_Init+0x94>)
 80028ac:	f004 fc18 	bl	80070e0 <HAL_TIM_ConfigClockSource>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d001      	beq.n	80028ba <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80028b6:	f001 f869 	bl	800398c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028ba:	2300      	movs	r3, #0
 80028bc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028be:	2300      	movs	r3, #0
 80028c0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80028c2:	463b      	mov	r3, r7
 80028c4:	4619      	mov	r1, r3
 80028c6:	4806      	ldr	r0, [pc, #24]	; (80028e0 <MX_TIM3_Init+0x94>)
 80028c8:	f005 f99a 	bl	8007c00 <HAL_TIMEx_MasterConfigSynchronization>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d001      	beq.n	80028d6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80028d2:	f001 f85b 	bl	800398c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80028d6:	bf00      	nop
 80028d8:	3718      	adds	r7, #24
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	200004e0 	.word	0x200004e0
 80028e4:	40000400 	.word	0x40000400

080028e8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b08e      	sub	sp, #56	; 0x38
 80028ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80028f2:	2200      	movs	r2, #0
 80028f4:	601a      	str	r2, [r3, #0]
 80028f6:	605a      	str	r2, [r3, #4]
 80028f8:	609a      	str	r2, [r3, #8]
 80028fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028fc:	f107 0320 	add.w	r3, r7, #32
 8002900:	2200      	movs	r2, #0
 8002902:	601a      	str	r2, [r3, #0]
 8002904:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002906:	1d3b      	adds	r3, r7, #4
 8002908:	2200      	movs	r2, #0
 800290a:	601a      	str	r2, [r3, #0]
 800290c:	605a      	str	r2, [r3, #4]
 800290e:	609a      	str	r2, [r3, #8]
 8002910:	60da      	str	r2, [r3, #12]
 8002912:	611a      	str	r2, [r3, #16]
 8002914:	615a      	str	r2, [r3, #20]
 8002916:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002918:	4b2c      	ldr	r3, [pc, #176]	; (80029cc <MX_TIM4_Init+0xe4>)
 800291a:	4a2d      	ldr	r2, [pc, #180]	; (80029d0 <MX_TIM4_Init+0xe8>)
 800291c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 49;
 800291e:	4b2b      	ldr	r3, [pc, #172]	; (80029cc <MX_TIM4_Init+0xe4>)
 8002920:	2231      	movs	r2, #49	; 0x31
 8002922:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002924:	4b29      	ldr	r3, [pc, #164]	; (80029cc <MX_TIM4_Init+0xe4>)
 8002926:	2200      	movs	r2, #0
 8002928:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 800292a:	4b28      	ldr	r3, [pc, #160]	; (80029cc <MX_TIM4_Init+0xe4>)
 800292c:	2263      	movs	r2, #99	; 0x63
 800292e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002930:	4b26      	ldr	r3, [pc, #152]	; (80029cc <MX_TIM4_Init+0xe4>)
 8002932:	2200      	movs	r2, #0
 8002934:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002936:	4b25      	ldr	r3, [pc, #148]	; (80029cc <MX_TIM4_Init+0xe4>)
 8002938:	2200      	movs	r2, #0
 800293a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800293c:	4823      	ldr	r0, [pc, #140]	; (80029cc <MX_TIM4_Init+0xe4>)
 800293e:	f003 fce5 	bl	800630c <HAL_TIM_Base_Init>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d001      	beq.n	800294c <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 8002948:	f001 f820 	bl	800398c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800294c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002950:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002952:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002956:	4619      	mov	r1, r3
 8002958:	481c      	ldr	r0, [pc, #112]	; (80029cc <MX_TIM4_Init+0xe4>)
 800295a:	f004 fbc1 	bl	80070e0 <HAL_TIM_ConfigClockSource>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d001      	beq.n	8002968 <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 8002964:	f001 f812 	bl	800398c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002968:	4818      	ldr	r0, [pc, #96]	; (80029cc <MX_TIM4_Init+0xe4>)
 800296a:	f003 fe4d 	bl	8006608 <HAL_TIM_PWM_Init>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d001      	beq.n	8002978 <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 8002974:	f001 f80a 	bl	800398c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002978:	2300      	movs	r3, #0
 800297a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800297c:	2300      	movs	r3, #0
 800297e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002980:	f107 0320 	add.w	r3, r7, #32
 8002984:	4619      	mov	r1, r3
 8002986:	4811      	ldr	r0, [pc, #68]	; (80029cc <MX_TIM4_Init+0xe4>)
 8002988:	f005 f93a 	bl	8007c00 <HAL_TIMEx_MasterConfigSynchronization>
 800298c:	4603      	mov	r3, r0
 800298e:	2b00      	cmp	r3, #0
 8002990:	d001      	beq.n	8002996 <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 8002992:	f000 fffb 	bl	800398c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002996:	2360      	movs	r3, #96	; 0x60
 8002998:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800299a:	2300      	movs	r3, #0
 800299c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800299e:	2300      	movs	r3, #0
 80029a0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80029a2:	2300      	movs	r3, #0
 80029a4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80029a6:	1d3b      	adds	r3, r7, #4
 80029a8:	2200      	movs	r2, #0
 80029aa:	4619      	mov	r1, r3
 80029ac:	4807      	ldr	r0, [pc, #28]	; (80029cc <MX_TIM4_Init+0xe4>)
 80029ae:	f004 fad5 	bl	8006f5c <HAL_TIM_PWM_ConfigChannel>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d001      	beq.n	80029bc <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 80029b8:	f000 ffe8 	bl	800398c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80029bc:	4803      	ldr	r0, [pc, #12]	; (80029cc <MX_TIM4_Init+0xe4>)
 80029be:	f001 f9d7 	bl	8003d70 <HAL_TIM_MspPostInit>

}
 80029c2:	bf00      	nop
 80029c4:	3738      	adds	r7, #56	; 0x38
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	20000594 	.word	0x20000594
 80029d0:	40000800 	.word	0x40000800

080029d4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b086      	sub	sp, #24
 80029d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80029da:	f107 0308 	add.w	r3, r7, #8
 80029de:	2200      	movs	r2, #0
 80029e0:	601a      	str	r2, [r3, #0]
 80029e2:	605a      	str	r2, [r3, #4]
 80029e4:	609a      	str	r2, [r3, #8]
 80029e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029e8:	463b      	mov	r3, r7
 80029ea:	2200      	movs	r2, #0
 80029ec:	601a      	str	r2, [r3, #0]
 80029ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80029f0:	4b1d      	ldr	r3, [pc, #116]	; (8002a68 <MX_TIM5_Init+0x94>)
 80029f2:	4a1e      	ldr	r2, [pc, #120]	; (8002a6c <MX_TIM5_Init+0x98>)
 80029f4:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 83;
 80029f6:	4b1c      	ldr	r3, [pc, #112]	; (8002a68 <MX_TIM5_Init+0x94>)
 80029f8:	2253      	movs	r2, #83	; 0x53
 80029fa:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029fc:	4b1a      	ldr	r3, [pc, #104]	; (8002a68 <MX_TIM5_Init+0x94>)
 80029fe:	2200      	movs	r2, #0
 8002a00:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8002a02:	4b19      	ldr	r3, [pc, #100]	; (8002a68 <MX_TIM5_Init+0x94>)
 8002a04:	f04f 32ff 	mov.w	r2, #4294967295
 8002a08:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a0a:	4b17      	ldr	r3, [pc, #92]	; (8002a68 <MX_TIM5_Init+0x94>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a10:	4b15      	ldr	r3, [pc, #84]	; (8002a68 <MX_TIM5_Init+0x94>)
 8002a12:	2200      	movs	r2, #0
 8002a14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002a16:	4814      	ldr	r0, [pc, #80]	; (8002a68 <MX_TIM5_Init+0x94>)
 8002a18:	f003 fc78 	bl	800630c <HAL_TIM_Base_Init>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d001      	beq.n	8002a26 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8002a22:	f000 ffb3 	bl	800398c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a2a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002a2c:	f107 0308 	add.w	r3, r7, #8
 8002a30:	4619      	mov	r1, r3
 8002a32:	480d      	ldr	r0, [pc, #52]	; (8002a68 <MX_TIM5_Init+0x94>)
 8002a34:	f004 fb54 	bl	80070e0 <HAL_TIM_ConfigClockSource>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d001      	beq.n	8002a42 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8002a3e:	f000 ffa5 	bl	800398c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a42:	2300      	movs	r3, #0
 8002a44:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a46:	2300      	movs	r3, #0
 8002a48:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002a4a:	463b      	mov	r3, r7
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	4806      	ldr	r0, [pc, #24]	; (8002a68 <MX_TIM5_Init+0x94>)
 8002a50:	f005 f8d6 	bl	8007c00 <HAL_TIMEx_MasterConfigSynchronization>
 8002a54:	4603      	mov	r3, r0
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d001      	beq.n	8002a5e <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8002a5a:	f000 ff97 	bl	800398c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002a5e:	bf00      	nop
 8002a60:	3718      	adds	r7, #24
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	20000648 	.word	0x20000648
 8002a6c:	40000c00 	.word	0x40000c00

08002a70 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b088      	sub	sp, #32
 8002a74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a76:	1d3b      	adds	r3, r7, #4
 8002a78:	2200      	movs	r2, #0
 8002a7a:	601a      	str	r2, [r3, #0]
 8002a7c:	605a      	str	r2, [r3, #4]
 8002a7e:	609a      	str	r2, [r3, #8]
 8002a80:	60da      	str	r2, [r3, #12]
 8002a82:	611a      	str	r2, [r3, #16]
 8002a84:	615a      	str	r2, [r3, #20]
 8002a86:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002a88:	4b21      	ldr	r3, [pc, #132]	; (8002b10 <MX_TIM11_Init+0xa0>)
 8002a8a:	4a22      	ldr	r2, [pc, #136]	; (8002b14 <MX_TIM11_Init+0xa4>)
 8002a8c:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 99;
 8002a8e:	4b20      	ldr	r3, [pc, #128]	; (8002b10 <MX_TIM11_Init+0xa0>)
 8002a90:	2263      	movs	r2, #99	; 0x63
 8002a92:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a94:	4b1e      	ldr	r3, [pc, #120]	; (8002b10 <MX_TIM11_Init+0xa0>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 2005;
 8002a9a:	4b1d      	ldr	r3, [pc, #116]	; (8002b10 <MX_TIM11_Init+0xa0>)
 8002a9c:	f240 72d5 	movw	r2, #2005	; 0x7d5
 8002aa0:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002aa2:	4b1b      	ldr	r3, [pc, #108]	; (8002b10 <MX_TIM11_Init+0xa0>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002aa8:	4b19      	ldr	r3, [pc, #100]	; (8002b10 <MX_TIM11_Init+0xa0>)
 8002aaa:	2200      	movs	r2, #0
 8002aac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002aae:	4818      	ldr	r0, [pc, #96]	; (8002b10 <MX_TIM11_Init+0xa0>)
 8002ab0:	f003 fc2c 	bl	800630c <HAL_TIM_Base_Init>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d001      	beq.n	8002abe <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8002aba:	f000 ff67 	bl	800398c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim11) != HAL_OK)
 8002abe:	4814      	ldr	r0, [pc, #80]	; (8002b10 <MX_TIM11_Init+0xa0>)
 8002ac0:	f003 fd3c 	bl	800653c <HAL_TIM_OC_Init>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d001      	beq.n	8002ace <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8002aca:	f000 ff5f 	bl	800398c <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim11, TIM_OPMODE_SINGLE) != HAL_OK)
 8002ace:	2108      	movs	r1, #8
 8002ad0:	480f      	ldr	r0, [pc, #60]	; (8002b10 <MX_TIM11_Init+0xa0>)
 8002ad2:	f003 feaf 	bl	8006834 <HAL_TIM_OnePulse_Init>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d001      	beq.n	8002ae0 <MX_TIM11_Init+0x70>
  {
    Error_Handler();
 8002adc:	f000 ff56 	bl	800398c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 8002ae0:	2310      	movs	r3, #16
 8002ae2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1433;
 8002ae4:	f240 5399 	movw	r3, #1433	; 0x599
 8002ae8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002aea:	2300      	movs	r3, #0
 8002aec:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002aee:	2300      	movs	r3, #0
 8002af0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002af2:	1d3b      	adds	r3, r7, #4
 8002af4:	2200      	movs	r2, #0
 8002af6:	4619      	mov	r1, r3
 8002af8:	4805      	ldr	r0, [pc, #20]	; (8002b10 <MX_TIM11_Init+0xa0>)
 8002afa:	f004 f9d3 	bl	8006ea4 <HAL_TIM_OC_ConfigChannel>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d001      	beq.n	8002b08 <MX_TIM11_Init+0x98>
  {
    Error_Handler();
 8002b04:	f000 ff42 	bl	800398c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8002b08:	bf00      	nop
 8002b0a:	3720      	adds	r7, #32
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	200006fc 	.word	0x200006fc
 8002b14:	40014800 	.word	0x40014800

08002b18 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002b1c:	4b12      	ldr	r3, [pc, #72]	; (8002b68 <MX_USART2_UART_Init+0x50>)
 8002b1e:	4a13      	ldr	r2, [pc, #76]	; (8002b6c <MX_USART2_UART_Init+0x54>)
 8002b20:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8002b22:	4b11      	ldr	r3, [pc, #68]	; (8002b68 <MX_USART2_UART_Init+0x50>)
 8002b24:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8002b28:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8002b2a:	4b0f      	ldr	r3, [pc, #60]	; (8002b68 <MX_USART2_UART_Init+0x50>)
 8002b2c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002b30:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002b32:	4b0d      	ldr	r3, [pc, #52]	; (8002b68 <MX_USART2_UART_Init+0x50>)
 8002b34:	2200      	movs	r2, #0
 8002b36:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8002b38:	4b0b      	ldr	r3, [pc, #44]	; (8002b68 <MX_USART2_UART_Init+0x50>)
 8002b3a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b3e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002b40:	4b09      	ldr	r3, [pc, #36]	; (8002b68 <MX_USART2_UART_Init+0x50>)
 8002b42:	220c      	movs	r2, #12
 8002b44:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b46:	4b08      	ldr	r3, [pc, #32]	; (8002b68 <MX_USART2_UART_Init+0x50>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b4c:	4b06      	ldr	r3, [pc, #24]	; (8002b68 <MX_USART2_UART_Init+0x50>)
 8002b4e:	2200      	movs	r2, #0
 8002b50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002b52:	4805      	ldr	r0, [pc, #20]	; (8002b68 <MX_USART2_UART_Init+0x50>)
 8002b54:	f005 f8e0 	bl	8007d18 <HAL_UART_Init>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d001      	beq.n	8002b62 <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 8002b5e:	f000 ff15 	bl	800398c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002b62:	bf00      	nop
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	200007b0 	.word	0x200007b0
 8002b6c:	40004400 	.word	0x40004400

08002b70 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002b76:	2300      	movs	r3, #0
 8002b78:	607b      	str	r3, [r7, #4]
 8002b7a:	4b17      	ldr	r3, [pc, #92]	; (8002bd8 <MX_DMA_Init+0x68>)
 8002b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b7e:	4a16      	ldr	r2, [pc, #88]	; (8002bd8 <MX_DMA_Init+0x68>)
 8002b80:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002b84:	6313      	str	r3, [r2, #48]	; 0x30
 8002b86:	4b14      	ldr	r3, [pc, #80]	; (8002bd8 <MX_DMA_Init+0x68>)
 8002b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b8e:	607b      	str	r3, [r7, #4]
 8002b90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002b92:	2300      	movs	r3, #0
 8002b94:	603b      	str	r3, [r7, #0]
 8002b96:	4b10      	ldr	r3, [pc, #64]	; (8002bd8 <MX_DMA_Init+0x68>)
 8002b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b9a:	4a0f      	ldr	r2, [pc, #60]	; (8002bd8 <MX_DMA_Init+0x68>)
 8002b9c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ba2:	4b0d      	ldr	r3, [pc, #52]	; (8002bd8 <MX_DMA_Init+0x68>)
 8002ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002baa:	603b      	str	r3, [r7, #0]
 8002bac:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8002bae:	2200      	movs	r2, #0
 8002bb0:	2100      	movs	r1, #0
 8002bb2:	2011      	movs	r0, #17
 8002bb4:	f001 ffc7 	bl	8004b46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002bb8:	2011      	movs	r0, #17
 8002bba:	f001 ffe0 	bl	8004b7e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	2100      	movs	r1, #0
 8002bc2:	2038      	movs	r0, #56	; 0x38
 8002bc4:	f001 ffbf 	bl	8004b46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002bc8:	2038      	movs	r0, #56	; 0x38
 8002bca:	f001 ffd8 	bl	8004b7e <HAL_NVIC_EnableIRQ>

}
 8002bce:	bf00      	nop
 8002bd0:	3708      	adds	r7, #8
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	40023800 	.word	0x40023800

08002bdc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b08a      	sub	sp, #40	; 0x28
 8002be0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002be2:	f107 0314 	add.w	r3, r7, #20
 8002be6:	2200      	movs	r2, #0
 8002be8:	601a      	str	r2, [r3, #0]
 8002bea:	605a      	str	r2, [r3, #4]
 8002bec:	609a      	str	r2, [r3, #8]
 8002bee:	60da      	str	r2, [r3, #12]
 8002bf0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	613b      	str	r3, [r7, #16]
 8002bf6:	4b37      	ldr	r3, [pc, #220]	; (8002cd4 <MX_GPIO_Init+0xf8>)
 8002bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bfa:	4a36      	ldr	r2, [pc, #216]	; (8002cd4 <MX_GPIO_Init+0xf8>)
 8002bfc:	f043 0304 	orr.w	r3, r3, #4
 8002c00:	6313      	str	r3, [r2, #48]	; 0x30
 8002c02:	4b34      	ldr	r3, [pc, #208]	; (8002cd4 <MX_GPIO_Init+0xf8>)
 8002c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c06:	f003 0304 	and.w	r3, r3, #4
 8002c0a:	613b      	str	r3, [r7, #16]
 8002c0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002c0e:	2300      	movs	r3, #0
 8002c10:	60fb      	str	r3, [r7, #12]
 8002c12:	4b30      	ldr	r3, [pc, #192]	; (8002cd4 <MX_GPIO_Init+0xf8>)
 8002c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c16:	4a2f      	ldr	r2, [pc, #188]	; (8002cd4 <MX_GPIO_Init+0xf8>)
 8002c18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c1c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c1e:	4b2d      	ldr	r3, [pc, #180]	; (8002cd4 <MX_GPIO_Init+0xf8>)
 8002c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c26:	60fb      	str	r3, [r7, #12]
 8002c28:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	60bb      	str	r3, [r7, #8]
 8002c2e:	4b29      	ldr	r3, [pc, #164]	; (8002cd4 <MX_GPIO_Init+0xf8>)
 8002c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c32:	4a28      	ldr	r2, [pc, #160]	; (8002cd4 <MX_GPIO_Init+0xf8>)
 8002c34:	f043 0301 	orr.w	r3, r3, #1
 8002c38:	6313      	str	r3, [r2, #48]	; 0x30
 8002c3a:	4b26      	ldr	r3, [pc, #152]	; (8002cd4 <MX_GPIO_Init+0xf8>)
 8002c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c3e:	f003 0301 	and.w	r3, r3, #1
 8002c42:	60bb      	str	r3, [r7, #8]
 8002c44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c46:	2300      	movs	r3, #0
 8002c48:	607b      	str	r3, [r7, #4]
 8002c4a:	4b22      	ldr	r3, [pc, #136]	; (8002cd4 <MX_GPIO_Init+0xf8>)
 8002c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c4e:	4a21      	ldr	r2, [pc, #132]	; (8002cd4 <MX_GPIO_Init+0xf8>)
 8002c50:	f043 0302 	orr.w	r3, r3, #2
 8002c54:	6313      	str	r3, [r2, #48]	; 0x30
 8002c56:	4b1f      	ldr	r3, [pc, #124]	; (8002cd4 <MX_GPIO_Init+0xf8>)
 8002c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c5a:	f003 0302 	and.w	r3, r3, #2
 8002c5e:	607b      	str	r3, [r7, #4]
 8002c60:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|DIR_Pin, GPIO_PIN_RESET);
 8002c62:	2200      	movs	r2, #0
 8002c64:	21a0      	movs	r1, #160	; 0xa0
 8002c66:	481c      	ldr	r0, [pc, #112]	; (8002cd8 <MX_GPIO_Init+0xfc>)
 8002c68:	f002 fd36 	bl	80056d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002c6c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002c70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002c72:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002c76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002c7c:	f107 0314 	add.w	r3, r7, #20
 8002c80:	4619      	mov	r1, r3
 8002c82:	4816      	ldr	r0, [pc, #88]	; (8002cdc <MX_GPIO_Init+0x100>)
 8002c84:	f002 fba4 	bl	80053d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : Sensor_Home_Pin Sensor_1_Pin Sensor_2_Pin Set_Tray_Pin
                           Clear_Tray_Pin */
  GPIO_InitStruct.Pin = Sensor_Home_Pin|Sensor_1_Pin|Sensor_2_Pin|Set_Tray_Pin
 8002c88:	2337      	movs	r3, #55	; 0x37
 8002c8a:	617b      	str	r3, [r7, #20]
                          |Clear_Tray_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c90:	2300      	movs	r3, #0
 8002c92:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c94:	f107 0314 	add.w	r3, r7, #20
 8002c98:	4619      	mov	r1, r3
 8002c9a:	4810      	ldr	r0, [pc, #64]	; (8002cdc <MX_GPIO_Init+0x100>)
 8002c9c:	f002 fb98 	bl	80053d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin DIR_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|DIR_Pin;
 8002ca0:	23a0      	movs	r3, #160	; 0xa0
 8002ca2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cac:	2300      	movs	r3, #0
 8002cae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cb0:	f107 0314 	add.w	r3, r7, #20
 8002cb4:	4619      	mov	r1, r3
 8002cb6:	4808      	ldr	r0, [pc, #32]	; (8002cd8 <MX_GPIO_Init+0xfc>)
 8002cb8:	f002 fb8a 	bl	80053d0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	2100      	movs	r1, #0
 8002cc0:	2028      	movs	r0, #40	; 0x28
 8002cc2:	f001 ff40 	bl	8004b46 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002cc6:	2028      	movs	r0, #40	; 0x28
 8002cc8:	f001 ff59 	bl	8004b7e <HAL_NVIC_EnableIRQ>

}
 8002ccc:	bf00      	nop
 8002cce:	3728      	adds	r7, #40	; 0x28
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}
 8002cd4:	40023800 	.word	0x40023800
 8002cd8:	40020000 	.word	0x40020000
 8002cdc:	40020800 	.word	0x40020800

08002ce0 <transformRectangleAndPoints>:
		  				registerFrame[10].U16 = 0;
		  				Mobus = Initial;
		  			}
	  	}
}
void transformRectangleAndPoints() {
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b08a      	sub	sp, #40	; 0x28
 8002ce4:	af00      	add	r7, sp, #0

	translation[0] = bottom_left_jog[0];
 8002ce6:	4bac      	ldr	r3, [pc, #688]	; (8002f98 <transformRectangleAndPoints+0x2b8>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4aac      	ldr	r2, [pc, #688]	; (8002f9c <transformRectangleAndPoints+0x2bc>)
 8002cec:	6013      	str	r3, [r2, #0]
	translation[1] = bottom_left_jog[1];
 8002cee:	4baa      	ldr	r3, [pc, #680]	; (8002f98 <transformRectangleAndPoints+0x2b8>)
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	4aaa      	ldr	r2, [pc, #680]	; (8002f9c <transformRectangleAndPoints+0x2bc>)
 8002cf4:	6053      	str	r3, [r2, #4]

	bottom_right_jog[0] = bottom_right_jog[0]-translation[0];
 8002cf6:	4baa      	ldr	r3, [pc, #680]	; (8002fa0 <transformRectangleAndPoints+0x2c0>)
 8002cf8:	ed93 7a00 	vldr	s14, [r3]
 8002cfc:	4ba7      	ldr	r3, [pc, #668]	; (8002f9c <transformRectangleAndPoints+0x2bc>)
 8002cfe:	edd3 7a00 	vldr	s15, [r3]
 8002d02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d06:	4ba6      	ldr	r3, [pc, #664]	; (8002fa0 <transformRectangleAndPoints+0x2c0>)
 8002d08:	edc3 7a00 	vstr	s15, [r3]
	bottom_right_jog[1] = bottom_right_jog[1]-translation[1];
 8002d0c:	4ba4      	ldr	r3, [pc, #656]	; (8002fa0 <transformRectangleAndPoints+0x2c0>)
 8002d0e:	ed93 7a01 	vldr	s14, [r3, #4]
 8002d12:	4ba2      	ldr	r3, [pc, #648]	; (8002f9c <transformRectangleAndPoints+0x2bc>)
 8002d14:	edd3 7a01 	vldr	s15, [r3, #4]
 8002d18:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d1c:	4ba0      	ldr	r3, [pc, #640]	; (8002fa0 <transformRectangleAndPoints+0x2c0>)
 8002d1e:	edc3 7a01 	vstr	s15, [r3, #4]

	//เปรียบเทียบจากองศาของ bottom right และ bottom right jog
	dot_product = 600*bottom_right_jog[0]+bottom_right_jog[1]*0;
 8002d22:	4b9f      	ldr	r3, [pc, #636]	; (8002fa0 <transformRectangleAndPoints+0x2c0>)
 8002d24:	edd3 7a00 	vldr	s15, [r3]
 8002d28:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 8002fa4 <transformRectangleAndPoints+0x2c4>
 8002d2c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002d30:	4b9b      	ldr	r3, [pc, #620]	; (8002fa0 <transformRectangleAndPoints+0x2c0>)
 8002d32:	edd3 7a01 	vldr	s15, [r3, #4]
 8002d36:	eddf 6a9c 	vldr	s13, [pc, #624]	; 8002fa8 <transformRectangleAndPoints+0x2c8>
 8002d3a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002d3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d42:	4b9a      	ldr	r3, [pc, #616]	; (8002fac <transformRectangleAndPoints+0x2cc>)
 8002d44:	edc3 7a00 	vstr	s15, [r3]
	in_theta = dot_product/vectorsize;
 8002d48:	4b98      	ldr	r3, [pc, #608]	; (8002fac <transformRectangleAndPoints+0x2cc>)
 8002d4a:	edd3 6a00 	vldr	s13, [r3]
 8002d4e:	4b98      	ldr	r3, [pc, #608]	; (8002fb0 <transformRectangleAndPoints+0x2d0>)
 8002d50:	ed93 7a00 	vldr	s14, [r3]
 8002d54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d58:	4b96      	ldr	r3, [pc, #600]	; (8002fb4 <transformRectangleAndPoints+0x2d4>)
 8002d5a:	edc3 7a00 	vstr	s15, [r3]
	//หน่วยเป้น radian
	theta = - acos(in_theta);
 8002d5e:	4b95      	ldr	r3, [pc, #596]	; (8002fb4 <transformRectangleAndPoints+0x2d4>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4618      	mov	r0, r3
 8002d64:	f7fd fb9c 	bl	80004a0 <__aeabi_f2d>
 8002d68:	4602      	mov	r2, r0
 8002d6a:	460b      	mov	r3, r1
 8002d6c:	ec43 2b10 	vmov	d0, r2, r3
 8002d70:	f006 fd06 	bl	8009780 <acos>
 8002d74:	ec53 2b10 	vmov	r2, r3, d0
 8002d78:	4610      	mov	r0, r2
 8002d7a:	4619      	mov	r1, r3
 8002d7c:	f7fd fec0 	bl	8000b00 <__aeabi_d2f>
 8002d80:	4603      	mov	r3, r0
 8002d82:	ee07 3a90 	vmov	s15, r3
 8002d86:	eef1 7a67 	vneg.f32	s15, s15
 8002d8a:	4b8b      	ldr	r3, [pc, #556]	; (8002fb8 <transformRectangleAndPoints+0x2d8>)
 8002d8c:	edc3 7a00 	vstr	s15, [r3]
	//theta = acos(in_theta)* 57.257795;

    T_rotation[0][0] = cos(theta);
 8002d90:	4b89      	ldr	r3, [pc, #548]	; (8002fb8 <transformRectangleAndPoints+0x2d8>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4618      	mov	r0, r3
 8002d96:	f7fd fb83 	bl	80004a0 <__aeabi_f2d>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	460b      	mov	r3, r1
 8002d9e:	ec43 2b10 	vmov	d0, r2, r3
 8002da2:	f006 fbc1 	bl	8009528 <cos>
 8002da6:	ec53 2b10 	vmov	r2, r3, d0
 8002daa:	4610      	mov	r0, r2
 8002dac:	4619      	mov	r1, r3
 8002dae:	f7fd fea7 	bl	8000b00 <__aeabi_d2f>
 8002db2:	4603      	mov	r3, r0
 8002db4:	4a81      	ldr	r2, [pc, #516]	; (8002fbc <transformRectangleAndPoints+0x2dc>)
 8002db6:	6013      	str	r3, [r2, #0]
    T_rotation[0][1] = -sin(theta);
 8002db8:	4b7f      	ldr	r3, [pc, #508]	; (8002fb8 <transformRectangleAndPoints+0x2d8>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7fd fb6f 	bl	80004a0 <__aeabi_f2d>
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	460b      	mov	r3, r1
 8002dc6:	ec43 2b10 	vmov	d0, r2, r3
 8002dca:	f006 fc81 	bl	80096d0 <sin>
 8002dce:	ec53 2b10 	vmov	r2, r3, d0
 8002dd2:	4610      	mov	r0, r2
 8002dd4:	4619      	mov	r1, r3
 8002dd6:	f7fd fe93 	bl	8000b00 <__aeabi_d2f>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	ee07 3a90 	vmov	s15, r3
 8002de0:	eef1 7a67 	vneg.f32	s15, s15
 8002de4:	4b75      	ldr	r3, [pc, #468]	; (8002fbc <transformRectangleAndPoints+0x2dc>)
 8002de6:	edc3 7a01 	vstr	s15, [r3, #4]
    T_rotation[1][0] = sin(theta);
 8002dea:	4b73      	ldr	r3, [pc, #460]	; (8002fb8 <transformRectangleAndPoints+0x2d8>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4618      	mov	r0, r3
 8002df0:	f7fd fb56 	bl	80004a0 <__aeabi_f2d>
 8002df4:	4602      	mov	r2, r0
 8002df6:	460b      	mov	r3, r1
 8002df8:	ec43 2b10 	vmov	d0, r2, r3
 8002dfc:	f006 fc68 	bl	80096d0 <sin>
 8002e00:	ec53 2b10 	vmov	r2, r3, d0
 8002e04:	4610      	mov	r0, r2
 8002e06:	4619      	mov	r1, r3
 8002e08:	f7fd fe7a 	bl	8000b00 <__aeabi_d2f>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	4a6b      	ldr	r2, [pc, #428]	; (8002fbc <transformRectangleAndPoints+0x2dc>)
 8002e10:	6093      	str	r3, [r2, #8]
    T_rotation[1][1] = cos(theta);
 8002e12:	4b69      	ldr	r3, [pc, #420]	; (8002fb8 <transformRectangleAndPoints+0x2d8>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4618      	mov	r0, r3
 8002e18:	f7fd fb42 	bl	80004a0 <__aeabi_f2d>
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	460b      	mov	r3, r1
 8002e20:	ec43 2b10 	vmov	d0, r2, r3
 8002e24:	f006 fb80 	bl	8009528 <cos>
 8002e28:	ec53 2b10 	vmov	r2, r3, d0
 8002e2c:	4610      	mov	r0, r2
 8002e2e:	4619      	mov	r1, r3
 8002e30:	f7fd fe66 	bl	8000b00 <__aeabi_d2f>
 8002e34:	4603      	mov	r3, r0
 8002e36:	4a61      	ldr	r2, [pc, #388]	; (8002fbc <transformRectangleAndPoints+0x2dc>)
 8002e38:	60d3      	str	r3, [r2, #12]

    T[0][0] = T_rotation[0][0];
 8002e3a:	4b60      	ldr	r3, [pc, #384]	; (8002fbc <transformRectangleAndPoints+0x2dc>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4a60      	ldr	r2, [pc, #384]	; (8002fc0 <transformRectangleAndPoints+0x2e0>)
 8002e40:	6013      	str	r3, [r2, #0]
    T[0][1] = T_rotation[0][1];
 8002e42:	4b5e      	ldr	r3, [pc, #376]	; (8002fbc <transformRectangleAndPoints+0x2dc>)
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	4a5e      	ldr	r2, [pc, #376]	; (8002fc0 <transformRectangleAndPoints+0x2e0>)
 8002e48:	6053      	str	r3, [r2, #4]
    T[0][2] = translation[0];
 8002e4a:	4b54      	ldr	r3, [pc, #336]	; (8002f9c <transformRectangleAndPoints+0x2bc>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a5c      	ldr	r2, [pc, #368]	; (8002fc0 <transformRectangleAndPoints+0x2e0>)
 8002e50:	6093      	str	r3, [r2, #8]
    T[1][0] = T_rotation[1][0];
 8002e52:	4b5a      	ldr	r3, [pc, #360]	; (8002fbc <transformRectangleAndPoints+0x2dc>)
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	4a5a      	ldr	r2, [pc, #360]	; (8002fc0 <transformRectangleAndPoints+0x2e0>)
 8002e58:	60d3      	str	r3, [r2, #12]
    T[1][1] = T_rotation[1][1];
 8002e5a:	4b58      	ldr	r3, [pc, #352]	; (8002fbc <transformRectangleAndPoints+0x2dc>)
 8002e5c:	68db      	ldr	r3, [r3, #12]
 8002e5e:	4a58      	ldr	r2, [pc, #352]	; (8002fc0 <transformRectangleAndPoints+0x2e0>)
 8002e60:	6113      	str	r3, [r2, #16]
    T[1][2] = translation[1];
 8002e62:	4b4e      	ldr	r3, [pc, #312]	; (8002f9c <transformRectangleAndPoints+0x2bc>)
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	4a56      	ldr	r2, [pc, #344]	; (8002fc0 <transformRectangleAndPoints+0x2e0>)
 8002e68:	6153      	str	r3, [r2, #20]
    T[2][0] = 0;
 8002e6a:	4b55      	ldr	r3, [pc, #340]	; (8002fc0 <transformRectangleAndPoints+0x2e0>)
 8002e6c:	f04f 0200 	mov.w	r2, #0
 8002e70:	619a      	str	r2, [r3, #24]
    T[2][1] = 0;
 8002e72:	4b53      	ldr	r3, [pc, #332]	; (8002fc0 <transformRectangleAndPoints+0x2e0>)
 8002e74:	f04f 0200 	mov.w	r2, #0
 8002e78:	61da      	str	r2, [r3, #28]
    T[2][2] = 1;
 8002e7a:	4b51      	ldr	r3, [pc, #324]	; (8002fc0 <transformRectangleAndPoints+0x2e0>)
 8002e7c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002e80:	621a      	str	r2, [r3, #32]

    // Transform the rectangle
    for (int i = 0; i < 5; i++) {
 8002e82:	2300      	movs	r3, #0
 8002e84:	627b      	str	r3, [r7, #36]	; 0x24
 8002e86:	e029      	b.n	8002edc <transformRectangleAndPoints+0x1fc>
        homogeneousRectangle[i][0] = rectangle[i][0];
 8002e88:	4a4e      	ldr	r2, [pc, #312]	; (8002fc4 <transformRectangleAndPoints+0x2e4>)
 8002e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e8c:	00db      	lsls	r3, r3, #3
 8002e8e:	4413      	add	r3, r2
 8002e90:	6819      	ldr	r1, [r3, #0]
 8002e92:	484d      	ldr	r0, [pc, #308]	; (8002fc8 <transformRectangleAndPoints+0x2e8>)
 8002e94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e96:	4613      	mov	r3, r2
 8002e98:	005b      	lsls	r3, r3, #1
 8002e9a:	4413      	add	r3, r2
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	4403      	add	r3, r0
 8002ea0:	6019      	str	r1, [r3, #0]
        homogeneousRectangle[i][1] = rectangle[i][1];
 8002ea2:	4a48      	ldr	r2, [pc, #288]	; (8002fc4 <transformRectangleAndPoints+0x2e4>)
 8002ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ea6:	00db      	lsls	r3, r3, #3
 8002ea8:	4413      	add	r3, r2
 8002eaa:	3304      	adds	r3, #4
 8002eac:	6819      	ldr	r1, [r3, #0]
 8002eae:	4846      	ldr	r0, [pc, #280]	; (8002fc8 <transformRectangleAndPoints+0x2e8>)
 8002eb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002eb2:	4613      	mov	r3, r2
 8002eb4:	005b      	lsls	r3, r3, #1
 8002eb6:	4413      	add	r3, r2
 8002eb8:	009b      	lsls	r3, r3, #2
 8002eba:	4403      	add	r3, r0
 8002ebc:	3304      	adds	r3, #4
 8002ebe:	6019      	str	r1, [r3, #0]
        homogeneousRectangle[i][2] = 1;
 8002ec0:	4941      	ldr	r1, [pc, #260]	; (8002fc8 <transformRectangleAndPoints+0x2e8>)
 8002ec2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ec4:	4613      	mov	r3, r2
 8002ec6:	005b      	lsls	r3, r3, #1
 8002ec8:	4413      	add	r3, r2
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	440b      	add	r3, r1
 8002ece:	3308      	adds	r3, #8
 8002ed0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002ed4:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 5; i++) {
 8002ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed8:	3301      	adds	r3, #1
 8002eda:	627b      	str	r3, [r7, #36]	; 0x24
 8002edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ede:	2b04      	cmp	r3, #4
 8002ee0:	ddd2      	ble.n	8002e88 <transformRectangleAndPoints+0x1a8>
    }

    for (int i = 0; i < 5; i++) {
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	623b      	str	r3, [r7, #32]
 8002ee6:	e050      	b.n	8002f8a <transformRectangleAndPoints+0x2aa>
        for (int j = 0; j < 3; j++) {
 8002ee8:	2300      	movs	r3, #0
 8002eea:	61fb      	str	r3, [r7, #28]
 8002eec:	e047      	b.n	8002f7e <transformRectangleAndPoints+0x29e>
            transformedRectangle[i][j] = 0;
 8002eee:	4937      	ldr	r1, [pc, #220]	; (8002fcc <transformRectangleAndPoints+0x2ec>)
 8002ef0:	6a3a      	ldr	r2, [r7, #32]
 8002ef2:	4613      	mov	r3, r2
 8002ef4:	005b      	lsls	r3, r3, #1
 8002ef6:	4413      	add	r3, r2
 8002ef8:	69fa      	ldr	r2, [r7, #28]
 8002efa:	4413      	add	r3, r2
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	440b      	add	r3, r1
 8002f00:	f04f 0200 	mov.w	r2, #0
 8002f04:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < 3; k++) {
 8002f06:	2300      	movs	r3, #0
 8002f08:	61bb      	str	r3, [r7, #24]
 8002f0a:	e032      	b.n	8002f72 <transformRectangleAndPoints+0x292>
                transformedRectangle[i][j] += homogeneousRectangle[i][k] * T[k][j];
 8002f0c:	492f      	ldr	r1, [pc, #188]	; (8002fcc <transformRectangleAndPoints+0x2ec>)
 8002f0e:	6a3a      	ldr	r2, [r7, #32]
 8002f10:	4613      	mov	r3, r2
 8002f12:	005b      	lsls	r3, r3, #1
 8002f14:	4413      	add	r3, r2
 8002f16:	69fa      	ldr	r2, [r7, #28]
 8002f18:	4413      	add	r3, r2
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	440b      	add	r3, r1
 8002f1e:	ed93 7a00 	vldr	s14, [r3]
 8002f22:	4929      	ldr	r1, [pc, #164]	; (8002fc8 <transformRectangleAndPoints+0x2e8>)
 8002f24:	6a3a      	ldr	r2, [r7, #32]
 8002f26:	4613      	mov	r3, r2
 8002f28:	005b      	lsls	r3, r3, #1
 8002f2a:	4413      	add	r3, r2
 8002f2c:	69ba      	ldr	r2, [r7, #24]
 8002f2e:	4413      	add	r3, r2
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	440b      	add	r3, r1
 8002f34:	edd3 6a00 	vldr	s13, [r3]
 8002f38:	4921      	ldr	r1, [pc, #132]	; (8002fc0 <transformRectangleAndPoints+0x2e0>)
 8002f3a:	69ba      	ldr	r2, [r7, #24]
 8002f3c:	4613      	mov	r3, r2
 8002f3e:	005b      	lsls	r3, r3, #1
 8002f40:	4413      	add	r3, r2
 8002f42:	69fa      	ldr	r2, [r7, #28]
 8002f44:	4413      	add	r3, r2
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	440b      	add	r3, r1
 8002f4a:	edd3 7a00 	vldr	s15, [r3]
 8002f4e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f56:	491d      	ldr	r1, [pc, #116]	; (8002fcc <transformRectangleAndPoints+0x2ec>)
 8002f58:	6a3a      	ldr	r2, [r7, #32]
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	005b      	lsls	r3, r3, #1
 8002f5e:	4413      	add	r3, r2
 8002f60:	69fa      	ldr	r2, [r7, #28]
 8002f62:	4413      	add	r3, r2
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	440b      	add	r3, r1
 8002f68:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < 3; k++) {
 8002f6c:	69bb      	ldr	r3, [r7, #24]
 8002f6e:	3301      	adds	r3, #1
 8002f70:	61bb      	str	r3, [r7, #24]
 8002f72:	69bb      	ldr	r3, [r7, #24]
 8002f74:	2b02      	cmp	r3, #2
 8002f76:	ddc9      	ble.n	8002f0c <transformRectangleAndPoints+0x22c>
        for (int j = 0; j < 3; j++) {
 8002f78:	69fb      	ldr	r3, [r7, #28]
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	61fb      	str	r3, [r7, #28]
 8002f7e:	69fb      	ldr	r3, [r7, #28]
 8002f80:	2b02      	cmp	r3, #2
 8002f82:	ddb4      	ble.n	8002eee <transformRectangleAndPoints+0x20e>
    for (int i = 0; i < 5; i++) {
 8002f84:	6a3b      	ldr	r3, [r7, #32]
 8002f86:	3301      	adds	r3, #1
 8002f88:	623b      	str	r3, [r7, #32]
 8002f8a:	6a3b      	ldr	r3, [r7, #32]
 8002f8c:	2b04      	cmp	r3, #4
 8002f8e:	ddab      	ble.n	8002ee8 <transformRectangleAndPoints+0x208>
            }
        }
    }

    // Transform the points
    for (int i = 0; i < 9; i++) {
 8002f90:	2300      	movs	r3, #0
 8002f92:	617b      	str	r3, [r7, #20]
 8002f94:	e046      	b.n	8003024 <transformRectangleAndPoints+0x344>
 8002f96:	bf00      	nop
 8002f98:	20000270 	.word	0x20000270
 8002f9c:	20000894 	.word	0x20000894
 8002fa0:	20000278 	.word	0x20000278
 8002fa4:	44160000 	.word	0x44160000
 8002fa8:	00000000 	.word	0x00000000
 8002fac:	20000a10 	.word	0x20000a10
 8002fb0:	20000280 	.word	0x20000280
 8002fb4:	20000a18 	.word	0x20000a18
 8002fb8:	20000a14 	.word	0x20000a14
 8002fbc:	20000884 	.word	0x20000884
 8002fc0:	2000089c 	.word	0x2000089c
 8002fc4:	20000200 	.word	0x20000200
 8002fc8:	200008c0 	.word	0x200008c0
 8002fcc:	200008fc 	.word	0x200008fc
        homogeneousPoints[i][0] = points[i][0];
 8002fd0:	4a7d      	ldr	r2, [pc, #500]	; (80031c8 <transformRectangleAndPoints+0x4e8>)
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	00db      	lsls	r3, r3, #3
 8002fd6:	4413      	add	r3, r2
 8002fd8:	6819      	ldr	r1, [r3, #0]
 8002fda:	487c      	ldr	r0, [pc, #496]	; (80031cc <transformRectangleAndPoints+0x4ec>)
 8002fdc:	697a      	ldr	r2, [r7, #20]
 8002fde:	4613      	mov	r3, r2
 8002fe0:	005b      	lsls	r3, r3, #1
 8002fe2:	4413      	add	r3, r2
 8002fe4:	009b      	lsls	r3, r3, #2
 8002fe6:	4403      	add	r3, r0
 8002fe8:	6019      	str	r1, [r3, #0]
        homogeneousPoints[i][1] = points[i][1];
 8002fea:	4a77      	ldr	r2, [pc, #476]	; (80031c8 <transformRectangleAndPoints+0x4e8>)
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	00db      	lsls	r3, r3, #3
 8002ff0:	4413      	add	r3, r2
 8002ff2:	3304      	adds	r3, #4
 8002ff4:	6819      	ldr	r1, [r3, #0]
 8002ff6:	4875      	ldr	r0, [pc, #468]	; (80031cc <transformRectangleAndPoints+0x4ec>)
 8002ff8:	697a      	ldr	r2, [r7, #20]
 8002ffa:	4613      	mov	r3, r2
 8002ffc:	005b      	lsls	r3, r3, #1
 8002ffe:	4413      	add	r3, r2
 8003000:	009b      	lsls	r3, r3, #2
 8003002:	4403      	add	r3, r0
 8003004:	3304      	adds	r3, #4
 8003006:	6019      	str	r1, [r3, #0]
        homogeneousPoints[i][2] = 1;
 8003008:	4970      	ldr	r1, [pc, #448]	; (80031cc <transformRectangleAndPoints+0x4ec>)
 800300a:	697a      	ldr	r2, [r7, #20]
 800300c:	4613      	mov	r3, r2
 800300e:	005b      	lsls	r3, r3, #1
 8003010:	4413      	add	r3, r2
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	440b      	add	r3, r1
 8003016:	3308      	adds	r3, #8
 8003018:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800301c:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 9; i++) {
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	3301      	adds	r3, #1
 8003022:	617b      	str	r3, [r7, #20]
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	2b08      	cmp	r3, #8
 8003028:	ddd2      	ble.n	8002fd0 <transformRectangleAndPoints+0x2f0>
    }

    for (int i = 0; i < 9; i++) {
 800302a:	2300      	movs	r3, #0
 800302c:	613b      	str	r3, [r7, #16]
 800302e:	e050      	b.n	80030d2 <transformRectangleAndPoints+0x3f2>
        for (int j = 0; j < 3; j++) {
 8003030:	2300      	movs	r3, #0
 8003032:	60fb      	str	r3, [r7, #12]
 8003034:	e047      	b.n	80030c6 <transformRectangleAndPoints+0x3e6>
            transformedPoints[i][j] = 0;
 8003036:	4966      	ldr	r1, [pc, #408]	; (80031d0 <transformRectangleAndPoints+0x4f0>)
 8003038:	693a      	ldr	r2, [r7, #16]
 800303a:	4613      	mov	r3, r2
 800303c:	005b      	lsls	r3, r3, #1
 800303e:	4413      	add	r3, r2
 8003040:	68fa      	ldr	r2, [r7, #12]
 8003042:	4413      	add	r3, r2
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	440b      	add	r3, r1
 8003048:	f04f 0200 	mov.w	r2, #0
 800304c:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < 3; k++) {
 800304e:	2300      	movs	r3, #0
 8003050:	60bb      	str	r3, [r7, #8]
 8003052:	e032      	b.n	80030ba <transformRectangleAndPoints+0x3da>


                transformedPoints[i][j] += homogeneousPoints[i][k] * T[k][j];
 8003054:	495e      	ldr	r1, [pc, #376]	; (80031d0 <transformRectangleAndPoints+0x4f0>)
 8003056:	693a      	ldr	r2, [r7, #16]
 8003058:	4613      	mov	r3, r2
 800305a:	005b      	lsls	r3, r3, #1
 800305c:	4413      	add	r3, r2
 800305e:	68fa      	ldr	r2, [r7, #12]
 8003060:	4413      	add	r3, r2
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	440b      	add	r3, r1
 8003066:	ed93 7a00 	vldr	s14, [r3]
 800306a:	4958      	ldr	r1, [pc, #352]	; (80031cc <transformRectangleAndPoints+0x4ec>)
 800306c:	693a      	ldr	r2, [r7, #16]
 800306e:	4613      	mov	r3, r2
 8003070:	005b      	lsls	r3, r3, #1
 8003072:	4413      	add	r3, r2
 8003074:	68ba      	ldr	r2, [r7, #8]
 8003076:	4413      	add	r3, r2
 8003078:	009b      	lsls	r3, r3, #2
 800307a:	440b      	add	r3, r1
 800307c:	edd3 6a00 	vldr	s13, [r3]
 8003080:	4954      	ldr	r1, [pc, #336]	; (80031d4 <transformRectangleAndPoints+0x4f4>)
 8003082:	68ba      	ldr	r2, [r7, #8]
 8003084:	4613      	mov	r3, r2
 8003086:	005b      	lsls	r3, r3, #1
 8003088:	4413      	add	r3, r2
 800308a:	68fa      	ldr	r2, [r7, #12]
 800308c:	4413      	add	r3, r2
 800308e:	009b      	lsls	r3, r3, #2
 8003090:	440b      	add	r3, r1
 8003092:	edd3 7a00 	vldr	s15, [r3]
 8003096:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800309a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800309e:	494c      	ldr	r1, [pc, #304]	; (80031d0 <transformRectangleAndPoints+0x4f0>)
 80030a0:	693a      	ldr	r2, [r7, #16]
 80030a2:	4613      	mov	r3, r2
 80030a4:	005b      	lsls	r3, r3, #1
 80030a6:	4413      	add	r3, r2
 80030a8:	68fa      	ldr	r2, [r7, #12]
 80030aa:	4413      	add	r3, r2
 80030ac:	009b      	lsls	r3, r3, #2
 80030ae:	440b      	add	r3, r1
 80030b0:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < 3; k++) {
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	3301      	adds	r3, #1
 80030b8:	60bb      	str	r3, [r7, #8]
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	2b02      	cmp	r3, #2
 80030be:	ddc9      	ble.n	8003054 <transformRectangleAndPoints+0x374>
        for (int j = 0; j < 3; j++) {
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	3301      	adds	r3, #1
 80030c4:	60fb      	str	r3, [r7, #12]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	2b02      	cmp	r3, #2
 80030ca:	ddb4      	ble.n	8003036 <transformRectangleAndPoints+0x356>
    for (int i = 0; i < 9; i++) {
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	3301      	adds	r3, #1
 80030d0:	613b      	str	r3, [r7, #16]
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	2b08      	cmp	r3, #8
 80030d6:	ddab      	ble.n	8003030 <transformRectangleAndPoints+0x350>
            }
        }
    }

    // Translation points
    for (int i = 0; i < 9; i++) {
 80030d8:	2300      	movs	r3, #0
 80030da:	607b      	str	r3, [r7, #4]
 80030dc:	e032      	b.n	8003144 <transformRectangleAndPoints+0x464>
    	transformedPoints[i][0] = transformedPoints[i][0] + translation[0];
 80030de:	493c      	ldr	r1, [pc, #240]	; (80031d0 <transformRectangleAndPoints+0x4f0>)
 80030e0:	687a      	ldr	r2, [r7, #4]
 80030e2:	4613      	mov	r3, r2
 80030e4:	005b      	lsls	r3, r3, #1
 80030e6:	4413      	add	r3, r2
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	440b      	add	r3, r1
 80030ec:	ed93 7a00 	vldr	s14, [r3]
 80030f0:	4b39      	ldr	r3, [pc, #228]	; (80031d8 <transformRectangleAndPoints+0x4f8>)
 80030f2:	edd3 7a00 	vldr	s15, [r3]
 80030f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030fa:	4935      	ldr	r1, [pc, #212]	; (80031d0 <transformRectangleAndPoints+0x4f0>)
 80030fc:	687a      	ldr	r2, [r7, #4]
 80030fe:	4613      	mov	r3, r2
 8003100:	005b      	lsls	r3, r3, #1
 8003102:	4413      	add	r3, r2
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	440b      	add	r3, r1
 8003108:	edc3 7a00 	vstr	s15, [r3]
    	transformedPoints[i][1] =  transformedPoints[i][1] + translation[1] ;
 800310c:	4930      	ldr	r1, [pc, #192]	; (80031d0 <transformRectangleAndPoints+0x4f0>)
 800310e:	687a      	ldr	r2, [r7, #4]
 8003110:	4613      	mov	r3, r2
 8003112:	005b      	lsls	r3, r3, #1
 8003114:	4413      	add	r3, r2
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	440b      	add	r3, r1
 800311a:	3304      	adds	r3, #4
 800311c:	ed93 7a00 	vldr	s14, [r3]
 8003120:	4b2d      	ldr	r3, [pc, #180]	; (80031d8 <transformRectangleAndPoints+0x4f8>)
 8003122:	edd3 7a01 	vldr	s15, [r3, #4]
 8003126:	ee77 7a27 	vadd.f32	s15, s14, s15
 800312a:	4929      	ldr	r1, [pc, #164]	; (80031d0 <transformRectangleAndPoints+0x4f0>)
 800312c:	687a      	ldr	r2, [r7, #4]
 800312e:	4613      	mov	r3, r2
 8003130:	005b      	lsls	r3, r3, #1
 8003132:	4413      	add	r3, r2
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	440b      	add	r3, r1
 8003138:	3304      	adds	r3, #4
 800313a:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 9; i++) {
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	3301      	adds	r3, #1
 8003142:	607b      	str	r3, [r7, #4]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2b08      	cmp	r3, #8
 8003148:	ddc9      	ble.n	80030de <transformRectangleAndPoints+0x3fe>

    }

    // Translation rectangle
    for (int i = 0; i < 5; i++) {
 800314a:	2300      	movs	r3, #0
 800314c:	603b      	str	r3, [r7, #0]
 800314e:	e032      	b.n	80031b6 <transformRectangleAndPoints+0x4d6>
    	transformedRectangle[i][0] = transformedRectangle[i][0] + + translation[0];
 8003150:	4922      	ldr	r1, [pc, #136]	; (80031dc <transformRectangleAndPoints+0x4fc>)
 8003152:	683a      	ldr	r2, [r7, #0]
 8003154:	4613      	mov	r3, r2
 8003156:	005b      	lsls	r3, r3, #1
 8003158:	4413      	add	r3, r2
 800315a:	009b      	lsls	r3, r3, #2
 800315c:	440b      	add	r3, r1
 800315e:	ed93 7a00 	vldr	s14, [r3]
 8003162:	4b1d      	ldr	r3, [pc, #116]	; (80031d8 <transformRectangleAndPoints+0x4f8>)
 8003164:	edd3 7a00 	vldr	s15, [r3]
 8003168:	ee77 7a27 	vadd.f32	s15, s14, s15
 800316c:	491b      	ldr	r1, [pc, #108]	; (80031dc <transformRectangleAndPoints+0x4fc>)
 800316e:	683a      	ldr	r2, [r7, #0]
 8003170:	4613      	mov	r3, r2
 8003172:	005b      	lsls	r3, r3, #1
 8003174:	4413      	add	r3, r2
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	440b      	add	r3, r1
 800317a:	edc3 7a00 	vstr	s15, [r3]
    	transformedRectangle[i][1] =  transformedRectangle[i][1] + translation[1] ;
 800317e:	4917      	ldr	r1, [pc, #92]	; (80031dc <transformRectangleAndPoints+0x4fc>)
 8003180:	683a      	ldr	r2, [r7, #0]
 8003182:	4613      	mov	r3, r2
 8003184:	005b      	lsls	r3, r3, #1
 8003186:	4413      	add	r3, r2
 8003188:	009b      	lsls	r3, r3, #2
 800318a:	440b      	add	r3, r1
 800318c:	3304      	adds	r3, #4
 800318e:	ed93 7a00 	vldr	s14, [r3]
 8003192:	4b11      	ldr	r3, [pc, #68]	; (80031d8 <transformRectangleAndPoints+0x4f8>)
 8003194:	edd3 7a01 	vldr	s15, [r3, #4]
 8003198:	ee77 7a27 	vadd.f32	s15, s14, s15
 800319c:	490f      	ldr	r1, [pc, #60]	; (80031dc <transformRectangleAndPoints+0x4fc>)
 800319e:	683a      	ldr	r2, [r7, #0]
 80031a0:	4613      	mov	r3, r2
 80031a2:	005b      	lsls	r3, r3, #1
 80031a4:	4413      	add	r3, r2
 80031a6:	009b      	lsls	r3, r3, #2
 80031a8:	440b      	add	r3, r1
 80031aa:	3304      	adds	r3, #4
 80031ac:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 5; i++) {
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	3301      	adds	r3, #1
 80031b4:	603b      	str	r3, [r7, #0]
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	2b04      	cmp	r3, #4
 80031ba:	ddc9      	ble.n	8003150 <transformRectangleAndPoints+0x470>
    }


}
 80031bc:	bf00      	nop
 80031be:	bf00      	nop
 80031c0:	3728      	adds	r7, #40	; 0x28
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	20000228 	.word	0x20000228
 80031cc:	20000938 	.word	0x20000938
 80031d0:	200009a4 	.word	0x200009a4
 80031d4:	2000089c 	.word	0x2000089c
 80031d8:	20000894 	.word	0x20000894
 80031dc:	200008fc 	.word	0x200008fc

080031e0 <flowmodbus>:
void flowmodbus(){
 80031e0:	b580      	push	{r7, lr}
 80031e2:	af00      	add	r7, sp, #0
switch (Mobus){
 80031e4:	4bb1      	ldr	r3, [pc, #708]	; (80034ac <flowmodbus+0x2cc>)
 80031e6:	781b      	ldrb	r3, [r3, #0]
 80031e8:	2b04      	cmp	r3, #4
 80031ea:	f200 817d 	bhi.w	80034e8 <flowmodbus+0x308>
 80031ee:	a201      	add	r2, pc, #4	; (adr r2, 80031f4 <flowmodbus+0x14>)
 80031f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031f4:	08003209 	.word	0x08003209
 80031f8:	0800326f 	.word	0x0800326f
 80031fc:	080032f1 	.word	0x080032f1
 8003200:	0800330d 	.word	0x0800330d
 8003204:	080034a5 	.word	0x080034a5
	case Initial:
		if(registerFrame[1].U16 == 0b00010){ // Set Place
 8003208:	4ba9      	ldr	r3, [pc, #676]	; (80034b0 <flowmodbus+0x2d0>)
 800320a:	885b      	ldrh	r3, [r3, #2]
 800320c:	2b02      	cmp	r3, #2
 800320e:	d109      	bne.n	8003224 <flowmodbus+0x44>
			registerFrame[1].U16 = 0; // 0x01 base system reset place tray
 8003210:	4ba7      	ldr	r3, [pc, #668]	; (80034b0 <flowmodbus+0x2d0>)
 8003212:	2200      	movs	r2, #0
 8003214:	805a      	strh	r2, [r3, #2]
			registerFrame[10].U16 = 2; // 0x10 y-axis Set Place
 8003216:	4ba6      	ldr	r3, [pc, #664]	; (80034b0 <flowmodbus+0x2d0>)
 8003218:	2202      	movs	r2, #2
 800321a:	829a      	strh	r2, [r3, #20]
			Mobus = Jogging;
 800321c:	4ba3      	ldr	r3, [pc, #652]	; (80034ac <flowmodbus+0x2cc>)
 800321e:	2201      	movs	r2, #1
 8003220:	701a      	strb	r2, [r3, #0]
			registerFrame[10].U16 = 16; // y-axis moving status go point x
			Mobus = Run_PointMode;
		}
		else if(registerFrame[1].U16 == 0b00100) // Set Home
			Mobus = Home;
		break;
 8003222:	e163      	b.n	80034ec <flowmodbus+0x30c>
		else if(registerFrame[1].U16 == 0b00001){ //Set Pick
 8003224:	4ba2      	ldr	r3, [pc, #648]	; (80034b0 <flowmodbus+0x2d0>)
 8003226:	885b      	ldrh	r3, [r3, #2]
 8003228:	2b01      	cmp	r3, #1
 800322a:	d109      	bne.n	8003240 <flowmodbus+0x60>
			registerFrame[1].U16 = 0; // 0x01 base system reset place tray
 800322c:	4ba0      	ldr	r3, [pc, #640]	; (80034b0 <flowmodbus+0x2d0>)
 800322e:	2200      	movs	r2, #0
 8003230:	805a      	strh	r2, [r3, #2]
			registerFrame[10].U16 = 1; // 0x10 y-axis Set Pick
 8003232:	4b9f      	ldr	r3, [pc, #636]	; (80034b0 <flowmodbus+0x2d0>)
 8003234:	2201      	movs	r2, #1
 8003236:	829a      	strh	r2, [r3, #20]
			Mobus = Jogging;
 8003238:	4b9c      	ldr	r3, [pc, #624]	; (80034ac <flowmodbus+0x2cc>)
 800323a:	2201      	movs	r2, #1
 800323c:	701a      	strb	r2, [r3, #0]
		break;
 800323e:	e155      	b.n	80034ec <flowmodbus+0x30c>
		else if(registerFrame[1].U16 == 0b10000){ // Run point Mode
 8003240:	4b9b      	ldr	r3, [pc, #620]	; (80034b0 <flowmodbus+0x2d0>)
 8003242:	885b      	ldrh	r3, [r3, #2]
 8003244:	2b10      	cmp	r3, #16
 8003246:	d109      	bne.n	800325c <flowmodbus+0x7c>
			registerFrame[1].U16 = 0; // base system run point mode reset
 8003248:	4b99      	ldr	r3, [pc, #612]	; (80034b0 <flowmodbus+0x2d0>)
 800324a:	2200      	movs	r2, #0
 800324c:	805a      	strh	r2, [r3, #2]
			registerFrame[10].U16 = 16; // y-axis moving status go point x
 800324e:	4b98      	ldr	r3, [pc, #608]	; (80034b0 <flowmodbus+0x2d0>)
 8003250:	2210      	movs	r2, #16
 8003252:	829a      	strh	r2, [r3, #20]
			Mobus = Run_PointMode;
 8003254:	4b95      	ldr	r3, [pc, #596]	; (80034ac <flowmodbus+0x2cc>)
 8003256:	2203      	movs	r2, #3
 8003258:	701a      	strb	r2, [r3, #0]
		break;
 800325a:	e147      	b.n	80034ec <flowmodbus+0x30c>
		else if(registerFrame[1].U16 == 0b00100) // Set Home
 800325c:	4b94      	ldr	r3, [pc, #592]	; (80034b0 <flowmodbus+0x2d0>)
 800325e:	885b      	ldrh	r3, [r3, #2]
 8003260:	2b04      	cmp	r3, #4
 8003262:	f040 8143 	bne.w	80034ec <flowmodbus+0x30c>
			Mobus = Home;
 8003266:	4b91      	ldr	r3, [pc, #580]	; (80034ac <flowmodbus+0x2cc>)
 8003268:	2202      	movs	r2, #2
 800326a:	701a      	strb	r2, [r3, #0]
		break;
 800326c:	e13e      	b.n	80034ec <flowmodbus+0x30c>
	case Jogging:
		//y-axis jogging
		if (Joystick_position[0] >= 3150) {
 800326e:	4b91      	ldr	r3, [pc, #580]	; (80034b4 <flowmodbus+0x2d4>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f640 424d 	movw	r2, #3149	; 0xc4d
 8003276:	4293      	cmp	r3, r2
 8003278:	d909      	bls.n	800328e <flowmodbus+0xae>
		  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 40);
 800327a:	4b8f      	ldr	r3, [pc, #572]	; (80034b8 <flowmodbus+0x2d8>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	2228      	movs	r2, #40	; 0x28
 8003280:	635a      	str	r2, [r3, #52]	; 0x34
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8003282:	2201      	movs	r2, #1
 8003284:	2180      	movs	r1, #128	; 0x80
 8003286:	488d      	ldr	r0, [pc, #564]	; (80034bc <flowmodbus+0x2dc>)
 8003288:	f002 fa26 	bl	80056d8 <HAL_GPIO_WritePin>
 800328c:	e00c      	b.n	80032a8 <flowmodbus+0xc8>
	  }
	  else if (Joystick_position[0] <= 100) {
 800328e:	4b89      	ldr	r3, [pc, #548]	; (80034b4 <flowmodbus+0x2d4>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	2b64      	cmp	r3, #100	; 0x64
 8003294:	d808      	bhi.n	80032a8 <flowmodbus+0xc8>
		  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 40);
 8003296:	4b88      	ldr	r3, [pc, #544]	; (80034b8 <flowmodbus+0x2d8>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	2228      	movs	r2, #40	; 0x28
 800329c:	635a      	str	r2, [r3, #52]	; 0x34
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 800329e:	2200      	movs	r2, #0
 80032a0:	2180      	movs	r1, #128	; 0x80
 80032a2:	4886      	ldr	r0, [pc, #536]	; (80034bc <flowmodbus+0x2dc>)
 80032a4:	f002 fa18 	bl	80056d8 <HAL_GPIO_WritePin>
	  }
		//x-axis jogging
	  if (Joystick_position[1] >= 3150)
 80032a8:	4b82      	ldr	r3, [pc, #520]	; (80034b4 <flowmodbus+0x2d4>)
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	f640 424d 	movw	r2, #3149	; 0xc4d
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d904      	bls.n	80032be <flowmodbus+0xde>
	  {
		  registerFrame[64].U16 = 4;
 80032b4:	4b7e      	ldr	r3, [pc, #504]	; (80034b0 <flowmodbus+0x2d0>)
 80032b6:	2204      	movs	r2, #4
 80032b8:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
 80032bc:	e00c      	b.n	80032d8 <flowmodbus+0xf8>
	  }
	  else if (Joystick_position[1] <= 100){
 80032be:	4b7d      	ldr	r3, [pc, #500]	; (80034b4 <flowmodbus+0x2d4>)
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	2b64      	cmp	r3, #100	; 0x64
 80032c4:	d804      	bhi.n	80032d0 <flowmodbus+0xf0>
		  registerFrame[64].U16 = 8;
 80032c6:	4b7a      	ldr	r3, [pc, #488]	; (80034b0 <flowmodbus+0x2d0>)
 80032c8:	2208      	movs	r2, #8
 80032ca:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
 80032ce:	e003      	b.n	80032d8 <flowmodbus+0xf8>
	  }
	  else{
		  registerFrame[64].U16 = 0;
 80032d0:	4b77      	ldr	r3, [pc, #476]	; (80034b0 <flowmodbus+0x2d0>)
 80032d2:	2200      	movs	r2, #0
 80032d4:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
	  }
	  if(CheckTray == 3){
 80032d8:	4b79      	ldr	r3, [pc, #484]	; (80034c0 <flowmodbus+0x2e0>)
 80032da:	781b      	ldrb	r3, [r3, #0]
 80032dc:	2b03      	cmp	r3, #3
 80032de:	f040 8107 	bne.w	80034f0 <flowmodbus+0x310>
		  registerFrame[10].U16 = 0; //0x10 y-status jogging fisnish reset to 0
 80032e2:	4b73      	ldr	r3, [pc, #460]	; (80034b0 <flowmodbus+0x2d0>)
 80032e4:	2200      	movs	r2, #0
 80032e6:	829a      	strh	r2, [r3, #20]
		  Mobus = Initial;
 80032e8:	4b70      	ldr	r3, [pc, #448]	; (80034ac <flowmodbus+0x2cc>)
 80032ea:	2200      	movs	r2, #0
 80032ec:	701a      	strb	r2, [r3, #0]
	  }

		break;
 80032ee:	e0ff      	b.n	80034f0 <flowmodbus+0x310>
	case Home:
		// x axis
			registerFrame[64].U16 = 1; // 0x40 Moving Status x-axis - Home
 80032f0:	4b6f      	ldr	r3, [pc, #444]	; (80034b0 <flowmodbus+0x2d0>)
 80032f2:	2201      	movs	r2, #1
 80032f4:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
			if(registerFrame[64].U16 == 0){
 80032f8:	4b6d      	ldr	r3, [pc, #436]	; (80034b0 <flowmodbus+0x2d0>)
 80032fa:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 80032fe:	2b00      	cmp	r3, #0
 8003300:	f040 80f8 	bne.w	80034f4 <flowmodbus+0x314>
				Mobus = Initial;
 8003304:	4b69      	ldr	r3, [pc, #420]	; (80034ac <flowmodbus+0x2cc>)
 8003306:	2200      	movs	r2, #0
 8003308:	701a      	strb	r2, [r3, #0]
			}
		// y axis
		break;
 800330a:	e0f3      	b.n	80034f4 <flowmodbus+0x314>
	case Run_PointMode:
		// x axis
			registerFrame[65].U16 = registerFrame[48].U16; // position Tray pick/place
 800330c:	4b68      	ldr	r3, [pc, #416]	; (80034b0 <flowmodbus+0x2d0>)
 800330e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8003312:	4b67      	ldr	r3, [pc, #412]	; (80034b0 <flowmodbus+0x2d0>)
 8003314:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
			registerFrame[66].U16 = 3000; // speed x-axis 300mm
 8003318:	4b65      	ldr	r3, [pc, #404]	; (80034b0 <flowmodbus+0x2d0>)
 800331a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800331e:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
			registerFrame[67].U16 = 1; // Acc time 1mms
 8003322:	4b63      	ldr	r3, [pc, #396]	; (80034b0 <flowmodbus+0x2d0>)
 8003324:	2201      	movs	r2, #1
 8003326:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
			registerFrame[64].U16 = 2; //0x40 Moving Status x-axis - run mode
 800332a:	4b61      	ldr	r3, [pc, #388]	; (80034b0 <flowmodbus+0x2d0>)
 800332c:	2202      	movs	r2, #2
 800332e:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		// y axis
			if(registerFrame[49].U16 > 60000)SetDegree = ((350-(UINT16_MAX - registerFrame[49].U16)/10));
 8003332:	4b5f      	ldr	r3, [pc, #380]	; (80034b0 <flowmodbus+0x2d0>)
 8003334:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8003338:	f64e 2260 	movw	r2, #60000	; 0xea60
 800333c:	4293      	cmp	r3, r2
 800333e:	d915      	bls.n	800336c <flowmodbus+0x18c>
 8003340:	4b5b      	ldr	r3, [pc, #364]	; (80034b0 <flowmodbus+0x2d0>)
 8003342:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8003346:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 800334a:	33ff      	adds	r3, #255	; 0xff
 800334c:	4a5d      	ldr	r2, [pc, #372]	; (80034c4 <flowmodbus+0x2e4>)
 800334e:	fb82 1203 	smull	r1, r2, r2, r3
 8003352:	1092      	asrs	r2, r2, #2
 8003354:	17db      	asrs	r3, r3, #31
 8003356:	1a9b      	subs	r3, r3, r2
 8003358:	f503 73af 	add.w	r3, r3, #350	; 0x15e
 800335c:	ee07 3a90 	vmov	s15, r3
 8003360:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003364:	4b58      	ldr	r3, [pc, #352]	; (80034c8 <flowmodbus+0x2e8>)
 8003366:	edc3 7a00 	vstr	s15, [r3]
 800336a:	e017      	b.n	800339c <flowmodbus+0x1bc>
			else if (registerFrame[49].U16 <= 3500){
 800336c:	4b50      	ldr	r3, [pc, #320]	; (80034b0 <flowmodbus+0x2d0>)
 800336e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8003372:	f640 52ac 	movw	r2, #3500	; 0xdac
 8003376:	4293      	cmp	r3, r2
 8003378:	d810      	bhi.n	800339c <flowmodbus+0x1bc>
			SetDegree = (registerFrame[49].U16 / 10)+350;
 800337a:	4b4d      	ldr	r3, [pc, #308]	; (80034b0 <flowmodbus+0x2d0>)
 800337c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8003380:	4a52      	ldr	r2, [pc, #328]	; (80034cc <flowmodbus+0x2ec>)
 8003382:	fba2 2303 	umull	r2, r3, r2, r3
 8003386:	08db      	lsrs	r3, r3, #3
 8003388:	b29b      	uxth	r3, r3
 800338a:	f503 73af 	add.w	r3, r3, #350	; 0x15e
 800338e:	ee07 3a90 	vmov	s15, r3
 8003392:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003396:	4b4c      	ldr	r3, [pc, #304]	; (80034c8 <flowmodbus+0x2e8>)
 8003398:	edc3 7a00 	vstr	s15, [r3]
			}
			SetVelocity = 400;
 800339c:	4b4c      	ldr	r3, [pc, #304]	; (80034d0 <flowmodbus+0x2f0>)
 800339e:	4a4d      	ldr	r2, [pc, #308]	; (80034d4 <flowmodbus+0x2f4>)
 80033a0:	601a      	str	r2, [r3, #0]
			if (error > 0) { // setpoint > read_encoder
 80033a2:	4b4d      	ldr	r3, [pc, #308]	; (80034d8 <flowmodbus+0x2f8>)
 80033a4:	edd3 7a00 	vldr	s15, [r3]
 80033a8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80033ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033b0:	dd35      	ble.n	800341e <flowmodbus+0x23e>
			  SetVelocity = abs(SetVelocity);
 80033b2:	4b47      	ldr	r3, [pc, #284]	; (80034d0 <flowmodbus+0x2f0>)
 80033b4:	edd3 7a00 	vldr	s15, [r3]
 80033b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80033bc:	ee17 3a90 	vmov	r3, s15
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	bfb8      	it	lt
 80033c4:	425b      	neglt	r3, r3
 80033c6:	ee07 3a90 	vmov	s15, r3
 80033ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033ce:	4b40      	ldr	r3, [pc, #256]	; (80034d0 <flowmodbus+0x2f0>)
 80033d0:	edc3 7a00 	vstr	s15, [r3]
			 if (error < 1) {
 80033d4:	4b40      	ldr	r3, [pc, #256]	; (80034d8 <flowmodbus+0x2f8>)
 80033d6:	edd3 7a00 	vldr	s15, [r3]
 80033da:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80033de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033e6:	d50b      	bpl.n	8003400 <flowmodbus+0x220>
				  DegreeFeedback = 0; // Limit Position
 80033e8:	4b3c      	ldr	r3, [pc, #240]	; (80034dc <flowmodbus+0x2fc>)
 80033ea:	f04f 0200 	mov.w	r2, #0
 80033ee:	601a      	str	r2, [r3, #0]
				  s = 0;
 80033f0:	4b3b      	ldr	r3, [pc, #236]	; (80034e0 <flowmodbus+0x300>)
 80033f2:	f04f 0200 	mov.w	r2, #0
 80033f6:	601a      	str	r2, [r3, #0]
				  s2 = 0;
 80033f8:	4b3a      	ldr	r3, [pc, #232]	; (80034e4 <flowmodbus+0x304>)
 80033fa:	f04f 0200 	mov.w	r2, #0
 80033fe:	601a      	str	r2, [r3, #0]
			  }
			  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, DegreeFeedback);
 8003400:	4b36      	ldr	r3, [pc, #216]	; (80034dc <flowmodbus+0x2fc>)
 8003402:	edd3 7a00 	vldr	s15, [r3]
 8003406:	4b2c      	ldr	r3, [pc, #176]	; (80034b8 <flowmodbus+0x2d8>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800340e:	ee17 2a90 	vmov	r2, s15
 8003412:	635a      	str	r2, [r3, #52]	; 0x34
			  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8003414:	2200      	movs	r2, #0
 8003416:	2180      	movs	r1, #128	; 0x80
 8003418:	4828      	ldr	r0, [pc, #160]	; (80034bc <flowmodbus+0x2dc>)
 800341a:	f002 f95d 	bl	80056d8 <HAL_GPIO_WritePin>
		  }
			if (error < 0 ) { // setpoint < read_encoder
 800341e:	4b2e      	ldr	r3, [pc, #184]	; (80034d8 <flowmodbus+0x2f8>)
 8003420:	edd3 7a00 	vldr	s15, [r3]
 8003424:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003428:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800342c:	d536      	bpl.n	800349c <flowmodbus+0x2bc>
			  if(SetVelocity > 0)SetVelocity = -SetVelocity;
 800342e:	4b28      	ldr	r3, [pc, #160]	; (80034d0 <flowmodbus+0x2f0>)
 8003430:	edd3 7a00 	vldr	s15, [r3]
 8003434:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800343c:	dd07      	ble.n	800344e <flowmodbus+0x26e>
 800343e:	4b24      	ldr	r3, [pc, #144]	; (80034d0 <flowmodbus+0x2f0>)
 8003440:	edd3 7a00 	vldr	s15, [r3]
 8003444:	eef1 7a67 	vneg.f32	s15, s15
 8003448:	4b21      	ldr	r3, [pc, #132]	; (80034d0 <flowmodbus+0x2f0>)
 800344a:	edc3 7a00 	vstr	s15, [r3]
			  if (error * -1 < 1) {
 800344e:	4b22      	ldr	r3, [pc, #136]	; (80034d8 <flowmodbus+0x2f8>)
 8003450:	edd3 7a00 	vldr	s15, [r3]
 8003454:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8003458:	eef4 7ac7 	vcmpe.f32	s15, s14
 800345c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003460:	dd0b      	ble.n	800347a <flowmodbus+0x29a>
				  DegreeFeedback = 0; // Limit Position
 8003462:	4b1e      	ldr	r3, [pc, #120]	; (80034dc <flowmodbus+0x2fc>)
 8003464:	f04f 0200 	mov.w	r2, #0
 8003468:	601a      	str	r2, [r3, #0]
				  s = 0;
 800346a:	4b1d      	ldr	r3, [pc, #116]	; (80034e0 <flowmodbus+0x300>)
 800346c:	f04f 0200 	mov.w	r2, #0
 8003470:	601a      	str	r2, [r3, #0]
				  s2 = 0;
 8003472:	4b1c      	ldr	r3, [pc, #112]	; (80034e4 <flowmodbus+0x304>)
 8003474:	f04f 0200 	mov.w	r2, #0
 8003478:	601a      	str	r2, [r3, #0]
			  }
			  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, DegreeFeedback * -1);
 800347a:	4b18      	ldr	r3, [pc, #96]	; (80034dc <flowmodbus+0x2fc>)
 800347c:	edd3 7a00 	vldr	s15, [r3]
 8003480:	eef1 7a67 	vneg.f32	s15, s15
 8003484:	4b0c      	ldr	r3, [pc, #48]	; (80034b8 <flowmodbus+0x2d8>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800348c:	ee17 2a90 	vmov	r2, s15
 8003490:	635a      	str	r2, [r3, #52]	; 0x34
			  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8003492:	2201      	movs	r2, #1
 8003494:	2180      	movs	r1, #128	; 0x80
 8003496:	4809      	ldr	r0, [pc, #36]	; (80034bc <flowmodbus+0x2dc>)
 8003498:	f002 f91e 	bl	80056d8 <HAL_GPIO_WritePin>
		  }
			Mobus = Initial;
 800349c:	4b03      	ldr	r3, [pc, #12]	; (80034ac <flowmodbus+0x2cc>)
 800349e:	2200      	movs	r2, #0
 80034a0:	701a      	strb	r2, [r3, #0]
		break;
 80034a2:	e028      	b.n	80034f6 <flowmodbus+0x316>
	case Run_TrayMode:
		registerFrame[1].U16 = 4 ;// Basesystem reset position
 80034a4:	4b02      	ldr	r3, [pc, #8]	; (80034b0 <flowmodbus+0x2d0>)
 80034a6:	2204      	movs	r2, #4
 80034a8:	805a      	strh	r2, [r3, #2]

		break;
 80034aa:	e024      	b.n	80034f6 <flowmodbus+0x316>
 80034ac:	20000a1c 	.word	0x20000a1c
 80034b0:	20000ef8 	.word	0x20000ef8
 80034b4:	20000fa0 	.word	0x20000fa0
 80034b8:	20000594 	.word	0x20000594
 80034bc:	40020000 	.word	0x40020000
 80034c0:	20000fac 	.word	0x20000fac
 80034c4:	66666667 	.word	0x66666667
 80034c8:	2000102c 	.word	0x2000102c
 80034cc:	cccccccd 	.word	0xcccccccd
 80034d0:	20001024 	.word	0x20001024
 80034d4:	43c80000 	.word	0x43c80000
 80034d8:	20001034 	.word	0x20001034
 80034dc:	20001030 	.word	0x20001030
 80034e0:	20001000 	.word	0x20001000
 80034e4:	2000100c 	.word	0x2000100c
	default:
		break;
 80034e8:	bf00      	nop
 80034ea:	e004      	b.n	80034f6 <flowmodbus+0x316>
		break;
 80034ec:	bf00      	nop
 80034ee:	e002      	b.n	80034f6 <flowmodbus+0x316>
		break;
 80034f0:	bf00      	nop
 80034f2:	e000      	b.n	80034f6 <flowmodbus+0x316>
		break;
 80034f4:	bf00      	nop
}
}
 80034f6:	bf00      	nop
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop

080034fc <control_interrupt>:
float control_interrupt(){
 80034fc:	b480      	push	{r7}
 80034fe:	af00      	add	r7, sp, #0
    //loop 1
	error = SetDegree - ReadDegree;
 8003500:	4b68      	ldr	r3, [pc, #416]	; (80036a4 <control_interrupt+0x1a8>)
 8003502:	ed93 7a00 	vldr	s14, [r3]
 8003506:	4b68      	ldr	r3, [pc, #416]	; (80036a8 <control_interrupt+0x1ac>)
 8003508:	edd3 7a00 	vldr	s15, [r3]
 800350c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003510:	4b66      	ldr	r3, [pc, #408]	; (80036ac <control_interrupt+0x1b0>)
 8003512:	edc3 7a00 	vstr	s15, [r3]
	if(abs(error) <= 0.5)s = 0;
 8003516:	4b65      	ldr	r3, [pc, #404]	; (80036ac <control_interrupt+0x1b0>)
 8003518:	edd3 7a00 	vldr	s15, [r3]
 800351c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003520:	ee17 3a90 	vmov	r3, s15
 8003524:	2b00      	cmp	r3, #0
 8003526:	db0c      	blt.n	8003542 <control_interrupt+0x46>
 8003528:	4b60      	ldr	r3, [pc, #384]	; (80036ac <control_interrupt+0x1b0>)
 800352a:	edd3 7a00 	vldr	s15, [r3]
 800352e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003532:	ee17 3a90 	vmov	r3, s15
 8003536:	2b00      	cmp	r3, #0
 8003538:	dc03      	bgt.n	8003542 <control_interrupt+0x46>
 800353a:	4b5d      	ldr	r3, [pc, #372]	; (80036b0 <control_interrupt+0x1b4>)
 800353c:	f04f 0200 	mov.w	r2, #0
 8003540:	601a      	str	r2, [r3, #0]
	s = s + error;
 8003542:	4b5b      	ldr	r3, [pc, #364]	; (80036b0 <control_interrupt+0x1b4>)
 8003544:	ed93 7a00 	vldr	s14, [r3]
 8003548:	4b58      	ldr	r3, [pc, #352]	; (80036ac <control_interrupt+0x1b0>)
 800354a:	edd3 7a00 	vldr	s15, [r3]
 800354e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003552:	4b57      	ldr	r3, [pc, #348]	; (80036b0 <control_interrupt+0x1b4>)
 8003554:	edc3 7a00 	vstr	s15, [r3]
	u = K_P*error+K_I*s+K_D*(error-p);
 8003558:	4b56      	ldr	r3, [pc, #344]	; (80036b4 <control_interrupt+0x1b8>)
 800355a:	ed93 7a00 	vldr	s14, [r3]
 800355e:	4b53      	ldr	r3, [pc, #332]	; (80036ac <control_interrupt+0x1b0>)
 8003560:	edd3 7a00 	vldr	s15, [r3]
 8003564:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003568:	4b53      	ldr	r3, [pc, #332]	; (80036b8 <control_interrupt+0x1bc>)
 800356a:	edd3 6a00 	vldr	s13, [r3]
 800356e:	4b50      	ldr	r3, [pc, #320]	; (80036b0 <control_interrupt+0x1b4>)
 8003570:	edd3 7a00 	vldr	s15, [r3]
 8003574:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003578:	ee37 7a27 	vadd.f32	s14, s14, s15
 800357c:	4b4b      	ldr	r3, [pc, #300]	; (80036ac <control_interrupt+0x1b0>)
 800357e:	edd3 6a00 	vldr	s13, [r3]
 8003582:	4b4e      	ldr	r3, [pc, #312]	; (80036bc <control_interrupt+0x1c0>)
 8003584:	edd3 7a00 	vldr	s15, [r3]
 8003588:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800358c:	4b4c      	ldr	r3, [pc, #304]	; (80036c0 <control_interrupt+0x1c4>)
 800358e:	edd3 7a00 	vldr	s15, [r3]
 8003592:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003596:	ee77 7a27 	vadd.f32	s15, s14, s15
 800359a:	4b4a      	ldr	r3, [pc, #296]	; (80036c4 <control_interrupt+0x1c8>)
 800359c:	edc3 7a00 	vstr	s15, [r3]
	p = error;
 80035a0:	4b42      	ldr	r3, [pc, #264]	; (80036ac <control_interrupt+0x1b0>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a45      	ldr	r2, [pc, #276]	; (80036bc <control_interrupt+0x1c0>)
 80035a6:	6013      	str	r3, [r2, #0]
	// loop 2
	error2 = (u + SetVelocity) - speed;
 80035a8:	4b46      	ldr	r3, [pc, #280]	; (80036c4 <control_interrupt+0x1c8>)
 80035aa:	ed93 7a00 	vldr	s14, [r3]
 80035ae:	4b46      	ldr	r3, [pc, #280]	; (80036c8 <control_interrupt+0x1cc>)
 80035b0:	edd3 7a00 	vldr	s15, [r3]
 80035b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035b8:	4b44      	ldr	r3, [pc, #272]	; (80036cc <control_interrupt+0x1d0>)
 80035ba:	edd3 7a00 	vldr	s15, [r3]
 80035be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035c2:	4b43      	ldr	r3, [pc, #268]	; (80036d0 <control_interrupt+0x1d4>)
 80035c4:	edc3 7a00 	vstr	s15, [r3]
	if(abs(error2) <= 0.5)s2 = 0;
 80035c8:	4b41      	ldr	r3, [pc, #260]	; (80036d0 <control_interrupt+0x1d4>)
 80035ca:	edd3 7a00 	vldr	s15, [r3]
 80035ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80035d2:	ee17 3a90 	vmov	r3, s15
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	db0c      	blt.n	80035f4 <control_interrupt+0xf8>
 80035da:	4b3d      	ldr	r3, [pc, #244]	; (80036d0 <control_interrupt+0x1d4>)
 80035dc:	edd3 7a00 	vldr	s15, [r3]
 80035e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80035e4:	ee17 3a90 	vmov	r3, s15
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	dc03      	bgt.n	80035f4 <control_interrupt+0xf8>
 80035ec:	4b39      	ldr	r3, [pc, #228]	; (80036d4 <control_interrupt+0x1d8>)
 80035ee:	f04f 0200 	mov.w	r2, #0
 80035f2:	601a      	str	r2, [r3, #0]
	s2 = s2 + error2;
 80035f4:	4b37      	ldr	r3, [pc, #220]	; (80036d4 <control_interrupt+0x1d8>)
 80035f6:	ed93 7a00 	vldr	s14, [r3]
 80035fa:	4b35      	ldr	r3, [pc, #212]	; (80036d0 <control_interrupt+0x1d4>)
 80035fc:	edd3 7a00 	vldr	s15, [r3]
 8003600:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003604:	4b33      	ldr	r3, [pc, #204]	; (80036d4 <control_interrupt+0x1d8>)
 8003606:	edc3 7a00 	vstr	s15, [r3]
	u2 = K_Pvelo*error2+K_Ivelo*s2+K_Dvelo*(error2-p2);
 800360a:	4b33      	ldr	r3, [pc, #204]	; (80036d8 <control_interrupt+0x1dc>)
 800360c:	ed93 7a00 	vldr	s14, [r3]
 8003610:	4b2f      	ldr	r3, [pc, #188]	; (80036d0 <control_interrupt+0x1d4>)
 8003612:	edd3 7a00 	vldr	s15, [r3]
 8003616:	ee27 7a27 	vmul.f32	s14, s14, s15
 800361a:	4b30      	ldr	r3, [pc, #192]	; (80036dc <control_interrupt+0x1e0>)
 800361c:	edd3 6a00 	vldr	s13, [r3]
 8003620:	4b2c      	ldr	r3, [pc, #176]	; (80036d4 <control_interrupt+0x1d8>)
 8003622:	edd3 7a00 	vldr	s15, [r3]
 8003626:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800362a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800362e:	4b28      	ldr	r3, [pc, #160]	; (80036d0 <control_interrupt+0x1d4>)
 8003630:	edd3 6a00 	vldr	s13, [r3]
 8003634:	4b2a      	ldr	r3, [pc, #168]	; (80036e0 <control_interrupt+0x1e4>)
 8003636:	edd3 7a00 	vldr	s15, [r3]
 800363a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800363e:	4b29      	ldr	r3, [pc, #164]	; (80036e4 <control_interrupt+0x1e8>)
 8003640:	edd3 7a00 	vldr	s15, [r3]
 8003644:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003648:	ee77 7a27 	vadd.f32	s15, s14, s15
 800364c:	4b26      	ldr	r3, [pc, #152]	; (80036e8 <control_interrupt+0x1ec>)
 800364e:	edc3 7a00 	vstr	s15, [r3]
	if(u2>100)u2=100;
 8003652:	4b25      	ldr	r3, [pc, #148]	; (80036e8 <control_interrupt+0x1ec>)
 8003654:	edd3 7a00 	vldr	s15, [r3]
 8003658:	ed9f 7a24 	vldr	s14, [pc, #144]	; 80036ec <control_interrupt+0x1f0>
 800365c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003664:	dd02      	ble.n	800366c <control_interrupt+0x170>
 8003666:	4b20      	ldr	r3, [pc, #128]	; (80036e8 <control_interrupt+0x1ec>)
 8003668:	4a21      	ldr	r2, [pc, #132]	; (80036f0 <control_interrupt+0x1f4>)
 800366a:	601a      	str	r2, [r3, #0]
	if(u2<-100)u2=-100;
 800366c:	4b1e      	ldr	r3, [pc, #120]	; (80036e8 <control_interrupt+0x1ec>)
 800366e:	edd3 7a00 	vldr	s15, [r3]
 8003672:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80036f4 <control_interrupt+0x1f8>
 8003676:	eef4 7ac7 	vcmpe.f32	s15, s14
 800367a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800367e:	d502      	bpl.n	8003686 <control_interrupt+0x18a>
 8003680:	4b19      	ldr	r3, [pc, #100]	; (80036e8 <control_interrupt+0x1ec>)
 8003682:	4a1d      	ldr	r2, [pc, #116]	; (80036f8 <control_interrupt+0x1fc>)
 8003684:	601a      	str	r2, [r3, #0]
	p2 = error2;
 8003686:	4b12      	ldr	r3, [pc, #72]	; (80036d0 <control_interrupt+0x1d4>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a15      	ldr	r2, [pc, #84]	; (80036e0 <control_interrupt+0x1e4>)
 800368c:	6013      	str	r3, [r2, #0]
return u2;
 800368e:	4b16      	ldr	r3, [pc, #88]	; (80036e8 <control_interrupt+0x1ec>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	ee07 3a90 	vmov	s15, r3
}
 8003696:	eeb0 0a67 	vmov.f32	s0, s15
 800369a:	46bd      	mov	sp, r7
 800369c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a0:	4770      	bx	lr
 80036a2:	bf00      	nop
 80036a4:	2000102c 	.word	0x2000102c
 80036a8:	20001028 	.word	0x20001028
 80036ac:	20001034 	.word	0x20001034
 80036b0:	20001000 	.word	0x20001000
 80036b4:	20001014 	.word	0x20001014
 80036b8:	20000284 	.word	0x20000284
 80036bc:	20000ffc 	.word	0x20000ffc
 80036c0:	20001018 	.word	0x20001018
 80036c4:	20000ff8 	.word	0x20000ff8
 80036c8:	20001024 	.word	0x20001024
 80036cc:	20000f88 	.word	0x20000f88
 80036d0:	20001010 	.word	0x20001010
 80036d4:	2000100c 	.word	0x2000100c
 80036d8:	2000101c 	.word	0x2000101c
 80036dc:	20000288 	.word	0x20000288
 80036e0:	20001008 	.word	0x20001008
 80036e4:	20001020 	.word	0x20001020
 80036e8:	20001004 	.word	0x20001004
 80036ec:	42c80000 	.word	0x42c80000
 80036f0:	42c80000 	.word	0x42c80000
 80036f4:	c2c80000 	.word	0xc2c80000
 80036f8:	c2c80000 	.word	0xc2c80000

080036fc <velocity>:
	if(u2>100)u2=100;
	if(u2<-100)u2=-100;
	p2 = error2;
return u2;
}
void velocity(){
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b082      	sub	sp, #8
 8003700:	af00      	add	r7, sp, #0
	QEIData.data[0] = __HAL_TIM_GET_COUNTER(&htim2);
 8003702:	4b2c      	ldr	r3, [pc, #176]	; (80037b4 <velocity+0xb8>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003708:	4a2b      	ldr	r2, [pc, #172]	; (80037b8 <velocity+0xbc>)
 800370a:	6013      	str	r3, [r2, #0]
	QEIData.timestamp[0] = micros();
 800370c:	f000 f8c0 	bl	8003890 <micros>
 8003710:	4602      	mov	r2, r0
 8003712:	460b      	mov	r3, r1
 8003714:	4b28      	ldr	r3, [pc, #160]	; (80037b8 <velocity+0xbc>)
 8003716:	609a      	str	r2, [r3, #8]

	int32_t diffposition = QEIData.data[0] - QEIData.data[1];
 8003718:	4b27      	ldr	r3, [pc, #156]	; (80037b8 <velocity+0xbc>)
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	4b26      	ldr	r3, [pc, #152]	; (80037b8 <velocity+0xbc>)
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	607b      	str	r3, [r7, #4]
	float difftime = QEIData.timestamp[0] - QEIData.timestamp[1];
 8003724:	4b24      	ldr	r3, [pc, #144]	; (80037b8 <velocity+0xbc>)
 8003726:	689a      	ldr	r2, [r3, #8]
 8003728:	4b23      	ldr	r3, [pc, #140]	; (80037b8 <velocity+0xbc>)
 800372a:	68db      	ldr	r3, [r3, #12]
 800372c:	1ad3      	subs	r3, r2, r3
 800372e:	ee07 3a90 	vmov	s15, r3
 8003732:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003736:	edc7 7a00 	vstr	s15, [r7]

	if(ReadDegree > 750){
 800373a:	4b20      	ldr	r3, [pc, #128]	; (80037bc <velocity+0xc0>)
 800373c:	edd3 7a00 	vldr	s15, [r3]
 8003740:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80037c0 <velocity+0xc4>
 8003744:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003748:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800374c:	dd03      	ble.n	8003756 <velocity+0x5a>
		TIM2->CNT = 0;
 800374e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003752:	2200      	movs	r2, #0
 8003754:	625a      	str	r2, [r3, #36]	; 0x24
	}
	if(diffposition < -(QEI_PERIOD >> 1)){
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	f513 4fa0 	cmn.w	r3, #20480	; 0x5000
 800375c:	da03      	bge.n	8003766 <velocity+0x6a>
		diffposition += QEI_PERIOD;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
 8003764:	607b      	str	r3, [r7, #4]
	}

	QEIData.QEIPosition = __HAL_TIM_GET_COUNTER(&htim2) % 8192;
 8003766:	4b13      	ldr	r3, [pc, #76]	; (80037b4 <velocity+0xb8>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800376c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003770:	ee07 3a90 	vmov	s15, r3
 8003774:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003778:	4b0f      	ldr	r3, [pc, #60]	; (80037b8 <velocity+0xbc>)
 800377a:	edc3 7a04 	vstr	s15, [r3, #16]
	QEIData.QEIVelocity = (diffposition*1000000)/difftime;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	4a10      	ldr	r2, [pc, #64]	; (80037c4 <velocity+0xc8>)
 8003782:	fb02 f303 	mul.w	r3, r2, r3
 8003786:	ee07 3a90 	vmov	s15, r3
 800378a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800378e:	ed97 7a00 	vldr	s14, [r7]
 8003792:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003796:	4b08      	ldr	r3, [pc, #32]	; (80037b8 <velocity+0xbc>)
 8003798:	edc3 7a05 	vstr	s15, [r3, #20]

	QEIData.data[1] = QEIData.data[0];
 800379c:	4b06      	ldr	r3, [pc, #24]	; (80037b8 <velocity+0xbc>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a05      	ldr	r2, [pc, #20]	; (80037b8 <velocity+0xbc>)
 80037a2:	6053      	str	r3, [r2, #4]
	QEIData.timestamp[1] = QEIData.timestamp[0];
 80037a4:	4b04      	ldr	r3, [pc, #16]	; (80037b8 <velocity+0xbc>)
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	4a03      	ldr	r2, [pc, #12]	; (80037b8 <velocity+0xbc>)
 80037aa:	60d3      	str	r3, [r2, #12]

}
 80037ac:	bf00      	nop
 80037ae:	3708      	adds	r7, #8
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}
 80037b4:	2000042c 	.word	0x2000042c
 80037b8:	20000fb0 	.word	0x20000fb0
 80037bc:	20001028 	.word	0x20001028
 80037c0:	443b8000 	.word	0x443b8000
 80037c4:	000f4240 	.word	0x000f4240

080037c8 <accelerate>:
void accelerate(){
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b082      	sub	sp, #8
 80037cc:	af00      	add	r7, sp, #0
	QEIAcc.data[0] = speed;
 80037ce:	4b20      	ldr	r3, [pc, #128]	; (8003850 <accelerate+0x88>)
 80037d0:	edd3 7a00 	vldr	s15, [r3]
 80037d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80037d8:	ee17 2a90 	vmov	r2, s15
 80037dc:	4b1d      	ldr	r3, [pc, #116]	; (8003854 <accelerate+0x8c>)
 80037de:	601a      	str	r2, [r3, #0]
	QEIAcc.timestamp[0] = micros();
 80037e0:	f000 f856 	bl	8003890 <micros>
 80037e4:	4602      	mov	r2, r0
 80037e6:	460b      	mov	r3, r1
 80037e8:	4b1a      	ldr	r3, [pc, #104]	; (8003854 <accelerate+0x8c>)
 80037ea:	609a      	str	r2, [r3, #8]

	int32_t diffposition = QEIAcc.data[0] - QEIAcc.data[1];
 80037ec:	4b19      	ldr	r3, [pc, #100]	; (8003854 <accelerate+0x8c>)
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	4b18      	ldr	r3, [pc, #96]	; (8003854 <accelerate+0x8c>)
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	1ad3      	subs	r3, r2, r3
 80037f6:	607b      	str	r3, [r7, #4]
	float difftime = QEIAcc.timestamp[0] - QEIAcc.timestamp[1];
 80037f8:	4b16      	ldr	r3, [pc, #88]	; (8003854 <accelerate+0x8c>)
 80037fa:	689a      	ldr	r2, [r3, #8]
 80037fc:	4b15      	ldr	r3, [pc, #84]	; (8003854 <accelerate+0x8c>)
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	1ad3      	subs	r3, r2, r3
 8003802:	ee07 3a90 	vmov	s15, r3
 8003806:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800380a:	edc7 7a00 	vstr	s15, [r7]
	difftime = difftime/1000000;
 800380e:	ed97 7a00 	vldr	s14, [r7]
 8003812:	eddf 6a11 	vldr	s13, [pc, #68]	; 8003858 <accelerate+0x90>
 8003816:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800381a:	edc7 7a00 	vstr	s15, [r7]

	QEIAcc.QEIVelocity = (diffposition/difftime);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	ee07 3a90 	vmov	s15, r3
 8003824:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003828:	ed97 7a00 	vldr	s14, [r7]
 800382c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003830:	4b08      	ldr	r3, [pc, #32]	; (8003854 <accelerate+0x8c>)
 8003832:	edc3 7a05 	vstr	s15, [r3, #20]

	QEIAcc.data[1] = QEIAcc.data[0];
 8003836:	4b07      	ldr	r3, [pc, #28]	; (8003854 <accelerate+0x8c>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a06      	ldr	r2, [pc, #24]	; (8003854 <accelerate+0x8c>)
 800383c:	6053      	str	r3, [r2, #4]
	QEIAcc.timestamp[1] = QEIAcc.timestamp[0];
 800383e:	4b05      	ldr	r3, [pc, #20]	; (8003854 <accelerate+0x8c>)
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	4a04      	ldr	r2, [pc, #16]	; (8003854 <accelerate+0x8c>)
 8003844:	60d3      	str	r3, [r2, #12]
}
 8003846:	bf00      	nop
 8003848:	3708      	adds	r7, #8
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	20000f88 	.word	0x20000f88
 8003854:	20000fc8 	.word	0x20000fc8
 8003858:	49742400 	.word	0x49742400

0800385c <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800385c:	b4b0      	push	{r4, r5, r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
	if(htim == &htim5){
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	4a08      	ldr	r2, [pc, #32]	; (8003888 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d108      	bne.n	800387e <HAL_TIM_PeriodElapsedCallback+0x22>
		_micros += UINT32_MAX;
 800386c:	4b07      	ldr	r3, [pc, #28]	; (800388c <HAL_TIM_PeriodElapsedCallback+0x30>)
 800386e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003872:	1e54      	subs	r4, r2, #1
 8003874:	f143 0500 	adc.w	r5, r3, #0
 8003878:	4b04      	ldr	r3, [pc, #16]	; (800388c <HAL_TIM_PeriodElapsedCallback+0x30>)
 800387a:	e9c3 4500 	strd	r4, r5, [r3]
	}
}
 800387e:	bf00      	nop
 8003880:	370c      	adds	r7, #12
 8003882:	46bd      	mov	sp, r7
 8003884:	bcb0      	pop	{r4, r5, r7}
 8003886:	4770      	bx	lr
 8003888:	20000648 	.word	0x20000648
 800388c:	20000fe0 	.word	0x20000fe0

08003890 <micros>:
uint64_t micros(){
 8003890:	b4b0      	push	{r4, r5, r7}
 8003892:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim5)+_micros;
 8003894:	4b09      	ldr	r3, [pc, #36]	; (80038bc <micros+0x2c>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800389a:	2200      	movs	r2, #0
 800389c:	4618      	mov	r0, r3
 800389e:	4611      	mov	r1, r2
 80038a0:	4b07      	ldr	r3, [pc, #28]	; (80038c0 <micros+0x30>)
 80038a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038a6:	1884      	adds	r4, r0, r2
 80038a8:	eb41 0503 	adc.w	r5, r1, r3
 80038ac:	4622      	mov	r2, r4
 80038ae:	462b      	mov	r3, r5
}
 80038b0:	4610      	mov	r0, r2
 80038b2:	4619      	mov	r1, r3
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bcb0      	pop	{r4, r5, r7}
 80038b8:	4770      	bx	lr
 80038ba:	bf00      	nop
 80038bc:	20000648 	.word	0x20000648
 80038c0:	20000fe0 	.word	0x20000fe0
 80038c4:	00000000 	.word	0x00000000

080038c8 <main_Qubic>:
void main_Qubic(float start_p,float stop_p,float start_v,float stop_v)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b08a      	sub	sp, #40	; 0x28
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	ed87 0a03 	vstr	s0, [r7, #12]
 80038d2:	edc7 0a02 	vstr	s1, [r7, #8]
 80038d6:	ed87 1a01 	vstr	s2, [r7, #4]
 80038da:	edc7 1a00 	vstr	s3, [r7]
  emxArray_real_T *q_acc;
  emxArray_real_T *q_position;
  emxArray_real_T *q_velocity;
  double q_k1_tmp;
  /* Initialize function 'Qubic' input arguments. */
  q_k1_tmp = argInit_real_T();
 80038de:	f7fe fbd9 	bl	8002094 <argInit_real_T>
 80038e2:	ed87 0b08 	vstr	d0, [r7, #32]
  /* Call the entry-point 'Qubic'. */
  emxInitArray_real_T(&q_position, 2);
 80038e6:	f107 0318 	add.w	r3, r7, #24
 80038ea:	2102      	movs	r1, #2
 80038ec:	4618      	mov	r0, r3
 80038ee:	f7fe fae3 	bl	8001eb8 <emxInitArray_real_T>
  emxInitArray_real_T(&q_velocity, 2);
 80038f2:	f107 0314 	add.w	r3, r7, #20
 80038f6:	2102      	movs	r1, #2
 80038f8:	4618      	mov	r0, r3
 80038fa:	f7fe fadd 	bl	8001eb8 <emxInitArray_real_T>
  emxInitArray_real_T(&q_acc, 2);
 80038fe:	f107 031c 	add.w	r3, r7, #28
 8003902:	2102      	movs	r1, #2
 8003904:	4618      	mov	r0, r3
 8003906:	f7fe fad7 	bl	8001eb8 <emxInitArray_real_T>
  Qubic(0, 650, 0, 400, 0.5, q_position,
 800390a:	69bb      	ldr	r3, [r7, #24]
 800390c:	6979      	ldr	r1, [r7, #20]
 800390e:	69fa      	ldr	r2, [r7, #28]
 8003910:	4618      	mov	r0, r3
 8003912:	ed9f 4b13 	vldr	d4, [pc, #76]	; 8003960 <main_Qubic+0x98>
 8003916:	ed9f 3b14 	vldr	d3, [pc, #80]	; 8003968 <main_Qubic+0xa0>
 800391a:	ed9f 2b15 	vldr	d2, [pc, #84]	; 8003970 <main_Qubic+0xa8>
 800391e:	ed9f 1b16 	vldr	d1, [pc, #88]	; 8003978 <main_Qubic+0xb0>
 8003922:	ed9f 0b13 	vldr	d0, [pc, #76]	; 8003970 <main_Qubic+0xa8>
 8003926:	f7fd ff37 	bl	8001798 <Qubic>
        q_velocity, q_acc);
  q_positionN = q_position;
 800392a:	69bb      	ldr	r3, [r7, #24]
 800392c:	4a14      	ldr	r2, [pc, #80]	; (8003980 <main_Qubic+0xb8>)
 800392e:	6013      	str	r3, [r2, #0]
  q_velocityN = q_velocity;
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	4a14      	ldr	r2, [pc, #80]	; (8003984 <main_Qubic+0xbc>)
 8003934:	6013      	str	r3, [r2, #0]
  q_accN = q_acc;
 8003936:	69fb      	ldr	r3, [r7, #28]
 8003938:	4a13      	ldr	r2, [pc, #76]	; (8003988 <main_Qubic+0xc0>)
 800393a:	6013      	str	r3, [r2, #0]
  emxDestroyArray_real_T(q_position);
 800393c:	69bb      	ldr	r3, [r7, #24]
 800393e:	4618      	mov	r0, r3
 8003940:	f7fe faae 	bl	8001ea0 <emxDestroyArray_real_T>
  emxDestroyArray_real_T(q_velocity);
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	4618      	mov	r0, r3
 8003948:	f7fe faaa 	bl	8001ea0 <emxDestroyArray_real_T>
  emxDestroyArray_real_T(q_acc);
 800394c:	69fb      	ldr	r3, [r7, #28]
 800394e:	4618      	mov	r0, r3
 8003950:	f7fe faa6 	bl	8001ea0 <emxDestroyArray_real_T>
}
 8003954:	bf00      	nop
 8003956:	3728      	adds	r7, #40	; 0x28
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}
 800395c:	f3af 8000 	nop.w
 8003960:	00000000 	.word	0x00000000
 8003964:	3fe00000 	.word	0x3fe00000
 8003968:	00000000 	.word	0x00000000
 800396c:	40790000 	.word	0x40790000
	...
 800397c:	40845000 	.word	0x40845000
 8003980:	20000fec 	.word	0x20000fec
 8003984:	20000fe8 	.word	0x20000fe8
 8003988:	20000ff0 	.word	0x20000ff0

0800398c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800398c:	b480      	push	{r7}
 800398e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003990:	b672      	cpsid	i
}
 8003992:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003994:	e7fe      	b.n	8003994 <Error_Handler+0x8>
	...

08003998 <rtIsInf>:
 * Function: rtIsInf ==================================================
 *  Abstract:
 *  Test if value is infinite
 */
boolean_T rtIsInf(real_T value)
{
 8003998:	b5f0      	push	{r4, r5, r6, r7, lr}
 800399a:	b083      	sub	sp, #12
 800399c:	af00      	add	r7, sp, #0
 800399e:	ed87 0b00 	vstr	d0, [r7]
  return (isinf(value) != 0U);
 80039a2:	683c      	ldr	r4, [r7, #0]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80039aa:	2301      	movs	r3, #1
 80039ac:	461e      	mov	r6, r3
 80039ae:	f04f 32ff 	mov.w	r2, #4294967295
 80039b2:	4b0f      	ldr	r3, [pc, #60]	; (80039f0 <rtIsInf+0x58>)
 80039b4:	4620      	mov	r0, r4
 80039b6:	4629      	mov	r1, r5
 80039b8:	f7fd f864 	bl	8000a84 <__aeabi_dcmpun>
 80039bc:	4603      	mov	r3, r0
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d10b      	bne.n	80039da <rtIsInf+0x42>
 80039c2:	f04f 32ff 	mov.w	r2, #4294967295
 80039c6:	4b0a      	ldr	r3, [pc, #40]	; (80039f0 <rtIsInf+0x58>)
 80039c8:	4620      	mov	r0, r4
 80039ca:	4629      	mov	r1, r5
 80039cc:	f7fd f83c 	bl	8000a48 <__aeabi_dcmple>
 80039d0:	4603      	mov	r3, r0
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d101      	bne.n	80039da <rtIsInf+0x42>
 80039d6:	2300      	movs	r3, #0
 80039d8:	461e      	mov	r6, r3
 80039da:	b2f3      	uxtb	r3, r6
 80039dc:	f083 0301 	eor.w	r3, r3, #1
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	f003 0301 	and.w	r3, r3, #1
 80039e6:	b2db      	uxtb	r3, r3
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	370c      	adds	r7, #12
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039f0:	7fefffff 	.word	0x7fefffff

080039f4 <rtIsNaN>:
 * Function: rtIsNaN ==================================================
 *  Abstract:
 *  Test if value is not a number
 */
boolean_T rtIsNaN(real_T value)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b082      	sub	sp, #8
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	ed87 0b00 	vstr	d0, [r7]
  return (isnan(value) != 0U);
 80039fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a02:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003a06:	f7fd f83d 	bl	8000a84 <__aeabi_dcmpun>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d001      	beq.n	8003a14 <rtIsNaN+0x20>
 8003a10:	2301      	movs	r3, #1
 8003a12:	e000      	b.n	8003a16 <rtIsNaN+0x22>
 8003a14:	2300      	movs	r3, #0
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	3708      	adds	r7, #8
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}
	...

08003a20 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b082      	sub	sp, #8
 8003a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a26:	2300      	movs	r3, #0
 8003a28:	607b      	str	r3, [r7, #4]
 8003a2a:	4b10      	ldr	r3, [pc, #64]	; (8003a6c <HAL_MspInit+0x4c>)
 8003a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a2e:	4a0f      	ldr	r2, [pc, #60]	; (8003a6c <HAL_MspInit+0x4c>)
 8003a30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a34:	6453      	str	r3, [r2, #68]	; 0x44
 8003a36:	4b0d      	ldr	r3, [pc, #52]	; (8003a6c <HAL_MspInit+0x4c>)
 8003a38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a3e:	607b      	str	r3, [r7, #4]
 8003a40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a42:	2300      	movs	r3, #0
 8003a44:	603b      	str	r3, [r7, #0]
 8003a46:	4b09      	ldr	r3, [pc, #36]	; (8003a6c <HAL_MspInit+0x4c>)
 8003a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a4a:	4a08      	ldr	r2, [pc, #32]	; (8003a6c <HAL_MspInit+0x4c>)
 8003a4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a50:	6413      	str	r3, [r2, #64]	; 0x40
 8003a52:	4b06      	ldr	r3, [pc, #24]	; (8003a6c <HAL_MspInit+0x4c>)
 8003a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a5a:	603b      	str	r3, [r7, #0]
 8003a5c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003a5e:	2007      	movs	r0, #7
 8003a60:	f001 f866 	bl	8004b30 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a64:	bf00      	nop
 8003a66:	3708      	adds	r7, #8
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bd80      	pop	{r7, pc}
 8003a6c:	40023800 	.word	0x40023800

08003a70 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b08a      	sub	sp, #40	; 0x28
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a78:	f107 0314 	add.w	r3, r7, #20
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	601a      	str	r2, [r3, #0]
 8003a80:	605a      	str	r2, [r3, #4]
 8003a82:	609a      	str	r2, [r3, #8]
 8003a84:	60da      	str	r2, [r3, #12]
 8003a86:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a2f      	ldr	r2, [pc, #188]	; (8003b4c <HAL_ADC_MspInit+0xdc>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d157      	bne.n	8003b42 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003a92:	2300      	movs	r3, #0
 8003a94:	613b      	str	r3, [r7, #16]
 8003a96:	4b2e      	ldr	r3, [pc, #184]	; (8003b50 <HAL_ADC_MspInit+0xe0>)
 8003a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a9a:	4a2d      	ldr	r2, [pc, #180]	; (8003b50 <HAL_ADC_MspInit+0xe0>)
 8003a9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003aa0:	6453      	str	r3, [r2, #68]	; 0x44
 8003aa2:	4b2b      	ldr	r3, [pc, #172]	; (8003b50 <HAL_ADC_MspInit+0xe0>)
 8003aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003aaa:	613b      	str	r3, [r7, #16]
 8003aac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003aae:	2300      	movs	r3, #0
 8003ab0:	60fb      	str	r3, [r7, #12]
 8003ab2:	4b27      	ldr	r3, [pc, #156]	; (8003b50 <HAL_ADC_MspInit+0xe0>)
 8003ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ab6:	4a26      	ldr	r2, [pc, #152]	; (8003b50 <HAL_ADC_MspInit+0xe0>)
 8003ab8:	f043 0302 	orr.w	r3, r3, #2
 8003abc:	6313      	str	r3, [r2, #48]	; 0x30
 8003abe:	4b24      	ldr	r3, [pc, #144]	; (8003b50 <HAL_ADC_MspInit+0xe0>)
 8003ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ac2:	f003 0302 	and.w	r3, r3, #2
 8003ac6:	60fb      	str	r3, [r7, #12]
 8003ac8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = Joystick_X_Pin|Joystick_Y_Pin;
 8003aca:	2303      	movs	r3, #3
 8003acc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ad6:	f107 0314 	add.w	r3, r7, #20
 8003ada:	4619      	mov	r1, r3
 8003adc:	481d      	ldr	r0, [pc, #116]	; (8003b54 <HAL_ADC_MspInit+0xe4>)
 8003ade:	f001 fc77 	bl	80053d0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8003ae2:	4b1d      	ldr	r3, [pc, #116]	; (8003b58 <HAL_ADC_MspInit+0xe8>)
 8003ae4:	4a1d      	ldr	r2, [pc, #116]	; (8003b5c <HAL_ADC_MspInit+0xec>)
 8003ae6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003ae8:	4b1b      	ldr	r3, [pc, #108]	; (8003b58 <HAL_ADC_MspInit+0xe8>)
 8003aea:	2200      	movs	r2, #0
 8003aec:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003aee:	4b1a      	ldr	r3, [pc, #104]	; (8003b58 <HAL_ADC_MspInit+0xe8>)
 8003af0:	2200      	movs	r2, #0
 8003af2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003af4:	4b18      	ldr	r3, [pc, #96]	; (8003b58 <HAL_ADC_MspInit+0xe8>)
 8003af6:	2200      	movs	r2, #0
 8003af8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003afa:	4b17      	ldr	r3, [pc, #92]	; (8003b58 <HAL_ADC_MspInit+0xe8>)
 8003afc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003b00:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003b02:	4b15      	ldr	r3, [pc, #84]	; (8003b58 <HAL_ADC_MspInit+0xe8>)
 8003b04:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003b08:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003b0a:	4b13      	ldr	r3, [pc, #76]	; (8003b58 <HAL_ADC_MspInit+0xe8>)
 8003b0c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003b10:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003b12:	4b11      	ldr	r3, [pc, #68]	; (8003b58 <HAL_ADC_MspInit+0xe8>)
 8003b14:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003b18:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003b1a:	4b0f      	ldr	r3, [pc, #60]	; (8003b58 <HAL_ADC_MspInit+0xe8>)
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003b20:	4b0d      	ldr	r3, [pc, #52]	; (8003b58 <HAL_ADC_MspInit+0xe8>)
 8003b22:	2200      	movs	r2, #0
 8003b24:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003b26:	480c      	ldr	r0, [pc, #48]	; (8003b58 <HAL_ADC_MspInit+0xe8>)
 8003b28:	f001 f844 	bl	8004bb4 <HAL_DMA_Init>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d001      	beq.n	8003b36 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8003b32:	f7ff ff2b 	bl	800398c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	4a07      	ldr	r2, [pc, #28]	; (8003b58 <HAL_ADC_MspInit+0xe8>)
 8003b3a:	639a      	str	r2, [r3, #56]	; 0x38
 8003b3c:	4a06      	ldr	r2, [pc, #24]	; (8003b58 <HAL_ADC_MspInit+0xe8>)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003b42:	bf00      	nop
 8003b44:	3728      	adds	r7, #40	; 0x28
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	40012000 	.word	0x40012000
 8003b50:	40023800 	.word	0x40023800
 8003b54:	40020400 	.word	0x40020400
 8003b58:	20000378 	.word	0x20000378
 8003b5c:	40026410 	.word	0x40026410

08003b60 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b08a      	sub	sp, #40	; 0x28
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b68:	f107 0314 	add.w	r3, r7, #20
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	601a      	str	r2, [r3, #0]
 8003b70:	605a      	str	r2, [r3, #4]
 8003b72:	609a      	str	r2, [r3, #8]
 8003b74:	60da      	str	r2, [r3, #12]
 8003b76:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a19      	ldr	r2, [pc, #100]	; (8003be4 <HAL_I2C_MspInit+0x84>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d12c      	bne.n	8003bdc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b82:	2300      	movs	r3, #0
 8003b84:	613b      	str	r3, [r7, #16]
 8003b86:	4b18      	ldr	r3, [pc, #96]	; (8003be8 <HAL_I2C_MspInit+0x88>)
 8003b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b8a:	4a17      	ldr	r2, [pc, #92]	; (8003be8 <HAL_I2C_MspInit+0x88>)
 8003b8c:	f043 0302 	orr.w	r3, r3, #2
 8003b90:	6313      	str	r3, [r2, #48]	; 0x30
 8003b92:	4b15      	ldr	r3, [pc, #84]	; (8003be8 <HAL_I2C_MspInit+0x88>)
 8003b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b96:	f003 0302 	and.w	r3, r3, #2
 8003b9a:	613b      	str	r3, [r7, #16]
 8003b9c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003b9e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003ba2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003ba4:	2312      	movs	r3, #18
 8003ba6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bac:	2303      	movs	r3, #3
 8003bae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003bb0:	2304      	movs	r3, #4
 8003bb2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bb4:	f107 0314 	add.w	r3, r7, #20
 8003bb8:	4619      	mov	r1, r3
 8003bba:	480c      	ldr	r0, [pc, #48]	; (8003bec <HAL_I2C_MspInit+0x8c>)
 8003bbc:	f001 fc08 	bl	80053d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	60fb      	str	r3, [r7, #12]
 8003bc4:	4b08      	ldr	r3, [pc, #32]	; (8003be8 <HAL_I2C_MspInit+0x88>)
 8003bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc8:	4a07      	ldr	r2, [pc, #28]	; (8003be8 <HAL_I2C_MspInit+0x88>)
 8003bca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003bce:	6413      	str	r3, [r2, #64]	; 0x40
 8003bd0:	4b05      	ldr	r3, [pc, #20]	; (8003be8 <HAL_I2C_MspInit+0x88>)
 8003bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003bd8:	60fb      	str	r3, [r7, #12]
 8003bda:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003bdc:	bf00      	nop
 8003bde:	3728      	adds	r7, #40	; 0x28
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bd80      	pop	{r7, pc}
 8003be4:	40005400 	.word	0x40005400
 8003be8:	40023800 	.word	0x40023800
 8003bec:	40020400 	.word	0x40020400

08003bf0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b08a      	sub	sp, #40	; 0x28
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bf8:	f107 0314 	add.w	r3, r7, #20
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	601a      	str	r2, [r3, #0]
 8003c00:	605a      	str	r2, [r3, #4]
 8003c02:	609a      	str	r2, [r3, #8]
 8003c04:	60da      	str	r2, [r3, #12]
 8003c06:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c10:	d12b      	bne.n	8003c6a <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003c12:	2300      	movs	r3, #0
 8003c14:	613b      	str	r3, [r7, #16]
 8003c16:	4b17      	ldr	r3, [pc, #92]	; (8003c74 <HAL_TIM_Encoder_MspInit+0x84>)
 8003c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c1a:	4a16      	ldr	r2, [pc, #88]	; (8003c74 <HAL_TIM_Encoder_MspInit+0x84>)
 8003c1c:	f043 0301 	orr.w	r3, r3, #1
 8003c20:	6413      	str	r3, [r2, #64]	; 0x40
 8003c22:	4b14      	ldr	r3, [pc, #80]	; (8003c74 <HAL_TIM_Encoder_MspInit+0x84>)
 8003c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c26:	f003 0301 	and.w	r3, r3, #1
 8003c2a:	613b      	str	r3, [r7, #16]
 8003c2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c2e:	2300      	movs	r3, #0
 8003c30:	60fb      	str	r3, [r7, #12]
 8003c32:	4b10      	ldr	r3, [pc, #64]	; (8003c74 <HAL_TIM_Encoder_MspInit+0x84>)
 8003c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c36:	4a0f      	ldr	r2, [pc, #60]	; (8003c74 <HAL_TIM_Encoder_MspInit+0x84>)
 8003c38:	f043 0301 	orr.w	r3, r3, #1
 8003c3c:	6313      	str	r3, [r2, #48]	; 0x30
 8003c3e:	4b0d      	ldr	r3, [pc, #52]	; (8003c74 <HAL_TIM_Encoder_MspInit+0x84>)
 8003c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c42:	f003 0301 	and.w	r3, r3, #1
 8003c46:	60fb      	str	r3, [r7, #12]
 8003c48:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = Encoder_B_Pin|Encoder_A_Pin;
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c4e:	2302      	movs	r3, #2
 8003c50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c52:	2300      	movs	r3, #0
 8003c54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c56:	2300      	movs	r3, #0
 8003c58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c5e:	f107 0314 	add.w	r3, r7, #20
 8003c62:	4619      	mov	r1, r3
 8003c64:	4804      	ldr	r0, [pc, #16]	; (8003c78 <HAL_TIM_Encoder_MspInit+0x88>)
 8003c66:	f001 fbb3 	bl	80053d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003c6a:	bf00      	nop
 8003c6c:	3728      	adds	r7, #40	; 0x28
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}
 8003c72:	bf00      	nop
 8003c74:	40023800 	.word	0x40023800
 8003c78:	40020000 	.word	0x40020000

08003c7c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b086      	sub	sp, #24
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a34      	ldr	r2, [pc, #208]	; (8003d5c <HAL_TIM_Base_MspInit+0xe0>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d116      	bne.n	8003cbc <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003c8e:	2300      	movs	r3, #0
 8003c90:	617b      	str	r3, [r7, #20]
 8003c92:	4b33      	ldr	r3, [pc, #204]	; (8003d60 <HAL_TIM_Base_MspInit+0xe4>)
 8003c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c96:	4a32      	ldr	r2, [pc, #200]	; (8003d60 <HAL_TIM_Base_MspInit+0xe4>)
 8003c98:	f043 0302 	orr.w	r3, r3, #2
 8003c9c:	6413      	str	r3, [r2, #64]	; 0x40
 8003c9e:	4b30      	ldr	r3, [pc, #192]	; (8003d60 <HAL_TIM_Base_MspInit+0xe4>)
 8003ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca2:	f003 0302 	and.w	r3, r3, #2
 8003ca6:	617b      	str	r3, [r7, #20]
 8003ca8:	697b      	ldr	r3, [r7, #20]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003caa:	2200      	movs	r2, #0
 8003cac:	2100      	movs	r1, #0
 8003cae:	201d      	movs	r0, #29
 8003cb0:	f000 ff49 	bl	8004b46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003cb4:	201d      	movs	r0, #29
 8003cb6:	f000 ff62 	bl	8004b7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8003cba:	e04a      	b.n	8003d52 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM4)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a28      	ldr	r2, [pc, #160]	; (8003d64 <HAL_TIM_Base_MspInit+0xe8>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d116      	bne.n	8003cf4 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	613b      	str	r3, [r7, #16]
 8003cca:	4b25      	ldr	r3, [pc, #148]	; (8003d60 <HAL_TIM_Base_MspInit+0xe4>)
 8003ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cce:	4a24      	ldr	r2, [pc, #144]	; (8003d60 <HAL_TIM_Base_MspInit+0xe4>)
 8003cd0:	f043 0304 	orr.w	r3, r3, #4
 8003cd4:	6413      	str	r3, [r2, #64]	; 0x40
 8003cd6:	4b22      	ldr	r3, [pc, #136]	; (8003d60 <HAL_TIM_Base_MspInit+0xe4>)
 8003cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cda:	f003 0304 	and.w	r3, r3, #4
 8003cde:	613b      	str	r3, [r7, #16]
 8003ce0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	2100      	movs	r1, #0
 8003ce6:	201e      	movs	r0, #30
 8003ce8:	f000 ff2d 	bl	8004b46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003cec:	201e      	movs	r0, #30
 8003cee:	f000 ff46 	bl	8004b7e <HAL_NVIC_EnableIRQ>
}
 8003cf2:	e02e      	b.n	8003d52 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM5)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a1b      	ldr	r2, [pc, #108]	; (8003d68 <HAL_TIM_Base_MspInit+0xec>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d10e      	bne.n	8003d1c <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003cfe:	2300      	movs	r3, #0
 8003d00:	60fb      	str	r3, [r7, #12]
 8003d02:	4b17      	ldr	r3, [pc, #92]	; (8003d60 <HAL_TIM_Base_MspInit+0xe4>)
 8003d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d06:	4a16      	ldr	r2, [pc, #88]	; (8003d60 <HAL_TIM_Base_MspInit+0xe4>)
 8003d08:	f043 0308 	orr.w	r3, r3, #8
 8003d0c:	6413      	str	r3, [r2, #64]	; 0x40
 8003d0e:	4b14      	ldr	r3, [pc, #80]	; (8003d60 <HAL_TIM_Base_MspInit+0xe4>)
 8003d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d12:	f003 0308 	and.w	r3, r3, #8
 8003d16:	60fb      	str	r3, [r7, #12]
 8003d18:	68fb      	ldr	r3, [r7, #12]
}
 8003d1a:	e01a      	b.n	8003d52 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM11)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a12      	ldr	r2, [pc, #72]	; (8003d6c <HAL_TIM_Base_MspInit+0xf0>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d115      	bne.n	8003d52 <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8003d26:	2300      	movs	r3, #0
 8003d28:	60bb      	str	r3, [r7, #8]
 8003d2a:	4b0d      	ldr	r3, [pc, #52]	; (8003d60 <HAL_TIM_Base_MspInit+0xe4>)
 8003d2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d2e:	4a0c      	ldr	r2, [pc, #48]	; (8003d60 <HAL_TIM_Base_MspInit+0xe4>)
 8003d30:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d34:	6453      	str	r3, [r2, #68]	; 0x44
 8003d36:	4b0a      	ldr	r3, [pc, #40]	; (8003d60 <HAL_TIM_Base_MspInit+0xe4>)
 8003d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d3a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d3e:	60bb      	str	r3, [r7, #8]
 8003d40:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8003d42:	2200      	movs	r2, #0
 8003d44:	2100      	movs	r1, #0
 8003d46:	201a      	movs	r0, #26
 8003d48:	f000 fefd 	bl	8004b46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8003d4c:	201a      	movs	r0, #26
 8003d4e:	f000 ff16 	bl	8004b7e <HAL_NVIC_EnableIRQ>
}
 8003d52:	bf00      	nop
 8003d54:	3718      	adds	r7, #24
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	bf00      	nop
 8003d5c:	40000400 	.word	0x40000400
 8003d60:	40023800 	.word	0x40023800
 8003d64:	40000800 	.word	0x40000800
 8003d68:	40000c00 	.word	0x40000c00
 8003d6c:	40014800 	.word	0x40014800

08003d70 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b088      	sub	sp, #32
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d78:	f107 030c 	add.w	r3, r7, #12
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	601a      	str	r2, [r3, #0]
 8003d80:	605a      	str	r2, [r3, #4]
 8003d82:	609a      	str	r2, [r3, #8]
 8003d84:	60da      	str	r2, [r3, #12]
 8003d86:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a12      	ldr	r2, [pc, #72]	; (8003dd8 <HAL_TIM_MspPostInit+0x68>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d11d      	bne.n	8003dce <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d92:	2300      	movs	r3, #0
 8003d94:	60bb      	str	r3, [r7, #8]
 8003d96:	4b11      	ldr	r3, [pc, #68]	; (8003ddc <HAL_TIM_MspPostInit+0x6c>)
 8003d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d9a:	4a10      	ldr	r2, [pc, #64]	; (8003ddc <HAL_TIM_MspPostInit+0x6c>)
 8003d9c:	f043 0302 	orr.w	r3, r3, #2
 8003da0:	6313      	str	r3, [r2, #48]	; 0x30
 8003da2:	4b0e      	ldr	r3, [pc, #56]	; (8003ddc <HAL_TIM_MspPostInit+0x6c>)
 8003da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003da6:	f003 0302 	and.w	r3, r3, #2
 8003daa:	60bb      	str	r3, [r7, #8]
 8003dac:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003dae:	2340      	movs	r3, #64	; 0x40
 8003db0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003db2:	2302      	movs	r3, #2
 8003db4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003db6:	2300      	movs	r3, #0
 8003db8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003dbe:	2302      	movs	r3, #2
 8003dc0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003dc2:	f107 030c 	add.w	r3, r7, #12
 8003dc6:	4619      	mov	r1, r3
 8003dc8:	4805      	ldr	r0, [pc, #20]	; (8003de0 <HAL_TIM_MspPostInit+0x70>)
 8003dca:	f001 fb01 	bl	80053d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8003dce:	bf00      	nop
 8003dd0:	3720      	adds	r7, #32
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bd80      	pop	{r7, pc}
 8003dd6:	bf00      	nop
 8003dd8:	40000800 	.word	0x40000800
 8003ddc:	40023800 	.word	0x40023800
 8003de0:	40020400 	.word	0x40020400

08003de4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b08a      	sub	sp, #40	; 0x28
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003dec:	f107 0314 	add.w	r3, r7, #20
 8003df0:	2200      	movs	r2, #0
 8003df2:	601a      	str	r2, [r3, #0]
 8003df4:	605a      	str	r2, [r3, #4]
 8003df6:	609a      	str	r2, [r3, #8]
 8003df8:	60da      	str	r2, [r3, #12]
 8003dfa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a34      	ldr	r2, [pc, #208]	; (8003ed4 <HAL_UART_MspInit+0xf0>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d161      	bne.n	8003eca <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003e06:	2300      	movs	r3, #0
 8003e08:	613b      	str	r3, [r7, #16]
 8003e0a:	4b33      	ldr	r3, [pc, #204]	; (8003ed8 <HAL_UART_MspInit+0xf4>)
 8003e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e0e:	4a32      	ldr	r2, [pc, #200]	; (8003ed8 <HAL_UART_MspInit+0xf4>)
 8003e10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e14:	6413      	str	r3, [r2, #64]	; 0x40
 8003e16:	4b30      	ldr	r3, [pc, #192]	; (8003ed8 <HAL_UART_MspInit+0xf4>)
 8003e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e1e:	613b      	str	r3, [r7, #16]
 8003e20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e22:	2300      	movs	r3, #0
 8003e24:	60fb      	str	r3, [r7, #12]
 8003e26:	4b2c      	ldr	r3, [pc, #176]	; (8003ed8 <HAL_UART_MspInit+0xf4>)
 8003e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e2a:	4a2b      	ldr	r2, [pc, #172]	; (8003ed8 <HAL_UART_MspInit+0xf4>)
 8003e2c:	f043 0301 	orr.w	r3, r3, #1
 8003e30:	6313      	str	r3, [r2, #48]	; 0x30
 8003e32:	4b29      	ldr	r3, [pc, #164]	; (8003ed8 <HAL_UART_MspInit+0xf4>)
 8003e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e36:	f003 0301 	and.w	r3, r3, #1
 8003e3a:	60fb      	str	r3, [r7, #12]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003e3e:	230c      	movs	r3, #12
 8003e40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e42:	2302      	movs	r3, #2
 8003e44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e46:	2300      	movs	r3, #0
 8003e48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e4a:	2303      	movs	r3, #3
 8003e4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003e4e:	2307      	movs	r3, #7
 8003e50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e52:	f107 0314 	add.w	r3, r7, #20
 8003e56:	4619      	mov	r1, r3
 8003e58:	4820      	ldr	r0, [pc, #128]	; (8003edc <HAL_UART_MspInit+0xf8>)
 8003e5a:	f001 fab9 	bl	80053d0 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8003e5e:	4b20      	ldr	r3, [pc, #128]	; (8003ee0 <HAL_UART_MspInit+0xfc>)
 8003e60:	4a20      	ldr	r2, [pc, #128]	; (8003ee4 <HAL_UART_MspInit+0x100>)
 8003e62:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8003e64:	4b1e      	ldr	r3, [pc, #120]	; (8003ee0 <HAL_UART_MspInit+0xfc>)
 8003e66:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003e6a:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003e6c:	4b1c      	ldr	r3, [pc, #112]	; (8003ee0 <HAL_UART_MspInit+0xfc>)
 8003e6e:	2240      	movs	r2, #64	; 0x40
 8003e70:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e72:	4b1b      	ldr	r3, [pc, #108]	; (8003ee0 <HAL_UART_MspInit+0xfc>)
 8003e74:	2200      	movs	r2, #0
 8003e76:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003e78:	4b19      	ldr	r3, [pc, #100]	; (8003ee0 <HAL_UART_MspInit+0xfc>)
 8003e7a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003e7e:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003e80:	4b17      	ldr	r3, [pc, #92]	; (8003ee0 <HAL_UART_MspInit+0xfc>)
 8003e82:	2200      	movs	r2, #0
 8003e84:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003e86:	4b16      	ldr	r3, [pc, #88]	; (8003ee0 <HAL_UART_MspInit+0xfc>)
 8003e88:	2200      	movs	r2, #0
 8003e8a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003e8c:	4b14      	ldr	r3, [pc, #80]	; (8003ee0 <HAL_UART_MspInit+0xfc>)
 8003e8e:	2200      	movs	r2, #0
 8003e90:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003e92:	4b13      	ldr	r3, [pc, #76]	; (8003ee0 <HAL_UART_MspInit+0xfc>)
 8003e94:	2200      	movs	r2, #0
 8003e96:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003e98:	4b11      	ldr	r3, [pc, #68]	; (8003ee0 <HAL_UART_MspInit+0xfc>)
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003e9e:	4810      	ldr	r0, [pc, #64]	; (8003ee0 <HAL_UART_MspInit+0xfc>)
 8003ea0:	f000 fe88 	bl	8004bb4 <HAL_DMA_Init>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d001      	beq.n	8003eae <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8003eaa:	f7ff fd6f 	bl	800398c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	4a0b      	ldr	r2, [pc, #44]	; (8003ee0 <HAL_UART_MspInit+0xfc>)
 8003eb2:	635a      	str	r2, [r3, #52]	; 0x34
 8003eb4:	4a0a      	ldr	r2, [pc, #40]	; (8003ee0 <HAL_UART_MspInit+0xfc>)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003eba:	2200      	movs	r2, #0
 8003ebc:	2100      	movs	r1, #0
 8003ebe:	2026      	movs	r0, #38	; 0x26
 8003ec0:	f000 fe41 	bl	8004b46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003ec4:	2026      	movs	r0, #38	; 0x26
 8003ec6:	f000 fe5a 	bl	8004b7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003eca:	bf00      	nop
 8003ecc:	3728      	adds	r7, #40	; 0x28
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	bf00      	nop
 8003ed4:	40004400 	.word	0x40004400
 8003ed8:	40023800 	.word	0x40023800
 8003edc:	40020000 	.word	0x40020000
 8003ee0:	20000824 	.word	0x20000824
 8003ee4:	400260a0 	.word	0x400260a0

08003ee8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003eec:	e7fe      	b.n	8003eec <NMI_Handler+0x4>

08003eee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003eee:	b480      	push	{r7}
 8003ef0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003ef2:	e7fe      	b.n	8003ef2 <HardFault_Handler+0x4>

08003ef4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ef8:	e7fe      	b.n	8003ef8 <MemManage_Handler+0x4>

08003efa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003efa:	b480      	push	{r7}
 8003efc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003efe:	e7fe      	b.n	8003efe <BusFault_Handler+0x4>

08003f00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003f00:	b480      	push	{r7}
 8003f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003f04:	e7fe      	b.n	8003f04 <UsageFault_Handler+0x4>

08003f06 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003f06:	b480      	push	{r7}
 8003f08:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003f0a:	bf00      	nop
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f12:	4770      	bx	lr

08003f14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003f14:	b480      	push	{r7}
 8003f16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003f18:	bf00      	nop
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f20:	4770      	bx	lr

08003f22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003f22:	b480      	push	{r7}
 8003f24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003f26:	bf00      	nop
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2e:	4770      	bx	lr

08003f30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f34:	f000 f90a 	bl	800414c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f38:	bf00      	nop
 8003f3a:	bd80      	pop	{r7, pc}

08003f3c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003f40:	4802      	ldr	r0, [pc, #8]	; (8003f4c <DMA1_Stream6_IRQHandler+0x10>)
 8003f42:	f000 ffcf 	bl	8004ee4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8003f46:	bf00      	nop
 8003f48:	bd80      	pop	{r7, pc}
 8003f4a:	bf00      	nop
 8003f4c:	20000824 	.word	0x20000824

08003f50 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8003f54:	4802      	ldr	r0, [pc, #8]	; (8003f60 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8003f56:	f002 fe7d 	bl	8006c54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8003f5a:	bf00      	nop
 8003f5c:	bd80      	pop	{r7, pc}
 8003f5e:	bf00      	nop
 8003f60:	200006fc 	.word	0x200006fc

08003f64 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003f68:	4802      	ldr	r0, [pc, #8]	; (8003f74 <TIM3_IRQHandler+0x10>)
 8003f6a:	f002 fe73 	bl	8006c54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003f6e:	bf00      	nop
 8003f70:	bd80      	pop	{r7, pc}
 8003f72:	bf00      	nop
 8003f74:	200004e0 	.word	0x200004e0

08003f78 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003f7c:	4802      	ldr	r0, [pc, #8]	; (8003f88 <TIM4_IRQHandler+0x10>)
 8003f7e:	f002 fe69 	bl	8006c54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003f82:	bf00      	nop
 8003f84:	bd80      	pop	{r7, pc}
 8003f86:	bf00      	nop
 8003f88:	20000594 	.word	0x20000594

08003f8c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003f90:	4802      	ldr	r0, [pc, #8]	; (8003f9c <USART2_IRQHandler+0x10>)
 8003f92:	f004 f915 	bl	80081c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003f96:	bf00      	nop
 8003f98:	bd80      	pop	{r7, pc}
 8003f9a:	bf00      	nop
 8003f9c:	200007b0 	.word	0x200007b0

08003fa0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8003fa4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003fa8:	f001 fbb0 	bl	800570c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003fac:	bf00      	nop
 8003fae:	bd80      	pop	{r7, pc}

08003fb0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003fb4:	4802      	ldr	r0, [pc, #8]	; (8003fc0 <DMA2_Stream0_IRQHandler+0x10>)
 8003fb6:	f000 ff95 	bl	8004ee4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003fba:	bf00      	nop
 8003fbc:	bd80      	pop	{r7, pc}
 8003fbe:	bf00      	nop
 8003fc0:	20000378 	.word	0x20000378

08003fc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b086      	sub	sp, #24
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003fcc:	4a14      	ldr	r2, [pc, #80]	; (8004020 <_sbrk+0x5c>)
 8003fce:	4b15      	ldr	r3, [pc, #84]	; (8004024 <_sbrk+0x60>)
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003fd8:	4b13      	ldr	r3, [pc, #76]	; (8004028 <_sbrk+0x64>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d102      	bne.n	8003fe6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003fe0:	4b11      	ldr	r3, [pc, #68]	; (8004028 <_sbrk+0x64>)
 8003fe2:	4a12      	ldr	r2, [pc, #72]	; (800402c <_sbrk+0x68>)
 8003fe4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003fe6:	4b10      	ldr	r3, [pc, #64]	; (8004028 <_sbrk+0x64>)
 8003fe8:	681a      	ldr	r2, [r3, #0]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	4413      	add	r3, r2
 8003fee:	693a      	ldr	r2, [r7, #16]
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	d207      	bcs.n	8004004 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003ff4:	f005 f932 	bl	800925c <__errno>
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	220c      	movs	r2, #12
 8003ffc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003ffe:	f04f 33ff 	mov.w	r3, #4294967295
 8004002:	e009      	b.n	8004018 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004004:	4b08      	ldr	r3, [pc, #32]	; (8004028 <_sbrk+0x64>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800400a:	4b07      	ldr	r3, [pc, #28]	; (8004028 <_sbrk+0x64>)
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	4413      	add	r3, r2
 8004012:	4a05      	ldr	r2, [pc, #20]	; (8004028 <_sbrk+0x64>)
 8004014:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004016:	68fb      	ldr	r3, [r7, #12]
}
 8004018:	4618      	mov	r0, r3
 800401a:	3718      	adds	r7, #24
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}
 8004020:	20020000 	.word	0x20020000
 8004024:	00000400 	.word	0x00000400
 8004028:	20001050 	.word	0x20001050
 800402c:	20001068 	.word	0x20001068

08004030 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004030:	b480      	push	{r7}
 8004032:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004034:	4b06      	ldr	r3, [pc, #24]	; (8004050 <SystemInit+0x20>)
 8004036:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800403a:	4a05      	ldr	r2, [pc, #20]	; (8004050 <SystemInit+0x20>)
 800403c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004040:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004044:	bf00      	nop
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr
 800404e:	bf00      	nop
 8004050:	e000ed00 	.word	0xe000ed00

08004054 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004054:	f8df d034 	ldr.w	sp, [pc, #52]	; 800408c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004058:	480d      	ldr	r0, [pc, #52]	; (8004090 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800405a:	490e      	ldr	r1, [pc, #56]	; (8004094 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800405c:	4a0e      	ldr	r2, [pc, #56]	; (8004098 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800405e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004060:	e002      	b.n	8004068 <LoopCopyDataInit>

08004062 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004062:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004064:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004066:	3304      	adds	r3, #4

08004068 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004068:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800406a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800406c:	d3f9      	bcc.n	8004062 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800406e:	4a0b      	ldr	r2, [pc, #44]	; (800409c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004070:	4c0b      	ldr	r4, [pc, #44]	; (80040a0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004072:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004074:	e001      	b.n	800407a <LoopFillZerobss>

08004076 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004076:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004078:	3204      	adds	r2, #4

0800407a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800407a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800407c:	d3fb      	bcc.n	8004076 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800407e:	f7ff ffd7 	bl	8004030 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004082:	f005 f8f1 	bl	8009268 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004086:	f7fe f815 	bl	80020b4 <main>
  bx  lr    
 800408a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800408c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004090:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004094:	20000310 	.word	0x20000310
  ldr r2, =_sidata
 8004098:	0800bb70 	.word	0x0800bb70
  ldr r2, =_sbss
 800409c:	20000310 	.word	0x20000310
  ldr r4, =_ebss
 80040a0:	20001068 	.word	0x20001068

080040a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80040a4:	e7fe      	b.n	80040a4 <ADC_IRQHandler>
	...

080040a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80040ac:	4b0e      	ldr	r3, [pc, #56]	; (80040e8 <HAL_Init+0x40>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a0d      	ldr	r2, [pc, #52]	; (80040e8 <HAL_Init+0x40>)
 80040b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80040b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80040b8:	4b0b      	ldr	r3, [pc, #44]	; (80040e8 <HAL_Init+0x40>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a0a      	ldr	r2, [pc, #40]	; (80040e8 <HAL_Init+0x40>)
 80040be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80040c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80040c4:	4b08      	ldr	r3, [pc, #32]	; (80040e8 <HAL_Init+0x40>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a07      	ldr	r2, [pc, #28]	; (80040e8 <HAL_Init+0x40>)
 80040ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80040d0:	2003      	movs	r0, #3
 80040d2:	f000 fd2d 	bl	8004b30 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80040d6:	2000      	movs	r0, #0
 80040d8:	f000 f808 	bl	80040ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80040dc:	f7ff fca0 	bl	8003a20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80040e0:	2300      	movs	r3, #0
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop
 80040e8:	40023c00 	.word	0x40023c00

080040ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b082      	sub	sp, #8
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80040f4:	4b12      	ldr	r3, [pc, #72]	; (8004140 <HAL_InitTick+0x54>)
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	4b12      	ldr	r3, [pc, #72]	; (8004144 <HAL_InitTick+0x58>)
 80040fa:	781b      	ldrb	r3, [r3, #0]
 80040fc:	4619      	mov	r1, r3
 80040fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004102:	fbb3 f3f1 	udiv	r3, r3, r1
 8004106:	fbb2 f3f3 	udiv	r3, r2, r3
 800410a:	4618      	mov	r0, r3
 800410c:	f000 fd45 	bl	8004b9a <HAL_SYSTICK_Config>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d001      	beq.n	800411a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	e00e      	b.n	8004138 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2b0f      	cmp	r3, #15
 800411e:	d80a      	bhi.n	8004136 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004120:	2200      	movs	r2, #0
 8004122:	6879      	ldr	r1, [r7, #4]
 8004124:	f04f 30ff 	mov.w	r0, #4294967295
 8004128:	f000 fd0d 	bl	8004b46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800412c:	4a06      	ldr	r2, [pc, #24]	; (8004148 <HAL_InitTick+0x5c>)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004132:	2300      	movs	r3, #0
 8004134:	e000      	b.n	8004138 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004136:	2301      	movs	r3, #1
}
 8004138:	4618      	mov	r0, r3
 800413a:	3708      	adds	r7, #8
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}
 8004140:	200002a0 	.word	0x200002a0
 8004144:	200002a8 	.word	0x200002a8
 8004148:	200002a4 	.word	0x200002a4

0800414c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800414c:	b480      	push	{r7}
 800414e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004150:	4b06      	ldr	r3, [pc, #24]	; (800416c <HAL_IncTick+0x20>)
 8004152:	781b      	ldrb	r3, [r3, #0]
 8004154:	461a      	mov	r2, r3
 8004156:	4b06      	ldr	r3, [pc, #24]	; (8004170 <HAL_IncTick+0x24>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4413      	add	r3, r2
 800415c:	4a04      	ldr	r2, [pc, #16]	; (8004170 <HAL_IncTick+0x24>)
 800415e:	6013      	str	r3, [r2, #0]
}
 8004160:	bf00      	nop
 8004162:	46bd      	mov	sp, r7
 8004164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004168:	4770      	bx	lr
 800416a:	bf00      	nop
 800416c:	200002a8 	.word	0x200002a8
 8004170:	20001054 	.word	0x20001054

08004174 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004174:	b480      	push	{r7}
 8004176:	af00      	add	r7, sp, #0
  return uwTick;
 8004178:	4b03      	ldr	r3, [pc, #12]	; (8004188 <HAL_GetTick+0x14>)
 800417a:	681b      	ldr	r3, [r3, #0]
}
 800417c:	4618      	mov	r0, r3
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr
 8004186:	bf00      	nop
 8004188:	20001054 	.word	0x20001054

0800418c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b084      	sub	sp, #16
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004194:	2300      	movs	r3, #0
 8004196:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d101      	bne.n	80041a2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e033      	b.n	800420a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d109      	bne.n	80041be <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f7ff fc60 	bl	8003a70 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2200      	movs	r2, #0
 80041b4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2200      	movs	r2, #0
 80041ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c2:	f003 0310 	and.w	r3, r3, #16
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d118      	bne.n	80041fc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ce:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80041d2:	f023 0302 	bic.w	r3, r3, #2
 80041d6:	f043 0202 	orr.w	r2, r3, #2
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f000 fa58 	bl	8004694 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2200      	movs	r2, #0
 80041e8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ee:	f023 0303 	bic.w	r3, r3, #3
 80041f2:	f043 0201 	orr.w	r2, r3, #1
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	641a      	str	r2, [r3, #64]	; 0x40
 80041fa:	e001      	b.n	8004200 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80041fc:	2301      	movs	r3, #1
 80041fe:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2200      	movs	r2, #0
 8004204:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004208:	7bfb      	ldrb	r3, [r7, #15]
}
 800420a:	4618      	mov	r0, r3
 800420c:	3710      	adds	r7, #16
 800420e:	46bd      	mov	sp, r7
 8004210:	bd80      	pop	{r7, pc}
	...

08004214 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b086      	sub	sp, #24
 8004218:	af00      	add	r7, sp, #0
 800421a:	60f8      	str	r0, [r7, #12]
 800421c:	60b9      	str	r1, [r7, #8]
 800421e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004220:	2300      	movs	r3, #0
 8004222:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800422a:	2b01      	cmp	r3, #1
 800422c:	d101      	bne.n	8004232 <HAL_ADC_Start_DMA+0x1e>
 800422e:	2302      	movs	r3, #2
 8004230:	e0ce      	b.n	80043d0 <HAL_ADC_Start_DMA+0x1bc>
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2201      	movs	r2, #1
 8004236:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	f003 0301 	and.w	r3, r3, #1
 8004244:	2b01      	cmp	r3, #1
 8004246:	d018      	beq.n	800427a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	689a      	ldr	r2, [r3, #8]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f042 0201 	orr.w	r2, r2, #1
 8004256:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004258:	4b5f      	ldr	r3, [pc, #380]	; (80043d8 <HAL_ADC_Start_DMA+0x1c4>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a5f      	ldr	r2, [pc, #380]	; (80043dc <HAL_ADC_Start_DMA+0x1c8>)
 800425e:	fba2 2303 	umull	r2, r3, r2, r3
 8004262:	0c9a      	lsrs	r2, r3, #18
 8004264:	4613      	mov	r3, r2
 8004266:	005b      	lsls	r3, r3, #1
 8004268:	4413      	add	r3, r2
 800426a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800426c:	e002      	b.n	8004274 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	3b01      	subs	r3, #1
 8004272:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d1f9      	bne.n	800426e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004284:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004288:	d107      	bne.n	800429a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	689a      	ldr	r2, [r3, #8]
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004298:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	f003 0301 	and.w	r3, r3, #1
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	f040 8086 	bne.w	80043b6 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ae:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80042b2:	f023 0301 	bic.w	r3, r3, #1
 80042b6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d007      	beq.n	80042dc <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80042d4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80042e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042e8:	d106      	bne.n	80042f8 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ee:	f023 0206 	bic.w	r2, r3, #6
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	645a      	str	r2, [r3, #68]	; 0x44
 80042f6:	e002      	b.n	80042fe <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	2200      	movs	r2, #0
 80042fc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2200      	movs	r2, #0
 8004302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004306:	4b36      	ldr	r3, [pc, #216]	; (80043e0 <HAL_ADC_Start_DMA+0x1cc>)
 8004308:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800430e:	4a35      	ldr	r2, [pc, #212]	; (80043e4 <HAL_ADC_Start_DMA+0x1d0>)
 8004310:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004316:	4a34      	ldr	r2, [pc, #208]	; (80043e8 <HAL_ADC_Start_DMA+0x1d4>)
 8004318:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800431e:	4a33      	ldr	r2, [pc, #204]	; (80043ec <HAL_ADC_Start_DMA+0x1d8>)
 8004320:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800432a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	685a      	ldr	r2, [r3, #4]
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800433a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	689a      	ldr	r2, [r3, #8]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800434a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	334c      	adds	r3, #76	; 0x4c
 8004356:	4619      	mov	r1, r3
 8004358:	68ba      	ldr	r2, [r7, #8]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	f000 fcd8 	bl	8004d10 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	f003 031f 	and.w	r3, r3, #31
 8004368:	2b00      	cmp	r3, #0
 800436a:	d10f      	bne.n	800438c <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004376:	2b00      	cmp	r3, #0
 8004378:	d129      	bne.n	80043ce <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	689a      	ldr	r2, [r3, #8]
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004388:	609a      	str	r2, [r3, #8]
 800438a:	e020      	b.n	80043ce <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	4a17      	ldr	r2, [pc, #92]	; (80043f0 <HAL_ADC_Start_DMA+0x1dc>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d11b      	bne.n	80043ce <HAL_ADC_Start_DMA+0x1ba>
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d114      	bne.n	80043ce <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	689a      	ldr	r2, [r3, #8]
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80043b2:	609a      	str	r2, [r3, #8]
 80043b4:	e00b      	b.n	80043ce <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ba:	f043 0210 	orr.w	r2, r3, #16
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043c6:	f043 0201 	orr.w	r2, r3, #1
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80043ce:	2300      	movs	r3, #0
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	3718      	adds	r7, #24
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bd80      	pop	{r7, pc}
 80043d8:	200002a0 	.word	0x200002a0
 80043dc:	431bde83 	.word	0x431bde83
 80043e0:	40012300 	.word	0x40012300
 80043e4:	0800488d 	.word	0x0800488d
 80043e8:	08004947 	.word	0x08004947
 80043ec:	08004963 	.word	0x08004963
 80043f0:	40012000 	.word	0x40012000

080043f4 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b083      	sub	sp, #12
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80043fc:	bf00      	nop
 80043fe:	370c      	adds	r7, #12
 8004400:	46bd      	mov	sp, r7
 8004402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004406:	4770      	bx	lr

08004408 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004408:	b480      	push	{r7}
 800440a:	b083      	sub	sp, #12
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8004410:	bf00      	nop
 8004412:	370c      	adds	r7, #12
 8004414:	46bd      	mov	sp, r7
 8004416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441a:	4770      	bx	lr

0800441c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800441c:	b480      	push	{r7}
 800441e:	b083      	sub	sp, #12
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004424:	bf00      	nop
 8004426:	370c      	adds	r7, #12
 8004428:	46bd      	mov	sp, r7
 800442a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442e:	4770      	bx	lr

08004430 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004430:	b480      	push	{r7}
 8004432:	b085      	sub	sp, #20
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
 8004438:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800443a:	2300      	movs	r3, #0
 800443c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004444:	2b01      	cmp	r3, #1
 8004446:	d101      	bne.n	800444c <HAL_ADC_ConfigChannel+0x1c>
 8004448:	2302      	movs	r3, #2
 800444a:	e113      	b.n	8004674 <HAL_ADC_ConfigChannel+0x244>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2201      	movs	r2, #1
 8004450:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	2b09      	cmp	r3, #9
 800445a:	d925      	bls.n	80044a8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	68d9      	ldr	r1, [r3, #12]
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	b29b      	uxth	r3, r3
 8004468:	461a      	mov	r2, r3
 800446a:	4613      	mov	r3, r2
 800446c:	005b      	lsls	r3, r3, #1
 800446e:	4413      	add	r3, r2
 8004470:	3b1e      	subs	r3, #30
 8004472:	2207      	movs	r2, #7
 8004474:	fa02 f303 	lsl.w	r3, r2, r3
 8004478:	43da      	mvns	r2, r3
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	400a      	ands	r2, r1
 8004480:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	68d9      	ldr	r1, [r3, #12]
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	689a      	ldr	r2, [r3, #8]
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	b29b      	uxth	r3, r3
 8004492:	4618      	mov	r0, r3
 8004494:	4603      	mov	r3, r0
 8004496:	005b      	lsls	r3, r3, #1
 8004498:	4403      	add	r3, r0
 800449a:	3b1e      	subs	r3, #30
 800449c:	409a      	lsls	r2, r3
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	430a      	orrs	r2, r1
 80044a4:	60da      	str	r2, [r3, #12]
 80044a6:	e022      	b.n	80044ee <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	6919      	ldr	r1, [r3, #16]
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	b29b      	uxth	r3, r3
 80044b4:	461a      	mov	r2, r3
 80044b6:	4613      	mov	r3, r2
 80044b8:	005b      	lsls	r3, r3, #1
 80044ba:	4413      	add	r3, r2
 80044bc:	2207      	movs	r2, #7
 80044be:	fa02 f303 	lsl.w	r3, r2, r3
 80044c2:	43da      	mvns	r2, r3
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	400a      	ands	r2, r1
 80044ca:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	6919      	ldr	r1, [r3, #16]
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	689a      	ldr	r2, [r3, #8]
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	b29b      	uxth	r3, r3
 80044dc:	4618      	mov	r0, r3
 80044de:	4603      	mov	r3, r0
 80044e0:	005b      	lsls	r3, r3, #1
 80044e2:	4403      	add	r3, r0
 80044e4:	409a      	lsls	r2, r3
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	430a      	orrs	r2, r1
 80044ec:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	2b06      	cmp	r3, #6
 80044f4:	d824      	bhi.n	8004540 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	685a      	ldr	r2, [r3, #4]
 8004500:	4613      	mov	r3, r2
 8004502:	009b      	lsls	r3, r3, #2
 8004504:	4413      	add	r3, r2
 8004506:	3b05      	subs	r3, #5
 8004508:	221f      	movs	r2, #31
 800450a:	fa02 f303 	lsl.w	r3, r2, r3
 800450e:	43da      	mvns	r2, r3
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	400a      	ands	r2, r1
 8004516:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	b29b      	uxth	r3, r3
 8004524:	4618      	mov	r0, r3
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	685a      	ldr	r2, [r3, #4]
 800452a:	4613      	mov	r3, r2
 800452c:	009b      	lsls	r3, r3, #2
 800452e:	4413      	add	r3, r2
 8004530:	3b05      	subs	r3, #5
 8004532:	fa00 f203 	lsl.w	r2, r0, r3
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	430a      	orrs	r2, r1
 800453c:	635a      	str	r2, [r3, #52]	; 0x34
 800453e:	e04c      	b.n	80045da <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	2b0c      	cmp	r3, #12
 8004546:	d824      	bhi.n	8004592 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	685a      	ldr	r2, [r3, #4]
 8004552:	4613      	mov	r3, r2
 8004554:	009b      	lsls	r3, r3, #2
 8004556:	4413      	add	r3, r2
 8004558:	3b23      	subs	r3, #35	; 0x23
 800455a:	221f      	movs	r2, #31
 800455c:	fa02 f303 	lsl.w	r3, r2, r3
 8004560:	43da      	mvns	r2, r3
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	400a      	ands	r2, r1
 8004568:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	b29b      	uxth	r3, r3
 8004576:	4618      	mov	r0, r3
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	685a      	ldr	r2, [r3, #4]
 800457c:	4613      	mov	r3, r2
 800457e:	009b      	lsls	r3, r3, #2
 8004580:	4413      	add	r3, r2
 8004582:	3b23      	subs	r3, #35	; 0x23
 8004584:	fa00 f203 	lsl.w	r2, r0, r3
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	430a      	orrs	r2, r1
 800458e:	631a      	str	r2, [r3, #48]	; 0x30
 8004590:	e023      	b.n	80045da <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	685a      	ldr	r2, [r3, #4]
 800459c:	4613      	mov	r3, r2
 800459e:	009b      	lsls	r3, r3, #2
 80045a0:	4413      	add	r3, r2
 80045a2:	3b41      	subs	r3, #65	; 0x41
 80045a4:	221f      	movs	r2, #31
 80045a6:	fa02 f303 	lsl.w	r3, r2, r3
 80045aa:	43da      	mvns	r2, r3
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	400a      	ands	r2, r1
 80045b2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	b29b      	uxth	r3, r3
 80045c0:	4618      	mov	r0, r3
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	685a      	ldr	r2, [r3, #4]
 80045c6:	4613      	mov	r3, r2
 80045c8:	009b      	lsls	r3, r3, #2
 80045ca:	4413      	add	r3, r2
 80045cc:	3b41      	subs	r3, #65	; 0x41
 80045ce:	fa00 f203 	lsl.w	r2, r0, r3
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	430a      	orrs	r2, r1
 80045d8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80045da:	4b29      	ldr	r3, [pc, #164]	; (8004680 <HAL_ADC_ConfigChannel+0x250>)
 80045dc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a28      	ldr	r2, [pc, #160]	; (8004684 <HAL_ADC_ConfigChannel+0x254>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d10f      	bne.n	8004608 <HAL_ADC_ConfigChannel+0x1d8>
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	2b12      	cmp	r3, #18
 80045ee:	d10b      	bne.n	8004608 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4a1d      	ldr	r2, [pc, #116]	; (8004684 <HAL_ADC_ConfigChannel+0x254>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d12b      	bne.n	800466a <HAL_ADC_ConfigChannel+0x23a>
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4a1c      	ldr	r2, [pc, #112]	; (8004688 <HAL_ADC_ConfigChannel+0x258>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d003      	beq.n	8004624 <HAL_ADC_ConfigChannel+0x1f4>
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	2b11      	cmp	r3, #17
 8004622:	d122      	bne.n	800466a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a11      	ldr	r2, [pc, #68]	; (8004688 <HAL_ADC_ConfigChannel+0x258>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d111      	bne.n	800466a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004646:	4b11      	ldr	r3, [pc, #68]	; (800468c <HAL_ADC_ConfigChannel+0x25c>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a11      	ldr	r2, [pc, #68]	; (8004690 <HAL_ADC_ConfigChannel+0x260>)
 800464c:	fba2 2303 	umull	r2, r3, r2, r3
 8004650:	0c9a      	lsrs	r2, r3, #18
 8004652:	4613      	mov	r3, r2
 8004654:	009b      	lsls	r3, r3, #2
 8004656:	4413      	add	r3, r2
 8004658:	005b      	lsls	r3, r3, #1
 800465a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800465c:	e002      	b.n	8004664 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	3b01      	subs	r3, #1
 8004662:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d1f9      	bne.n	800465e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2200      	movs	r2, #0
 800466e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004672:	2300      	movs	r3, #0
}
 8004674:	4618      	mov	r0, r3
 8004676:	3714      	adds	r7, #20
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr
 8004680:	40012300 	.word	0x40012300
 8004684:	40012000 	.word	0x40012000
 8004688:	10000012 	.word	0x10000012
 800468c:	200002a0 	.word	0x200002a0
 8004690:	431bde83 	.word	0x431bde83

08004694 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004694:	b480      	push	{r7}
 8004696:	b085      	sub	sp, #20
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800469c:	4b79      	ldr	r3, [pc, #484]	; (8004884 <ADC_Init+0x1f0>)
 800469e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	685a      	ldr	r2, [r3, #4]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	431a      	orrs	r2, r3
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	685a      	ldr	r2, [r3, #4]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80046c8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	6859      	ldr	r1, [r3, #4]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	691b      	ldr	r3, [r3, #16]
 80046d4:	021a      	lsls	r2, r3, #8
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	430a      	orrs	r2, r1
 80046dc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	685a      	ldr	r2, [r3, #4]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80046ec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	6859      	ldr	r1, [r3, #4]
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	689a      	ldr	r2, [r3, #8]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	430a      	orrs	r2, r1
 80046fe:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	689a      	ldr	r2, [r3, #8]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800470e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	6899      	ldr	r1, [r3, #8]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	68da      	ldr	r2, [r3, #12]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	430a      	orrs	r2, r1
 8004720:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004726:	4a58      	ldr	r2, [pc, #352]	; (8004888 <ADC_Init+0x1f4>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d022      	beq.n	8004772 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	689a      	ldr	r2, [r3, #8]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800473a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	6899      	ldr	r1, [r3, #8]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	430a      	orrs	r2, r1
 800474c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	689a      	ldr	r2, [r3, #8]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800475c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	6899      	ldr	r1, [r3, #8]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	430a      	orrs	r2, r1
 800476e:	609a      	str	r2, [r3, #8]
 8004770:	e00f      	b.n	8004792 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	689a      	ldr	r2, [r3, #8]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004780:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	689a      	ldr	r2, [r3, #8]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004790:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	689a      	ldr	r2, [r3, #8]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f022 0202 	bic.w	r2, r2, #2
 80047a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	6899      	ldr	r1, [r3, #8]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	7e1b      	ldrb	r3, [r3, #24]
 80047ac:	005a      	lsls	r2, r3, #1
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	430a      	orrs	r2, r1
 80047b4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d01b      	beq.n	80047f8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	685a      	ldr	r2, [r3, #4]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80047ce:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	685a      	ldr	r2, [r3, #4]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80047de:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	6859      	ldr	r1, [r3, #4]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ea:	3b01      	subs	r3, #1
 80047ec:	035a      	lsls	r2, r3, #13
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	430a      	orrs	r2, r1
 80047f4:	605a      	str	r2, [r3, #4]
 80047f6:	e007      	b.n	8004808 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	685a      	ldr	r2, [r3, #4]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004806:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004816:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	69db      	ldr	r3, [r3, #28]
 8004822:	3b01      	subs	r3, #1
 8004824:	051a      	lsls	r2, r3, #20
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	430a      	orrs	r2, r1
 800482c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	689a      	ldr	r2, [r3, #8]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800483c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	6899      	ldr	r1, [r3, #8]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800484a:	025a      	lsls	r2, r3, #9
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	430a      	orrs	r2, r1
 8004852:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	689a      	ldr	r2, [r3, #8]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004862:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	6899      	ldr	r1, [r3, #8]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	695b      	ldr	r3, [r3, #20]
 800486e:	029a      	lsls	r2, r3, #10
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	430a      	orrs	r2, r1
 8004876:	609a      	str	r2, [r3, #8]
}
 8004878:	bf00      	nop
 800487a:	3714      	adds	r7, #20
 800487c:	46bd      	mov	sp, r7
 800487e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004882:	4770      	bx	lr
 8004884:	40012300 	.word	0x40012300
 8004888:	0f000001 	.word	0x0f000001

0800488c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b084      	sub	sp, #16
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004898:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800489e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d13c      	bne.n	8004920 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048aa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d12b      	bne.n	8004918 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d127      	bne.n	8004918 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048ce:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d006      	beq.n	80048e4 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d119      	bne.n	8004918 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	685a      	ldr	r2, [r3, #4]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f022 0220 	bic.w	r2, r2, #32
 80048f2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004904:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004908:	2b00      	cmp	r3, #0
 800490a:	d105      	bne.n	8004918 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004910:	f043 0201 	orr.w	r2, r3, #1
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004918:	68f8      	ldr	r0, [r7, #12]
 800491a:	f7ff fd6b 	bl	80043f4 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800491e:	e00e      	b.n	800493e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004924:	f003 0310 	and.w	r3, r3, #16
 8004928:	2b00      	cmp	r3, #0
 800492a:	d003      	beq.n	8004934 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800492c:	68f8      	ldr	r0, [r7, #12]
 800492e:	f7ff fd75 	bl	800441c <HAL_ADC_ErrorCallback>
}
 8004932:	e004      	b.n	800493e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004938:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	4798      	blx	r3
}
 800493e:	bf00      	nop
 8004940:	3710      	adds	r7, #16
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}

08004946 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004946:	b580      	push	{r7, lr}
 8004948:	b084      	sub	sp, #16
 800494a:	af00      	add	r7, sp, #0
 800494c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004952:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004954:	68f8      	ldr	r0, [r7, #12]
 8004956:	f7ff fd57 	bl	8004408 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800495a:	bf00      	nop
 800495c:	3710      	adds	r7, #16
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}

08004962 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004962:	b580      	push	{r7, lr}
 8004964:	b084      	sub	sp, #16
 8004966:	af00      	add	r7, sp, #0
 8004968:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800496e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2240      	movs	r2, #64	; 0x40
 8004974:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800497a:	f043 0204 	orr.w	r2, r3, #4
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004982:	68f8      	ldr	r0, [r7, #12]
 8004984:	f7ff fd4a 	bl	800441c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004988:	bf00      	nop
 800498a:	3710      	adds	r7, #16
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}

08004990 <__NVIC_SetPriorityGrouping>:
{
 8004990:	b480      	push	{r7}
 8004992:	b085      	sub	sp, #20
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	f003 0307 	and.w	r3, r3, #7
 800499e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80049a0:	4b0c      	ldr	r3, [pc, #48]	; (80049d4 <__NVIC_SetPriorityGrouping+0x44>)
 80049a2:	68db      	ldr	r3, [r3, #12]
 80049a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80049a6:	68ba      	ldr	r2, [r7, #8]
 80049a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80049ac:	4013      	ands	r3, r2
 80049ae:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80049b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80049bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80049c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80049c2:	4a04      	ldr	r2, [pc, #16]	; (80049d4 <__NVIC_SetPriorityGrouping+0x44>)
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	60d3      	str	r3, [r2, #12]
}
 80049c8:	bf00      	nop
 80049ca:	3714      	adds	r7, #20
 80049cc:	46bd      	mov	sp, r7
 80049ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d2:	4770      	bx	lr
 80049d4:	e000ed00 	.word	0xe000ed00

080049d8 <__NVIC_GetPriorityGrouping>:
{
 80049d8:	b480      	push	{r7}
 80049da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80049dc:	4b04      	ldr	r3, [pc, #16]	; (80049f0 <__NVIC_GetPriorityGrouping+0x18>)
 80049de:	68db      	ldr	r3, [r3, #12]
 80049e0:	0a1b      	lsrs	r3, r3, #8
 80049e2:	f003 0307 	and.w	r3, r3, #7
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	46bd      	mov	sp, r7
 80049ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ee:	4770      	bx	lr
 80049f0:	e000ed00 	.word	0xe000ed00

080049f4 <__NVIC_EnableIRQ>:
{
 80049f4:	b480      	push	{r7}
 80049f6:	b083      	sub	sp, #12
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	4603      	mov	r3, r0
 80049fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	db0b      	blt.n	8004a1e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a06:	79fb      	ldrb	r3, [r7, #7]
 8004a08:	f003 021f 	and.w	r2, r3, #31
 8004a0c:	4907      	ldr	r1, [pc, #28]	; (8004a2c <__NVIC_EnableIRQ+0x38>)
 8004a0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a12:	095b      	lsrs	r3, r3, #5
 8004a14:	2001      	movs	r0, #1
 8004a16:	fa00 f202 	lsl.w	r2, r0, r2
 8004a1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004a1e:	bf00      	nop
 8004a20:	370c      	adds	r7, #12
 8004a22:	46bd      	mov	sp, r7
 8004a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a28:	4770      	bx	lr
 8004a2a:	bf00      	nop
 8004a2c:	e000e100 	.word	0xe000e100

08004a30 <__NVIC_SetPriority>:
{
 8004a30:	b480      	push	{r7}
 8004a32:	b083      	sub	sp, #12
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	4603      	mov	r3, r0
 8004a38:	6039      	str	r1, [r7, #0]
 8004a3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	db0a      	blt.n	8004a5a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	b2da      	uxtb	r2, r3
 8004a48:	490c      	ldr	r1, [pc, #48]	; (8004a7c <__NVIC_SetPriority+0x4c>)
 8004a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a4e:	0112      	lsls	r2, r2, #4
 8004a50:	b2d2      	uxtb	r2, r2
 8004a52:	440b      	add	r3, r1
 8004a54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004a58:	e00a      	b.n	8004a70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	b2da      	uxtb	r2, r3
 8004a5e:	4908      	ldr	r1, [pc, #32]	; (8004a80 <__NVIC_SetPriority+0x50>)
 8004a60:	79fb      	ldrb	r3, [r7, #7]
 8004a62:	f003 030f 	and.w	r3, r3, #15
 8004a66:	3b04      	subs	r3, #4
 8004a68:	0112      	lsls	r2, r2, #4
 8004a6a:	b2d2      	uxtb	r2, r2
 8004a6c:	440b      	add	r3, r1
 8004a6e:	761a      	strb	r2, [r3, #24]
}
 8004a70:	bf00      	nop
 8004a72:	370c      	adds	r7, #12
 8004a74:	46bd      	mov	sp, r7
 8004a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7a:	4770      	bx	lr
 8004a7c:	e000e100 	.word	0xe000e100
 8004a80:	e000ed00 	.word	0xe000ed00

08004a84 <NVIC_EncodePriority>:
{
 8004a84:	b480      	push	{r7}
 8004a86:	b089      	sub	sp, #36	; 0x24
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	60f8      	str	r0, [r7, #12]
 8004a8c:	60b9      	str	r1, [r7, #8]
 8004a8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	f003 0307 	and.w	r3, r3, #7
 8004a96:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a98:	69fb      	ldr	r3, [r7, #28]
 8004a9a:	f1c3 0307 	rsb	r3, r3, #7
 8004a9e:	2b04      	cmp	r3, #4
 8004aa0:	bf28      	it	cs
 8004aa2:	2304      	movcs	r3, #4
 8004aa4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004aa6:	69fb      	ldr	r3, [r7, #28]
 8004aa8:	3304      	adds	r3, #4
 8004aaa:	2b06      	cmp	r3, #6
 8004aac:	d902      	bls.n	8004ab4 <NVIC_EncodePriority+0x30>
 8004aae:	69fb      	ldr	r3, [r7, #28]
 8004ab0:	3b03      	subs	r3, #3
 8004ab2:	e000      	b.n	8004ab6 <NVIC_EncodePriority+0x32>
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ab8:	f04f 32ff 	mov.w	r2, #4294967295
 8004abc:	69bb      	ldr	r3, [r7, #24]
 8004abe:	fa02 f303 	lsl.w	r3, r2, r3
 8004ac2:	43da      	mvns	r2, r3
 8004ac4:	68bb      	ldr	r3, [r7, #8]
 8004ac6:	401a      	ands	r2, r3
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004acc:	f04f 31ff 	mov.w	r1, #4294967295
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	fa01 f303 	lsl.w	r3, r1, r3
 8004ad6:	43d9      	mvns	r1, r3
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004adc:	4313      	orrs	r3, r2
}
 8004ade:	4618      	mov	r0, r3
 8004ae0:	3724      	adds	r7, #36	; 0x24
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr
	...

08004aec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b082      	sub	sp, #8
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	3b01      	subs	r3, #1
 8004af8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004afc:	d301      	bcc.n	8004b02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004afe:	2301      	movs	r3, #1
 8004b00:	e00f      	b.n	8004b22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b02:	4a0a      	ldr	r2, [pc, #40]	; (8004b2c <SysTick_Config+0x40>)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	3b01      	subs	r3, #1
 8004b08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004b0a:	210f      	movs	r1, #15
 8004b0c:	f04f 30ff 	mov.w	r0, #4294967295
 8004b10:	f7ff ff8e 	bl	8004a30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b14:	4b05      	ldr	r3, [pc, #20]	; (8004b2c <SysTick_Config+0x40>)
 8004b16:	2200      	movs	r2, #0
 8004b18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b1a:	4b04      	ldr	r3, [pc, #16]	; (8004b2c <SysTick_Config+0x40>)
 8004b1c:	2207      	movs	r2, #7
 8004b1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004b20:	2300      	movs	r3, #0
}
 8004b22:	4618      	mov	r0, r3
 8004b24:	3708      	adds	r7, #8
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd80      	pop	{r7, pc}
 8004b2a:	bf00      	nop
 8004b2c:	e000e010 	.word	0xe000e010

08004b30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b082      	sub	sp, #8
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004b38:	6878      	ldr	r0, [r7, #4]
 8004b3a:	f7ff ff29 	bl	8004990 <__NVIC_SetPriorityGrouping>
}
 8004b3e:	bf00      	nop
 8004b40:	3708      	adds	r7, #8
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bd80      	pop	{r7, pc}

08004b46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004b46:	b580      	push	{r7, lr}
 8004b48:	b086      	sub	sp, #24
 8004b4a:	af00      	add	r7, sp, #0
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	60b9      	str	r1, [r7, #8]
 8004b50:	607a      	str	r2, [r7, #4]
 8004b52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004b54:	2300      	movs	r3, #0
 8004b56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004b58:	f7ff ff3e 	bl	80049d8 <__NVIC_GetPriorityGrouping>
 8004b5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004b5e:	687a      	ldr	r2, [r7, #4]
 8004b60:	68b9      	ldr	r1, [r7, #8]
 8004b62:	6978      	ldr	r0, [r7, #20]
 8004b64:	f7ff ff8e 	bl	8004a84 <NVIC_EncodePriority>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b6e:	4611      	mov	r1, r2
 8004b70:	4618      	mov	r0, r3
 8004b72:	f7ff ff5d 	bl	8004a30 <__NVIC_SetPriority>
}
 8004b76:	bf00      	nop
 8004b78:	3718      	adds	r7, #24
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}

08004b7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b7e:	b580      	push	{r7, lr}
 8004b80:	b082      	sub	sp, #8
 8004b82:	af00      	add	r7, sp, #0
 8004b84:	4603      	mov	r3, r0
 8004b86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004b88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	f7ff ff31 	bl	80049f4 <__NVIC_EnableIRQ>
}
 8004b92:	bf00      	nop
 8004b94:	3708      	adds	r7, #8
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}

08004b9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004b9a:	b580      	push	{r7, lr}
 8004b9c:	b082      	sub	sp, #8
 8004b9e:	af00      	add	r7, sp, #0
 8004ba0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	f7ff ffa2 	bl	8004aec <SysTick_Config>
 8004ba8:	4603      	mov	r3, r0
}
 8004baa:	4618      	mov	r0, r3
 8004bac:	3708      	adds	r7, #8
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	bd80      	pop	{r7, pc}
	...

08004bb4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b086      	sub	sp, #24
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004bc0:	f7ff fad8 	bl	8004174 <HAL_GetTick>
 8004bc4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d101      	bne.n	8004bd0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	e099      	b.n	8004d04 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2202      	movs	r2, #2
 8004bd4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f022 0201 	bic.w	r2, r2, #1
 8004bee:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004bf0:	e00f      	b.n	8004c12 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004bf2:	f7ff fabf 	bl	8004174 <HAL_GetTick>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	2b05      	cmp	r3, #5
 8004bfe:	d908      	bls.n	8004c12 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2220      	movs	r2, #32
 8004c04:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2203      	movs	r2, #3
 8004c0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004c0e:	2303      	movs	r3, #3
 8004c10:	e078      	b.n	8004d04 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f003 0301 	and.w	r3, r3, #1
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d1e8      	bne.n	8004bf2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004c28:	697a      	ldr	r2, [r7, #20]
 8004c2a:	4b38      	ldr	r3, [pc, #224]	; (8004d0c <HAL_DMA_Init+0x158>)
 8004c2c:	4013      	ands	r3, r2
 8004c2e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	685a      	ldr	r2, [r3, #4]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	689b      	ldr	r3, [r3, #8]
 8004c38:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004c3e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	691b      	ldr	r3, [r3, #16]
 8004c44:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c4a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	699b      	ldr	r3, [r3, #24]
 8004c50:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c56:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6a1b      	ldr	r3, [r3, #32]
 8004c5c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004c5e:	697a      	ldr	r2, [r7, #20]
 8004c60:	4313      	orrs	r3, r2
 8004c62:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c68:	2b04      	cmp	r3, #4
 8004c6a:	d107      	bne.n	8004c7c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c74:	4313      	orrs	r3, r2
 8004c76:	697a      	ldr	r2, [r7, #20]
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	697a      	ldr	r2, [r7, #20]
 8004c82:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	695b      	ldr	r3, [r3, #20]
 8004c8a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	f023 0307 	bic.w	r3, r3, #7
 8004c92:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c98:	697a      	ldr	r2, [r7, #20]
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca2:	2b04      	cmp	r3, #4
 8004ca4:	d117      	bne.n	8004cd6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004caa:	697a      	ldr	r2, [r7, #20]
 8004cac:	4313      	orrs	r3, r2
 8004cae:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d00e      	beq.n	8004cd6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004cb8:	6878      	ldr	r0, [r7, #4]
 8004cba:	f000 fb0d 	bl	80052d8 <DMA_CheckFifoParam>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d008      	beq.n	8004cd6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2240      	movs	r2, #64	; 0x40
 8004cc8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2201      	movs	r2, #1
 8004cce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e016      	b.n	8004d04 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	697a      	ldr	r2, [r7, #20]
 8004cdc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004cde:	6878      	ldr	r0, [r7, #4]
 8004ce0:	f000 fac4 	bl	800526c <DMA_CalcBaseAndBitshift>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cec:	223f      	movs	r2, #63	; 0x3f
 8004cee:	409a      	lsls	r2, r3
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2201      	movs	r2, #1
 8004cfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004d02:	2300      	movs	r3, #0
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	3718      	adds	r7, #24
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}
 8004d0c:	f010803f 	.word	0xf010803f

08004d10 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b086      	sub	sp, #24
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	60f8      	str	r0, [r7, #12]
 8004d18:	60b9      	str	r1, [r7, #8]
 8004d1a:	607a      	str	r2, [r7, #4]
 8004d1c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d26:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004d2e:	2b01      	cmp	r3, #1
 8004d30:	d101      	bne.n	8004d36 <HAL_DMA_Start_IT+0x26>
 8004d32:	2302      	movs	r3, #2
 8004d34:	e040      	b.n	8004db8 <HAL_DMA_Start_IT+0xa8>
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	2201      	movs	r2, #1
 8004d3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	2b01      	cmp	r3, #1
 8004d48:	d12f      	bne.n	8004daa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2202      	movs	r2, #2
 8004d4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2200      	movs	r2, #0
 8004d56:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	687a      	ldr	r2, [r7, #4]
 8004d5c:	68b9      	ldr	r1, [r7, #8]
 8004d5e:	68f8      	ldr	r0, [r7, #12]
 8004d60:	f000 fa56 	bl	8005210 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d68:	223f      	movs	r2, #63	; 0x3f
 8004d6a:	409a      	lsls	r2, r3
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f042 0216 	orr.w	r2, r2, #22
 8004d7e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d007      	beq.n	8004d98 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f042 0208 	orr.w	r2, r2, #8
 8004d96:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	681a      	ldr	r2, [r3, #0]
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f042 0201 	orr.w	r2, r2, #1
 8004da6:	601a      	str	r2, [r3, #0]
 8004da8:	e005      	b.n	8004db6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2200      	movs	r2, #0
 8004dae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004db2:	2302      	movs	r3, #2
 8004db4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004db6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	3718      	adds	r7, #24
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}

08004dc0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b084      	sub	sp, #16
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dcc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004dce:	f7ff f9d1 	bl	8004174 <HAL_GetTick>
 8004dd2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004dda:	b2db      	uxtb	r3, r3
 8004ddc:	2b02      	cmp	r3, #2
 8004dde:	d008      	beq.n	8004df2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2280      	movs	r2, #128	; 0x80
 8004de4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2200      	movs	r2, #0
 8004dea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	e052      	b.n	8004e98 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f022 0216 	bic.w	r2, r2, #22
 8004e00:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	695a      	ldr	r2, [r3, #20]
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e10:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d103      	bne.n	8004e22 <HAL_DMA_Abort+0x62>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d007      	beq.n	8004e32 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f022 0208 	bic.w	r2, r2, #8
 8004e30:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f022 0201 	bic.w	r2, r2, #1
 8004e40:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004e42:	e013      	b.n	8004e6c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004e44:	f7ff f996 	bl	8004174 <HAL_GetTick>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	1ad3      	subs	r3, r2, r3
 8004e4e:	2b05      	cmp	r3, #5
 8004e50:	d90c      	bls.n	8004e6c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2220      	movs	r2, #32
 8004e56:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2203      	movs	r2, #3
 8004e5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2200      	movs	r2, #0
 8004e64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004e68:	2303      	movs	r3, #3
 8004e6a:	e015      	b.n	8004e98 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f003 0301 	and.w	r3, r3, #1
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d1e4      	bne.n	8004e44 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e7e:	223f      	movs	r2, #63	; 0x3f
 8004e80:	409a      	lsls	r2, r3
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2201      	movs	r2, #1
 8004e8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004e96:	2300      	movs	r3, #0
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	3710      	adds	r7, #16
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}

08004ea0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	b083      	sub	sp, #12
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004eae:	b2db      	uxtb	r3, r3
 8004eb0:	2b02      	cmp	r3, #2
 8004eb2:	d004      	beq.n	8004ebe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2280      	movs	r2, #128	; 0x80
 8004eb8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	e00c      	b.n	8004ed8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2205      	movs	r2, #5
 8004ec2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	681a      	ldr	r2, [r3, #0]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f022 0201 	bic.w	r2, r2, #1
 8004ed4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004ed6:	2300      	movs	r3, #0
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	370c      	adds	r7, #12
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr

08004ee4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b086      	sub	sp, #24
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004eec:	2300      	movs	r3, #0
 8004eee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004ef0:	4b8e      	ldr	r3, [pc, #568]	; (800512c <HAL_DMA_IRQHandler+0x248>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a8e      	ldr	r2, [pc, #568]	; (8005130 <HAL_DMA_IRQHandler+0x24c>)
 8004ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8004efa:	0a9b      	lsrs	r3, r3, #10
 8004efc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f02:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004f04:	693b      	ldr	r3, [r7, #16]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f0e:	2208      	movs	r2, #8
 8004f10:	409a      	lsls	r2, r3
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	4013      	ands	r3, r2
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d01a      	beq.n	8004f50 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 0304 	and.w	r3, r3, #4
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d013      	beq.n	8004f50 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	681a      	ldr	r2, [r3, #0]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f022 0204 	bic.w	r2, r2, #4
 8004f36:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f3c:	2208      	movs	r2, #8
 8004f3e:	409a      	lsls	r2, r3
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f48:	f043 0201 	orr.w	r2, r3, #1
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f54:	2201      	movs	r2, #1
 8004f56:	409a      	lsls	r2, r3
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	4013      	ands	r3, r2
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d012      	beq.n	8004f86 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	695b      	ldr	r3, [r3, #20]
 8004f66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d00b      	beq.n	8004f86 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f72:	2201      	movs	r2, #1
 8004f74:	409a      	lsls	r2, r3
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f7e:	f043 0202 	orr.w	r2, r3, #2
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f8a:	2204      	movs	r2, #4
 8004f8c:	409a      	lsls	r2, r3
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	4013      	ands	r3, r2
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d012      	beq.n	8004fbc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f003 0302 	and.w	r3, r3, #2
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d00b      	beq.n	8004fbc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fa8:	2204      	movs	r2, #4
 8004faa:	409a      	lsls	r2, r3
 8004fac:	693b      	ldr	r3, [r7, #16]
 8004fae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fb4:	f043 0204 	orr.w	r2, r3, #4
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fc0:	2210      	movs	r2, #16
 8004fc2:	409a      	lsls	r2, r3
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	4013      	ands	r3, r2
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d043      	beq.n	8005054 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f003 0308 	and.w	r3, r3, #8
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d03c      	beq.n	8005054 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fde:	2210      	movs	r2, #16
 8004fe0:	409a      	lsls	r2, r3
 8004fe2:	693b      	ldr	r3, [r7, #16]
 8004fe4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d018      	beq.n	8005026 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d108      	bne.n	8005014 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005006:	2b00      	cmp	r3, #0
 8005008:	d024      	beq.n	8005054 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800500e:	6878      	ldr	r0, [r7, #4]
 8005010:	4798      	blx	r3
 8005012:	e01f      	b.n	8005054 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005018:	2b00      	cmp	r3, #0
 800501a:	d01b      	beq.n	8005054 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005020:	6878      	ldr	r0, [r7, #4]
 8005022:	4798      	blx	r3
 8005024:	e016      	b.n	8005054 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005030:	2b00      	cmp	r3, #0
 8005032:	d107      	bne.n	8005044 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f022 0208 	bic.w	r2, r2, #8
 8005042:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005048:	2b00      	cmp	r3, #0
 800504a:	d003      	beq.n	8005054 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005050:	6878      	ldr	r0, [r7, #4]
 8005052:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005058:	2220      	movs	r2, #32
 800505a:	409a      	lsls	r2, r3
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	4013      	ands	r3, r2
 8005060:	2b00      	cmp	r3, #0
 8005062:	f000 808f 	beq.w	8005184 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f003 0310 	and.w	r3, r3, #16
 8005070:	2b00      	cmp	r3, #0
 8005072:	f000 8087 	beq.w	8005184 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800507a:	2220      	movs	r2, #32
 800507c:	409a      	lsls	r2, r3
 800507e:	693b      	ldr	r3, [r7, #16]
 8005080:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005088:	b2db      	uxtb	r3, r3
 800508a:	2b05      	cmp	r3, #5
 800508c:	d136      	bne.n	80050fc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	681a      	ldr	r2, [r3, #0]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f022 0216 	bic.w	r2, r2, #22
 800509c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	695a      	ldr	r2, [r3, #20]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80050ac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d103      	bne.n	80050be <HAL_DMA_IRQHandler+0x1da>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d007      	beq.n	80050ce <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	681a      	ldr	r2, [r3, #0]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f022 0208 	bic.w	r2, r2, #8
 80050cc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050d2:	223f      	movs	r2, #63	; 0x3f
 80050d4:	409a      	lsls	r2, r3
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2201      	movs	r2, #1
 80050de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2200      	movs	r2, #0
 80050e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d07e      	beq.n	80051f0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050f6:	6878      	ldr	r0, [r7, #4]
 80050f8:	4798      	blx	r3
        }
        return;
 80050fa:	e079      	b.n	80051f0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005106:	2b00      	cmp	r3, #0
 8005108:	d01d      	beq.n	8005146 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005114:	2b00      	cmp	r3, #0
 8005116:	d10d      	bne.n	8005134 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800511c:	2b00      	cmp	r3, #0
 800511e:	d031      	beq.n	8005184 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005124:	6878      	ldr	r0, [r7, #4]
 8005126:	4798      	blx	r3
 8005128:	e02c      	b.n	8005184 <HAL_DMA_IRQHandler+0x2a0>
 800512a:	bf00      	nop
 800512c:	200002a0 	.word	0x200002a0
 8005130:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005138:	2b00      	cmp	r3, #0
 800513a:	d023      	beq.n	8005184 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005140:	6878      	ldr	r0, [r7, #4]
 8005142:	4798      	blx	r3
 8005144:	e01e      	b.n	8005184 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005150:	2b00      	cmp	r3, #0
 8005152:	d10f      	bne.n	8005174 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f022 0210 	bic.w	r2, r2, #16
 8005162:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2201      	movs	r2, #1
 8005168:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2200      	movs	r2, #0
 8005170:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005178:	2b00      	cmp	r3, #0
 800517a:	d003      	beq.n	8005184 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005180:	6878      	ldr	r0, [r7, #4]
 8005182:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005188:	2b00      	cmp	r3, #0
 800518a:	d032      	beq.n	80051f2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005190:	f003 0301 	and.w	r3, r3, #1
 8005194:	2b00      	cmp	r3, #0
 8005196:	d022      	beq.n	80051de <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2205      	movs	r2, #5
 800519c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f022 0201 	bic.w	r2, r2, #1
 80051ae:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	3301      	adds	r3, #1
 80051b4:	60bb      	str	r3, [r7, #8]
 80051b6:	697a      	ldr	r2, [r7, #20]
 80051b8:	429a      	cmp	r2, r3
 80051ba:	d307      	bcc.n	80051cc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f003 0301 	and.w	r3, r3, #1
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d1f2      	bne.n	80051b0 <HAL_DMA_IRQHandler+0x2cc>
 80051ca:	e000      	b.n	80051ce <HAL_DMA_IRQHandler+0x2ea>
          break;
 80051cc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2201      	movs	r2, #1
 80051d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2200      	movs	r2, #0
 80051da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d005      	beq.n	80051f2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	4798      	blx	r3
 80051ee:	e000      	b.n	80051f2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80051f0:	bf00      	nop
    }
  }
}
 80051f2:	3718      	adds	r7, #24
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}

080051f8 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b083      	sub	sp, #12
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8005204:	4618      	mov	r0, r3
 8005206:	370c      	adds	r7, #12
 8005208:	46bd      	mov	sp, r7
 800520a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520e:	4770      	bx	lr

08005210 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005210:	b480      	push	{r7}
 8005212:	b085      	sub	sp, #20
 8005214:	af00      	add	r7, sp, #0
 8005216:	60f8      	str	r0, [r7, #12]
 8005218:	60b9      	str	r1, [r7, #8]
 800521a:	607a      	str	r2, [r7, #4]
 800521c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800522c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	683a      	ldr	r2, [r7, #0]
 8005234:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	2b40      	cmp	r3, #64	; 0x40
 800523c:	d108      	bne.n	8005250 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	687a      	ldr	r2, [r7, #4]
 8005244:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	68ba      	ldr	r2, [r7, #8]
 800524c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800524e:	e007      	b.n	8005260 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	68ba      	ldr	r2, [r7, #8]
 8005256:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	687a      	ldr	r2, [r7, #4]
 800525e:	60da      	str	r2, [r3, #12]
}
 8005260:	bf00      	nop
 8005262:	3714      	adds	r7, #20
 8005264:	46bd      	mov	sp, r7
 8005266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526a:	4770      	bx	lr

0800526c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800526c:	b480      	push	{r7}
 800526e:	b085      	sub	sp, #20
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	b2db      	uxtb	r3, r3
 800527a:	3b10      	subs	r3, #16
 800527c:	4a14      	ldr	r2, [pc, #80]	; (80052d0 <DMA_CalcBaseAndBitshift+0x64>)
 800527e:	fba2 2303 	umull	r2, r3, r2, r3
 8005282:	091b      	lsrs	r3, r3, #4
 8005284:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005286:	4a13      	ldr	r2, [pc, #76]	; (80052d4 <DMA_CalcBaseAndBitshift+0x68>)
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	4413      	add	r3, r2
 800528c:	781b      	ldrb	r3, [r3, #0]
 800528e:	461a      	mov	r2, r3
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2b03      	cmp	r3, #3
 8005298:	d909      	bls.n	80052ae <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80052a2:	f023 0303 	bic.w	r3, r3, #3
 80052a6:	1d1a      	adds	r2, r3, #4
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	659a      	str	r2, [r3, #88]	; 0x58
 80052ac:	e007      	b.n	80052be <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80052b6:	f023 0303 	bic.w	r3, r3, #3
 80052ba:	687a      	ldr	r2, [r7, #4]
 80052bc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80052c2:	4618      	mov	r0, r3
 80052c4:	3714      	adds	r7, #20
 80052c6:	46bd      	mov	sp, r7
 80052c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052cc:	4770      	bx	lr
 80052ce:	bf00      	nop
 80052d0:	aaaaaaab 	.word	0xaaaaaaab
 80052d4:	0800b948 	.word	0x0800b948

080052d8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80052d8:	b480      	push	{r7}
 80052da:	b085      	sub	sp, #20
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80052e0:	2300      	movs	r3, #0
 80052e2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052e8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	699b      	ldr	r3, [r3, #24]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d11f      	bne.n	8005332 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	2b03      	cmp	r3, #3
 80052f6:	d856      	bhi.n	80053a6 <DMA_CheckFifoParam+0xce>
 80052f8:	a201      	add	r2, pc, #4	; (adr r2, 8005300 <DMA_CheckFifoParam+0x28>)
 80052fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052fe:	bf00      	nop
 8005300:	08005311 	.word	0x08005311
 8005304:	08005323 	.word	0x08005323
 8005308:	08005311 	.word	0x08005311
 800530c:	080053a7 	.word	0x080053a7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005314:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005318:	2b00      	cmp	r3, #0
 800531a:	d046      	beq.n	80053aa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800531c:	2301      	movs	r3, #1
 800531e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005320:	e043      	b.n	80053aa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005326:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800532a:	d140      	bne.n	80053ae <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005330:	e03d      	b.n	80053ae <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	699b      	ldr	r3, [r3, #24]
 8005336:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800533a:	d121      	bne.n	8005380 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	2b03      	cmp	r3, #3
 8005340:	d837      	bhi.n	80053b2 <DMA_CheckFifoParam+0xda>
 8005342:	a201      	add	r2, pc, #4	; (adr r2, 8005348 <DMA_CheckFifoParam+0x70>)
 8005344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005348:	08005359 	.word	0x08005359
 800534c:	0800535f 	.word	0x0800535f
 8005350:	08005359 	.word	0x08005359
 8005354:	08005371 	.word	0x08005371
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	73fb      	strb	r3, [r7, #15]
      break;
 800535c:	e030      	b.n	80053c0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005362:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005366:	2b00      	cmp	r3, #0
 8005368:	d025      	beq.n	80053b6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800536e:	e022      	b.n	80053b6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005374:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005378:	d11f      	bne.n	80053ba <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800537a:	2301      	movs	r3, #1
 800537c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800537e:	e01c      	b.n	80053ba <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	2b02      	cmp	r3, #2
 8005384:	d903      	bls.n	800538e <DMA_CheckFifoParam+0xb6>
 8005386:	68bb      	ldr	r3, [r7, #8]
 8005388:	2b03      	cmp	r3, #3
 800538a:	d003      	beq.n	8005394 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800538c:	e018      	b.n	80053c0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800538e:	2301      	movs	r3, #1
 8005390:	73fb      	strb	r3, [r7, #15]
      break;
 8005392:	e015      	b.n	80053c0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005398:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800539c:	2b00      	cmp	r3, #0
 800539e:	d00e      	beq.n	80053be <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80053a0:	2301      	movs	r3, #1
 80053a2:	73fb      	strb	r3, [r7, #15]
      break;
 80053a4:	e00b      	b.n	80053be <DMA_CheckFifoParam+0xe6>
      break;
 80053a6:	bf00      	nop
 80053a8:	e00a      	b.n	80053c0 <DMA_CheckFifoParam+0xe8>
      break;
 80053aa:	bf00      	nop
 80053ac:	e008      	b.n	80053c0 <DMA_CheckFifoParam+0xe8>
      break;
 80053ae:	bf00      	nop
 80053b0:	e006      	b.n	80053c0 <DMA_CheckFifoParam+0xe8>
      break;
 80053b2:	bf00      	nop
 80053b4:	e004      	b.n	80053c0 <DMA_CheckFifoParam+0xe8>
      break;
 80053b6:	bf00      	nop
 80053b8:	e002      	b.n	80053c0 <DMA_CheckFifoParam+0xe8>
      break;   
 80053ba:	bf00      	nop
 80053bc:	e000      	b.n	80053c0 <DMA_CheckFifoParam+0xe8>
      break;
 80053be:	bf00      	nop
    }
  } 
  
  return status; 
 80053c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3714      	adds	r7, #20
 80053c6:	46bd      	mov	sp, r7
 80053c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053cc:	4770      	bx	lr
 80053ce:	bf00      	nop

080053d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b089      	sub	sp, #36	; 0x24
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
 80053d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80053da:	2300      	movs	r3, #0
 80053dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80053de:	2300      	movs	r3, #0
 80053e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80053e2:	2300      	movs	r3, #0
 80053e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80053e6:	2300      	movs	r3, #0
 80053e8:	61fb      	str	r3, [r7, #28]
 80053ea:	e159      	b.n	80056a0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80053ec:	2201      	movs	r2, #1
 80053ee:	69fb      	ldr	r3, [r7, #28]
 80053f0:	fa02 f303 	lsl.w	r3, r2, r3
 80053f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	697a      	ldr	r2, [r7, #20]
 80053fc:	4013      	ands	r3, r2
 80053fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005400:	693a      	ldr	r2, [r7, #16]
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	429a      	cmp	r2, r3
 8005406:	f040 8148 	bne.w	800569a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	f003 0303 	and.w	r3, r3, #3
 8005412:	2b01      	cmp	r3, #1
 8005414:	d005      	beq.n	8005422 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800541e:	2b02      	cmp	r3, #2
 8005420:	d130      	bne.n	8005484 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005428:	69fb      	ldr	r3, [r7, #28]
 800542a:	005b      	lsls	r3, r3, #1
 800542c:	2203      	movs	r2, #3
 800542e:	fa02 f303 	lsl.w	r3, r2, r3
 8005432:	43db      	mvns	r3, r3
 8005434:	69ba      	ldr	r2, [r7, #24]
 8005436:	4013      	ands	r3, r2
 8005438:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	68da      	ldr	r2, [r3, #12]
 800543e:	69fb      	ldr	r3, [r7, #28]
 8005440:	005b      	lsls	r3, r3, #1
 8005442:	fa02 f303 	lsl.w	r3, r2, r3
 8005446:	69ba      	ldr	r2, [r7, #24]
 8005448:	4313      	orrs	r3, r2
 800544a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	69ba      	ldr	r2, [r7, #24]
 8005450:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005458:	2201      	movs	r2, #1
 800545a:	69fb      	ldr	r3, [r7, #28]
 800545c:	fa02 f303 	lsl.w	r3, r2, r3
 8005460:	43db      	mvns	r3, r3
 8005462:	69ba      	ldr	r2, [r7, #24]
 8005464:	4013      	ands	r3, r2
 8005466:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	091b      	lsrs	r3, r3, #4
 800546e:	f003 0201 	and.w	r2, r3, #1
 8005472:	69fb      	ldr	r3, [r7, #28]
 8005474:	fa02 f303 	lsl.w	r3, r2, r3
 8005478:	69ba      	ldr	r2, [r7, #24]
 800547a:	4313      	orrs	r3, r2
 800547c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	69ba      	ldr	r2, [r7, #24]
 8005482:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	f003 0303 	and.w	r3, r3, #3
 800548c:	2b03      	cmp	r3, #3
 800548e:	d017      	beq.n	80054c0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	68db      	ldr	r3, [r3, #12]
 8005494:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005496:	69fb      	ldr	r3, [r7, #28]
 8005498:	005b      	lsls	r3, r3, #1
 800549a:	2203      	movs	r2, #3
 800549c:	fa02 f303 	lsl.w	r3, r2, r3
 80054a0:	43db      	mvns	r3, r3
 80054a2:	69ba      	ldr	r2, [r7, #24]
 80054a4:	4013      	ands	r3, r2
 80054a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	689a      	ldr	r2, [r3, #8]
 80054ac:	69fb      	ldr	r3, [r7, #28]
 80054ae:	005b      	lsls	r3, r3, #1
 80054b0:	fa02 f303 	lsl.w	r3, r2, r3
 80054b4:	69ba      	ldr	r2, [r7, #24]
 80054b6:	4313      	orrs	r3, r2
 80054b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	69ba      	ldr	r2, [r7, #24]
 80054be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	685b      	ldr	r3, [r3, #4]
 80054c4:	f003 0303 	and.w	r3, r3, #3
 80054c8:	2b02      	cmp	r3, #2
 80054ca:	d123      	bne.n	8005514 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80054cc:	69fb      	ldr	r3, [r7, #28]
 80054ce:	08da      	lsrs	r2, r3, #3
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	3208      	adds	r2, #8
 80054d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80054d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80054da:	69fb      	ldr	r3, [r7, #28]
 80054dc:	f003 0307 	and.w	r3, r3, #7
 80054e0:	009b      	lsls	r3, r3, #2
 80054e2:	220f      	movs	r2, #15
 80054e4:	fa02 f303 	lsl.w	r3, r2, r3
 80054e8:	43db      	mvns	r3, r3
 80054ea:	69ba      	ldr	r2, [r7, #24]
 80054ec:	4013      	ands	r3, r2
 80054ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	691a      	ldr	r2, [r3, #16]
 80054f4:	69fb      	ldr	r3, [r7, #28]
 80054f6:	f003 0307 	and.w	r3, r3, #7
 80054fa:	009b      	lsls	r3, r3, #2
 80054fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005500:	69ba      	ldr	r2, [r7, #24]
 8005502:	4313      	orrs	r3, r2
 8005504:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005506:	69fb      	ldr	r3, [r7, #28]
 8005508:	08da      	lsrs	r2, r3, #3
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	3208      	adds	r2, #8
 800550e:	69b9      	ldr	r1, [r7, #24]
 8005510:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800551a:	69fb      	ldr	r3, [r7, #28]
 800551c:	005b      	lsls	r3, r3, #1
 800551e:	2203      	movs	r2, #3
 8005520:	fa02 f303 	lsl.w	r3, r2, r3
 8005524:	43db      	mvns	r3, r3
 8005526:	69ba      	ldr	r2, [r7, #24]
 8005528:	4013      	ands	r3, r2
 800552a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	685b      	ldr	r3, [r3, #4]
 8005530:	f003 0203 	and.w	r2, r3, #3
 8005534:	69fb      	ldr	r3, [r7, #28]
 8005536:	005b      	lsls	r3, r3, #1
 8005538:	fa02 f303 	lsl.w	r3, r2, r3
 800553c:	69ba      	ldr	r2, [r7, #24]
 800553e:	4313      	orrs	r3, r2
 8005540:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	69ba      	ldr	r2, [r7, #24]
 8005546:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005550:	2b00      	cmp	r3, #0
 8005552:	f000 80a2 	beq.w	800569a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005556:	2300      	movs	r3, #0
 8005558:	60fb      	str	r3, [r7, #12]
 800555a:	4b57      	ldr	r3, [pc, #348]	; (80056b8 <HAL_GPIO_Init+0x2e8>)
 800555c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800555e:	4a56      	ldr	r2, [pc, #344]	; (80056b8 <HAL_GPIO_Init+0x2e8>)
 8005560:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005564:	6453      	str	r3, [r2, #68]	; 0x44
 8005566:	4b54      	ldr	r3, [pc, #336]	; (80056b8 <HAL_GPIO_Init+0x2e8>)
 8005568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800556a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800556e:	60fb      	str	r3, [r7, #12]
 8005570:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005572:	4a52      	ldr	r2, [pc, #328]	; (80056bc <HAL_GPIO_Init+0x2ec>)
 8005574:	69fb      	ldr	r3, [r7, #28]
 8005576:	089b      	lsrs	r3, r3, #2
 8005578:	3302      	adds	r3, #2
 800557a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800557e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005580:	69fb      	ldr	r3, [r7, #28]
 8005582:	f003 0303 	and.w	r3, r3, #3
 8005586:	009b      	lsls	r3, r3, #2
 8005588:	220f      	movs	r2, #15
 800558a:	fa02 f303 	lsl.w	r3, r2, r3
 800558e:	43db      	mvns	r3, r3
 8005590:	69ba      	ldr	r2, [r7, #24]
 8005592:	4013      	ands	r3, r2
 8005594:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	4a49      	ldr	r2, [pc, #292]	; (80056c0 <HAL_GPIO_Init+0x2f0>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d019      	beq.n	80055d2 <HAL_GPIO_Init+0x202>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	4a48      	ldr	r2, [pc, #288]	; (80056c4 <HAL_GPIO_Init+0x2f4>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d013      	beq.n	80055ce <HAL_GPIO_Init+0x1fe>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	4a47      	ldr	r2, [pc, #284]	; (80056c8 <HAL_GPIO_Init+0x2f8>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d00d      	beq.n	80055ca <HAL_GPIO_Init+0x1fa>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4a46      	ldr	r2, [pc, #280]	; (80056cc <HAL_GPIO_Init+0x2fc>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d007      	beq.n	80055c6 <HAL_GPIO_Init+0x1f6>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	4a45      	ldr	r2, [pc, #276]	; (80056d0 <HAL_GPIO_Init+0x300>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d101      	bne.n	80055c2 <HAL_GPIO_Init+0x1f2>
 80055be:	2304      	movs	r3, #4
 80055c0:	e008      	b.n	80055d4 <HAL_GPIO_Init+0x204>
 80055c2:	2307      	movs	r3, #7
 80055c4:	e006      	b.n	80055d4 <HAL_GPIO_Init+0x204>
 80055c6:	2303      	movs	r3, #3
 80055c8:	e004      	b.n	80055d4 <HAL_GPIO_Init+0x204>
 80055ca:	2302      	movs	r3, #2
 80055cc:	e002      	b.n	80055d4 <HAL_GPIO_Init+0x204>
 80055ce:	2301      	movs	r3, #1
 80055d0:	e000      	b.n	80055d4 <HAL_GPIO_Init+0x204>
 80055d2:	2300      	movs	r3, #0
 80055d4:	69fa      	ldr	r2, [r7, #28]
 80055d6:	f002 0203 	and.w	r2, r2, #3
 80055da:	0092      	lsls	r2, r2, #2
 80055dc:	4093      	lsls	r3, r2
 80055de:	69ba      	ldr	r2, [r7, #24]
 80055e0:	4313      	orrs	r3, r2
 80055e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80055e4:	4935      	ldr	r1, [pc, #212]	; (80056bc <HAL_GPIO_Init+0x2ec>)
 80055e6:	69fb      	ldr	r3, [r7, #28]
 80055e8:	089b      	lsrs	r3, r3, #2
 80055ea:	3302      	adds	r3, #2
 80055ec:	69ba      	ldr	r2, [r7, #24]
 80055ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80055f2:	4b38      	ldr	r3, [pc, #224]	; (80056d4 <HAL_GPIO_Init+0x304>)
 80055f4:	689b      	ldr	r3, [r3, #8]
 80055f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80055f8:	693b      	ldr	r3, [r7, #16]
 80055fa:	43db      	mvns	r3, r3
 80055fc:	69ba      	ldr	r2, [r7, #24]
 80055fe:	4013      	ands	r3, r2
 8005600:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800560a:	2b00      	cmp	r3, #0
 800560c:	d003      	beq.n	8005616 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800560e:	69ba      	ldr	r2, [r7, #24]
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	4313      	orrs	r3, r2
 8005614:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005616:	4a2f      	ldr	r2, [pc, #188]	; (80056d4 <HAL_GPIO_Init+0x304>)
 8005618:	69bb      	ldr	r3, [r7, #24]
 800561a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800561c:	4b2d      	ldr	r3, [pc, #180]	; (80056d4 <HAL_GPIO_Init+0x304>)
 800561e:	68db      	ldr	r3, [r3, #12]
 8005620:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	43db      	mvns	r3, r3
 8005626:	69ba      	ldr	r2, [r7, #24]
 8005628:	4013      	ands	r3, r2
 800562a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005634:	2b00      	cmp	r3, #0
 8005636:	d003      	beq.n	8005640 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005638:	69ba      	ldr	r2, [r7, #24]
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	4313      	orrs	r3, r2
 800563e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005640:	4a24      	ldr	r2, [pc, #144]	; (80056d4 <HAL_GPIO_Init+0x304>)
 8005642:	69bb      	ldr	r3, [r7, #24]
 8005644:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005646:	4b23      	ldr	r3, [pc, #140]	; (80056d4 <HAL_GPIO_Init+0x304>)
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800564c:	693b      	ldr	r3, [r7, #16]
 800564e:	43db      	mvns	r3, r3
 8005650:	69ba      	ldr	r2, [r7, #24]
 8005652:	4013      	ands	r3, r2
 8005654:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800565e:	2b00      	cmp	r3, #0
 8005660:	d003      	beq.n	800566a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005662:	69ba      	ldr	r2, [r7, #24]
 8005664:	693b      	ldr	r3, [r7, #16]
 8005666:	4313      	orrs	r3, r2
 8005668:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800566a:	4a1a      	ldr	r2, [pc, #104]	; (80056d4 <HAL_GPIO_Init+0x304>)
 800566c:	69bb      	ldr	r3, [r7, #24]
 800566e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005670:	4b18      	ldr	r3, [pc, #96]	; (80056d4 <HAL_GPIO_Init+0x304>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005676:	693b      	ldr	r3, [r7, #16]
 8005678:	43db      	mvns	r3, r3
 800567a:	69ba      	ldr	r2, [r7, #24]
 800567c:	4013      	ands	r3, r2
 800567e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005688:	2b00      	cmp	r3, #0
 800568a:	d003      	beq.n	8005694 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800568c:	69ba      	ldr	r2, [r7, #24]
 800568e:	693b      	ldr	r3, [r7, #16]
 8005690:	4313      	orrs	r3, r2
 8005692:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005694:	4a0f      	ldr	r2, [pc, #60]	; (80056d4 <HAL_GPIO_Init+0x304>)
 8005696:	69bb      	ldr	r3, [r7, #24]
 8005698:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800569a:	69fb      	ldr	r3, [r7, #28]
 800569c:	3301      	adds	r3, #1
 800569e:	61fb      	str	r3, [r7, #28]
 80056a0:	69fb      	ldr	r3, [r7, #28]
 80056a2:	2b0f      	cmp	r3, #15
 80056a4:	f67f aea2 	bls.w	80053ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80056a8:	bf00      	nop
 80056aa:	bf00      	nop
 80056ac:	3724      	adds	r7, #36	; 0x24
 80056ae:	46bd      	mov	sp, r7
 80056b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b4:	4770      	bx	lr
 80056b6:	bf00      	nop
 80056b8:	40023800 	.word	0x40023800
 80056bc:	40013800 	.word	0x40013800
 80056c0:	40020000 	.word	0x40020000
 80056c4:	40020400 	.word	0x40020400
 80056c8:	40020800 	.word	0x40020800
 80056cc:	40020c00 	.word	0x40020c00
 80056d0:	40021000 	.word	0x40021000
 80056d4:	40013c00 	.word	0x40013c00

080056d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80056d8:	b480      	push	{r7}
 80056da:	b083      	sub	sp, #12
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
 80056e0:	460b      	mov	r3, r1
 80056e2:	807b      	strh	r3, [r7, #2]
 80056e4:	4613      	mov	r3, r2
 80056e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80056e8:	787b      	ldrb	r3, [r7, #1]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d003      	beq.n	80056f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80056ee:	887a      	ldrh	r2, [r7, #2]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80056f4:	e003      	b.n	80056fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80056f6:	887b      	ldrh	r3, [r7, #2]
 80056f8:	041a      	lsls	r2, r3, #16
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	619a      	str	r2, [r3, #24]
}
 80056fe:	bf00      	nop
 8005700:	370c      	adds	r7, #12
 8005702:	46bd      	mov	sp, r7
 8005704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005708:	4770      	bx	lr
	...

0800570c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	b082      	sub	sp, #8
 8005710:	af00      	add	r7, sp, #0
 8005712:	4603      	mov	r3, r0
 8005714:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005716:	4b08      	ldr	r3, [pc, #32]	; (8005738 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005718:	695a      	ldr	r2, [r3, #20]
 800571a:	88fb      	ldrh	r3, [r7, #6]
 800571c:	4013      	ands	r3, r2
 800571e:	2b00      	cmp	r3, #0
 8005720:	d006      	beq.n	8005730 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005722:	4a05      	ldr	r2, [pc, #20]	; (8005738 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005724:	88fb      	ldrh	r3, [r7, #6]
 8005726:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005728:	88fb      	ldrh	r3, [r7, #6]
 800572a:	4618      	mov	r0, r3
 800572c:	f000 f806 	bl	800573c <HAL_GPIO_EXTI_Callback>
  }
}
 8005730:	bf00      	nop
 8005732:	3708      	adds	r7, #8
 8005734:	46bd      	mov	sp, r7
 8005736:	bd80      	pop	{r7, pc}
 8005738:	40013c00 	.word	0x40013c00

0800573c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800573c:	b480      	push	{r7}
 800573e:	b083      	sub	sp, #12
 8005740:	af00      	add	r7, sp, #0
 8005742:	4603      	mov	r3, r0
 8005744:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8005746:	bf00      	nop
 8005748:	370c      	adds	r7, #12
 800574a:	46bd      	mov	sp, r7
 800574c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005750:	4770      	bx	lr
	...

08005754 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b084      	sub	sp, #16
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d101      	bne.n	8005766 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005762:	2301      	movs	r3, #1
 8005764:	e12b      	b.n	80059be <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800576c:	b2db      	uxtb	r3, r3
 800576e:	2b00      	cmp	r3, #0
 8005770:	d106      	bne.n	8005780 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2200      	movs	r2, #0
 8005776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800577a:	6878      	ldr	r0, [r7, #4]
 800577c:	f7fe f9f0 	bl	8003b60 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2224      	movs	r2, #36	; 0x24
 8005784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	681a      	ldr	r2, [r3, #0]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f022 0201 	bic.w	r2, r2, #1
 8005796:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80057a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80057b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80057b8:	f000 fd80 	bl	80062bc <HAL_RCC_GetPCLK1Freq>
 80057bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	4a81      	ldr	r2, [pc, #516]	; (80059c8 <HAL_I2C_Init+0x274>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d807      	bhi.n	80057d8 <HAL_I2C_Init+0x84>
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	4a80      	ldr	r2, [pc, #512]	; (80059cc <HAL_I2C_Init+0x278>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	bf94      	ite	ls
 80057d0:	2301      	movls	r3, #1
 80057d2:	2300      	movhi	r3, #0
 80057d4:	b2db      	uxtb	r3, r3
 80057d6:	e006      	b.n	80057e6 <HAL_I2C_Init+0x92>
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	4a7d      	ldr	r2, [pc, #500]	; (80059d0 <HAL_I2C_Init+0x27c>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	bf94      	ite	ls
 80057e0:	2301      	movls	r3, #1
 80057e2:	2300      	movhi	r3, #0
 80057e4:	b2db      	uxtb	r3, r3
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d001      	beq.n	80057ee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80057ea:	2301      	movs	r3, #1
 80057ec:	e0e7      	b.n	80059be <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	4a78      	ldr	r2, [pc, #480]	; (80059d4 <HAL_I2C_Init+0x280>)
 80057f2:	fba2 2303 	umull	r2, r3, r2, r3
 80057f6:	0c9b      	lsrs	r3, r3, #18
 80057f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	68ba      	ldr	r2, [r7, #8]
 800580a:	430a      	orrs	r2, r1
 800580c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	6a1b      	ldr	r3, [r3, #32]
 8005814:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	4a6a      	ldr	r2, [pc, #424]	; (80059c8 <HAL_I2C_Init+0x274>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d802      	bhi.n	8005828 <HAL_I2C_Init+0xd4>
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	3301      	adds	r3, #1
 8005826:	e009      	b.n	800583c <HAL_I2C_Init+0xe8>
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800582e:	fb02 f303 	mul.w	r3, r2, r3
 8005832:	4a69      	ldr	r2, [pc, #420]	; (80059d8 <HAL_I2C_Init+0x284>)
 8005834:	fba2 2303 	umull	r2, r3, r2, r3
 8005838:	099b      	lsrs	r3, r3, #6
 800583a:	3301      	adds	r3, #1
 800583c:	687a      	ldr	r2, [r7, #4]
 800583e:	6812      	ldr	r2, [r2, #0]
 8005840:	430b      	orrs	r3, r1
 8005842:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	69db      	ldr	r3, [r3, #28]
 800584a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800584e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	495c      	ldr	r1, [pc, #368]	; (80059c8 <HAL_I2C_Init+0x274>)
 8005858:	428b      	cmp	r3, r1
 800585a:	d819      	bhi.n	8005890 <HAL_I2C_Init+0x13c>
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	1e59      	subs	r1, r3, #1
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	005b      	lsls	r3, r3, #1
 8005866:	fbb1 f3f3 	udiv	r3, r1, r3
 800586a:	1c59      	adds	r1, r3, #1
 800586c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005870:	400b      	ands	r3, r1
 8005872:	2b00      	cmp	r3, #0
 8005874:	d00a      	beq.n	800588c <HAL_I2C_Init+0x138>
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	1e59      	subs	r1, r3, #1
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	005b      	lsls	r3, r3, #1
 8005880:	fbb1 f3f3 	udiv	r3, r1, r3
 8005884:	3301      	adds	r3, #1
 8005886:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800588a:	e051      	b.n	8005930 <HAL_I2C_Init+0x1dc>
 800588c:	2304      	movs	r3, #4
 800588e:	e04f      	b.n	8005930 <HAL_I2C_Init+0x1dc>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	689b      	ldr	r3, [r3, #8]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d111      	bne.n	80058bc <HAL_I2C_Init+0x168>
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	1e58      	subs	r0, r3, #1
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6859      	ldr	r1, [r3, #4]
 80058a0:	460b      	mov	r3, r1
 80058a2:	005b      	lsls	r3, r3, #1
 80058a4:	440b      	add	r3, r1
 80058a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80058aa:	3301      	adds	r3, #1
 80058ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	bf0c      	ite	eq
 80058b4:	2301      	moveq	r3, #1
 80058b6:	2300      	movne	r3, #0
 80058b8:	b2db      	uxtb	r3, r3
 80058ba:	e012      	b.n	80058e2 <HAL_I2C_Init+0x18e>
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	1e58      	subs	r0, r3, #1
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6859      	ldr	r1, [r3, #4]
 80058c4:	460b      	mov	r3, r1
 80058c6:	009b      	lsls	r3, r3, #2
 80058c8:	440b      	add	r3, r1
 80058ca:	0099      	lsls	r1, r3, #2
 80058cc:	440b      	add	r3, r1
 80058ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80058d2:	3301      	adds	r3, #1
 80058d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058d8:	2b00      	cmp	r3, #0
 80058da:	bf0c      	ite	eq
 80058dc:	2301      	moveq	r3, #1
 80058de:	2300      	movne	r3, #0
 80058e0:	b2db      	uxtb	r3, r3
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d001      	beq.n	80058ea <HAL_I2C_Init+0x196>
 80058e6:	2301      	movs	r3, #1
 80058e8:	e022      	b.n	8005930 <HAL_I2C_Init+0x1dc>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	689b      	ldr	r3, [r3, #8]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d10e      	bne.n	8005910 <HAL_I2C_Init+0x1bc>
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	1e58      	subs	r0, r3, #1
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6859      	ldr	r1, [r3, #4]
 80058fa:	460b      	mov	r3, r1
 80058fc:	005b      	lsls	r3, r3, #1
 80058fe:	440b      	add	r3, r1
 8005900:	fbb0 f3f3 	udiv	r3, r0, r3
 8005904:	3301      	adds	r3, #1
 8005906:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800590a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800590e:	e00f      	b.n	8005930 <HAL_I2C_Init+0x1dc>
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	1e58      	subs	r0, r3, #1
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6859      	ldr	r1, [r3, #4]
 8005918:	460b      	mov	r3, r1
 800591a:	009b      	lsls	r3, r3, #2
 800591c:	440b      	add	r3, r1
 800591e:	0099      	lsls	r1, r3, #2
 8005920:	440b      	add	r3, r1
 8005922:	fbb0 f3f3 	udiv	r3, r0, r3
 8005926:	3301      	adds	r3, #1
 8005928:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800592c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005930:	6879      	ldr	r1, [r7, #4]
 8005932:	6809      	ldr	r1, [r1, #0]
 8005934:	4313      	orrs	r3, r2
 8005936:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	69da      	ldr	r2, [r3, #28]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6a1b      	ldr	r3, [r3, #32]
 800594a:	431a      	orrs	r2, r3
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	430a      	orrs	r2, r1
 8005952:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	689b      	ldr	r3, [r3, #8]
 800595a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800595e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005962:	687a      	ldr	r2, [r7, #4]
 8005964:	6911      	ldr	r1, [r2, #16]
 8005966:	687a      	ldr	r2, [r7, #4]
 8005968:	68d2      	ldr	r2, [r2, #12]
 800596a:	4311      	orrs	r1, r2
 800596c:	687a      	ldr	r2, [r7, #4]
 800596e:	6812      	ldr	r2, [r2, #0]
 8005970:	430b      	orrs	r3, r1
 8005972:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	68db      	ldr	r3, [r3, #12]
 800597a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	695a      	ldr	r2, [r3, #20]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	699b      	ldr	r3, [r3, #24]
 8005986:	431a      	orrs	r2, r3
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	430a      	orrs	r2, r1
 800598e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	681a      	ldr	r2, [r3, #0]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f042 0201 	orr.w	r2, r2, #1
 800599e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2200      	movs	r2, #0
 80059a4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2220      	movs	r2, #32
 80059aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2200      	movs	r2, #0
 80059b2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2200      	movs	r2, #0
 80059b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80059bc:	2300      	movs	r3, #0
}
 80059be:	4618      	mov	r0, r3
 80059c0:	3710      	adds	r7, #16
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}
 80059c6:	bf00      	nop
 80059c8:	000186a0 	.word	0x000186a0
 80059cc:	001e847f 	.word	0x001e847f
 80059d0:	003d08ff 	.word	0x003d08ff
 80059d4:	431bde83 	.word	0x431bde83
 80059d8:	10624dd3 	.word	0x10624dd3

080059dc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b086      	sub	sp, #24
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d101      	bne.n	80059ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80059ea:	2301      	movs	r3, #1
 80059ec:	e267      	b.n	8005ebe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f003 0301 	and.w	r3, r3, #1
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d075      	beq.n	8005ae6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80059fa:	4b88      	ldr	r3, [pc, #544]	; (8005c1c <HAL_RCC_OscConfig+0x240>)
 80059fc:	689b      	ldr	r3, [r3, #8]
 80059fe:	f003 030c 	and.w	r3, r3, #12
 8005a02:	2b04      	cmp	r3, #4
 8005a04:	d00c      	beq.n	8005a20 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a06:	4b85      	ldr	r3, [pc, #532]	; (8005c1c <HAL_RCC_OscConfig+0x240>)
 8005a08:	689b      	ldr	r3, [r3, #8]
 8005a0a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005a0e:	2b08      	cmp	r3, #8
 8005a10:	d112      	bne.n	8005a38 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a12:	4b82      	ldr	r3, [pc, #520]	; (8005c1c <HAL_RCC_OscConfig+0x240>)
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a1a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005a1e:	d10b      	bne.n	8005a38 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a20:	4b7e      	ldr	r3, [pc, #504]	; (8005c1c <HAL_RCC_OscConfig+0x240>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d05b      	beq.n	8005ae4 <HAL_RCC_OscConfig+0x108>
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	685b      	ldr	r3, [r3, #4]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d157      	bne.n	8005ae4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005a34:	2301      	movs	r3, #1
 8005a36:	e242      	b.n	8005ebe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a40:	d106      	bne.n	8005a50 <HAL_RCC_OscConfig+0x74>
 8005a42:	4b76      	ldr	r3, [pc, #472]	; (8005c1c <HAL_RCC_OscConfig+0x240>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a75      	ldr	r2, [pc, #468]	; (8005c1c <HAL_RCC_OscConfig+0x240>)
 8005a48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a4c:	6013      	str	r3, [r2, #0]
 8005a4e:	e01d      	b.n	8005a8c <HAL_RCC_OscConfig+0xb0>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005a58:	d10c      	bne.n	8005a74 <HAL_RCC_OscConfig+0x98>
 8005a5a:	4b70      	ldr	r3, [pc, #448]	; (8005c1c <HAL_RCC_OscConfig+0x240>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a6f      	ldr	r2, [pc, #444]	; (8005c1c <HAL_RCC_OscConfig+0x240>)
 8005a60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005a64:	6013      	str	r3, [r2, #0]
 8005a66:	4b6d      	ldr	r3, [pc, #436]	; (8005c1c <HAL_RCC_OscConfig+0x240>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a6c      	ldr	r2, [pc, #432]	; (8005c1c <HAL_RCC_OscConfig+0x240>)
 8005a6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a70:	6013      	str	r3, [r2, #0]
 8005a72:	e00b      	b.n	8005a8c <HAL_RCC_OscConfig+0xb0>
 8005a74:	4b69      	ldr	r3, [pc, #420]	; (8005c1c <HAL_RCC_OscConfig+0x240>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4a68      	ldr	r2, [pc, #416]	; (8005c1c <HAL_RCC_OscConfig+0x240>)
 8005a7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a7e:	6013      	str	r3, [r2, #0]
 8005a80:	4b66      	ldr	r3, [pc, #408]	; (8005c1c <HAL_RCC_OscConfig+0x240>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a65      	ldr	r2, [pc, #404]	; (8005c1c <HAL_RCC_OscConfig+0x240>)
 8005a86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005a8a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d013      	beq.n	8005abc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a94:	f7fe fb6e 	bl	8004174 <HAL_GetTick>
 8005a98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a9a:	e008      	b.n	8005aae <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005a9c:	f7fe fb6a 	bl	8004174 <HAL_GetTick>
 8005aa0:	4602      	mov	r2, r0
 8005aa2:	693b      	ldr	r3, [r7, #16]
 8005aa4:	1ad3      	subs	r3, r2, r3
 8005aa6:	2b64      	cmp	r3, #100	; 0x64
 8005aa8:	d901      	bls.n	8005aae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005aaa:	2303      	movs	r3, #3
 8005aac:	e207      	b.n	8005ebe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005aae:	4b5b      	ldr	r3, [pc, #364]	; (8005c1c <HAL_RCC_OscConfig+0x240>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d0f0      	beq.n	8005a9c <HAL_RCC_OscConfig+0xc0>
 8005aba:	e014      	b.n	8005ae6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005abc:	f7fe fb5a 	bl	8004174 <HAL_GetTick>
 8005ac0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ac2:	e008      	b.n	8005ad6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ac4:	f7fe fb56 	bl	8004174 <HAL_GetTick>
 8005ac8:	4602      	mov	r2, r0
 8005aca:	693b      	ldr	r3, [r7, #16]
 8005acc:	1ad3      	subs	r3, r2, r3
 8005ace:	2b64      	cmp	r3, #100	; 0x64
 8005ad0:	d901      	bls.n	8005ad6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005ad2:	2303      	movs	r3, #3
 8005ad4:	e1f3      	b.n	8005ebe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ad6:	4b51      	ldr	r3, [pc, #324]	; (8005c1c <HAL_RCC_OscConfig+0x240>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d1f0      	bne.n	8005ac4 <HAL_RCC_OscConfig+0xe8>
 8005ae2:	e000      	b.n	8005ae6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ae4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f003 0302 	and.w	r3, r3, #2
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d063      	beq.n	8005bba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005af2:	4b4a      	ldr	r3, [pc, #296]	; (8005c1c <HAL_RCC_OscConfig+0x240>)
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	f003 030c 	and.w	r3, r3, #12
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d00b      	beq.n	8005b16 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005afe:	4b47      	ldr	r3, [pc, #284]	; (8005c1c <HAL_RCC_OscConfig+0x240>)
 8005b00:	689b      	ldr	r3, [r3, #8]
 8005b02:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005b06:	2b08      	cmp	r3, #8
 8005b08:	d11c      	bne.n	8005b44 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b0a:	4b44      	ldr	r3, [pc, #272]	; (8005c1c <HAL_RCC_OscConfig+0x240>)
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d116      	bne.n	8005b44 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b16:	4b41      	ldr	r3, [pc, #260]	; (8005c1c <HAL_RCC_OscConfig+0x240>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f003 0302 	and.w	r3, r3, #2
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d005      	beq.n	8005b2e <HAL_RCC_OscConfig+0x152>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	68db      	ldr	r3, [r3, #12]
 8005b26:	2b01      	cmp	r3, #1
 8005b28:	d001      	beq.n	8005b2e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	e1c7      	b.n	8005ebe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b2e:	4b3b      	ldr	r3, [pc, #236]	; (8005c1c <HAL_RCC_OscConfig+0x240>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	691b      	ldr	r3, [r3, #16]
 8005b3a:	00db      	lsls	r3, r3, #3
 8005b3c:	4937      	ldr	r1, [pc, #220]	; (8005c1c <HAL_RCC_OscConfig+0x240>)
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b42:	e03a      	b.n	8005bba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	68db      	ldr	r3, [r3, #12]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d020      	beq.n	8005b8e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b4c:	4b34      	ldr	r3, [pc, #208]	; (8005c20 <HAL_RCC_OscConfig+0x244>)
 8005b4e:	2201      	movs	r2, #1
 8005b50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b52:	f7fe fb0f 	bl	8004174 <HAL_GetTick>
 8005b56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b58:	e008      	b.n	8005b6c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005b5a:	f7fe fb0b 	bl	8004174 <HAL_GetTick>
 8005b5e:	4602      	mov	r2, r0
 8005b60:	693b      	ldr	r3, [r7, #16]
 8005b62:	1ad3      	subs	r3, r2, r3
 8005b64:	2b02      	cmp	r3, #2
 8005b66:	d901      	bls.n	8005b6c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005b68:	2303      	movs	r3, #3
 8005b6a:	e1a8      	b.n	8005ebe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b6c:	4b2b      	ldr	r3, [pc, #172]	; (8005c1c <HAL_RCC_OscConfig+0x240>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f003 0302 	and.w	r3, r3, #2
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d0f0      	beq.n	8005b5a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b78:	4b28      	ldr	r3, [pc, #160]	; (8005c1c <HAL_RCC_OscConfig+0x240>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	691b      	ldr	r3, [r3, #16]
 8005b84:	00db      	lsls	r3, r3, #3
 8005b86:	4925      	ldr	r1, [pc, #148]	; (8005c1c <HAL_RCC_OscConfig+0x240>)
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	600b      	str	r3, [r1, #0]
 8005b8c:	e015      	b.n	8005bba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b8e:	4b24      	ldr	r3, [pc, #144]	; (8005c20 <HAL_RCC_OscConfig+0x244>)
 8005b90:	2200      	movs	r2, #0
 8005b92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b94:	f7fe faee 	bl	8004174 <HAL_GetTick>
 8005b98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b9a:	e008      	b.n	8005bae <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005b9c:	f7fe faea 	bl	8004174 <HAL_GetTick>
 8005ba0:	4602      	mov	r2, r0
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	1ad3      	subs	r3, r2, r3
 8005ba6:	2b02      	cmp	r3, #2
 8005ba8:	d901      	bls.n	8005bae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005baa:	2303      	movs	r3, #3
 8005bac:	e187      	b.n	8005ebe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005bae:	4b1b      	ldr	r3, [pc, #108]	; (8005c1c <HAL_RCC_OscConfig+0x240>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f003 0302 	and.w	r3, r3, #2
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d1f0      	bne.n	8005b9c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f003 0308 	and.w	r3, r3, #8
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d036      	beq.n	8005c34 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	695b      	ldr	r3, [r3, #20]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d016      	beq.n	8005bfc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005bce:	4b15      	ldr	r3, [pc, #84]	; (8005c24 <HAL_RCC_OscConfig+0x248>)
 8005bd0:	2201      	movs	r2, #1
 8005bd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bd4:	f7fe face 	bl	8004174 <HAL_GetTick>
 8005bd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bda:	e008      	b.n	8005bee <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005bdc:	f7fe faca 	bl	8004174 <HAL_GetTick>
 8005be0:	4602      	mov	r2, r0
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	1ad3      	subs	r3, r2, r3
 8005be6:	2b02      	cmp	r3, #2
 8005be8:	d901      	bls.n	8005bee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005bea:	2303      	movs	r3, #3
 8005bec:	e167      	b.n	8005ebe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bee:	4b0b      	ldr	r3, [pc, #44]	; (8005c1c <HAL_RCC_OscConfig+0x240>)
 8005bf0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005bf2:	f003 0302 	and.w	r3, r3, #2
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d0f0      	beq.n	8005bdc <HAL_RCC_OscConfig+0x200>
 8005bfa:	e01b      	b.n	8005c34 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005bfc:	4b09      	ldr	r3, [pc, #36]	; (8005c24 <HAL_RCC_OscConfig+0x248>)
 8005bfe:	2200      	movs	r2, #0
 8005c00:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c02:	f7fe fab7 	bl	8004174 <HAL_GetTick>
 8005c06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c08:	e00e      	b.n	8005c28 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005c0a:	f7fe fab3 	bl	8004174 <HAL_GetTick>
 8005c0e:	4602      	mov	r2, r0
 8005c10:	693b      	ldr	r3, [r7, #16]
 8005c12:	1ad3      	subs	r3, r2, r3
 8005c14:	2b02      	cmp	r3, #2
 8005c16:	d907      	bls.n	8005c28 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005c18:	2303      	movs	r3, #3
 8005c1a:	e150      	b.n	8005ebe <HAL_RCC_OscConfig+0x4e2>
 8005c1c:	40023800 	.word	0x40023800
 8005c20:	42470000 	.word	0x42470000
 8005c24:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c28:	4b88      	ldr	r3, [pc, #544]	; (8005e4c <HAL_RCC_OscConfig+0x470>)
 8005c2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c2c:	f003 0302 	and.w	r3, r3, #2
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d1ea      	bne.n	8005c0a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f003 0304 	and.w	r3, r3, #4
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	f000 8097 	beq.w	8005d70 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c42:	2300      	movs	r3, #0
 8005c44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c46:	4b81      	ldr	r3, [pc, #516]	; (8005e4c <HAL_RCC_OscConfig+0x470>)
 8005c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d10f      	bne.n	8005c72 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c52:	2300      	movs	r3, #0
 8005c54:	60bb      	str	r3, [r7, #8]
 8005c56:	4b7d      	ldr	r3, [pc, #500]	; (8005e4c <HAL_RCC_OscConfig+0x470>)
 8005c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c5a:	4a7c      	ldr	r2, [pc, #496]	; (8005e4c <HAL_RCC_OscConfig+0x470>)
 8005c5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c60:	6413      	str	r3, [r2, #64]	; 0x40
 8005c62:	4b7a      	ldr	r3, [pc, #488]	; (8005e4c <HAL_RCC_OscConfig+0x470>)
 8005c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c6a:	60bb      	str	r3, [r7, #8]
 8005c6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c72:	4b77      	ldr	r3, [pc, #476]	; (8005e50 <HAL_RCC_OscConfig+0x474>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d118      	bne.n	8005cb0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c7e:	4b74      	ldr	r3, [pc, #464]	; (8005e50 <HAL_RCC_OscConfig+0x474>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4a73      	ldr	r2, [pc, #460]	; (8005e50 <HAL_RCC_OscConfig+0x474>)
 8005c84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c8a:	f7fe fa73 	bl	8004174 <HAL_GetTick>
 8005c8e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c90:	e008      	b.n	8005ca4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c92:	f7fe fa6f 	bl	8004174 <HAL_GetTick>
 8005c96:	4602      	mov	r2, r0
 8005c98:	693b      	ldr	r3, [r7, #16]
 8005c9a:	1ad3      	subs	r3, r2, r3
 8005c9c:	2b02      	cmp	r3, #2
 8005c9e:	d901      	bls.n	8005ca4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005ca0:	2303      	movs	r3, #3
 8005ca2:	e10c      	b.n	8005ebe <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ca4:	4b6a      	ldr	r3, [pc, #424]	; (8005e50 <HAL_RCC_OscConfig+0x474>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d0f0      	beq.n	8005c92 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	d106      	bne.n	8005cc6 <HAL_RCC_OscConfig+0x2ea>
 8005cb8:	4b64      	ldr	r3, [pc, #400]	; (8005e4c <HAL_RCC_OscConfig+0x470>)
 8005cba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cbc:	4a63      	ldr	r2, [pc, #396]	; (8005e4c <HAL_RCC_OscConfig+0x470>)
 8005cbe:	f043 0301 	orr.w	r3, r3, #1
 8005cc2:	6713      	str	r3, [r2, #112]	; 0x70
 8005cc4:	e01c      	b.n	8005d00 <HAL_RCC_OscConfig+0x324>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	689b      	ldr	r3, [r3, #8]
 8005cca:	2b05      	cmp	r3, #5
 8005ccc:	d10c      	bne.n	8005ce8 <HAL_RCC_OscConfig+0x30c>
 8005cce:	4b5f      	ldr	r3, [pc, #380]	; (8005e4c <HAL_RCC_OscConfig+0x470>)
 8005cd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cd2:	4a5e      	ldr	r2, [pc, #376]	; (8005e4c <HAL_RCC_OscConfig+0x470>)
 8005cd4:	f043 0304 	orr.w	r3, r3, #4
 8005cd8:	6713      	str	r3, [r2, #112]	; 0x70
 8005cda:	4b5c      	ldr	r3, [pc, #368]	; (8005e4c <HAL_RCC_OscConfig+0x470>)
 8005cdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cde:	4a5b      	ldr	r2, [pc, #364]	; (8005e4c <HAL_RCC_OscConfig+0x470>)
 8005ce0:	f043 0301 	orr.w	r3, r3, #1
 8005ce4:	6713      	str	r3, [r2, #112]	; 0x70
 8005ce6:	e00b      	b.n	8005d00 <HAL_RCC_OscConfig+0x324>
 8005ce8:	4b58      	ldr	r3, [pc, #352]	; (8005e4c <HAL_RCC_OscConfig+0x470>)
 8005cea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cec:	4a57      	ldr	r2, [pc, #348]	; (8005e4c <HAL_RCC_OscConfig+0x470>)
 8005cee:	f023 0301 	bic.w	r3, r3, #1
 8005cf2:	6713      	str	r3, [r2, #112]	; 0x70
 8005cf4:	4b55      	ldr	r3, [pc, #340]	; (8005e4c <HAL_RCC_OscConfig+0x470>)
 8005cf6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cf8:	4a54      	ldr	r2, [pc, #336]	; (8005e4c <HAL_RCC_OscConfig+0x470>)
 8005cfa:	f023 0304 	bic.w	r3, r3, #4
 8005cfe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	689b      	ldr	r3, [r3, #8]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d015      	beq.n	8005d34 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d08:	f7fe fa34 	bl	8004174 <HAL_GetTick>
 8005d0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d0e:	e00a      	b.n	8005d26 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d10:	f7fe fa30 	bl	8004174 <HAL_GetTick>
 8005d14:	4602      	mov	r2, r0
 8005d16:	693b      	ldr	r3, [r7, #16]
 8005d18:	1ad3      	subs	r3, r2, r3
 8005d1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d901      	bls.n	8005d26 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005d22:	2303      	movs	r3, #3
 8005d24:	e0cb      	b.n	8005ebe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d26:	4b49      	ldr	r3, [pc, #292]	; (8005e4c <HAL_RCC_OscConfig+0x470>)
 8005d28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d2a:	f003 0302 	and.w	r3, r3, #2
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d0ee      	beq.n	8005d10 <HAL_RCC_OscConfig+0x334>
 8005d32:	e014      	b.n	8005d5e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d34:	f7fe fa1e 	bl	8004174 <HAL_GetTick>
 8005d38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d3a:	e00a      	b.n	8005d52 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d3c:	f7fe fa1a 	bl	8004174 <HAL_GetTick>
 8005d40:	4602      	mov	r2, r0
 8005d42:	693b      	ldr	r3, [r7, #16]
 8005d44:	1ad3      	subs	r3, r2, r3
 8005d46:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d901      	bls.n	8005d52 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005d4e:	2303      	movs	r3, #3
 8005d50:	e0b5      	b.n	8005ebe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d52:	4b3e      	ldr	r3, [pc, #248]	; (8005e4c <HAL_RCC_OscConfig+0x470>)
 8005d54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d56:	f003 0302 	and.w	r3, r3, #2
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d1ee      	bne.n	8005d3c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005d5e:	7dfb      	ldrb	r3, [r7, #23]
 8005d60:	2b01      	cmp	r3, #1
 8005d62:	d105      	bne.n	8005d70 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d64:	4b39      	ldr	r3, [pc, #228]	; (8005e4c <HAL_RCC_OscConfig+0x470>)
 8005d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d68:	4a38      	ldr	r2, [pc, #224]	; (8005e4c <HAL_RCC_OscConfig+0x470>)
 8005d6a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d6e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	699b      	ldr	r3, [r3, #24]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	f000 80a1 	beq.w	8005ebc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005d7a:	4b34      	ldr	r3, [pc, #208]	; (8005e4c <HAL_RCC_OscConfig+0x470>)
 8005d7c:	689b      	ldr	r3, [r3, #8]
 8005d7e:	f003 030c 	and.w	r3, r3, #12
 8005d82:	2b08      	cmp	r3, #8
 8005d84:	d05c      	beq.n	8005e40 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	699b      	ldr	r3, [r3, #24]
 8005d8a:	2b02      	cmp	r3, #2
 8005d8c:	d141      	bne.n	8005e12 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d8e:	4b31      	ldr	r3, [pc, #196]	; (8005e54 <HAL_RCC_OscConfig+0x478>)
 8005d90:	2200      	movs	r2, #0
 8005d92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d94:	f7fe f9ee 	bl	8004174 <HAL_GetTick>
 8005d98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d9a:	e008      	b.n	8005dae <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d9c:	f7fe f9ea 	bl	8004174 <HAL_GetTick>
 8005da0:	4602      	mov	r2, r0
 8005da2:	693b      	ldr	r3, [r7, #16]
 8005da4:	1ad3      	subs	r3, r2, r3
 8005da6:	2b02      	cmp	r3, #2
 8005da8:	d901      	bls.n	8005dae <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005daa:	2303      	movs	r3, #3
 8005dac:	e087      	b.n	8005ebe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005dae:	4b27      	ldr	r3, [pc, #156]	; (8005e4c <HAL_RCC_OscConfig+0x470>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d1f0      	bne.n	8005d9c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	69da      	ldr	r2, [r3, #28]
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6a1b      	ldr	r3, [r3, #32]
 8005dc2:	431a      	orrs	r2, r3
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dc8:	019b      	lsls	r3, r3, #6
 8005dca:	431a      	orrs	r2, r3
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dd0:	085b      	lsrs	r3, r3, #1
 8005dd2:	3b01      	subs	r3, #1
 8005dd4:	041b      	lsls	r3, r3, #16
 8005dd6:	431a      	orrs	r2, r3
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ddc:	061b      	lsls	r3, r3, #24
 8005dde:	491b      	ldr	r1, [pc, #108]	; (8005e4c <HAL_RCC_OscConfig+0x470>)
 8005de0:	4313      	orrs	r3, r2
 8005de2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005de4:	4b1b      	ldr	r3, [pc, #108]	; (8005e54 <HAL_RCC_OscConfig+0x478>)
 8005de6:	2201      	movs	r2, #1
 8005de8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dea:	f7fe f9c3 	bl	8004174 <HAL_GetTick>
 8005dee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005df0:	e008      	b.n	8005e04 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005df2:	f7fe f9bf 	bl	8004174 <HAL_GetTick>
 8005df6:	4602      	mov	r2, r0
 8005df8:	693b      	ldr	r3, [r7, #16]
 8005dfa:	1ad3      	subs	r3, r2, r3
 8005dfc:	2b02      	cmp	r3, #2
 8005dfe:	d901      	bls.n	8005e04 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005e00:	2303      	movs	r3, #3
 8005e02:	e05c      	b.n	8005ebe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e04:	4b11      	ldr	r3, [pc, #68]	; (8005e4c <HAL_RCC_OscConfig+0x470>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d0f0      	beq.n	8005df2 <HAL_RCC_OscConfig+0x416>
 8005e10:	e054      	b.n	8005ebc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e12:	4b10      	ldr	r3, [pc, #64]	; (8005e54 <HAL_RCC_OscConfig+0x478>)
 8005e14:	2200      	movs	r2, #0
 8005e16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e18:	f7fe f9ac 	bl	8004174 <HAL_GetTick>
 8005e1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e1e:	e008      	b.n	8005e32 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e20:	f7fe f9a8 	bl	8004174 <HAL_GetTick>
 8005e24:	4602      	mov	r2, r0
 8005e26:	693b      	ldr	r3, [r7, #16]
 8005e28:	1ad3      	subs	r3, r2, r3
 8005e2a:	2b02      	cmp	r3, #2
 8005e2c:	d901      	bls.n	8005e32 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005e2e:	2303      	movs	r3, #3
 8005e30:	e045      	b.n	8005ebe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e32:	4b06      	ldr	r3, [pc, #24]	; (8005e4c <HAL_RCC_OscConfig+0x470>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d1f0      	bne.n	8005e20 <HAL_RCC_OscConfig+0x444>
 8005e3e:	e03d      	b.n	8005ebc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	699b      	ldr	r3, [r3, #24]
 8005e44:	2b01      	cmp	r3, #1
 8005e46:	d107      	bne.n	8005e58 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005e48:	2301      	movs	r3, #1
 8005e4a:	e038      	b.n	8005ebe <HAL_RCC_OscConfig+0x4e2>
 8005e4c:	40023800 	.word	0x40023800
 8005e50:	40007000 	.word	0x40007000
 8005e54:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005e58:	4b1b      	ldr	r3, [pc, #108]	; (8005ec8 <HAL_RCC_OscConfig+0x4ec>)
 8005e5a:	685b      	ldr	r3, [r3, #4]
 8005e5c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	699b      	ldr	r3, [r3, #24]
 8005e62:	2b01      	cmp	r3, #1
 8005e64:	d028      	beq.n	8005eb8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e70:	429a      	cmp	r2, r3
 8005e72:	d121      	bne.n	8005eb8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e7e:	429a      	cmp	r2, r3
 8005e80:	d11a      	bne.n	8005eb8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e82:	68fa      	ldr	r2, [r7, #12]
 8005e84:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005e88:	4013      	ands	r3, r2
 8005e8a:	687a      	ldr	r2, [r7, #4]
 8005e8c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005e8e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d111      	bne.n	8005eb8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e9e:	085b      	lsrs	r3, r3, #1
 8005ea0:	3b01      	subs	r3, #1
 8005ea2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ea4:	429a      	cmp	r2, r3
 8005ea6:	d107      	bne.n	8005eb8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eb2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005eb4:	429a      	cmp	r2, r3
 8005eb6:	d001      	beq.n	8005ebc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005eb8:	2301      	movs	r3, #1
 8005eba:	e000      	b.n	8005ebe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005ebc:	2300      	movs	r3, #0
}
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	3718      	adds	r7, #24
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bd80      	pop	{r7, pc}
 8005ec6:	bf00      	nop
 8005ec8:	40023800 	.word	0x40023800

08005ecc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b084      	sub	sp, #16
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
 8005ed4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d101      	bne.n	8005ee0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005edc:	2301      	movs	r3, #1
 8005ede:	e0cc      	b.n	800607a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005ee0:	4b68      	ldr	r3, [pc, #416]	; (8006084 <HAL_RCC_ClockConfig+0x1b8>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f003 0307 	and.w	r3, r3, #7
 8005ee8:	683a      	ldr	r2, [r7, #0]
 8005eea:	429a      	cmp	r2, r3
 8005eec:	d90c      	bls.n	8005f08 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005eee:	4b65      	ldr	r3, [pc, #404]	; (8006084 <HAL_RCC_ClockConfig+0x1b8>)
 8005ef0:	683a      	ldr	r2, [r7, #0]
 8005ef2:	b2d2      	uxtb	r2, r2
 8005ef4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ef6:	4b63      	ldr	r3, [pc, #396]	; (8006084 <HAL_RCC_ClockConfig+0x1b8>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f003 0307 	and.w	r3, r3, #7
 8005efe:	683a      	ldr	r2, [r7, #0]
 8005f00:	429a      	cmp	r2, r3
 8005f02:	d001      	beq.n	8005f08 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005f04:	2301      	movs	r3, #1
 8005f06:	e0b8      	b.n	800607a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f003 0302 	and.w	r3, r3, #2
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d020      	beq.n	8005f56 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f003 0304 	and.w	r3, r3, #4
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d005      	beq.n	8005f2c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005f20:	4b59      	ldr	r3, [pc, #356]	; (8006088 <HAL_RCC_ClockConfig+0x1bc>)
 8005f22:	689b      	ldr	r3, [r3, #8]
 8005f24:	4a58      	ldr	r2, [pc, #352]	; (8006088 <HAL_RCC_ClockConfig+0x1bc>)
 8005f26:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005f2a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f003 0308 	and.w	r3, r3, #8
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d005      	beq.n	8005f44 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005f38:	4b53      	ldr	r3, [pc, #332]	; (8006088 <HAL_RCC_ClockConfig+0x1bc>)
 8005f3a:	689b      	ldr	r3, [r3, #8]
 8005f3c:	4a52      	ldr	r2, [pc, #328]	; (8006088 <HAL_RCC_ClockConfig+0x1bc>)
 8005f3e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005f42:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f44:	4b50      	ldr	r3, [pc, #320]	; (8006088 <HAL_RCC_ClockConfig+0x1bc>)
 8005f46:	689b      	ldr	r3, [r3, #8]
 8005f48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	689b      	ldr	r3, [r3, #8]
 8005f50:	494d      	ldr	r1, [pc, #308]	; (8006088 <HAL_RCC_ClockConfig+0x1bc>)
 8005f52:	4313      	orrs	r3, r2
 8005f54:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f003 0301 	and.w	r3, r3, #1
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d044      	beq.n	8005fec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	2b01      	cmp	r3, #1
 8005f68:	d107      	bne.n	8005f7a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f6a:	4b47      	ldr	r3, [pc, #284]	; (8006088 <HAL_RCC_ClockConfig+0x1bc>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d119      	bne.n	8005faa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f76:	2301      	movs	r3, #1
 8005f78:	e07f      	b.n	800607a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	2b02      	cmp	r3, #2
 8005f80:	d003      	beq.n	8005f8a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f86:	2b03      	cmp	r3, #3
 8005f88:	d107      	bne.n	8005f9a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f8a:	4b3f      	ldr	r3, [pc, #252]	; (8006088 <HAL_RCC_ClockConfig+0x1bc>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d109      	bne.n	8005faa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
 8005f98:	e06f      	b.n	800607a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f9a:	4b3b      	ldr	r3, [pc, #236]	; (8006088 <HAL_RCC_ClockConfig+0x1bc>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f003 0302 	and.w	r3, r3, #2
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d101      	bne.n	8005faa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e067      	b.n	800607a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005faa:	4b37      	ldr	r3, [pc, #220]	; (8006088 <HAL_RCC_ClockConfig+0x1bc>)
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	f023 0203 	bic.w	r2, r3, #3
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	4934      	ldr	r1, [pc, #208]	; (8006088 <HAL_RCC_ClockConfig+0x1bc>)
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005fbc:	f7fe f8da 	bl	8004174 <HAL_GetTick>
 8005fc0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fc2:	e00a      	b.n	8005fda <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005fc4:	f7fe f8d6 	bl	8004174 <HAL_GetTick>
 8005fc8:	4602      	mov	r2, r0
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	1ad3      	subs	r3, r2, r3
 8005fce:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d901      	bls.n	8005fda <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005fd6:	2303      	movs	r3, #3
 8005fd8:	e04f      	b.n	800607a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fda:	4b2b      	ldr	r3, [pc, #172]	; (8006088 <HAL_RCC_ClockConfig+0x1bc>)
 8005fdc:	689b      	ldr	r3, [r3, #8]
 8005fde:	f003 020c 	and.w	r2, r3, #12
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	009b      	lsls	r3, r3, #2
 8005fe8:	429a      	cmp	r2, r3
 8005fea:	d1eb      	bne.n	8005fc4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005fec:	4b25      	ldr	r3, [pc, #148]	; (8006084 <HAL_RCC_ClockConfig+0x1b8>)
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f003 0307 	and.w	r3, r3, #7
 8005ff4:	683a      	ldr	r2, [r7, #0]
 8005ff6:	429a      	cmp	r2, r3
 8005ff8:	d20c      	bcs.n	8006014 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ffa:	4b22      	ldr	r3, [pc, #136]	; (8006084 <HAL_RCC_ClockConfig+0x1b8>)
 8005ffc:	683a      	ldr	r2, [r7, #0]
 8005ffe:	b2d2      	uxtb	r2, r2
 8006000:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006002:	4b20      	ldr	r3, [pc, #128]	; (8006084 <HAL_RCC_ClockConfig+0x1b8>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f003 0307 	and.w	r3, r3, #7
 800600a:	683a      	ldr	r2, [r7, #0]
 800600c:	429a      	cmp	r2, r3
 800600e:	d001      	beq.n	8006014 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006010:	2301      	movs	r3, #1
 8006012:	e032      	b.n	800607a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f003 0304 	and.w	r3, r3, #4
 800601c:	2b00      	cmp	r3, #0
 800601e:	d008      	beq.n	8006032 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006020:	4b19      	ldr	r3, [pc, #100]	; (8006088 <HAL_RCC_ClockConfig+0x1bc>)
 8006022:	689b      	ldr	r3, [r3, #8]
 8006024:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	68db      	ldr	r3, [r3, #12]
 800602c:	4916      	ldr	r1, [pc, #88]	; (8006088 <HAL_RCC_ClockConfig+0x1bc>)
 800602e:	4313      	orrs	r3, r2
 8006030:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f003 0308 	and.w	r3, r3, #8
 800603a:	2b00      	cmp	r3, #0
 800603c:	d009      	beq.n	8006052 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800603e:	4b12      	ldr	r3, [pc, #72]	; (8006088 <HAL_RCC_ClockConfig+0x1bc>)
 8006040:	689b      	ldr	r3, [r3, #8]
 8006042:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	691b      	ldr	r3, [r3, #16]
 800604a:	00db      	lsls	r3, r3, #3
 800604c:	490e      	ldr	r1, [pc, #56]	; (8006088 <HAL_RCC_ClockConfig+0x1bc>)
 800604e:	4313      	orrs	r3, r2
 8006050:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006052:	f000 f821 	bl	8006098 <HAL_RCC_GetSysClockFreq>
 8006056:	4602      	mov	r2, r0
 8006058:	4b0b      	ldr	r3, [pc, #44]	; (8006088 <HAL_RCC_ClockConfig+0x1bc>)
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	091b      	lsrs	r3, r3, #4
 800605e:	f003 030f 	and.w	r3, r3, #15
 8006062:	490a      	ldr	r1, [pc, #40]	; (800608c <HAL_RCC_ClockConfig+0x1c0>)
 8006064:	5ccb      	ldrb	r3, [r1, r3]
 8006066:	fa22 f303 	lsr.w	r3, r2, r3
 800606a:	4a09      	ldr	r2, [pc, #36]	; (8006090 <HAL_RCC_ClockConfig+0x1c4>)
 800606c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800606e:	4b09      	ldr	r3, [pc, #36]	; (8006094 <HAL_RCC_ClockConfig+0x1c8>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	4618      	mov	r0, r3
 8006074:	f7fe f83a 	bl	80040ec <HAL_InitTick>

  return HAL_OK;
 8006078:	2300      	movs	r3, #0
}
 800607a:	4618      	mov	r0, r3
 800607c:	3710      	adds	r7, #16
 800607e:	46bd      	mov	sp, r7
 8006080:	bd80      	pop	{r7, pc}
 8006082:	bf00      	nop
 8006084:	40023c00 	.word	0x40023c00
 8006088:	40023800 	.word	0x40023800
 800608c:	0800b930 	.word	0x0800b930
 8006090:	200002a0 	.word	0x200002a0
 8006094:	200002a4 	.word	0x200002a4

08006098 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006098:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800609c:	b094      	sub	sp, #80	; 0x50
 800609e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80060a0:	2300      	movs	r3, #0
 80060a2:	647b      	str	r3, [r7, #68]	; 0x44
 80060a4:	2300      	movs	r3, #0
 80060a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80060a8:	2300      	movs	r3, #0
 80060aa:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80060ac:	2300      	movs	r3, #0
 80060ae:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80060b0:	4b79      	ldr	r3, [pc, #484]	; (8006298 <HAL_RCC_GetSysClockFreq+0x200>)
 80060b2:	689b      	ldr	r3, [r3, #8]
 80060b4:	f003 030c 	and.w	r3, r3, #12
 80060b8:	2b08      	cmp	r3, #8
 80060ba:	d00d      	beq.n	80060d8 <HAL_RCC_GetSysClockFreq+0x40>
 80060bc:	2b08      	cmp	r3, #8
 80060be:	f200 80e1 	bhi.w	8006284 <HAL_RCC_GetSysClockFreq+0x1ec>
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d002      	beq.n	80060cc <HAL_RCC_GetSysClockFreq+0x34>
 80060c6:	2b04      	cmp	r3, #4
 80060c8:	d003      	beq.n	80060d2 <HAL_RCC_GetSysClockFreq+0x3a>
 80060ca:	e0db      	b.n	8006284 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80060cc:	4b73      	ldr	r3, [pc, #460]	; (800629c <HAL_RCC_GetSysClockFreq+0x204>)
 80060ce:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80060d0:	e0db      	b.n	800628a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80060d2:	4b73      	ldr	r3, [pc, #460]	; (80062a0 <HAL_RCC_GetSysClockFreq+0x208>)
 80060d4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80060d6:	e0d8      	b.n	800628a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80060d8:	4b6f      	ldr	r3, [pc, #444]	; (8006298 <HAL_RCC_GetSysClockFreq+0x200>)
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80060e0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80060e2:	4b6d      	ldr	r3, [pc, #436]	; (8006298 <HAL_RCC_GetSysClockFreq+0x200>)
 80060e4:	685b      	ldr	r3, [r3, #4]
 80060e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d063      	beq.n	80061b6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060ee:	4b6a      	ldr	r3, [pc, #424]	; (8006298 <HAL_RCC_GetSysClockFreq+0x200>)
 80060f0:	685b      	ldr	r3, [r3, #4]
 80060f2:	099b      	lsrs	r3, r3, #6
 80060f4:	2200      	movs	r2, #0
 80060f6:	63bb      	str	r3, [r7, #56]	; 0x38
 80060f8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80060fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006100:	633b      	str	r3, [r7, #48]	; 0x30
 8006102:	2300      	movs	r3, #0
 8006104:	637b      	str	r3, [r7, #52]	; 0x34
 8006106:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800610a:	4622      	mov	r2, r4
 800610c:	462b      	mov	r3, r5
 800610e:	f04f 0000 	mov.w	r0, #0
 8006112:	f04f 0100 	mov.w	r1, #0
 8006116:	0159      	lsls	r1, r3, #5
 8006118:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800611c:	0150      	lsls	r0, r2, #5
 800611e:	4602      	mov	r2, r0
 8006120:	460b      	mov	r3, r1
 8006122:	4621      	mov	r1, r4
 8006124:	1a51      	subs	r1, r2, r1
 8006126:	6139      	str	r1, [r7, #16]
 8006128:	4629      	mov	r1, r5
 800612a:	eb63 0301 	sbc.w	r3, r3, r1
 800612e:	617b      	str	r3, [r7, #20]
 8006130:	f04f 0200 	mov.w	r2, #0
 8006134:	f04f 0300 	mov.w	r3, #0
 8006138:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800613c:	4659      	mov	r1, fp
 800613e:	018b      	lsls	r3, r1, #6
 8006140:	4651      	mov	r1, sl
 8006142:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006146:	4651      	mov	r1, sl
 8006148:	018a      	lsls	r2, r1, #6
 800614a:	4651      	mov	r1, sl
 800614c:	ebb2 0801 	subs.w	r8, r2, r1
 8006150:	4659      	mov	r1, fp
 8006152:	eb63 0901 	sbc.w	r9, r3, r1
 8006156:	f04f 0200 	mov.w	r2, #0
 800615a:	f04f 0300 	mov.w	r3, #0
 800615e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006162:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006166:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800616a:	4690      	mov	r8, r2
 800616c:	4699      	mov	r9, r3
 800616e:	4623      	mov	r3, r4
 8006170:	eb18 0303 	adds.w	r3, r8, r3
 8006174:	60bb      	str	r3, [r7, #8]
 8006176:	462b      	mov	r3, r5
 8006178:	eb49 0303 	adc.w	r3, r9, r3
 800617c:	60fb      	str	r3, [r7, #12]
 800617e:	f04f 0200 	mov.w	r2, #0
 8006182:	f04f 0300 	mov.w	r3, #0
 8006186:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800618a:	4629      	mov	r1, r5
 800618c:	024b      	lsls	r3, r1, #9
 800618e:	4621      	mov	r1, r4
 8006190:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006194:	4621      	mov	r1, r4
 8006196:	024a      	lsls	r2, r1, #9
 8006198:	4610      	mov	r0, r2
 800619a:	4619      	mov	r1, r3
 800619c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800619e:	2200      	movs	r2, #0
 80061a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80061a2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80061a4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80061a8:	f7fa fcfa 	bl	8000ba0 <__aeabi_uldivmod>
 80061ac:	4602      	mov	r2, r0
 80061ae:	460b      	mov	r3, r1
 80061b0:	4613      	mov	r3, r2
 80061b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80061b4:	e058      	b.n	8006268 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80061b6:	4b38      	ldr	r3, [pc, #224]	; (8006298 <HAL_RCC_GetSysClockFreq+0x200>)
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	099b      	lsrs	r3, r3, #6
 80061bc:	2200      	movs	r2, #0
 80061be:	4618      	mov	r0, r3
 80061c0:	4611      	mov	r1, r2
 80061c2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80061c6:	623b      	str	r3, [r7, #32]
 80061c8:	2300      	movs	r3, #0
 80061ca:	627b      	str	r3, [r7, #36]	; 0x24
 80061cc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80061d0:	4642      	mov	r2, r8
 80061d2:	464b      	mov	r3, r9
 80061d4:	f04f 0000 	mov.w	r0, #0
 80061d8:	f04f 0100 	mov.w	r1, #0
 80061dc:	0159      	lsls	r1, r3, #5
 80061de:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80061e2:	0150      	lsls	r0, r2, #5
 80061e4:	4602      	mov	r2, r0
 80061e6:	460b      	mov	r3, r1
 80061e8:	4641      	mov	r1, r8
 80061ea:	ebb2 0a01 	subs.w	sl, r2, r1
 80061ee:	4649      	mov	r1, r9
 80061f0:	eb63 0b01 	sbc.w	fp, r3, r1
 80061f4:	f04f 0200 	mov.w	r2, #0
 80061f8:	f04f 0300 	mov.w	r3, #0
 80061fc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006200:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006204:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006208:	ebb2 040a 	subs.w	r4, r2, sl
 800620c:	eb63 050b 	sbc.w	r5, r3, fp
 8006210:	f04f 0200 	mov.w	r2, #0
 8006214:	f04f 0300 	mov.w	r3, #0
 8006218:	00eb      	lsls	r3, r5, #3
 800621a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800621e:	00e2      	lsls	r2, r4, #3
 8006220:	4614      	mov	r4, r2
 8006222:	461d      	mov	r5, r3
 8006224:	4643      	mov	r3, r8
 8006226:	18e3      	adds	r3, r4, r3
 8006228:	603b      	str	r3, [r7, #0]
 800622a:	464b      	mov	r3, r9
 800622c:	eb45 0303 	adc.w	r3, r5, r3
 8006230:	607b      	str	r3, [r7, #4]
 8006232:	f04f 0200 	mov.w	r2, #0
 8006236:	f04f 0300 	mov.w	r3, #0
 800623a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800623e:	4629      	mov	r1, r5
 8006240:	028b      	lsls	r3, r1, #10
 8006242:	4621      	mov	r1, r4
 8006244:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006248:	4621      	mov	r1, r4
 800624a:	028a      	lsls	r2, r1, #10
 800624c:	4610      	mov	r0, r2
 800624e:	4619      	mov	r1, r3
 8006250:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006252:	2200      	movs	r2, #0
 8006254:	61bb      	str	r3, [r7, #24]
 8006256:	61fa      	str	r2, [r7, #28]
 8006258:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800625c:	f7fa fca0 	bl	8000ba0 <__aeabi_uldivmod>
 8006260:	4602      	mov	r2, r0
 8006262:	460b      	mov	r3, r1
 8006264:	4613      	mov	r3, r2
 8006266:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006268:	4b0b      	ldr	r3, [pc, #44]	; (8006298 <HAL_RCC_GetSysClockFreq+0x200>)
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	0c1b      	lsrs	r3, r3, #16
 800626e:	f003 0303 	and.w	r3, r3, #3
 8006272:	3301      	adds	r3, #1
 8006274:	005b      	lsls	r3, r3, #1
 8006276:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006278:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800627a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800627c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006280:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006282:	e002      	b.n	800628a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006284:	4b05      	ldr	r3, [pc, #20]	; (800629c <HAL_RCC_GetSysClockFreq+0x204>)
 8006286:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006288:	bf00      	nop
    }
  }
  return sysclockfreq;
 800628a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800628c:	4618      	mov	r0, r3
 800628e:	3750      	adds	r7, #80	; 0x50
 8006290:	46bd      	mov	sp, r7
 8006292:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006296:	bf00      	nop
 8006298:	40023800 	.word	0x40023800
 800629c:	00f42400 	.word	0x00f42400
 80062a0:	007a1200 	.word	0x007a1200

080062a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80062a4:	b480      	push	{r7}
 80062a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80062a8:	4b03      	ldr	r3, [pc, #12]	; (80062b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80062aa:	681b      	ldr	r3, [r3, #0]
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	46bd      	mov	sp, r7
 80062b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b4:	4770      	bx	lr
 80062b6:	bf00      	nop
 80062b8:	200002a0 	.word	0x200002a0

080062bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80062c0:	f7ff fff0 	bl	80062a4 <HAL_RCC_GetHCLKFreq>
 80062c4:	4602      	mov	r2, r0
 80062c6:	4b05      	ldr	r3, [pc, #20]	; (80062dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80062c8:	689b      	ldr	r3, [r3, #8]
 80062ca:	0a9b      	lsrs	r3, r3, #10
 80062cc:	f003 0307 	and.w	r3, r3, #7
 80062d0:	4903      	ldr	r1, [pc, #12]	; (80062e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80062d2:	5ccb      	ldrb	r3, [r1, r3]
 80062d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062d8:	4618      	mov	r0, r3
 80062da:	bd80      	pop	{r7, pc}
 80062dc:	40023800 	.word	0x40023800
 80062e0:	0800b940 	.word	0x0800b940

080062e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80062e8:	f7ff ffdc 	bl	80062a4 <HAL_RCC_GetHCLKFreq>
 80062ec:	4602      	mov	r2, r0
 80062ee:	4b05      	ldr	r3, [pc, #20]	; (8006304 <HAL_RCC_GetPCLK2Freq+0x20>)
 80062f0:	689b      	ldr	r3, [r3, #8]
 80062f2:	0b5b      	lsrs	r3, r3, #13
 80062f4:	f003 0307 	and.w	r3, r3, #7
 80062f8:	4903      	ldr	r1, [pc, #12]	; (8006308 <HAL_RCC_GetPCLK2Freq+0x24>)
 80062fa:	5ccb      	ldrb	r3, [r1, r3]
 80062fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006300:	4618      	mov	r0, r3
 8006302:	bd80      	pop	{r7, pc}
 8006304:	40023800 	.word	0x40023800
 8006308:	0800b940 	.word	0x0800b940

0800630c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b082      	sub	sp, #8
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d101      	bne.n	800631e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	e04c      	b.n	80063b8 <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006324:	b2db      	uxtb	r3, r3
 8006326:	2b00      	cmp	r3, #0
 8006328:	d111      	bne.n	800634e <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2200      	movs	r2, #0
 800632e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	f001 fc0c 	bl	8007b50 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800633c:	2b00      	cmp	r3, #0
 800633e:	d102      	bne.n	8006346 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	4a1f      	ldr	r2, [pc, #124]	; (80063c0 <HAL_TIM_Base_Init+0xb4>)
 8006344:	649a      	str	r2, [r3, #72]	; 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800634a:	6878      	ldr	r0, [r7, #4]
 800634c:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2202      	movs	r2, #2
 8006352:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681a      	ldr	r2, [r3, #0]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	3304      	adds	r3, #4
 800635e:	4619      	mov	r1, r3
 8006360:	4610      	mov	r0, r2
 8006362:	f001 f929 	bl	80075b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2201      	movs	r2, #1
 800636a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2201      	movs	r2, #1
 8006372:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2201      	movs	r2, #1
 800637a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2201      	movs	r2, #1
 8006382:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2201      	movs	r2, #1
 800638a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2201      	movs	r2, #1
 8006392:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2201      	movs	r2, #1
 800639a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2201      	movs	r2, #1
 80063a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2201      	movs	r2, #1
 80063aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2201      	movs	r2, #1
 80063b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80063b6:	2300      	movs	r3, #0
}
 80063b8:	4618      	mov	r0, r3
 80063ba:	3708      	adds	r7, #8
 80063bc:	46bd      	mov	sp, r7
 80063be:	bd80      	pop	{r7, pc}
 80063c0:	08003c7d 	.word	0x08003c7d

080063c4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80063c4:	b480      	push	{r7}
 80063c6:	b085      	sub	sp, #20
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063d2:	b2db      	uxtb	r3, r3
 80063d4:	2b01      	cmp	r3, #1
 80063d6:	d001      	beq.n	80063dc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80063d8:	2301      	movs	r3, #1
 80063da:	e03c      	b.n	8006456 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2202      	movs	r2, #2
 80063e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	4a1e      	ldr	r2, [pc, #120]	; (8006464 <HAL_TIM_Base_Start+0xa0>)
 80063ea:	4293      	cmp	r3, r2
 80063ec:	d018      	beq.n	8006420 <HAL_TIM_Base_Start+0x5c>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063f6:	d013      	beq.n	8006420 <HAL_TIM_Base_Start+0x5c>
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	4a1a      	ldr	r2, [pc, #104]	; (8006468 <HAL_TIM_Base_Start+0xa4>)
 80063fe:	4293      	cmp	r3, r2
 8006400:	d00e      	beq.n	8006420 <HAL_TIM_Base_Start+0x5c>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	4a19      	ldr	r2, [pc, #100]	; (800646c <HAL_TIM_Base_Start+0xa8>)
 8006408:	4293      	cmp	r3, r2
 800640a:	d009      	beq.n	8006420 <HAL_TIM_Base_Start+0x5c>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	4a17      	ldr	r2, [pc, #92]	; (8006470 <HAL_TIM_Base_Start+0xac>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d004      	beq.n	8006420 <HAL_TIM_Base_Start+0x5c>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4a16      	ldr	r2, [pc, #88]	; (8006474 <HAL_TIM_Base_Start+0xb0>)
 800641c:	4293      	cmp	r3, r2
 800641e:	d111      	bne.n	8006444 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	689b      	ldr	r3, [r3, #8]
 8006426:	f003 0307 	and.w	r3, r3, #7
 800642a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	2b06      	cmp	r3, #6
 8006430:	d010      	beq.n	8006454 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	681a      	ldr	r2, [r3, #0]
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f042 0201 	orr.w	r2, r2, #1
 8006440:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006442:	e007      	b.n	8006454 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	681a      	ldr	r2, [r3, #0]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f042 0201 	orr.w	r2, r2, #1
 8006452:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006454:	2300      	movs	r3, #0
}
 8006456:	4618      	mov	r0, r3
 8006458:	3714      	adds	r7, #20
 800645a:	46bd      	mov	sp, r7
 800645c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006460:	4770      	bx	lr
 8006462:	bf00      	nop
 8006464:	40010000 	.word	0x40010000
 8006468:	40000400 	.word	0x40000400
 800646c:	40000800 	.word	0x40000800
 8006470:	40000c00 	.word	0x40000c00
 8006474:	40014000 	.word	0x40014000

08006478 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006478:	b480      	push	{r7}
 800647a:	b085      	sub	sp, #20
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006486:	b2db      	uxtb	r3, r3
 8006488:	2b01      	cmp	r3, #1
 800648a:	d001      	beq.n	8006490 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800648c:	2301      	movs	r3, #1
 800648e:	e044      	b.n	800651a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2202      	movs	r2, #2
 8006494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	68da      	ldr	r2, [r3, #12]
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f042 0201 	orr.w	r2, r2, #1
 80064a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	4a1e      	ldr	r2, [pc, #120]	; (8006528 <HAL_TIM_Base_Start_IT+0xb0>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d018      	beq.n	80064e4 <HAL_TIM_Base_Start_IT+0x6c>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064ba:	d013      	beq.n	80064e4 <HAL_TIM_Base_Start_IT+0x6c>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	4a1a      	ldr	r2, [pc, #104]	; (800652c <HAL_TIM_Base_Start_IT+0xb4>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d00e      	beq.n	80064e4 <HAL_TIM_Base_Start_IT+0x6c>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4a19      	ldr	r2, [pc, #100]	; (8006530 <HAL_TIM_Base_Start_IT+0xb8>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d009      	beq.n	80064e4 <HAL_TIM_Base_Start_IT+0x6c>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	4a17      	ldr	r2, [pc, #92]	; (8006534 <HAL_TIM_Base_Start_IT+0xbc>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d004      	beq.n	80064e4 <HAL_TIM_Base_Start_IT+0x6c>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4a16      	ldr	r2, [pc, #88]	; (8006538 <HAL_TIM_Base_Start_IT+0xc0>)
 80064e0:	4293      	cmp	r3, r2
 80064e2:	d111      	bne.n	8006508 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	f003 0307 	and.w	r3, r3, #7
 80064ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	2b06      	cmp	r3, #6
 80064f4:	d010      	beq.n	8006518 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	681a      	ldr	r2, [r3, #0]
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f042 0201 	orr.w	r2, r2, #1
 8006504:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006506:	e007      	b.n	8006518 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	681a      	ldr	r2, [r3, #0]
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f042 0201 	orr.w	r2, r2, #1
 8006516:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006518:	2300      	movs	r3, #0
}
 800651a:	4618      	mov	r0, r3
 800651c:	3714      	adds	r7, #20
 800651e:	46bd      	mov	sp, r7
 8006520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006524:	4770      	bx	lr
 8006526:	bf00      	nop
 8006528:	40010000 	.word	0x40010000
 800652c:	40000400 	.word	0x40000400
 8006530:	40000800 	.word	0x40000800
 8006534:	40000c00 	.word	0x40000c00
 8006538:	40014000 	.word	0x40014000

0800653c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b082      	sub	sp, #8
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d101      	bne.n	800654e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800654a:	2301      	movs	r3, #1
 800654c:	e04c      	b.n	80065e8 <HAL_TIM_OC_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006554:	b2db      	uxtb	r3, r3
 8006556:	2b00      	cmp	r3, #0
 8006558:	d111      	bne.n	800657e <HAL_TIM_OC_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2200      	movs	r2, #0
 800655e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f001 faf4 	bl	8007b50 <TIM_ResetCallback>

    if (htim->OC_MspInitCallback == NULL)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800656c:	2b00      	cmp	r3, #0
 800656e:	d102      	bne.n	8006576 <HAL_TIM_OC_Init+0x3a>
    {
      htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	4a1f      	ldr	r2, [pc, #124]	; (80065f0 <HAL_TIM_OC_Init+0xb4>)
 8006574:	659a      	str	r2, [r3, #88]	; 0x58
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800657a:	6878      	ldr	r0, [r7, #4]
 800657c:	4798      	blx	r3
    HAL_TIM_OC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2202      	movs	r2, #2
 8006582:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681a      	ldr	r2, [r3, #0]
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	3304      	adds	r3, #4
 800658e:	4619      	mov	r1, r3
 8006590:	4610      	mov	r0, r2
 8006592:	f001 f811 	bl	80075b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2201      	movs	r2, #1
 800659a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2201      	movs	r2, #1
 80065a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2201      	movs	r2, #1
 80065aa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2201      	movs	r2, #1
 80065b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2201      	movs	r2, #1
 80065ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2201      	movs	r2, #1
 80065c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2201      	movs	r2, #1
 80065ca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2201      	movs	r2, #1
 80065d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2201      	movs	r2, #1
 80065da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2201      	movs	r2, #1
 80065e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80065e6:	2300      	movs	r3, #0
}
 80065e8:	4618      	mov	r0, r3
 80065ea:	3708      	adds	r7, #8
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bd80      	pop	{r7, pc}
 80065f0:	080065f5 	.word	0x080065f5

080065f4 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80065f4:	b480      	push	{r7}
 80065f6:	b083      	sub	sp, #12
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80065fc:	bf00      	nop
 80065fe:	370c      	adds	r7, #12
 8006600:	46bd      	mov	sp, r7
 8006602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006606:	4770      	bx	lr

08006608 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b082      	sub	sp, #8
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d101      	bne.n	800661a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006616:	2301      	movs	r3, #1
 8006618:	e04c      	b.n	80066b4 <HAL_TIM_PWM_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006620:	b2db      	uxtb	r3, r3
 8006622:	2b00      	cmp	r3, #0
 8006624:	d111      	bne.n	800664a <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2200      	movs	r2, #0
 800662a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f001 fa8e 	bl	8007b50 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006638:	2b00      	cmp	r3, #0
 800663a:	d102      	bne.n	8006642 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	4a1f      	ldr	r2, [pc, #124]	; (80066bc <HAL_TIM_PWM_Init+0xb4>)
 8006640:	661a      	str	r2, [r3, #96]	; 0x60
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2202      	movs	r2, #2
 800664e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681a      	ldr	r2, [r3, #0]
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	3304      	adds	r3, #4
 800665a:	4619      	mov	r1, r3
 800665c:	4610      	mov	r0, r2
 800665e:	f000 ffab 	bl	80075b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2201      	movs	r2, #1
 8006666:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2201      	movs	r2, #1
 800666e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2201      	movs	r2, #1
 8006676:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2201      	movs	r2, #1
 800667e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2201      	movs	r2, #1
 8006686:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	2201      	movs	r2, #1
 800668e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2201      	movs	r2, #1
 8006696:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2201      	movs	r2, #1
 800669e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2201      	movs	r2, #1
 80066a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2201      	movs	r2, #1
 80066ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80066b2:	2300      	movs	r3, #0
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3708      	adds	r7, #8
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}
 80066bc:	080066c1 	.word	0x080066c1

080066c0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b083      	sub	sp, #12
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80066c8:	bf00      	nop
 80066ca:	370c      	adds	r7, #12
 80066cc:	46bd      	mov	sp, r7
 80066ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d2:	4770      	bx	lr

080066d4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b084      	sub	sp, #16
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
 80066dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d109      	bne.n	80066f8 <HAL_TIM_PWM_Start+0x24>
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80066ea:	b2db      	uxtb	r3, r3
 80066ec:	2b01      	cmp	r3, #1
 80066ee:	bf14      	ite	ne
 80066f0:	2301      	movne	r3, #1
 80066f2:	2300      	moveq	r3, #0
 80066f4:	b2db      	uxtb	r3, r3
 80066f6:	e022      	b.n	800673e <HAL_TIM_PWM_Start+0x6a>
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	2b04      	cmp	r3, #4
 80066fc:	d109      	bne.n	8006712 <HAL_TIM_PWM_Start+0x3e>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006704:	b2db      	uxtb	r3, r3
 8006706:	2b01      	cmp	r3, #1
 8006708:	bf14      	ite	ne
 800670a:	2301      	movne	r3, #1
 800670c:	2300      	moveq	r3, #0
 800670e:	b2db      	uxtb	r3, r3
 8006710:	e015      	b.n	800673e <HAL_TIM_PWM_Start+0x6a>
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	2b08      	cmp	r3, #8
 8006716:	d109      	bne.n	800672c <HAL_TIM_PWM_Start+0x58>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800671e:	b2db      	uxtb	r3, r3
 8006720:	2b01      	cmp	r3, #1
 8006722:	bf14      	ite	ne
 8006724:	2301      	movne	r3, #1
 8006726:	2300      	moveq	r3, #0
 8006728:	b2db      	uxtb	r3, r3
 800672a:	e008      	b.n	800673e <HAL_TIM_PWM_Start+0x6a>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006732:	b2db      	uxtb	r3, r3
 8006734:	2b01      	cmp	r3, #1
 8006736:	bf14      	ite	ne
 8006738:	2301      	movne	r3, #1
 800673a:	2300      	moveq	r3, #0
 800673c:	b2db      	uxtb	r3, r3
 800673e:	2b00      	cmp	r3, #0
 8006740:	d001      	beq.n	8006746 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006742:	2301      	movs	r3, #1
 8006744:	e068      	b.n	8006818 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d104      	bne.n	8006756 <HAL_TIM_PWM_Start+0x82>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2202      	movs	r2, #2
 8006750:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006754:	e013      	b.n	800677e <HAL_TIM_PWM_Start+0xaa>
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	2b04      	cmp	r3, #4
 800675a:	d104      	bne.n	8006766 <HAL_TIM_PWM_Start+0x92>
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2202      	movs	r2, #2
 8006760:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006764:	e00b      	b.n	800677e <HAL_TIM_PWM_Start+0xaa>
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	2b08      	cmp	r3, #8
 800676a:	d104      	bne.n	8006776 <HAL_TIM_PWM_Start+0xa2>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2202      	movs	r2, #2
 8006770:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006774:	e003      	b.n	800677e <HAL_TIM_PWM_Start+0xaa>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2202      	movs	r2, #2
 800677a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	2201      	movs	r2, #1
 8006784:	6839      	ldr	r1, [r7, #0]
 8006786:	4618      	mov	r0, r3
 8006788:	f001 f9bc 	bl	8007b04 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4a23      	ldr	r2, [pc, #140]	; (8006820 <HAL_TIM_PWM_Start+0x14c>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d107      	bne.n	80067a6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80067a4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4a1d      	ldr	r2, [pc, #116]	; (8006820 <HAL_TIM_PWM_Start+0x14c>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d018      	beq.n	80067e2 <HAL_TIM_PWM_Start+0x10e>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067b8:	d013      	beq.n	80067e2 <HAL_TIM_PWM_Start+0x10e>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4a19      	ldr	r2, [pc, #100]	; (8006824 <HAL_TIM_PWM_Start+0x150>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d00e      	beq.n	80067e2 <HAL_TIM_PWM_Start+0x10e>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4a17      	ldr	r2, [pc, #92]	; (8006828 <HAL_TIM_PWM_Start+0x154>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d009      	beq.n	80067e2 <HAL_TIM_PWM_Start+0x10e>
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a16      	ldr	r2, [pc, #88]	; (800682c <HAL_TIM_PWM_Start+0x158>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d004      	beq.n	80067e2 <HAL_TIM_PWM_Start+0x10e>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4a14      	ldr	r2, [pc, #80]	; (8006830 <HAL_TIM_PWM_Start+0x15c>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d111      	bne.n	8006806 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	689b      	ldr	r3, [r3, #8]
 80067e8:	f003 0307 	and.w	r3, r3, #7
 80067ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2b06      	cmp	r3, #6
 80067f2:	d010      	beq.n	8006816 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	681a      	ldr	r2, [r3, #0]
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f042 0201 	orr.w	r2, r2, #1
 8006802:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006804:	e007      	b.n	8006816 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	681a      	ldr	r2, [r3, #0]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f042 0201 	orr.w	r2, r2, #1
 8006814:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006816:	2300      	movs	r3, #0
}
 8006818:	4618      	mov	r0, r3
 800681a:	3710      	adds	r7, #16
 800681c:	46bd      	mov	sp, r7
 800681e:	bd80      	pop	{r7, pc}
 8006820:	40010000 	.word	0x40010000
 8006824:	40000400 	.word	0x40000400
 8006828:	40000800 	.word	0x40000800
 800682c:	40000c00 	.word	0x40000c00
 8006830:	40014000 	.word	0x40014000

08006834 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b082      	sub	sp, #8
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
 800683c:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d101      	bne.n	8006848 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8006844:	2301      	movs	r3, #1
 8006846:	e04c      	b.n	80068e2 <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800684e:	b2db      	uxtb	r3, r3
 8006850:	2b00      	cmp	r3, #0
 8006852:	d111      	bne.n	8006878 <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2200      	movs	r2, #0
 8006858:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800685c:	6878      	ldr	r0, [r7, #4]
 800685e:	f001 f977 	bl	8007b50 <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006866:	2b00      	cmp	r3, #0
 8006868:	d102      	bne.n	8006870 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	4a1f      	ldr	r2, [pc, #124]	; (80068ec <HAL_TIM_OnePulse_Init+0xb8>)
 800686e:	669a      	str	r2, [r3, #104]	; 0x68
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006874:	6878      	ldr	r0, [r7, #4]
 8006876:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2202      	movs	r2, #2
 800687c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681a      	ldr	r2, [r3, #0]
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	3304      	adds	r3, #4
 8006888:	4619      	mov	r1, r3
 800688a:	4610      	mov	r0, r2
 800688c:	f000 fe94 	bl	80075b8 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	681a      	ldr	r2, [r3, #0]
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f022 0208 	bic.w	r2, r2, #8
 800689e:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	6819      	ldr	r1, [r3, #0]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	683a      	ldr	r2, [r7, #0]
 80068ac:	430a      	orrs	r2, r1
 80068ae:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2201      	movs	r2, #1
 80068b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2201      	movs	r2, #1
 80068bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2201      	movs	r2, #1
 80068c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2201      	movs	r2, #1
 80068cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2201      	movs	r2, #1
 80068d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2201      	movs	r2, #1
 80068dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80068e0:	2300      	movs	r3, #0
}
 80068e2:	4618      	mov	r0, r3
 80068e4:	3708      	adds	r7, #8
 80068e6:	46bd      	mov	sp, r7
 80068e8:	bd80      	pop	{r7, pc}
 80068ea:	bf00      	nop
 80068ec:	080068f1 	.word	0x080068f1

080068f0 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b083      	sub	sp, #12
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 80068f8:	bf00      	nop
 80068fa:	370c      	adds	r7, #12
 80068fc:	46bd      	mov	sp, r7
 80068fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006902:	4770      	bx	lr

08006904 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b084      	sub	sp, #16
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
 800690c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006914:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800691c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006924:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800692c:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800692e:	7bfb      	ldrb	r3, [r7, #15]
 8006930:	2b01      	cmp	r3, #1
 8006932:	d108      	bne.n	8006946 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006934:	7bbb      	ldrb	r3, [r7, #14]
 8006936:	2b01      	cmp	r3, #1
 8006938:	d105      	bne.n	8006946 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800693a:	7b7b      	ldrb	r3, [r7, #13]
 800693c:	2b01      	cmp	r3, #1
 800693e:	d102      	bne.n	8006946 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006940:	7b3b      	ldrb	r3, [r7, #12]
 8006942:	2b01      	cmp	r3, #1
 8006944:	d001      	beq.n	800694a <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 8006946:	2301      	movs	r3, #1
 8006948:	e03b      	b.n	80069c2 <HAL_TIM_OnePulse_Start_IT+0xbe>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2202      	movs	r2, #2
 800694e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2202      	movs	r2, #2
 8006956:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2202      	movs	r2, #2
 800695e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2202      	movs	r2, #2
 8006966:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	68da      	ldr	r2, [r3, #12]
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f042 0202 	orr.w	r2, r2, #2
 8006978:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	68da      	ldr	r2, [r3, #12]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f042 0204 	orr.w	r2, r2, #4
 8006988:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	2201      	movs	r2, #1
 8006990:	2100      	movs	r1, #0
 8006992:	4618      	mov	r0, r3
 8006994:	f001 f8b6 	bl	8007b04 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	2201      	movs	r2, #1
 800699e:	2104      	movs	r1, #4
 80069a0:	4618      	mov	r0, r3
 80069a2:	f001 f8af 	bl	8007b04 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4a08      	ldr	r2, [pc, #32]	; (80069cc <HAL_TIM_OnePulse_Start_IT+0xc8>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d107      	bne.n	80069c0 <HAL_TIM_OnePulse_Start_IT+0xbc>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80069be:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 80069c0:	2300      	movs	r3, #0
}
 80069c2:	4618      	mov	r0, r3
 80069c4:	3710      	adds	r7, #16
 80069c6:	46bd      	mov	sp, r7
 80069c8:	bd80      	pop	{r7, pc}
 80069ca:	bf00      	nop
 80069cc:	40010000 	.word	0x40010000

080069d0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b086      	sub	sp, #24
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
 80069d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d101      	bne.n	80069e4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80069e0:	2301      	movs	r3, #1
 80069e2:	e0a2      	b.n	8006b2a <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069ea:	b2db      	uxtb	r3, r3
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d111      	bne.n	8006a14 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2200      	movs	r2, #0
 80069f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80069f8:	6878      	ldr	r0, [r7, #4]
 80069fa:	f001 f8a9 	bl	8007b50 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d102      	bne.n	8006a0c <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	4a4a      	ldr	r2, [pc, #296]	; (8006b34 <HAL_TIM_Encoder_Init+0x164>)
 8006a0a:	671a      	str	r2, [r3, #112]	; 0x70
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a10:	6878      	ldr	r0, [r7, #4]
 8006a12:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2202      	movs	r2, #2
 8006a18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	689b      	ldr	r3, [r3, #8]
 8006a22:	687a      	ldr	r2, [r7, #4]
 8006a24:	6812      	ldr	r2, [r2, #0]
 8006a26:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006a2a:	f023 0307 	bic.w	r3, r3, #7
 8006a2e:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681a      	ldr	r2, [r3, #0]
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	3304      	adds	r3, #4
 8006a38:	4619      	mov	r1, r3
 8006a3a:	4610      	mov	r0, r2
 8006a3c:	f000 fdbc 	bl	80075b8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	689b      	ldr	r3, [r3, #8]
 8006a46:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	699b      	ldr	r3, [r3, #24]
 8006a4e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	6a1b      	ldr	r3, [r3, #32]
 8006a56:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	697a      	ldr	r2, [r7, #20]
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006a62:	693b      	ldr	r3, [r7, #16]
 8006a64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a68:	f023 0303 	bic.w	r3, r3, #3
 8006a6c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	689a      	ldr	r2, [r3, #8]
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	699b      	ldr	r3, [r3, #24]
 8006a76:	021b      	lsls	r3, r3, #8
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	693a      	ldr	r2, [r7, #16]
 8006a7c:	4313      	orrs	r3, r2
 8006a7e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006a80:	693b      	ldr	r3, [r7, #16]
 8006a82:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006a86:	f023 030c 	bic.w	r3, r3, #12
 8006a8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006a8c:	693b      	ldr	r3, [r7, #16]
 8006a8e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006a92:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006a96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	68da      	ldr	r2, [r3, #12]
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	69db      	ldr	r3, [r3, #28]
 8006aa0:	021b      	lsls	r3, r3, #8
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	693a      	ldr	r2, [r7, #16]
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	691b      	ldr	r3, [r3, #16]
 8006aae:	011a      	lsls	r2, r3, #4
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	6a1b      	ldr	r3, [r3, #32]
 8006ab4:	031b      	lsls	r3, r3, #12
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	693a      	ldr	r2, [r7, #16]
 8006aba:	4313      	orrs	r3, r2
 8006abc:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006ac4:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006acc:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	685a      	ldr	r2, [r3, #4]
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	695b      	ldr	r3, [r3, #20]
 8006ad6:	011b      	lsls	r3, r3, #4
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	68fa      	ldr	r2, [r7, #12]
 8006adc:	4313      	orrs	r3, r2
 8006ade:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	697a      	ldr	r2, [r7, #20]
 8006ae6:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	693a      	ldr	r2, [r7, #16]
 8006aee:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	68fa      	ldr	r2, [r7, #12]
 8006af6:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2201      	movs	r2, #1
 8006afc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2201      	movs	r2, #1
 8006b04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2201      	movs	r2, #1
 8006b0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2201      	movs	r2, #1
 8006b14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2201      	movs	r2, #1
 8006b1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2201      	movs	r2, #1
 8006b24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006b28:	2300      	movs	r3, #0
}
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	3718      	adds	r7, #24
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	bd80      	pop	{r7, pc}
 8006b32:	bf00      	nop
 8006b34:	08003bf1 	.word	0x08003bf1

08006b38 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b084      	sub	sp, #16
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
 8006b40:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b48:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006b50:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006b58:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006b60:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d110      	bne.n	8006b8a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006b68:	7bfb      	ldrb	r3, [r7, #15]
 8006b6a:	2b01      	cmp	r3, #1
 8006b6c:	d102      	bne.n	8006b74 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006b6e:	7b7b      	ldrb	r3, [r7, #13]
 8006b70:	2b01      	cmp	r3, #1
 8006b72:	d001      	beq.n	8006b78 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006b74:	2301      	movs	r3, #1
 8006b76:	e069      	b.n	8006c4c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2202      	movs	r2, #2
 8006b7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2202      	movs	r2, #2
 8006b84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006b88:	e031      	b.n	8006bee <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	2b04      	cmp	r3, #4
 8006b8e:	d110      	bne.n	8006bb2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006b90:	7bbb      	ldrb	r3, [r7, #14]
 8006b92:	2b01      	cmp	r3, #1
 8006b94:	d102      	bne.n	8006b9c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006b96:	7b3b      	ldrb	r3, [r7, #12]
 8006b98:	2b01      	cmp	r3, #1
 8006b9a:	d001      	beq.n	8006ba0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	e055      	b.n	8006c4c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2202      	movs	r2, #2
 8006ba4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2202      	movs	r2, #2
 8006bac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006bb0:	e01d      	b.n	8006bee <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006bb2:	7bfb      	ldrb	r3, [r7, #15]
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	d108      	bne.n	8006bca <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006bb8:	7bbb      	ldrb	r3, [r7, #14]
 8006bba:	2b01      	cmp	r3, #1
 8006bbc:	d105      	bne.n	8006bca <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006bbe:	7b7b      	ldrb	r3, [r7, #13]
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	d102      	bne.n	8006bca <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006bc4:	7b3b      	ldrb	r3, [r7, #12]
 8006bc6:	2b01      	cmp	r3, #1
 8006bc8:	d001      	beq.n	8006bce <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006bca:	2301      	movs	r3, #1
 8006bcc:	e03e      	b.n	8006c4c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2202      	movs	r2, #2
 8006bd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2202      	movs	r2, #2
 8006bda:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2202      	movs	r2, #2
 8006be2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	2202      	movs	r2, #2
 8006bea:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d003      	beq.n	8006bfc <HAL_TIM_Encoder_Start+0xc4>
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	2b04      	cmp	r3, #4
 8006bf8:	d008      	beq.n	8006c0c <HAL_TIM_Encoder_Start+0xd4>
 8006bfa:	e00f      	b.n	8006c1c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	2201      	movs	r2, #1
 8006c02:	2100      	movs	r1, #0
 8006c04:	4618      	mov	r0, r3
 8006c06:	f000 ff7d 	bl	8007b04 <TIM_CCxChannelCmd>
      break;
 8006c0a:	e016      	b.n	8006c3a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	2201      	movs	r2, #1
 8006c12:	2104      	movs	r1, #4
 8006c14:	4618      	mov	r0, r3
 8006c16:	f000 ff75 	bl	8007b04 <TIM_CCxChannelCmd>
      break;
 8006c1a:	e00e      	b.n	8006c3a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	2201      	movs	r2, #1
 8006c22:	2100      	movs	r1, #0
 8006c24:	4618      	mov	r0, r3
 8006c26:	f000 ff6d 	bl	8007b04 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	2201      	movs	r2, #1
 8006c30:	2104      	movs	r1, #4
 8006c32:	4618      	mov	r0, r3
 8006c34:	f000 ff66 	bl	8007b04 <TIM_CCxChannelCmd>
      break;
 8006c38:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	681a      	ldr	r2, [r3, #0]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f042 0201 	orr.w	r2, r2, #1
 8006c48:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006c4a:	2300      	movs	r3, #0
}
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	3710      	adds	r7, #16
 8006c50:	46bd      	mov	sp, r7
 8006c52:	bd80      	pop	{r7, pc}

08006c54 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b082      	sub	sp, #8
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	691b      	ldr	r3, [r3, #16]
 8006c62:	f003 0302 	and.w	r3, r3, #2
 8006c66:	2b02      	cmp	r3, #2
 8006c68:	d128      	bne.n	8006cbc <HAL_TIM_IRQHandler+0x68>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	68db      	ldr	r3, [r3, #12]
 8006c70:	f003 0302 	and.w	r3, r3, #2
 8006c74:	2b02      	cmp	r3, #2
 8006c76:	d121      	bne.n	8006cbc <HAL_TIM_IRQHandler+0x68>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f06f 0202 	mvn.w	r2, #2
 8006c80:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	2201      	movs	r2, #1
 8006c86:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	699b      	ldr	r3, [r3, #24]
 8006c8e:	f003 0303 	and.w	r3, r3, #3
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d005      	beq.n	8006ca2 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c9c:	6878      	ldr	r0, [r7, #4]
 8006c9e:	4798      	blx	r3
 8006ca0:	e009      	b.n	8006cb6 <HAL_TIM_IRQHandler+0x62>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006cb2:	6878      	ldr	r0, [r7, #4]
 8006cb4:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2200      	movs	r2, #0
 8006cba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	691b      	ldr	r3, [r3, #16]
 8006cc2:	f003 0304 	and.w	r3, r3, #4
 8006cc6:	2b04      	cmp	r3, #4
 8006cc8:	d128      	bne.n	8006d1c <HAL_TIM_IRQHandler+0xc8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	68db      	ldr	r3, [r3, #12]
 8006cd0:	f003 0304 	and.w	r3, r3, #4
 8006cd4:	2b04      	cmp	r3, #4
 8006cd6:	d121      	bne.n	8006d1c <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f06f 0204 	mvn.w	r2, #4
 8006ce0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2202      	movs	r2, #2
 8006ce6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	699b      	ldr	r3, [r3, #24]
 8006cee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d005      	beq.n	8006d02 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006cfc:	6878      	ldr	r0, [r7, #4]
 8006cfe:	4798      	blx	r3
 8006d00:	e009      	b.n	8006d16 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006d08:	6878      	ldr	r0, [r7, #4]
 8006d0a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006d12:	6878      	ldr	r0, [r7, #4]
 8006d14:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	691b      	ldr	r3, [r3, #16]
 8006d22:	f003 0308 	and.w	r3, r3, #8
 8006d26:	2b08      	cmp	r3, #8
 8006d28:	d128      	bne.n	8006d7c <HAL_TIM_IRQHandler+0x128>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	68db      	ldr	r3, [r3, #12]
 8006d30:	f003 0308 	and.w	r3, r3, #8
 8006d34:	2b08      	cmp	r3, #8
 8006d36:	d121      	bne.n	8006d7c <HAL_TIM_IRQHandler+0x128>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f06f 0208 	mvn.w	r2, #8
 8006d40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2204      	movs	r2, #4
 8006d46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	69db      	ldr	r3, [r3, #28]
 8006d4e:	f003 0303 	and.w	r3, r3, #3
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d005      	beq.n	8006d62 <HAL_TIM_IRQHandler+0x10e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d5c:	6878      	ldr	r0, [r7, #4]
 8006d5e:	4798      	blx	r3
 8006d60:	e009      	b.n	8006d76 <HAL_TIM_IRQHandler+0x122>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006d68:	6878      	ldr	r0, [r7, #4]
 8006d6a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006d72:	6878      	ldr	r0, [r7, #4]
 8006d74:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2200      	movs	r2, #0
 8006d7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	691b      	ldr	r3, [r3, #16]
 8006d82:	f003 0310 	and.w	r3, r3, #16
 8006d86:	2b10      	cmp	r3, #16
 8006d88:	d128      	bne.n	8006ddc <HAL_TIM_IRQHandler+0x188>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	68db      	ldr	r3, [r3, #12]
 8006d90:	f003 0310 	and.w	r3, r3, #16
 8006d94:	2b10      	cmp	r3, #16
 8006d96:	d121      	bne.n	8006ddc <HAL_TIM_IRQHandler+0x188>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f06f 0210 	mvn.w	r2, #16
 8006da0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2208      	movs	r2, #8
 8006da6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	69db      	ldr	r3, [r3, #28]
 8006dae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d005      	beq.n	8006dc2 <HAL_TIM_IRQHandler+0x16e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006dbc:	6878      	ldr	r0, [r7, #4]
 8006dbe:	4798      	blx	r3
 8006dc0:	e009      	b.n	8006dd6 <HAL_TIM_IRQHandler+0x182>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006dc8:	6878      	ldr	r0, [r7, #4]
 8006dca:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	691b      	ldr	r3, [r3, #16]
 8006de2:	f003 0301 	and.w	r3, r3, #1
 8006de6:	2b01      	cmp	r3, #1
 8006de8:	d110      	bne.n	8006e0c <HAL_TIM_IRQHandler+0x1b8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	68db      	ldr	r3, [r3, #12]
 8006df0:	f003 0301 	and.w	r3, r3, #1
 8006df4:	2b01      	cmp	r3, #1
 8006df6:	d109      	bne.n	8006e0c <HAL_TIM_IRQHandler+0x1b8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f06f 0201 	mvn.w	r2, #1
 8006e00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006e08:	6878      	ldr	r0, [r7, #4]
 8006e0a:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	691b      	ldr	r3, [r3, #16]
 8006e12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e16:	2b80      	cmp	r3, #128	; 0x80
 8006e18:	d110      	bne.n	8006e3c <HAL_TIM_IRQHandler+0x1e8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	68db      	ldr	r3, [r3, #12]
 8006e20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e24:	2b80      	cmp	r3, #128	; 0x80
 8006e26:	d109      	bne.n	8006e3c <HAL_TIM_IRQHandler+0x1e8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006e30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006e38:	6878      	ldr	r0, [r7, #4]
 8006e3a:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	691b      	ldr	r3, [r3, #16]
 8006e42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e46:	2b40      	cmp	r3, #64	; 0x40
 8006e48:	d110      	bne.n	8006e6c <HAL_TIM_IRQHandler+0x218>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	68db      	ldr	r3, [r3, #12]
 8006e50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e54:	2b40      	cmp	r3, #64	; 0x40
 8006e56:	d109      	bne.n	8006e6c <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006e60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e68:	6878      	ldr	r0, [r7, #4]
 8006e6a:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	691b      	ldr	r3, [r3, #16]
 8006e72:	f003 0320 	and.w	r3, r3, #32
 8006e76:	2b20      	cmp	r3, #32
 8006e78:	d110      	bne.n	8006e9c <HAL_TIM_IRQHandler+0x248>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	68db      	ldr	r3, [r3, #12]
 8006e80:	f003 0320 	and.w	r3, r3, #32
 8006e84:	2b20      	cmp	r3, #32
 8006e86:	d109      	bne.n	8006e9c <HAL_TIM_IRQHandler+0x248>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f06f 0220 	mvn.w	r2, #32
 8006e90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006e98:	6878      	ldr	r0, [r7, #4]
 8006e9a:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006e9c:	bf00      	nop
 8006e9e:	3708      	adds	r7, #8
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	bd80      	pop	{r7, pc}

08006ea4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b086      	sub	sp, #24
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	60f8      	str	r0, [r7, #12]
 8006eac:	60b9      	str	r1, [r7, #8]
 8006eae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006eba:	2b01      	cmp	r3, #1
 8006ebc:	d101      	bne.n	8006ec2 <HAL_TIM_OC_ConfigChannel+0x1e>
 8006ebe:	2302      	movs	r3, #2
 8006ec0:	e048      	b.n	8006f54 <HAL_TIM_OC_ConfigChannel+0xb0>
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2b0c      	cmp	r3, #12
 8006ece:	d839      	bhi.n	8006f44 <HAL_TIM_OC_ConfigChannel+0xa0>
 8006ed0:	a201      	add	r2, pc, #4	; (adr r2, 8006ed8 <HAL_TIM_OC_ConfigChannel+0x34>)
 8006ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ed6:	bf00      	nop
 8006ed8:	08006f0d 	.word	0x08006f0d
 8006edc:	08006f45 	.word	0x08006f45
 8006ee0:	08006f45 	.word	0x08006f45
 8006ee4:	08006f45 	.word	0x08006f45
 8006ee8:	08006f1b 	.word	0x08006f1b
 8006eec:	08006f45 	.word	0x08006f45
 8006ef0:	08006f45 	.word	0x08006f45
 8006ef4:	08006f45 	.word	0x08006f45
 8006ef8:	08006f29 	.word	0x08006f29
 8006efc:	08006f45 	.word	0x08006f45
 8006f00:	08006f45 	.word	0x08006f45
 8006f04:	08006f45 	.word	0x08006f45
 8006f08:	08006f37 	.word	0x08006f37
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	68b9      	ldr	r1, [r7, #8]
 8006f12:	4618      	mov	r0, r3
 8006f14:	f000 fbd0 	bl	80076b8 <TIM_OC1_SetConfig>
      break;
 8006f18:	e017      	b.n	8006f4a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	68b9      	ldr	r1, [r7, #8]
 8006f20:	4618      	mov	r0, r3
 8006f22:	f000 fc2f 	bl	8007784 <TIM_OC2_SetConfig>
      break;
 8006f26:	e010      	b.n	8006f4a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	68b9      	ldr	r1, [r7, #8]
 8006f2e:	4618      	mov	r0, r3
 8006f30:	f000 fc94 	bl	800785c <TIM_OC3_SetConfig>
      break;
 8006f34:	e009      	b.n	8006f4a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	68b9      	ldr	r1, [r7, #8]
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	f000 fcf7 	bl	8007930 <TIM_OC4_SetConfig>
      break;
 8006f42:	e002      	b.n	8006f4a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8006f44:	2301      	movs	r3, #1
 8006f46:	75fb      	strb	r3, [r7, #23]
      break;
 8006f48:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006f52:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f54:	4618      	mov	r0, r3
 8006f56:	3718      	adds	r7, #24
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	bd80      	pop	{r7, pc}

08006f5c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b086      	sub	sp, #24
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	60f8      	str	r0, [r7, #12]
 8006f64:	60b9      	str	r1, [r7, #8]
 8006f66:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006f68:	2300      	movs	r3, #0
 8006f6a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f72:	2b01      	cmp	r3, #1
 8006f74:	d101      	bne.n	8006f7a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006f76:	2302      	movs	r3, #2
 8006f78:	e0ae      	b.n	80070d8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	2201      	movs	r2, #1
 8006f7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2b0c      	cmp	r3, #12
 8006f86:	f200 809f 	bhi.w	80070c8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006f8a:	a201      	add	r2, pc, #4	; (adr r2, 8006f90 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f90:	08006fc5 	.word	0x08006fc5
 8006f94:	080070c9 	.word	0x080070c9
 8006f98:	080070c9 	.word	0x080070c9
 8006f9c:	080070c9 	.word	0x080070c9
 8006fa0:	08007005 	.word	0x08007005
 8006fa4:	080070c9 	.word	0x080070c9
 8006fa8:	080070c9 	.word	0x080070c9
 8006fac:	080070c9 	.word	0x080070c9
 8006fb0:	08007047 	.word	0x08007047
 8006fb4:	080070c9 	.word	0x080070c9
 8006fb8:	080070c9 	.word	0x080070c9
 8006fbc:	080070c9 	.word	0x080070c9
 8006fc0:	08007087 	.word	0x08007087
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	68b9      	ldr	r1, [r7, #8]
 8006fca:	4618      	mov	r0, r3
 8006fcc:	f000 fb74 	bl	80076b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	699a      	ldr	r2, [r3, #24]
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f042 0208 	orr.w	r2, r2, #8
 8006fde:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	699a      	ldr	r2, [r3, #24]
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f022 0204 	bic.w	r2, r2, #4
 8006fee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	6999      	ldr	r1, [r3, #24]
 8006ff6:	68bb      	ldr	r3, [r7, #8]
 8006ff8:	691a      	ldr	r2, [r3, #16]
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	430a      	orrs	r2, r1
 8007000:	619a      	str	r2, [r3, #24]
      break;
 8007002:	e064      	b.n	80070ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	68b9      	ldr	r1, [r7, #8]
 800700a:	4618      	mov	r0, r3
 800700c:	f000 fbba 	bl	8007784 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	699a      	ldr	r2, [r3, #24]
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800701e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	699a      	ldr	r2, [r3, #24]
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800702e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	6999      	ldr	r1, [r3, #24]
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	691b      	ldr	r3, [r3, #16]
 800703a:	021a      	lsls	r2, r3, #8
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	430a      	orrs	r2, r1
 8007042:	619a      	str	r2, [r3, #24]
      break;
 8007044:	e043      	b.n	80070ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	68b9      	ldr	r1, [r7, #8]
 800704c:	4618      	mov	r0, r3
 800704e:	f000 fc05 	bl	800785c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	69da      	ldr	r2, [r3, #28]
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f042 0208 	orr.w	r2, r2, #8
 8007060:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	69da      	ldr	r2, [r3, #28]
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f022 0204 	bic.w	r2, r2, #4
 8007070:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	69d9      	ldr	r1, [r3, #28]
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	691a      	ldr	r2, [r3, #16]
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	430a      	orrs	r2, r1
 8007082:	61da      	str	r2, [r3, #28]
      break;
 8007084:	e023      	b.n	80070ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	68b9      	ldr	r1, [r7, #8]
 800708c:	4618      	mov	r0, r3
 800708e:	f000 fc4f 	bl	8007930 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	69da      	ldr	r2, [r3, #28]
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80070a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	69da      	ldr	r2, [r3, #28]
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80070b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	69d9      	ldr	r1, [r3, #28]
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	691b      	ldr	r3, [r3, #16]
 80070bc:	021a      	lsls	r2, r3, #8
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	430a      	orrs	r2, r1
 80070c4:	61da      	str	r2, [r3, #28]
      break;
 80070c6:	e002      	b.n	80070ce <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80070c8:	2301      	movs	r3, #1
 80070ca:	75fb      	strb	r3, [r7, #23]
      break;
 80070cc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	2200      	movs	r2, #0
 80070d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80070d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80070d8:	4618      	mov	r0, r3
 80070da:	3718      	adds	r7, #24
 80070dc:	46bd      	mov	sp, r7
 80070de:	bd80      	pop	{r7, pc}

080070e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b084      	sub	sp, #16
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
 80070e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80070ea:	2300      	movs	r3, #0
 80070ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80070f4:	2b01      	cmp	r3, #1
 80070f6:	d101      	bne.n	80070fc <HAL_TIM_ConfigClockSource+0x1c>
 80070f8:	2302      	movs	r3, #2
 80070fa:	e0b4      	b.n	8007266 <HAL_TIM_ConfigClockSource+0x186>
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2201      	movs	r2, #1
 8007100:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2202      	movs	r2, #2
 8007108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	689b      	ldr	r3, [r3, #8]
 8007112:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800711a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007122:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	68ba      	ldr	r2, [r7, #8]
 800712a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007134:	d03e      	beq.n	80071b4 <HAL_TIM_ConfigClockSource+0xd4>
 8007136:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800713a:	f200 8087 	bhi.w	800724c <HAL_TIM_ConfigClockSource+0x16c>
 800713e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007142:	f000 8086 	beq.w	8007252 <HAL_TIM_ConfigClockSource+0x172>
 8007146:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800714a:	d87f      	bhi.n	800724c <HAL_TIM_ConfigClockSource+0x16c>
 800714c:	2b70      	cmp	r3, #112	; 0x70
 800714e:	d01a      	beq.n	8007186 <HAL_TIM_ConfigClockSource+0xa6>
 8007150:	2b70      	cmp	r3, #112	; 0x70
 8007152:	d87b      	bhi.n	800724c <HAL_TIM_ConfigClockSource+0x16c>
 8007154:	2b60      	cmp	r3, #96	; 0x60
 8007156:	d050      	beq.n	80071fa <HAL_TIM_ConfigClockSource+0x11a>
 8007158:	2b60      	cmp	r3, #96	; 0x60
 800715a:	d877      	bhi.n	800724c <HAL_TIM_ConfigClockSource+0x16c>
 800715c:	2b50      	cmp	r3, #80	; 0x50
 800715e:	d03c      	beq.n	80071da <HAL_TIM_ConfigClockSource+0xfa>
 8007160:	2b50      	cmp	r3, #80	; 0x50
 8007162:	d873      	bhi.n	800724c <HAL_TIM_ConfigClockSource+0x16c>
 8007164:	2b40      	cmp	r3, #64	; 0x40
 8007166:	d058      	beq.n	800721a <HAL_TIM_ConfigClockSource+0x13a>
 8007168:	2b40      	cmp	r3, #64	; 0x40
 800716a:	d86f      	bhi.n	800724c <HAL_TIM_ConfigClockSource+0x16c>
 800716c:	2b30      	cmp	r3, #48	; 0x30
 800716e:	d064      	beq.n	800723a <HAL_TIM_ConfigClockSource+0x15a>
 8007170:	2b30      	cmp	r3, #48	; 0x30
 8007172:	d86b      	bhi.n	800724c <HAL_TIM_ConfigClockSource+0x16c>
 8007174:	2b20      	cmp	r3, #32
 8007176:	d060      	beq.n	800723a <HAL_TIM_ConfigClockSource+0x15a>
 8007178:	2b20      	cmp	r3, #32
 800717a:	d867      	bhi.n	800724c <HAL_TIM_ConfigClockSource+0x16c>
 800717c:	2b00      	cmp	r3, #0
 800717e:	d05c      	beq.n	800723a <HAL_TIM_ConfigClockSource+0x15a>
 8007180:	2b10      	cmp	r3, #16
 8007182:	d05a      	beq.n	800723a <HAL_TIM_ConfigClockSource+0x15a>
 8007184:	e062      	b.n	800724c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6818      	ldr	r0, [r3, #0]
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	6899      	ldr	r1, [r3, #8]
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	685a      	ldr	r2, [r3, #4]
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	68db      	ldr	r3, [r3, #12]
 8007196:	f000 fc95 	bl	8007ac4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	689b      	ldr	r3, [r3, #8]
 80071a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80071a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	68ba      	ldr	r2, [r7, #8]
 80071b0:	609a      	str	r2, [r3, #8]
      break;
 80071b2:	e04f      	b.n	8007254 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6818      	ldr	r0, [r3, #0]
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	6899      	ldr	r1, [r3, #8]
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	685a      	ldr	r2, [r3, #4]
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	68db      	ldr	r3, [r3, #12]
 80071c4:	f000 fc7e 	bl	8007ac4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	689a      	ldr	r2, [r3, #8]
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80071d6:	609a      	str	r2, [r3, #8]
      break;
 80071d8:	e03c      	b.n	8007254 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6818      	ldr	r0, [r3, #0]
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	6859      	ldr	r1, [r3, #4]
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	68db      	ldr	r3, [r3, #12]
 80071e6:	461a      	mov	r2, r3
 80071e8:	f000 fbf2 	bl	80079d0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	2150      	movs	r1, #80	; 0x50
 80071f2:	4618      	mov	r0, r3
 80071f4:	f000 fc4b 	bl	8007a8e <TIM_ITRx_SetConfig>
      break;
 80071f8:	e02c      	b.n	8007254 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6818      	ldr	r0, [r3, #0]
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	6859      	ldr	r1, [r3, #4]
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	68db      	ldr	r3, [r3, #12]
 8007206:	461a      	mov	r2, r3
 8007208:	f000 fc11 	bl	8007a2e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	2160      	movs	r1, #96	; 0x60
 8007212:	4618      	mov	r0, r3
 8007214:	f000 fc3b 	bl	8007a8e <TIM_ITRx_SetConfig>
      break;
 8007218:	e01c      	b.n	8007254 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6818      	ldr	r0, [r3, #0]
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	6859      	ldr	r1, [r3, #4]
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	68db      	ldr	r3, [r3, #12]
 8007226:	461a      	mov	r2, r3
 8007228:	f000 fbd2 	bl	80079d0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	2140      	movs	r1, #64	; 0x40
 8007232:	4618      	mov	r0, r3
 8007234:	f000 fc2b 	bl	8007a8e <TIM_ITRx_SetConfig>
      break;
 8007238:	e00c      	b.n	8007254 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681a      	ldr	r2, [r3, #0]
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	4619      	mov	r1, r3
 8007244:	4610      	mov	r0, r2
 8007246:	f000 fc22 	bl	8007a8e <TIM_ITRx_SetConfig>
      break;
 800724a:	e003      	b.n	8007254 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800724c:	2301      	movs	r3, #1
 800724e:	73fb      	strb	r3, [r7, #15]
      break;
 8007250:	e000      	b.n	8007254 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007252:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2201      	movs	r2, #1
 8007258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2200      	movs	r2, #0
 8007260:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007264:	7bfb      	ldrb	r3, [r7, #15]
}
 8007266:	4618      	mov	r0, r3
 8007268:	3710      	adds	r7, #16
 800726a:	46bd      	mov	sp, r7
 800726c:	bd80      	pop	{r7, pc}

0800726e <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800726e:	b480      	push	{r7}
 8007270:	b083      	sub	sp, #12
 8007272:	af00      	add	r7, sp, #0
 8007274:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8007276:	bf00      	nop
 8007278:	370c      	adds	r7, #12
 800727a:	46bd      	mov	sp, r7
 800727c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007280:	4770      	bx	lr

08007282 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007282:	b480      	push	{r7}
 8007284:	b083      	sub	sp, #12
 8007286:	af00      	add	r7, sp, #0
 8007288:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800728a:	bf00      	nop
 800728c:	370c      	adds	r7, #12
 800728e:	46bd      	mov	sp, r7
 8007290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007294:	4770      	bx	lr

08007296 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007296:	b480      	push	{r7}
 8007298:	b083      	sub	sp, #12
 800729a:	af00      	add	r7, sp, #0
 800729c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800729e:	bf00      	nop
 80072a0:	370c      	adds	r7, #12
 80072a2:	46bd      	mov	sp, r7
 80072a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a8:	4770      	bx	lr

080072aa <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80072aa:	b480      	push	{r7}
 80072ac:	b083      	sub	sp, #12
 80072ae:	af00      	add	r7, sp, #0
 80072b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 80072b2:	bf00      	nop
 80072b4:	370c      	adds	r7, #12
 80072b6:	46bd      	mov	sp, r7
 80072b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072bc:	4770      	bx	lr

080072be <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80072be:	b480      	push	{r7}
 80072c0:	b083      	sub	sp, #12
 80072c2:	af00      	add	r7, sp, #0
 80072c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80072c6:	bf00      	nop
 80072c8:	370c      	adds	r7, #12
 80072ca:	46bd      	mov	sp, r7
 80072cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d0:	4770      	bx	lr

080072d2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80072d2:	b480      	push	{r7}
 80072d4:	b083      	sub	sp, #12
 80072d6:	af00      	add	r7, sp, #0
 80072d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80072da:	bf00      	nop
 80072dc:	370c      	adds	r7, #12
 80072de:	46bd      	mov	sp, r7
 80072e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e4:	4770      	bx	lr

080072e6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80072e6:	b480      	push	{r7}
 80072e8:	b083      	sub	sp, #12
 80072ea:	af00      	add	r7, sp, #0
 80072ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80072ee:	bf00      	nop
 80072f0:	370c      	adds	r7, #12
 80072f2:	46bd      	mov	sp, r7
 80072f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f8:	4770      	bx	lr

080072fa <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80072fa:	b480      	push	{r7}
 80072fc:	b083      	sub	sp, #12
 80072fe:	af00      	add	r7, sp, #0
 8007300:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8007302:	bf00      	nop
 8007304:	370c      	adds	r7, #12
 8007306:	46bd      	mov	sp, r7
 8007308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730c:	4770      	bx	lr

0800730e <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800730e:	b480      	push	{r7}
 8007310:	b083      	sub	sp, #12
 8007312:	af00      	add	r7, sp, #0
 8007314:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8007316:	bf00      	nop
 8007318:	370c      	adds	r7, #12
 800731a:	46bd      	mov	sp, r7
 800731c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007320:	4770      	bx	lr
	...

08007324 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8007324:	b480      	push	{r7}
 8007326:	b087      	sub	sp, #28
 8007328:	af00      	add	r7, sp, #0
 800732a:	60f8      	str	r0, [r7, #12]
 800732c:	460b      	mov	r3, r1
 800732e:	607a      	str	r2, [r7, #4]
 8007330:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8007332:	2300      	movs	r3, #0
 8007334:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d101      	bne.n	8007340 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 800733c:	2301      	movs	r3, #1
 800733e:	e135      	b.n	80075ac <HAL_TIM_RegisterCallback+0x288>
  }
  /* Process locked */
  __HAL_LOCK(htim);
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007346:	2b01      	cmp	r3, #1
 8007348:	d101      	bne.n	800734e <HAL_TIM_RegisterCallback+0x2a>
 800734a:	2302      	movs	r3, #2
 800734c:	e12e      	b.n	80075ac <HAL_TIM_RegisterCallback+0x288>
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	2201      	movs	r2, #1
 8007352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (htim->State == HAL_TIM_STATE_READY)
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800735c:	b2db      	uxtb	r3, r3
 800735e:	2b01      	cmp	r3, #1
 8007360:	f040 80ba 	bne.w	80074d8 <HAL_TIM_RegisterCallback+0x1b4>
  {
    switch (CallbackID)
 8007364:	7afb      	ldrb	r3, [r7, #11]
 8007366:	2b1a      	cmp	r3, #26
 8007368:	f200 80b3 	bhi.w	80074d2 <HAL_TIM_RegisterCallback+0x1ae>
 800736c:	a201      	add	r2, pc, #4	; (adr r2, 8007374 <HAL_TIM_RegisterCallback+0x50>)
 800736e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007372:	bf00      	nop
 8007374:	080073e1 	.word	0x080073e1
 8007378:	080073e9 	.word	0x080073e9
 800737c:	080073f1 	.word	0x080073f1
 8007380:	080073f9 	.word	0x080073f9
 8007384:	08007401 	.word	0x08007401
 8007388:	08007409 	.word	0x08007409
 800738c:	08007411 	.word	0x08007411
 8007390:	08007419 	.word	0x08007419
 8007394:	08007421 	.word	0x08007421
 8007398:	08007429 	.word	0x08007429
 800739c:	08007431 	.word	0x08007431
 80073a0:	08007439 	.word	0x08007439
 80073a4:	08007441 	.word	0x08007441
 80073a8:	08007449 	.word	0x08007449
 80073ac:	08007451 	.word	0x08007451
 80073b0:	0800745b 	.word	0x0800745b
 80073b4:	08007465 	.word	0x08007465
 80073b8:	0800746f 	.word	0x0800746f
 80073bc:	08007479 	.word	0x08007479
 80073c0:	08007483 	.word	0x08007483
 80073c4:	0800748d 	.word	0x0800748d
 80073c8:	08007497 	.word	0x08007497
 80073cc:	080074a1 	.word	0x080074a1
 80073d0:	080074ab 	.word	0x080074ab
 80073d4:	080074b5 	.word	0x080074b5
 80073d8:	080074bf 	.word	0x080074bf
 80073dc:	080074c9 	.word	0x080074c9
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	687a      	ldr	r2, [r7, #4]
 80073e4:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 80073e6:	e0dc      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	687a      	ldr	r2, [r7, #4]
 80073ec:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 80073ee:	e0d8      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	687a      	ldr	r2, [r7, #4]
 80073f4:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 80073f6:	e0d4      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	687a      	ldr	r2, [r7, #4]
 80073fc:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 80073fe:	e0d0      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	687a      	ldr	r2, [r7, #4]
 8007404:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 8007406:	e0cc      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	687a      	ldr	r2, [r7, #4]
 800740c:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 800740e:	e0c8      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	687a      	ldr	r2, [r7, #4]
 8007414:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8007416:	e0c4      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	687a      	ldr	r2, [r7, #4]
 800741c:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 800741e:	e0c0      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	687a      	ldr	r2, [r7, #4]
 8007424:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 8007426:	e0bc      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	687a      	ldr	r2, [r7, #4]
 800742c:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800742e:	e0b8      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	687a      	ldr	r2, [r7, #4]
 8007434:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8007436:	e0b4      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	687a      	ldr	r2, [r7, #4]
 800743c:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 800743e:	e0b0      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	687a      	ldr	r2, [r7, #4]
 8007444:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 8007446:	e0ac      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	687a      	ldr	r2, [r7, #4]
 800744c:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 800744e:	e0a8      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	687a      	ldr	r2, [r7, #4]
 8007454:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        break;
 8007458:	e0a3      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	687a      	ldr	r2, [r7, #4]
 800745e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        break;
 8007462:	e09e      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	687a      	ldr	r2, [r7, #4]
 8007468:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        break;
 800746c:	e099      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	687a      	ldr	r2, [r7, #4]
 8007472:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        break;
 8007476:	e094      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	687a      	ldr	r2, [r7, #4]
 800747c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        break;
 8007480:	e08f      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	687a      	ldr	r2, [r7, #4]
 8007486:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
        break;
 800748a:	e08a      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	687a      	ldr	r2, [r7, #4]
 8007490:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        break;
 8007494:	e085      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	687a      	ldr	r2, [r7, #4]
 800749a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        break;
 800749e:	e080      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	687a      	ldr	r2, [r7, #4]
 80074a4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        break;
 80074a8:	e07b      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	687a      	ldr	r2, [r7, #4]
 80074ae:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        break;
 80074b2:	e076      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	687a      	ldr	r2, [r7, #4]
 80074b8:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
        break;
 80074bc:	e071      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	687a      	ldr	r2, [r7, #4]
 80074c2:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        break;
 80074c6:	e06c      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	687a      	ldr	r2, [r7, #4]
 80074cc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
        break;
 80074d0:	e067      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 80074d2:	2301      	movs	r3, #1
 80074d4:	75fb      	strb	r3, [r7, #23]
        break;
 80074d6:	e064      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074de:	b2db      	uxtb	r3, r3
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d15c      	bne.n	800759e <HAL_TIM_RegisterCallback+0x27a>
  {
    switch (CallbackID)
 80074e4:	7afb      	ldrb	r3, [r7, #11]
 80074e6:	2b0d      	cmp	r3, #13
 80074e8:	d856      	bhi.n	8007598 <HAL_TIM_RegisterCallback+0x274>
 80074ea:	a201      	add	r2, pc, #4	; (adr r2, 80074f0 <HAL_TIM_RegisterCallback+0x1cc>)
 80074ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074f0:	08007529 	.word	0x08007529
 80074f4:	08007531 	.word	0x08007531
 80074f8:	08007539 	.word	0x08007539
 80074fc:	08007541 	.word	0x08007541
 8007500:	08007549 	.word	0x08007549
 8007504:	08007551 	.word	0x08007551
 8007508:	08007559 	.word	0x08007559
 800750c:	08007561 	.word	0x08007561
 8007510:	08007569 	.word	0x08007569
 8007514:	08007571 	.word	0x08007571
 8007518:	08007579 	.word	0x08007579
 800751c:	08007581 	.word	0x08007581
 8007520:	08007589 	.word	0x08007589
 8007524:	08007591 	.word	0x08007591
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	687a      	ldr	r2, [r7, #4]
 800752c:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 800752e:	e038      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	687a      	ldr	r2, [r7, #4]
 8007534:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 8007536:	e034      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	687a      	ldr	r2, [r7, #4]
 800753c:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 800753e:	e030      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	687a      	ldr	r2, [r7, #4]
 8007544:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8007546:	e02c      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	687a      	ldr	r2, [r7, #4]
 800754c:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 800754e:	e028      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	687a      	ldr	r2, [r7, #4]
 8007554:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 8007556:	e024      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	687a      	ldr	r2, [r7, #4]
 800755c:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 800755e:	e020      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	687a      	ldr	r2, [r7, #4]
 8007564:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 8007566:	e01c      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	687a      	ldr	r2, [r7, #4]
 800756c:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 800756e:	e018      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	687a      	ldr	r2, [r7, #4]
 8007574:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 8007576:	e014      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	687a      	ldr	r2, [r7, #4]
 800757c:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800757e:	e010      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	687a      	ldr	r2, [r7, #4]
 8007584:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 8007586:	e00c      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	687a      	ldr	r2, [r7, #4]
 800758c:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 800758e:	e008      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	687a      	ldr	r2, [r7, #4]
 8007594:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 8007596:	e004      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8007598:	2301      	movs	r3, #1
 800759a:	75fb      	strb	r3, [r7, #23]
        break;
 800759c:	e001      	b.n	80075a2 <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 800759e:	2301      	movs	r3, #1
 80075a0:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(htim);
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	2200      	movs	r2, #0
 80075a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80075aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80075ac:	4618      	mov	r0, r3
 80075ae:	371c      	adds	r7, #28
 80075b0:	46bd      	mov	sp, r7
 80075b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b6:	4770      	bx	lr

080075b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80075b8:	b480      	push	{r7}
 80075ba:	b085      	sub	sp, #20
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
 80075c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	4a34      	ldr	r2, [pc, #208]	; (800769c <TIM_Base_SetConfig+0xe4>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d00f      	beq.n	80075f0 <TIM_Base_SetConfig+0x38>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075d6:	d00b      	beq.n	80075f0 <TIM_Base_SetConfig+0x38>
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	4a31      	ldr	r2, [pc, #196]	; (80076a0 <TIM_Base_SetConfig+0xe8>)
 80075dc:	4293      	cmp	r3, r2
 80075de:	d007      	beq.n	80075f0 <TIM_Base_SetConfig+0x38>
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	4a30      	ldr	r2, [pc, #192]	; (80076a4 <TIM_Base_SetConfig+0xec>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d003      	beq.n	80075f0 <TIM_Base_SetConfig+0x38>
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	4a2f      	ldr	r2, [pc, #188]	; (80076a8 <TIM_Base_SetConfig+0xf0>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d108      	bne.n	8007602 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	685b      	ldr	r3, [r3, #4]
 80075fc:	68fa      	ldr	r2, [r7, #12]
 80075fe:	4313      	orrs	r3, r2
 8007600:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	4a25      	ldr	r2, [pc, #148]	; (800769c <TIM_Base_SetConfig+0xe4>)
 8007606:	4293      	cmp	r3, r2
 8007608:	d01b      	beq.n	8007642 <TIM_Base_SetConfig+0x8a>
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007610:	d017      	beq.n	8007642 <TIM_Base_SetConfig+0x8a>
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	4a22      	ldr	r2, [pc, #136]	; (80076a0 <TIM_Base_SetConfig+0xe8>)
 8007616:	4293      	cmp	r3, r2
 8007618:	d013      	beq.n	8007642 <TIM_Base_SetConfig+0x8a>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	4a21      	ldr	r2, [pc, #132]	; (80076a4 <TIM_Base_SetConfig+0xec>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d00f      	beq.n	8007642 <TIM_Base_SetConfig+0x8a>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	4a20      	ldr	r2, [pc, #128]	; (80076a8 <TIM_Base_SetConfig+0xf0>)
 8007626:	4293      	cmp	r3, r2
 8007628:	d00b      	beq.n	8007642 <TIM_Base_SetConfig+0x8a>
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	4a1f      	ldr	r2, [pc, #124]	; (80076ac <TIM_Base_SetConfig+0xf4>)
 800762e:	4293      	cmp	r3, r2
 8007630:	d007      	beq.n	8007642 <TIM_Base_SetConfig+0x8a>
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	4a1e      	ldr	r2, [pc, #120]	; (80076b0 <TIM_Base_SetConfig+0xf8>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d003      	beq.n	8007642 <TIM_Base_SetConfig+0x8a>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	4a1d      	ldr	r2, [pc, #116]	; (80076b4 <TIM_Base_SetConfig+0xfc>)
 800763e:	4293      	cmp	r3, r2
 8007640:	d108      	bne.n	8007654 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007648:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	68db      	ldr	r3, [r3, #12]
 800764e:	68fa      	ldr	r2, [r7, #12]
 8007650:	4313      	orrs	r3, r2
 8007652:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	695b      	ldr	r3, [r3, #20]
 800765e:	4313      	orrs	r3, r2
 8007660:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	68fa      	ldr	r2, [r7, #12]
 8007666:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	689a      	ldr	r2, [r3, #8]
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	681a      	ldr	r2, [r3, #0]
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	4a08      	ldr	r2, [pc, #32]	; (800769c <TIM_Base_SetConfig+0xe4>)
 800767c:	4293      	cmp	r3, r2
 800767e:	d103      	bne.n	8007688 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	691a      	ldr	r2, [r3, #16]
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2201      	movs	r2, #1
 800768c:	615a      	str	r2, [r3, #20]
}
 800768e:	bf00      	nop
 8007690:	3714      	adds	r7, #20
 8007692:	46bd      	mov	sp, r7
 8007694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007698:	4770      	bx	lr
 800769a:	bf00      	nop
 800769c:	40010000 	.word	0x40010000
 80076a0:	40000400 	.word	0x40000400
 80076a4:	40000800 	.word	0x40000800
 80076a8:	40000c00 	.word	0x40000c00
 80076ac:	40014000 	.word	0x40014000
 80076b0:	40014400 	.word	0x40014400
 80076b4:	40014800 	.word	0x40014800

080076b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80076b8:	b480      	push	{r7}
 80076ba:	b087      	sub	sp, #28
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
 80076c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6a1b      	ldr	r3, [r3, #32]
 80076c6:	f023 0201 	bic.w	r2, r3, #1
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6a1b      	ldr	r3, [r3, #32]
 80076d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	685b      	ldr	r3, [r3, #4]
 80076d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	699b      	ldr	r3, [r3, #24]
 80076de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	f023 0303 	bic.w	r3, r3, #3
 80076ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80076f0:	683b      	ldr	r3, [r7, #0]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	68fa      	ldr	r2, [r7, #12]
 80076f6:	4313      	orrs	r3, r2
 80076f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80076fa:	697b      	ldr	r3, [r7, #20]
 80076fc:	f023 0302 	bic.w	r3, r3, #2
 8007700:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	689b      	ldr	r3, [r3, #8]
 8007706:	697a      	ldr	r2, [r7, #20]
 8007708:	4313      	orrs	r3, r2
 800770a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	4a1c      	ldr	r2, [pc, #112]	; (8007780 <TIM_OC1_SetConfig+0xc8>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d10c      	bne.n	800772e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007714:	697b      	ldr	r3, [r7, #20]
 8007716:	f023 0308 	bic.w	r3, r3, #8
 800771a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	68db      	ldr	r3, [r3, #12]
 8007720:	697a      	ldr	r2, [r7, #20]
 8007722:	4313      	orrs	r3, r2
 8007724:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007726:	697b      	ldr	r3, [r7, #20]
 8007728:	f023 0304 	bic.w	r3, r3, #4
 800772c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	4a13      	ldr	r2, [pc, #76]	; (8007780 <TIM_OC1_SetConfig+0xc8>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d111      	bne.n	800775a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007736:	693b      	ldr	r3, [r7, #16]
 8007738:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800773c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800773e:	693b      	ldr	r3, [r7, #16]
 8007740:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007744:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	695b      	ldr	r3, [r3, #20]
 800774a:	693a      	ldr	r2, [r7, #16]
 800774c:	4313      	orrs	r3, r2
 800774e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	699b      	ldr	r3, [r3, #24]
 8007754:	693a      	ldr	r2, [r7, #16]
 8007756:	4313      	orrs	r3, r2
 8007758:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	693a      	ldr	r2, [r7, #16]
 800775e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	68fa      	ldr	r2, [r7, #12]
 8007764:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	685a      	ldr	r2, [r3, #4]
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	697a      	ldr	r2, [r7, #20]
 8007772:	621a      	str	r2, [r3, #32]
}
 8007774:	bf00      	nop
 8007776:	371c      	adds	r7, #28
 8007778:	46bd      	mov	sp, r7
 800777a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777e:	4770      	bx	lr
 8007780:	40010000 	.word	0x40010000

08007784 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007784:	b480      	push	{r7}
 8007786:	b087      	sub	sp, #28
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
 800778c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6a1b      	ldr	r3, [r3, #32]
 8007792:	f023 0210 	bic.w	r2, r3, #16
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6a1b      	ldr	r3, [r3, #32]
 800779e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	685b      	ldr	r3, [r3, #4]
 80077a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	699b      	ldr	r3, [r3, #24]
 80077aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80077b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	021b      	lsls	r3, r3, #8
 80077c2:	68fa      	ldr	r2, [r7, #12]
 80077c4:	4313      	orrs	r3, r2
 80077c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80077c8:	697b      	ldr	r3, [r7, #20]
 80077ca:	f023 0320 	bic.w	r3, r3, #32
 80077ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	689b      	ldr	r3, [r3, #8]
 80077d4:	011b      	lsls	r3, r3, #4
 80077d6:	697a      	ldr	r2, [r7, #20]
 80077d8:	4313      	orrs	r3, r2
 80077da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	4a1e      	ldr	r2, [pc, #120]	; (8007858 <TIM_OC2_SetConfig+0xd4>)
 80077e0:	4293      	cmp	r3, r2
 80077e2:	d10d      	bne.n	8007800 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80077e4:	697b      	ldr	r3, [r7, #20]
 80077e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80077ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	68db      	ldr	r3, [r3, #12]
 80077f0:	011b      	lsls	r3, r3, #4
 80077f2:	697a      	ldr	r2, [r7, #20]
 80077f4:	4313      	orrs	r3, r2
 80077f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80077f8:	697b      	ldr	r3, [r7, #20]
 80077fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80077fe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	4a15      	ldr	r2, [pc, #84]	; (8007858 <TIM_OC2_SetConfig+0xd4>)
 8007804:	4293      	cmp	r3, r2
 8007806:	d113      	bne.n	8007830 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007808:	693b      	ldr	r3, [r7, #16]
 800780a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800780e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007810:	693b      	ldr	r3, [r7, #16]
 8007812:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007816:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007818:	683b      	ldr	r3, [r7, #0]
 800781a:	695b      	ldr	r3, [r3, #20]
 800781c:	009b      	lsls	r3, r3, #2
 800781e:	693a      	ldr	r2, [r7, #16]
 8007820:	4313      	orrs	r3, r2
 8007822:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	699b      	ldr	r3, [r3, #24]
 8007828:	009b      	lsls	r3, r3, #2
 800782a:	693a      	ldr	r2, [r7, #16]
 800782c:	4313      	orrs	r3, r2
 800782e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	693a      	ldr	r2, [r7, #16]
 8007834:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	68fa      	ldr	r2, [r7, #12]
 800783a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	685a      	ldr	r2, [r3, #4]
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	697a      	ldr	r2, [r7, #20]
 8007848:	621a      	str	r2, [r3, #32]
}
 800784a:	bf00      	nop
 800784c:	371c      	adds	r7, #28
 800784e:	46bd      	mov	sp, r7
 8007850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007854:	4770      	bx	lr
 8007856:	bf00      	nop
 8007858:	40010000 	.word	0x40010000

0800785c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800785c:	b480      	push	{r7}
 800785e:	b087      	sub	sp, #28
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
 8007864:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6a1b      	ldr	r3, [r3, #32]
 800786a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6a1b      	ldr	r3, [r3, #32]
 8007876:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	685b      	ldr	r3, [r3, #4]
 800787c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	69db      	ldr	r3, [r3, #28]
 8007882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800788a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	f023 0303 	bic.w	r3, r3, #3
 8007892:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	68fa      	ldr	r2, [r7, #12]
 800789a:	4313      	orrs	r3, r2
 800789c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800789e:	697b      	ldr	r3, [r7, #20]
 80078a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80078a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	689b      	ldr	r3, [r3, #8]
 80078aa:	021b      	lsls	r3, r3, #8
 80078ac:	697a      	ldr	r2, [r7, #20]
 80078ae:	4313      	orrs	r3, r2
 80078b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	4a1d      	ldr	r2, [pc, #116]	; (800792c <TIM_OC3_SetConfig+0xd0>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d10d      	bne.n	80078d6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80078ba:	697b      	ldr	r3, [r7, #20]
 80078bc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80078c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	68db      	ldr	r3, [r3, #12]
 80078c6:	021b      	lsls	r3, r3, #8
 80078c8:	697a      	ldr	r2, [r7, #20]
 80078ca:	4313      	orrs	r3, r2
 80078cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80078ce:	697b      	ldr	r3, [r7, #20]
 80078d0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80078d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	4a14      	ldr	r2, [pc, #80]	; (800792c <TIM_OC3_SetConfig+0xd0>)
 80078da:	4293      	cmp	r3, r2
 80078dc:	d113      	bne.n	8007906 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80078de:	693b      	ldr	r3, [r7, #16]
 80078e0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80078e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80078e6:	693b      	ldr	r3, [r7, #16]
 80078e8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80078ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	695b      	ldr	r3, [r3, #20]
 80078f2:	011b      	lsls	r3, r3, #4
 80078f4:	693a      	ldr	r2, [r7, #16]
 80078f6:	4313      	orrs	r3, r2
 80078f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	699b      	ldr	r3, [r3, #24]
 80078fe:	011b      	lsls	r3, r3, #4
 8007900:	693a      	ldr	r2, [r7, #16]
 8007902:	4313      	orrs	r3, r2
 8007904:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	693a      	ldr	r2, [r7, #16]
 800790a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	68fa      	ldr	r2, [r7, #12]
 8007910:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	685a      	ldr	r2, [r3, #4]
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	697a      	ldr	r2, [r7, #20]
 800791e:	621a      	str	r2, [r3, #32]
}
 8007920:	bf00      	nop
 8007922:	371c      	adds	r7, #28
 8007924:	46bd      	mov	sp, r7
 8007926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792a:	4770      	bx	lr
 800792c:	40010000 	.word	0x40010000

08007930 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007930:	b480      	push	{r7}
 8007932:	b087      	sub	sp, #28
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
 8007938:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6a1b      	ldr	r3, [r3, #32]
 800793e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6a1b      	ldr	r3, [r3, #32]
 800794a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	685b      	ldr	r3, [r3, #4]
 8007950:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	69db      	ldr	r3, [r3, #28]
 8007956:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800795e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007966:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	021b      	lsls	r3, r3, #8
 800796e:	68fa      	ldr	r2, [r7, #12]
 8007970:	4313      	orrs	r3, r2
 8007972:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007974:	693b      	ldr	r3, [r7, #16]
 8007976:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800797a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800797c:	683b      	ldr	r3, [r7, #0]
 800797e:	689b      	ldr	r3, [r3, #8]
 8007980:	031b      	lsls	r3, r3, #12
 8007982:	693a      	ldr	r2, [r7, #16]
 8007984:	4313      	orrs	r3, r2
 8007986:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	4a10      	ldr	r2, [pc, #64]	; (80079cc <TIM_OC4_SetConfig+0x9c>)
 800798c:	4293      	cmp	r3, r2
 800798e:	d109      	bne.n	80079a4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007990:	697b      	ldr	r3, [r7, #20]
 8007992:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007996:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	695b      	ldr	r3, [r3, #20]
 800799c:	019b      	lsls	r3, r3, #6
 800799e:	697a      	ldr	r2, [r7, #20]
 80079a0:	4313      	orrs	r3, r2
 80079a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	697a      	ldr	r2, [r7, #20]
 80079a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	68fa      	ldr	r2, [r7, #12]
 80079ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	685a      	ldr	r2, [r3, #4]
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	693a      	ldr	r2, [r7, #16]
 80079bc:	621a      	str	r2, [r3, #32]
}
 80079be:	bf00      	nop
 80079c0:	371c      	adds	r7, #28
 80079c2:	46bd      	mov	sp, r7
 80079c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c8:	4770      	bx	lr
 80079ca:	bf00      	nop
 80079cc:	40010000 	.word	0x40010000

080079d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b087      	sub	sp, #28
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	60f8      	str	r0, [r7, #12]
 80079d8:	60b9      	str	r1, [r7, #8]
 80079da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	6a1b      	ldr	r3, [r3, #32]
 80079e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	6a1b      	ldr	r3, [r3, #32]
 80079e6:	f023 0201 	bic.w	r2, r3, #1
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	699b      	ldr	r3, [r3, #24]
 80079f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80079f4:	693b      	ldr	r3, [r7, #16]
 80079f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80079fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	011b      	lsls	r3, r3, #4
 8007a00:	693a      	ldr	r2, [r7, #16]
 8007a02:	4313      	orrs	r3, r2
 8007a04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007a06:	697b      	ldr	r3, [r7, #20]
 8007a08:	f023 030a 	bic.w	r3, r3, #10
 8007a0c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007a0e:	697a      	ldr	r2, [r7, #20]
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	4313      	orrs	r3, r2
 8007a14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	693a      	ldr	r2, [r7, #16]
 8007a1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	697a      	ldr	r2, [r7, #20]
 8007a20:	621a      	str	r2, [r3, #32]
}
 8007a22:	bf00      	nop
 8007a24:	371c      	adds	r7, #28
 8007a26:	46bd      	mov	sp, r7
 8007a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2c:	4770      	bx	lr

08007a2e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a2e:	b480      	push	{r7}
 8007a30:	b087      	sub	sp, #28
 8007a32:	af00      	add	r7, sp, #0
 8007a34:	60f8      	str	r0, [r7, #12]
 8007a36:	60b9      	str	r1, [r7, #8]
 8007a38:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	6a1b      	ldr	r3, [r3, #32]
 8007a3e:	f023 0210 	bic.w	r2, r3, #16
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	699b      	ldr	r3, [r3, #24]
 8007a4a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	6a1b      	ldr	r3, [r3, #32]
 8007a50:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007a52:	697b      	ldr	r3, [r7, #20]
 8007a54:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007a58:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	031b      	lsls	r3, r3, #12
 8007a5e:	697a      	ldr	r2, [r7, #20]
 8007a60:	4313      	orrs	r3, r2
 8007a62:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007a64:	693b      	ldr	r3, [r7, #16]
 8007a66:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007a6a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007a6c:	68bb      	ldr	r3, [r7, #8]
 8007a6e:	011b      	lsls	r3, r3, #4
 8007a70:	693a      	ldr	r2, [r7, #16]
 8007a72:	4313      	orrs	r3, r2
 8007a74:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	697a      	ldr	r2, [r7, #20]
 8007a7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	693a      	ldr	r2, [r7, #16]
 8007a80:	621a      	str	r2, [r3, #32]
}
 8007a82:	bf00      	nop
 8007a84:	371c      	adds	r7, #28
 8007a86:	46bd      	mov	sp, r7
 8007a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8c:	4770      	bx	lr

08007a8e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007a8e:	b480      	push	{r7}
 8007a90:	b085      	sub	sp, #20
 8007a92:	af00      	add	r7, sp, #0
 8007a94:	6078      	str	r0, [r7, #4]
 8007a96:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	689b      	ldr	r3, [r3, #8]
 8007a9c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007aa4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007aa6:	683a      	ldr	r2, [r7, #0]
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	f043 0307 	orr.w	r3, r3, #7
 8007ab0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	68fa      	ldr	r2, [r7, #12]
 8007ab6:	609a      	str	r2, [r3, #8]
}
 8007ab8:	bf00      	nop
 8007aba:	3714      	adds	r7, #20
 8007abc:	46bd      	mov	sp, r7
 8007abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac2:	4770      	bx	lr

08007ac4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b087      	sub	sp, #28
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	60f8      	str	r0, [r7, #12]
 8007acc:	60b9      	str	r1, [r7, #8]
 8007ace:	607a      	str	r2, [r7, #4]
 8007ad0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	689b      	ldr	r3, [r3, #8]
 8007ad6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007ad8:	697b      	ldr	r3, [r7, #20]
 8007ada:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007ade:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	021a      	lsls	r2, r3, #8
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	431a      	orrs	r2, r3
 8007ae8:	68bb      	ldr	r3, [r7, #8]
 8007aea:	4313      	orrs	r3, r2
 8007aec:	697a      	ldr	r2, [r7, #20]
 8007aee:	4313      	orrs	r3, r2
 8007af0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	697a      	ldr	r2, [r7, #20]
 8007af6:	609a      	str	r2, [r3, #8]
}
 8007af8:	bf00      	nop
 8007afa:	371c      	adds	r7, #28
 8007afc:	46bd      	mov	sp, r7
 8007afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b02:	4770      	bx	lr

08007b04 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007b04:	b480      	push	{r7}
 8007b06:	b087      	sub	sp, #28
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	60f8      	str	r0, [r7, #12]
 8007b0c:	60b9      	str	r1, [r7, #8]
 8007b0e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	f003 031f 	and.w	r3, r3, #31
 8007b16:	2201      	movs	r2, #1
 8007b18:	fa02 f303 	lsl.w	r3, r2, r3
 8007b1c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	6a1a      	ldr	r2, [r3, #32]
 8007b22:	697b      	ldr	r3, [r7, #20]
 8007b24:	43db      	mvns	r3, r3
 8007b26:	401a      	ands	r2, r3
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	6a1a      	ldr	r2, [r3, #32]
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	f003 031f 	and.w	r3, r3, #31
 8007b36:	6879      	ldr	r1, [r7, #4]
 8007b38:	fa01 f303 	lsl.w	r3, r1, r3
 8007b3c:	431a      	orrs	r2, r3
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	621a      	str	r2, [r3, #32]
}
 8007b42:	bf00      	nop
 8007b44:	371c      	adds	r7, #28
 8007b46:	46bd      	mov	sp, r7
 8007b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4c:	4770      	bx	lr
	...

08007b50 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8007b50:	b480      	push	{r7}
 8007b52:	b083      	sub	sp, #12
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	4a1c      	ldr	r2, [pc, #112]	; (8007bcc <TIM_ResetCallback+0x7c>)
 8007b5c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	4a1b      	ldr	r2, [pc, #108]	; (8007bd0 <TIM_ResetCallback+0x80>)
 8007b64:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	4a1a      	ldr	r2, [pc, #104]	; (8007bd4 <TIM_ResetCallback+0x84>)
 8007b6c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	4a19      	ldr	r2, [pc, #100]	; (8007bd8 <TIM_ResetCallback+0x88>)
 8007b74:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	4a18      	ldr	r2, [pc, #96]	; (8007bdc <TIM_ResetCallback+0x8c>)
 8007b7c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	4a17      	ldr	r2, [pc, #92]	; (8007be0 <TIM_ResetCallback+0x90>)
 8007b84:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	4a16      	ldr	r2, [pc, #88]	; (8007be4 <TIM_ResetCallback+0x94>)
 8007b8c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	4a15      	ldr	r2, [pc, #84]	; (8007be8 <TIM_ResetCallback+0x98>)
 8007b94:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	4a14      	ldr	r2, [pc, #80]	; (8007bec <TIM_ResetCallback+0x9c>)
 8007b9c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	4a13      	ldr	r2, [pc, #76]	; (8007bf0 <TIM_ResetCallback+0xa0>)
 8007ba4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	4a12      	ldr	r2, [pc, #72]	; (8007bf4 <TIM_ResetCallback+0xa4>)
 8007bac:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	4a11      	ldr	r2, [pc, #68]	; (8007bf8 <TIM_ResetCallback+0xa8>)
 8007bb4:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	4a10      	ldr	r2, [pc, #64]	; (8007bfc <TIM_ResetCallback+0xac>)
 8007bbc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8007bc0:	bf00      	nop
 8007bc2:	370c      	adds	r7, #12
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bca:	4770      	bx	lr
 8007bcc:	0800385d 	.word	0x0800385d
 8007bd0:	0800726f 	.word	0x0800726f
 8007bd4:	080072e7 	.word	0x080072e7
 8007bd8:	080072fb 	.word	0x080072fb
 8007bdc:	08007297 	.word	0x08007297
 8007be0:	080072ab 	.word	0x080072ab
 8007be4:	08007283 	.word	0x08007283
 8007be8:	080072bf 	.word	0x080072bf
 8007bec:	080072d3 	.word	0x080072d3
 8007bf0:	0800730f 	.word	0x0800730f
 8007bf4:	08007cdd 	.word	0x08007cdd
 8007bf8:	08007cf1 	.word	0x08007cf1
 8007bfc:	08007d05 	.word	0x08007d05

08007c00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007c00:	b480      	push	{r7}
 8007c02:	b085      	sub	sp, #20
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
 8007c08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c10:	2b01      	cmp	r3, #1
 8007c12:	d101      	bne.n	8007c18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007c14:	2302      	movs	r3, #2
 8007c16:	e050      	b.n	8007cba <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2201      	movs	r2, #1
 8007c1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2202      	movs	r2, #2
 8007c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	685b      	ldr	r3, [r3, #4]
 8007c2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	689b      	ldr	r3, [r3, #8]
 8007c36:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c3e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	68fa      	ldr	r2, [r7, #12]
 8007c46:	4313      	orrs	r3, r2
 8007c48:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	68fa      	ldr	r2, [r7, #12]
 8007c50:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	4a1c      	ldr	r2, [pc, #112]	; (8007cc8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007c58:	4293      	cmp	r3, r2
 8007c5a:	d018      	beq.n	8007c8e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c64:	d013      	beq.n	8007c8e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	4a18      	ldr	r2, [pc, #96]	; (8007ccc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007c6c:	4293      	cmp	r3, r2
 8007c6e:	d00e      	beq.n	8007c8e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	4a16      	ldr	r2, [pc, #88]	; (8007cd0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007c76:	4293      	cmp	r3, r2
 8007c78:	d009      	beq.n	8007c8e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	4a15      	ldr	r2, [pc, #84]	; (8007cd4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007c80:	4293      	cmp	r3, r2
 8007c82:	d004      	beq.n	8007c8e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	4a13      	ldr	r2, [pc, #76]	; (8007cd8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	d10c      	bne.n	8007ca8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c94:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	68ba      	ldr	r2, [r7, #8]
 8007c9c:	4313      	orrs	r3, r2
 8007c9e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	68ba      	ldr	r2, [r7, #8]
 8007ca6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2201      	movs	r2, #1
 8007cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007cb8:	2300      	movs	r3, #0
}
 8007cba:	4618      	mov	r0, r3
 8007cbc:	3714      	adds	r7, #20
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc4:	4770      	bx	lr
 8007cc6:	bf00      	nop
 8007cc8:	40010000 	.word	0x40010000
 8007ccc:	40000400 	.word	0x40000400
 8007cd0:	40000800 	.word	0x40000800
 8007cd4:	40000c00 	.word	0x40000c00
 8007cd8:	40014000 	.word	0x40014000

08007cdc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	b083      	sub	sp, #12
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007ce4:	bf00      	nop
 8007ce6:	370c      	adds	r7, #12
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cee:	4770      	bx	lr

08007cf0 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Hall commutation changed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007cf0:	b480      	push	{r7}
 8007cf2:	b083      	sub	sp, #12
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8007cf8:	bf00      	nop
 8007cfa:	370c      	adds	r7, #12
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d02:	4770      	bx	lr

08007d04 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007d04:	b480      	push	{r7}
 8007d06:	b083      	sub	sp, #12
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007d0c:	bf00      	nop
 8007d0e:	370c      	adds	r7, #12
 8007d10:	46bd      	mov	sp, r7
 8007d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d16:	4770      	bx	lr

08007d18 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b082      	sub	sp, #8
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d101      	bne.n	8007d2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007d26:	2301      	movs	r3, #1
 8007d28:	e04a      	b.n	8007dc0 <HAL_UART_Init+0xa8>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d30:	b2db      	uxtb	r3, r3
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d111      	bne.n	8007d5a <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2200      	movs	r2, #0
 8007d3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8007d3e:	6878      	ldr	r0, [r7, #4]
 8007d40:	f000 fd2c 	bl	800879c <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d102      	bne.n	8007d52 <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	4a1e      	ldr	r2, [pc, #120]	; (8007dc8 <HAL_UART_Init+0xb0>)
 8007d50:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007d56:	6878      	ldr	r0, [r7, #4]
 8007d58:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2224      	movs	r2, #36	; 0x24
 8007d5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	68da      	ldr	r2, [r3, #12]
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007d70:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007d72:	6878      	ldr	r0, [r7, #4]
 8007d74:	f000 fff6 	bl	8008d64 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	691a      	ldr	r2, [r3, #16]
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007d86:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	695a      	ldr	r2, [r3, #20]
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007d96:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	68da      	ldr	r2, [r3, #12]
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007da6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	2200      	movs	r2, #0
 8007dac:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	2220      	movs	r2, #32
 8007db2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	2220      	movs	r2, #32
 8007dba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007dbe:	2300      	movs	r3, #0
}
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	3708      	adds	r7, #8
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	bd80      	pop	{r7, pc}
 8007dc8:	08003de5 	.word	0x08003de5

08007dcc <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 8007dcc:	b480      	push	{r7}
 8007dce:	b087      	sub	sp, #28
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	60f8      	str	r0, [r7, #12]
 8007dd4:	460b      	mov	r3, r1
 8007dd6:	607a      	str	r2, [r7, #4]
 8007dd8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8007dda:	2300      	movs	r3, #0
 8007ddc:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d107      	bne.n	8007df4 <HAL_UART_RegisterCallback+0x28>
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007de8:	f043 0220 	orr.w	r2, r3, #32
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	641a      	str	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8007df0:	2301      	movs	r3, #1
 8007df2:	e08c      	b.n	8007f0e <HAL_UART_RegisterCallback+0x142>
  }
  /* Process locked */
  __HAL_LOCK(huart);
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007dfa:	2b01      	cmp	r3, #1
 8007dfc:	d101      	bne.n	8007e02 <HAL_UART_RegisterCallback+0x36>
 8007dfe:	2302      	movs	r3, #2
 8007e00:	e085      	b.n	8007f0e <HAL_UART_RegisterCallback+0x142>
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	2201      	movs	r2, #1
 8007e06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->gState == HAL_UART_STATE_READY)
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e10:	b2db      	uxtb	r3, r3
 8007e12:	2b20      	cmp	r3, #32
 8007e14:	d151      	bne.n	8007eba <HAL_UART_RegisterCallback+0xee>
  {
    switch (CallbackID)
 8007e16:	7afb      	ldrb	r3, [r7, #11]
 8007e18:	2b0c      	cmp	r3, #12
 8007e1a:	d845      	bhi.n	8007ea8 <HAL_UART_RegisterCallback+0xdc>
 8007e1c:	a201      	add	r2, pc, #4	; (adr r2, 8007e24 <HAL_UART_RegisterCallback+0x58>)
 8007e1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e22:	bf00      	nop
 8007e24:	08007e59 	.word	0x08007e59
 8007e28:	08007e61 	.word	0x08007e61
 8007e2c:	08007e69 	.word	0x08007e69
 8007e30:	08007e71 	.word	0x08007e71
 8007e34:	08007e79 	.word	0x08007e79
 8007e38:	08007e81 	.word	0x08007e81
 8007e3c:	08007e89 	.word	0x08007e89
 8007e40:	08007e91 	.word	0x08007e91
 8007e44:	08007ea9 	.word	0x08007ea9
 8007e48:	08007ea9 	.word	0x08007ea9
 8007e4c:	08007ea9 	.word	0x08007ea9
 8007e50:	08007e99 	.word	0x08007e99
 8007e54:	08007ea1 	.word	0x08007ea1
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	687a      	ldr	r2, [r7, #4]
 8007e5c:	645a      	str	r2, [r3, #68]	; 0x44
        break;
 8007e5e:	e051      	b.n	8007f04 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	687a      	ldr	r2, [r7, #4]
 8007e64:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 8007e66:	e04d      	b.n	8007f04 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	687a      	ldr	r2, [r7, #4]
 8007e6c:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 8007e6e:	e049      	b.n	8007f04 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	687a      	ldr	r2, [r7, #4]
 8007e74:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 8007e76:	e045      	b.n	8007f04 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	687a      	ldr	r2, [r7, #4]
 8007e7c:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8007e7e:	e041      	b.n	8007f04 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	687a      	ldr	r2, [r7, #4]
 8007e84:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 8007e86:	e03d      	b.n	8007f04 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	687a      	ldr	r2, [r7, #4]
 8007e8c:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 8007e8e:	e039      	b.n	8007f04 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	687a      	ldr	r2, [r7, #4]
 8007e94:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8007e96:	e035      	b.n	8007f04 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	687a      	ldr	r2, [r7, #4]
 8007e9c:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 8007e9e:	e031      	b.n	8007f04 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	687a      	ldr	r2, [r7, #4]
 8007ea4:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8007ea6:	e02d      	b.n	8007f04 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eac:	f043 0220 	orr.w	r2, r3, #32
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	75fb      	strb	r3, [r7, #23]
        break;
 8007eb8:	e024      	b.n	8007f04 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ec0:	b2db      	uxtb	r3, r3
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d116      	bne.n	8007ef4 <HAL_UART_RegisterCallback+0x128>
  {
    switch (CallbackID)
 8007ec6:	7afb      	ldrb	r3, [r7, #11]
 8007ec8:	2b0b      	cmp	r3, #11
 8007eca:	d002      	beq.n	8007ed2 <HAL_UART_RegisterCallback+0x106>
 8007ecc:	2b0c      	cmp	r3, #12
 8007ece:	d004      	beq.n	8007eda <HAL_UART_RegisterCallback+0x10e>
 8007ed0:	e007      	b.n	8007ee2 <HAL_UART_RegisterCallback+0x116>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	687a      	ldr	r2, [r7, #4]
 8007ed6:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 8007ed8:	e014      	b.n	8007f04 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	687a      	ldr	r2, [r7, #4]
 8007ede:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8007ee0:	e010      	b.n	8007f04 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ee6:	f043 0220 	orr.w	r2, r3, #32
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 8007eee:	2301      	movs	r3, #1
 8007ef0:	75fb      	strb	r3, [r7, #23]
        break;
 8007ef2:	e007      	b.n	8007f04 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ef8:	f043 0220 	orr.w	r2, r3, #32
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Return error status */
    status =  HAL_ERROR;
 8007f00:	2301      	movs	r3, #1
 8007f02:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(huart);
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	2200      	movs	r2, #0
 8007f08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007f0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	371c      	adds	r7, #28
 8007f12:	46bd      	mov	sp, r7
 8007f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f18:	4770      	bx	lr
 8007f1a:	bf00      	nop

08007f1c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b084      	sub	sp, #16
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	60f8      	str	r0, [r7, #12]
 8007f24:	60b9      	str	r1, [r7, #8]
 8007f26:	4613      	mov	r3, r2
 8007f28:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007f30:	b2db      	uxtb	r3, r3
 8007f32:	2b20      	cmp	r3, #32
 8007f34:	d11d      	bne.n	8007f72 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f36:	68bb      	ldr	r3, [r7, #8]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d002      	beq.n	8007f42 <HAL_UART_Receive_IT+0x26>
 8007f3c:	88fb      	ldrh	r3, [r7, #6]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d101      	bne.n	8007f46 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007f42:	2301      	movs	r3, #1
 8007f44:	e016      	b.n	8007f74 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f4c:	2b01      	cmp	r3, #1
 8007f4e:	d101      	bne.n	8007f54 <HAL_UART_Receive_IT+0x38>
 8007f50:	2302      	movs	r3, #2
 8007f52:	e00f      	b.n	8007f74 <HAL_UART_Receive_IT+0x58>
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	2201      	movs	r2, #1
 8007f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007f62:	88fb      	ldrh	r3, [r7, #6]
 8007f64:	461a      	mov	r2, r3
 8007f66:	68b9      	ldr	r1, [r7, #8]
 8007f68:	68f8      	ldr	r0, [r7, #12]
 8007f6a:	f000 fcf7 	bl	800895c <UART_Start_Receive_IT>
 8007f6e:	4603      	mov	r3, r0
 8007f70:	e000      	b.n	8007f74 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007f72:	2302      	movs	r3, #2
  }
}
 8007f74:	4618      	mov	r0, r3
 8007f76:	3710      	adds	r7, #16
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	bd80      	pop	{r7, pc}

08007f7c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b08c      	sub	sp, #48	; 0x30
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	60f8      	str	r0, [r7, #12]
 8007f84:	60b9      	str	r1, [r7, #8]
 8007f86:	4613      	mov	r3, r2
 8007f88:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f90:	b2db      	uxtb	r3, r3
 8007f92:	2b20      	cmp	r3, #32
 8007f94:	d165      	bne.n	8008062 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f96:	68bb      	ldr	r3, [r7, #8]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d002      	beq.n	8007fa2 <HAL_UART_Transmit_DMA+0x26>
 8007f9c:	88fb      	ldrh	r3, [r7, #6]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d101      	bne.n	8007fa6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8007fa2:	2301      	movs	r3, #1
 8007fa4:	e05e      	b.n	8008064 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007fac:	2b01      	cmp	r3, #1
 8007fae:	d101      	bne.n	8007fb4 <HAL_UART_Transmit_DMA+0x38>
 8007fb0:	2302      	movs	r3, #2
 8007fb2:	e057      	b.n	8008064 <HAL_UART_Transmit_DMA+0xe8>
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	2201      	movs	r2, #1
 8007fb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8007fbc:	68ba      	ldr	r2, [r7, #8]
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	88fa      	ldrh	r2, [r7, #6]
 8007fc6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	88fa      	ldrh	r2, [r7, #6]
 8007fcc:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	2221      	movs	r2, #33	; 0x21
 8007fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fe0:	4a22      	ldr	r2, [pc, #136]	; (800806c <HAL_UART_Transmit_DMA+0xf0>)
 8007fe2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fe8:	4a21      	ldr	r2, [pc, #132]	; (8008070 <HAL_UART_Transmit_DMA+0xf4>)
 8007fea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ff0:	4a20      	ldr	r2, [pc, #128]	; (8008074 <HAL_UART_Transmit_DMA+0xf8>)
 8007ff2:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8007ffc:	f107 0308 	add.w	r3, r7, #8
 8008000:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8008006:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008008:	6819      	ldr	r1, [r3, #0]
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	3304      	adds	r3, #4
 8008010:	461a      	mov	r2, r3
 8008012:	88fb      	ldrh	r3, [r7, #6]
 8008014:	f7fc fe7c 	bl	8004d10 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008020:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	2200      	movs	r2, #0
 8008026:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	3314      	adds	r3, #20
 8008030:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008032:	69bb      	ldr	r3, [r7, #24]
 8008034:	e853 3f00 	ldrex	r3, [r3]
 8008038:	617b      	str	r3, [r7, #20]
   return(result);
 800803a:	697b      	ldr	r3, [r7, #20]
 800803c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008040:	62bb      	str	r3, [r7, #40]	; 0x28
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	3314      	adds	r3, #20
 8008048:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800804a:	627a      	str	r2, [r7, #36]	; 0x24
 800804c:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800804e:	6a39      	ldr	r1, [r7, #32]
 8008050:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008052:	e841 2300 	strex	r3, r2, [r1]
 8008056:	61fb      	str	r3, [r7, #28]
   return(result);
 8008058:	69fb      	ldr	r3, [r7, #28]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d1e5      	bne.n	800802a <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800805e:	2300      	movs	r3, #0
 8008060:	e000      	b.n	8008064 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8008062:	2302      	movs	r3, #2
  }
}
 8008064:	4618      	mov	r0, r3
 8008066:	3730      	adds	r7, #48	; 0x30
 8008068:	46bd      	mov	sp, r7
 800806a:	bd80      	pop	{r7, pc}
 800806c:	0800880d 	.word	0x0800880d
 8008070:	080088a9 	.word	0x080088a9
 8008074:	080088c7 	.word	0x080088c7

08008078 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b09a      	sub	sp, #104	; 0x68
 800807c:	af00      	add	r7, sp, #0
 800807e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	330c      	adds	r3, #12
 8008086:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008088:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800808a:	e853 3f00 	ldrex	r3, [r3]
 800808e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008090:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008092:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008096:	667b      	str	r3, [r7, #100]	; 0x64
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	330c      	adds	r3, #12
 800809e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80080a0:	657a      	str	r2, [r7, #84]	; 0x54
 80080a2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080a4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80080a6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80080a8:	e841 2300 	strex	r3, r2, [r1]
 80080ac:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80080ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d1e5      	bne.n	8008080 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	3314      	adds	r3, #20
 80080ba:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080be:	e853 3f00 	ldrex	r3, [r3]
 80080c2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80080c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080c6:	f023 0301 	bic.w	r3, r3, #1
 80080ca:	663b      	str	r3, [r7, #96]	; 0x60
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	3314      	adds	r3, #20
 80080d2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80080d4:	643a      	str	r2, [r7, #64]	; 0x40
 80080d6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080d8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80080da:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80080dc:	e841 2300 	strex	r3, r2, [r1]
 80080e0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80080e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d1e5      	bne.n	80080b4 <HAL_UART_AbortReceive+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080ec:	2b01      	cmp	r3, #1
 80080ee:	d119      	bne.n	8008124 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	330c      	adds	r3, #12
 80080f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080f8:	6a3b      	ldr	r3, [r7, #32]
 80080fa:	e853 3f00 	ldrex	r3, [r3]
 80080fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8008100:	69fb      	ldr	r3, [r7, #28]
 8008102:	f023 0310 	bic.w	r3, r3, #16
 8008106:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	330c      	adds	r3, #12
 800810e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008110:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008112:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008114:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008116:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008118:	e841 2300 	strex	r3, r2, [r1]
 800811c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800811e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008120:	2b00      	cmp	r3, #0
 8008122:	d1e5      	bne.n	80080f0 <HAL_UART_AbortReceive+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	695b      	ldr	r3, [r3, #20]
 800812a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800812e:	2b40      	cmp	r3, #64	; 0x40
 8008130:	d136      	bne.n	80081a0 <HAL_UART_AbortReceive+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	3314      	adds	r3, #20
 8008138:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	e853 3f00 	ldrex	r3, [r3]
 8008140:	60bb      	str	r3, [r7, #8]
   return(result);
 8008142:	68bb      	ldr	r3, [r7, #8]
 8008144:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008148:	65bb      	str	r3, [r7, #88]	; 0x58
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	3314      	adds	r3, #20
 8008150:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008152:	61ba      	str	r2, [r7, #24]
 8008154:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008156:	6979      	ldr	r1, [r7, #20]
 8008158:	69ba      	ldr	r2, [r7, #24]
 800815a:	e841 2300 	strex	r3, r2, [r1]
 800815e:	613b      	str	r3, [r7, #16]
   return(result);
 8008160:	693b      	ldr	r3, [r7, #16]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d1e5      	bne.n	8008132 <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800816a:	2b00      	cmp	r3, #0
 800816c:	d018      	beq.n	80081a0 <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008172:	2200      	movs	r2, #0
 8008174:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800817a:	4618      	mov	r0, r3
 800817c:	f7fc fe20 	bl	8004dc0 <HAL_DMA_Abort>
 8008180:	4603      	mov	r3, r0
 8008182:	2b00      	cmp	r3, #0
 8008184:	d00c      	beq.n	80081a0 <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800818a:	4618      	mov	r0, r3
 800818c:	f7fd f834 	bl	80051f8 <HAL_DMA_GetError>
 8008190:	4603      	mov	r3, r0
 8008192:	2b20      	cmp	r3, #32
 8008194:	d104      	bne.n	80081a0 <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	2210      	movs	r2, #16
 800819a:	641a      	str	r2, [r3, #64]	; 0x40

          return HAL_TIMEOUT;
 800819c:	2303      	movs	r3, #3
 800819e:	e00a      	b.n	80081b6 <HAL_UART_AbortReceive+0x13e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2200      	movs	r2, #0
 80081a4:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2220      	movs	r2, #32
 80081aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2200      	movs	r2, #0
 80081b2:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 80081b4:	2300      	movs	r3, #0
}
 80081b6:	4618      	mov	r0, r3
 80081b8:	3768      	adds	r7, #104	; 0x68
 80081ba:	46bd      	mov	sp, r7
 80081bc:	bd80      	pop	{r7, pc}
	...

080081c0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80081c0:	b580      	push	{r7, lr}
 80081c2:	b0ba      	sub	sp, #232	; 0xe8
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	68db      	ldr	r3, [r3, #12]
 80081d8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	695b      	ldr	r3, [r3, #20]
 80081e2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80081e6:	2300      	movs	r3, #0
 80081e8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80081ec:	2300      	movs	r3, #0
 80081ee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80081f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081f6:	f003 030f 	and.w	r3, r3, #15
 80081fa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80081fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008202:	2b00      	cmp	r3, #0
 8008204:	d10f      	bne.n	8008226 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008206:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800820a:	f003 0320 	and.w	r3, r3, #32
 800820e:	2b00      	cmp	r3, #0
 8008210:	d009      	beq.n	8008226 <HAL_UART_IRQHandler+0x66>
 8008212:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008216:	f003 0320 	and.w	r3, r3, #32
 800821a:	2b00      	cmp	r3, #0
 800821c:	d003      	beq.n	8008226 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f000 fce3 	bl	8008bea <UART_Receive_IT>
      return;
 8008224:	e25b      	b.n	80086de <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008226:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800822a:	2b00      	cmp	r3, #0
 800822c:	f000 80e1 	beq.w	80083f2 <HAL_UART_IRQHandler+0x232>
 8008230:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008234:	f003 0301 	and.w	r3, r3, #1
 8008238:	2b00      	cmp	r3, #0
 800823a:	d106      	bne.n	800824a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800823c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008240:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008244:	2b00      	cmp	r3, #0
 8008246:	f000 80d4 	beq.w	80083f2 <HAL_UART_IRQHandler+0x232>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800824a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800824e:	f003 0301 	and.w	r3, r3, #1
 8008252:	2b00      	cmp	r3, #0
 8008254:	d00b      	beq.n	800826e <HAL_UART_IRQHandler+0xae>
 8008256:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800825a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800825e:	2b00      	cmp	r3, #0
 8008260:	d005      	beq.n	800826e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008266:	f043 0201 	orr.w	r2, r3, #1
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800826e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008272:	f003 0304 	and.w	r3, r3, #4
 8008276:	2b00      	cmp	r3, #0
 8008278:	d00b      	beq.n	8008292 <HAL_UART_IRQHandler+0xd2>
 800827a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800827e:	f003 0301 	and.w	r3, r3, #1
 8008282:	2b00      	cmp	r3, #0
 8008284:	d005      	beq.n	8008292 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800828a:	f043 0202 	orr.w	r2, r3, #2
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008292:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008296:	f003 0302 	and.w	r3, r3, #2
 800829a:	2b00      	cmp	r3, #0
 800829c:	d00b      	beq.n	80082b6 <HAL_UART_IRQHandler+0xf6>
 800829e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80082a2:	f003 0301 	and.w	r3, r3, #1
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d005      	beq.n	80082b6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082ae:	f043 0204 	orr.w	r2, r3, #4
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80082b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082ba:	f003 0308 	and.w	r3, r3, #8
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d011      	beq.n	80082e6 <HAL_UART_IRQHandler+0x126>
 80082c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082c6:	f003 0320 	and.w	r3, r3, #32
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d105      	bne.n	80082da <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80082ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80082d2:	f003 0301 	and.w	r3, r3, #1
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d005      	beq.n	80082e6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082de:	f043 0208 	orr.w	r2, r3, #8
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	f000 81f2 	beq.w	80086d4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80082f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082f4:	f003 0320 	and.w	r3, r3, #32
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d008      	beq.n	800830e <HAL_UART_IRQHandler+0x14e>
 80082fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008300:	f003 0320 	and.w	r3, r3, #32
 8008304:	2b00      	cmp	r3, #0
 8008306:	d002      	beq.n	800830e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008308:	6878      	ldr	r0, [r7, #4]
 800830a:	f000 fc6e 	bl	8008bea <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	695b      	ldr	r3, [r3, #20]
 8008314:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008318:	2b40      	cmp	r3, #64	; 0x40
 800831a:	bf0c      	ite	eq
 800831c:	2301      	moveq	r3, #1
 800831e:	2300      	movne	r3, #0
 8008320:	b2db      	uxtb	r3, r3
 8008322:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800832a:	f003 0308 	and.w	r3, r3, #8
 800832e:	2b00      	cmp	r3, #0
 8008330:	d103      	bne.n	800833a <HAL_UART_IRQHandler+0x17a>
 8008332:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008336:	2b00      	cmp	r3, #0
 8008338:	d051      	beq.n	80083de <HAL_UART_IRQHandler+0x21e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800833a:	6878      	ldr	r0, [r7, #4]
 800833c:	f000 fb74 	bl	8008a28 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	695b      	ldr	r3, [r3, #20]
 8008346:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800834a:	2b40      	cmp	r3, #64	; 0x40
 800834c:	d142      	bne.n	80083d4 <HAL_UART_IRQHandler+0x214>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	3314      	adds	r3, #20
 8008354:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008358:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800835c:	e853 3f00 	ldrex	r3, [r3]
 8008360:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008364:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008368:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800836c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	3314      	adds	r3, #20
 8008376:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800837a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800837e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008382:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008386:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800838a:	e841 2300 	strex	r3, r2, [r1]
 800838e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008392:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008396:	2b00      	cmp	r3, #0
 8008398:	d1d9      	bne.n	800834e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d013      	beq.n	80083ca <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083a6:	4a7f      	ldr	r2, [pc, #508]	; (80085a4 <HAL_UART_IRQHandler+0x3e4>)
 80083a8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083ae:	4618      	mov	r0, r3
 80083b0:	f7fc fd76 	bl	8004ea0 <HAL_DMA_Abort_IT>
 80083b4:	4603      	mov	r3, r0
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d019      	beq.n	80083ee <HAL_UART_IRQHandler+0x22e>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083c0:	687a      	ldr	r2, [r7, #4]
 80083c2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80083c4:	4610      	mov	r0, r2
 80083c6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083c8:	e011      	b.n	80083ee <HAL_UART_IRQHandler+0x22e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083ce:	6878      	ldr	r0, [r7, #4]
 80083d0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083d2:	e00c      	b.n	80083ee <HAL_UART_IRQHandler+0x22e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083d8:	6878      	ldr	r0, [r7, #4]
 80083da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083dc:	e007      	b.n	80083ee <HAL_UART_IRQHandler+0x22e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083e2:	6878      	ldr	r0, [r7, #4]
 80083e4:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2200      	movs	r2, #0
 80083ea:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80083ec:	e172      	b.n	80086d4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083ee:	bf00      	nop
    return;
 80083f0:	e170      	b.n	80086d4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083f6:	2b01      	cmp	r3, #1
 80083f8:	f040 814c 	bne.w	8008694 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80083fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008400:	f003 0310 	and.w	r3, r3, #16
 8008404:	2b00      	cmp	r3, #0
 8008406:	f000 8145 	beq.w	8008694 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800840a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800840e:	f003 0310 	and.w	r3, r3, #16
 8008412:	2b00      	cmp	r3, #0
 8008414:	f000 813e 	beq.w	8008694 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008418:	2300      	movs	r3, #0
 800841a:	60bb      	str	r3, [r7, #8]
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	60bb      	str	r3, [r7, #8]
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	685b      	ldr	r3, [r3, #4]
 800842a:	60bb      	str	r3, [r7, #8]
 800842c:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	695b      	ldr	r3, [r3, #20]
 8008434:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008438:	2b40      	cmp	r3, #64	; 0x40
 800843a:	f040 80b5 	bne.w	80085a8 <HAL_UART_IRQHandler+0x3e8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	685b      	ldr	r3, [r3, #4]
 8008446:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800844a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800844e:	2b00      	cmp	r3, #0
 8008450:	f000 8142 	beq.w	80086d8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008458:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800845c:	429a      	cmp	r2, r3
 800845e:	f080 813b 	bcs.w	80086d8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008468:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800846e:	69db      	ldr	r3, [r3, #28]
 8008470:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008474:	f000 8088 	beq.w	8008588 <HAL_UART_IRQHandler+0x3c8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	330c      	adds	r3, #12
 800847e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008482:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008486:	e853 3f00 	ldrex	r3, [r3]
 800848a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800848e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008492:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008496:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	330c      	adds	r3, #12
 80084a0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80084a4:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80084a8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ac:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80084b0:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80084b4:	e841 2300 	strex	r3, r2, [r1]
 80084b8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80084bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d1d9      	bne.n	8008478 <HAL_UART_IRQHandler+0x2b8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	3314      	adds	r3, #20
 80084ca:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084cc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80084ce:	e853 3f00 	ldrex	r3, [r3]
 80084d2:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80084d4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80084d6:	f023 0301 	bic.w	r3, r3, #1
 80084da:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	3314      	adds	r3, #20
 80084e4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80084e8:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80084ec:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ee:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80084f0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80084f4:	e841 2300 	strex	r3, r2, [r1]
 80084f8:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80084fa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d1e1      	bne.n	80084c4 <HAL_UART_IRQHandler+0x304>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	3314      	adds	r3, #20
 8008506:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008508:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800850a:	e853 3f00 	ldrex	r3, [r3]
 800850e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008510:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008512:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008516:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	3314      	adds	r3, #20
 8008520:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008524:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008526:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008528:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800852a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800852c:	e841 2300 	strex	r3, r2, [r1]
 8008530:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008532:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008534:	2b00      	cmp	r3, #0
 8008536:	d1e3      	bne.n	8008500 <HAL_UART_IRQHandler+0x340>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2220      	movs	r2, #32
 800853c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2200      	movs	r2, #0
 8008544:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	330c      	adds	r3, #12
 800854c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800854e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008550:	e853 3f00 	ldrex	r3, [r3]
 8008554:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008556:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008558:	f023 0310 	bic.w	r3, r3, #16
 800855c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	330c      	adds	r3, #12
 8008566:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800856a:	65ba      	str	r2, [r7, #88]	; 0x58
 800856c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800856e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008570:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008572:	e841 2300 	strex	r3, r2, [r1]
 8008576:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008578:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800857a:	2b00      	cmp	r3, #0
 800857c:	d1e3      	bne.n	8008546 <HAL_UART_IRQHandler+0x386>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008582:	4618      	mov	r0, r3
 8008584:	f7fc fc1c 	bl	8004dc0 <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800858c:	687a      	ldr	r2, [r7, #4]
 800858e:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 8008590:	687a      	ldr	r2, [r7, #4]
 8008592:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 8008594:	b292      	uxth	r2, r2
 8008596:	1a8a      	subs	r2, r1, r2
 8008598:	b292      	uxth	r2, r2
 800859a:	4611      	mov	r1, r2
 800859c:	6878      	ldr	r0, [r7, #4]
 800859e:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80085a0:	e09a      	b.n	80086d8 <HAL_UART_IRQHandler+0x518>
 80085a2:	bf00      	nop
 80085a4:	08008aef 	.word	0x08008aef
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80085b0:	b29b      	uxth	r3, r3
 80085b2:	1ad3      	subs	r3, r2, r3
 80085b4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80085bc:	b29b      	uxth	r3, r3
 80085be:	2b00      	cmp	r3, #0
 80085c0:	f000 808c 	beq.w	80086dc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80085c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	f000 8087 	beq.w	80086dc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	330c      	adds	r3, #12
 80085d4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085d8:	e853 3f00 	ldrex	r3, [r3]
 80085dc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80085de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085e0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80085e4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	330c      	adds	r3, #12
 80085ee:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80085f2:	647a      	str	r2, [r7, #68]	; 0x44
 80085f4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085f6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80085f8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80085fa:	e841 2300 	strex	r3, r2, [r1]
 80085fe:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008600:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008602:	2b00      	cmp	r3, #0
 8008604:	d1e3      	bne.n	80085ce <HAL_UART_IRQHandler+0x40e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	3314      	adds	r3, #20
 800860c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800860e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008610:	e853 3f00 	ldrex	r3, [r3]
 8008614:	623b      	str	r3, [r7, #32]
   return(result);
 8008616:	6a3b      	ldr	r3, [r7, #32]
 8008618:	f023 0301 	bic.w	r3, r3, #1
 800861c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	3314      	adds	r3, #20
 8008626:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800862a:	633a      	str	r2, [r7, #48]	; 0x30
 800862c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800862e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008630:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008632:	e841 2300 	strex	r3, r2, [r1]
 8008636:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800863a:	2b00      	cmp	r3, #0
 800863c:	d1e3      	bne.n	8008606 <HAL_UART_IRQHandler+0x446>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	2220      	movs	r2, #32
 8008642:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2200      	movs	r2, #0
 800864a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	330c      	adds	r3, #12
 8008652:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008654:	693b      	ldr	r3, [r7, #16]
 8008656:	e853 3f00 	ldrex	r3, [r3]
 800865a:	60fb      	str	r3, [r7, #12]
   return(result);
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	f023 0310 	bic.w	r3, r3, #16
 8008662:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	330c      	adds	r3, #12
 800866c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008670:	61fa      	str	r2, [r7, #28]
 8008672:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008674:	69b9      	ldr	r1, [r7, #24]
 8008676:	69fa      	ldr	r2, [r7, #28]
 8008678:	e841 2300 	strex	r3, r2, [r1]
 800867c:	617b      	str	r3, [r7, #20]
   return(result);
 800867e:	697b      	ldr	r3, [r7, #20]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d1e3      	bne.n	800864c <HAL_UART_IRQHandler+0x48c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008688:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 800868c:	4611      	mov	r1, r2
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008692:	e023      	b.n	80086dc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008694:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008698:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800869c:	2b00      	cmp	r3, #0
 800869e:	d009      	beq.n	80086b4 <HAL_UART_IRQHandler+0x4f4>
 80086a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d003      	beq.n	80086b4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80086ac:	6878      	ldr	r0, [r7, #4]
 80086ae:	f000 fa33 	bl	8008b18 <UART_Transmit_IT>
    return;
 80086b2:	e014      	b.n	80086de <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80086b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80086b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d00e      	beq.n	80086de <HAL_UART_IRQHandler+0x51e>
 80086c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80086c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d008      	beq.n	80086de <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80086cc:	6878      	ldr	r0, [r7, #4]
 80086ce:	f000 fa73 	bl	8008bb8 <UART_EndTransmit_IT>
    return;
 80086d2:	e004      	b.n	80086de <HAL_UART_IRQHandler+0x51e>
    return;
 80086d4:	bf00      	nop
 80086d6:	e002      	b.n	80086de <HAL_UART_IRQHandler+0x51e>
      return;
 80086d8:	bf00      	nop
 80086da:	e000      	b.n	80086de <HAL_UART_IRQHandler+0x51e>
      return;
 80086dc:	bf00      	nop
  }
}
 80086de:	37e8      	adds	r7, #232	; 0xe8
 80086e0:	46bd      	mov	sp, r7
 80086e2:	bd80      	pop	{r7, pc}

080086e4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80086e4:	b480      	push	{r7}
 80086e6:	b083      	sub	sp, #12
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80086ec:	bf00      	nop
 80086ee:	370c      	adds	r7, #12
 80086f0:	46bd      	mov	sp, r7
 80086f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f6:	4770      	bx	lr

080086f8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80086f8:	b480      	push	{r7}
 80086fa:	b083      	sub	sp, #12
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8008700:	bf00      	nop
 8008702:	370c      	adds	r7, #12
 8008704:	46bd      	mov	sp, r7
 8008706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870a:	4770      	bx	lr

0800870c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800870c:	b480      	push	{r7}
 800870e:	b083      	sub	sp, #12
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008714:	bf00      	nop
 8008716:	370c      	adds	r7, #12
 8008718:	46bd      	mov	sp, r7
 800871a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871e:	4770      	bx	lr

08008720 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008720:	b480      	push	{r7}
 8008722:	b083      	sub	sp, #12
 8008724:	af00      	add	r7, sp, #0
 8008726:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008728:	bf00      	nop
 800872a:	370c      	adds	r7, #12
 800872c:	46bd      	mov	sp, r7
 800872e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008732:	4770      	bx	lr

08008734 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008734:	b480      	push	{r7}
 8008736:	b083      	sub	sp, #12
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800873c:	bf00      	nop
 800873e:	370c      	adds	r7, #12
 8008740:	46bd      	mov	sp, r7
 8008742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008746:	4770      	bx	lr

08008748 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8008748:	b480      	push	{r7}
 800874a:	b083      	sub	sp, #12
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8008750:	bf00      	nop
 8008752:	370c      	adds	r7, #12
 8008754:	46bd      	mov	sp, r7
 8008756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875a:	4770      	bx	lr

0800875c <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800875c:	b480      	push	{r7}
 800875e:	b083      	sub	sp, #12
 8008760:	af00      	add	r7, sp, #0
 8008762:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8008764:	bf00      	nop
 8008766:	370c      	adds	r7, #12
 8008768:	46bd      	mov	sp, r7
 800876a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876e:	4770      	bx	lr

08008770 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8008770:	b480      	push	{r7}
 8008772:	b083      	sub	sp, #12
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8008778:	bf00      	nop
 800877a:	370c      	adds	r7, #12
 800877c:	46bd      	mov	sp, r7
 800877e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008782:	4770      	bx	lr

08008784 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008784:	b480      	push	{r7}
 8008786:	b083      	sub	sp, #12
 8008788:	af00      	add	r7, sp, #0
 800878a:	6078      	str	r0, [r7, #4]
 800878c:	460b      	mov	r3, r1
 800878e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008790:	bf00      	nop
 8008792:	370c      	adds	r7, #12
 8008794:	46bd      	mov	sp, r7
 8008796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879a:	4770      	bx	lr

0800879c <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800879c:	b480      	push	{r7}
 800879e:	b083      	sub	sp, #12
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	4a10      	ldr	r2, [pc, #64]	; (80087e8 <UART_InitCallbacksToDefault+0x4c>)
 80087a8:	645a      	str	r2, [r3, #68]	; 0x44
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	4a0f      	ldr	r2, [pc, #60]	; (80087ec <UART_InitCallbacksToDefault+0x50>)
 80087ae:	649a      	str	r2, [r3, #72]	; 0x48
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	4a0f      	ldr	r2, [pc, #60]	; (80087f0 <UART_InitCallbacksToDefault+0x54>)
 80087b4:	64da      	str	r2, [r3, #76]	; 0x4c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	4a0e      	ldr	r2, [pc, #56]	; (80087f4 <UART_InitCallbacksToDefault+0x58>)
 80087ba:	651a      	str	r2, [r3, #80]	; 0x50
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	4a0e      	ldr	r2, [pc, #56]	; (80087f8 <UART_InitCallbacksToDefault+0x5c>)
 80087c0:	655a      	str	r2, [r3, #84]	; 0x54
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	4a0d      	ldr	r2, [pc, #52]	; (80087fc <UART_InitCallbacksToDefault+0x60>)
 80087c6:	659a      	str	r2, [r3, #88]	; 0x58
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	4a0d      	ldr	r2, [pc, #52]	; (8008800 <UART_InitCallbacksToDefault+0x64>)
 80087cc:	65da      	str	r2, [r3, #92]	; 0x5c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	4a0c      	ldr	r2, [pc, #48]	; (8008804 <UART_InitCallbacksToDefault+0x68>)
 80087d2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	4a0c      	ldr	r2, [pc, #48]	; (8008808 <UART_InitCallbacksToDefault+0x6c>)
 80087d8:	669a      	str	r2, [r3, #104]	; 0x68

}
 80087da:	bf00      	nop
 80087dc:	370c      	adds	r7, #12
 80087de:	46bd      	mov	sp, r7
 80087e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e4:	4770      	bx	lr
 80087e6:	bf00      	nop
 80087e8:	080086f9 	.word	0x080086f9
 80087ec:	080086e5 	.word	0x080086e5
 80087f0:	08008721 	.word	0x08008721
 80087f4:	0800870d 	.word	0x0800870d
 80087f8:	08008735 	.word	0x08008735
 80087fc:	08008749 	.word	0x08008749
 8008800:	0800875d 	.word	0x0800875d
 8008804:	08008771 	.word	0x08008771
 8008808:	08008785 	.word	0x08008785

0800880c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800880c:	b580      	push	{r7, lr}
 800880e:	b090      	sub	sp, #64	; 0x40
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008818:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008824:	2b00      	cmp	r3, #0
 8008826:	d137      	bne.n	8008898 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8008828:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800882a:	2200      	movs	r2, #0
 800882c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800882e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	3314      	adds	r3, #20
 8008834:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008838:	e853 3f00 	ldrex	r3, [r3]
 800883c:	623b      	str	r3, [r7, #32]
   return(result);
 800883e:	6a3b      	ldr	r3, [r7, #32]
 8008840:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008844:	63bb      	str	r3, [r7, #56]	; 0x38
 8008846:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	3314      	adds	r3, #20
 800884c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800884e:	633a      	str	r2, [r7, #48]	; 0x30
 8008850:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008852:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008854:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008856:	e841 2300 	strex	r3, r2, [r1]
 800885a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800885c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800885e:	2b00      	cmp	r3, #0
 8008860:	d1e5      	bne.n	800882e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008862:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	330c      	adds	r3, #12
 8008868:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800886a:	693b      	ldr	r3, [r7, #16]
 800886c:	e853 3f00 	ldrex	r3, [r3]
 8008870:	60fb      	str	r3, [r7, #12]
   return(result);
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008878:	637b      	str	r3, [r7, #52]	; 0x34
 800887a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	330c      	adds	r3, #12
 8008880:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008882:	61fa      	str	r2, [r7, #28]
 8008884:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008886:	69b9      	ldr	r1, [r7, #24]
 8008888:	69fa      	ldr	r2, [r7, #28]
 800888a:	e841 2300 	strex	r3, r2, [r1]
 800888e:	617b      	str	r3, [r7, #20]
   return(result);
 8008890:	697b      	ldr	r3, [r7, #20]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d1e5      	bne.n	8008862 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008896:	e003      	b.n	80088a0 <UART_DMATransmitCplt+0x94>
    huart->TxCpltCallback(huart);
 8008898:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800889a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800889c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800889e:	4798      	blx	r3
}
 80088a0:	bf00      	nop
 80088a2:	3740      	adds	r7, #64	; 0x40
 80088a4:	46bd      	mov	sp, r7
 80088a6:	bd80      	pop	{r7, pc}

080088a8 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b084      	sub	sp, #16
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088b4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088ba:	68f8      	ldr	r0, [r7, #12]
 80088bc:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80088be:	bf00      	nop
 80088c0:	3710      	adds	r7, #16
 80088c2:	46bd      	mov	sp, r7
 80088c4:	bd80      	pop	{r7, pc}

080088c6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80088c6:	b580      	push	{r7, lr}
 80088c8:	b084      	sub	sp, #16
 80088ca:	af00      	add	r7, sp, #0
 80088cc:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80088ce:	2300      	movs	r3, #0
 80088d0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088d6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80088d8:	68bb      	ldr	r3, [r7, #8]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	695b      	ldr	r3, [r3, #20]
 80088de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088e2:	2b80      	cmp	r3, #128	; 0x80
 80088e4:	bf0c      	ite	eq
 80088e6:	2301      	moveq	r3, #1
 80088e8:	2300      	movne	r3, #0
 80088ea:	b2db      	uxtb	r3, r3
 80088ec:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80088ee:	68bb      	ldr	r3, [r7, #8]
 80088f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088f4:	b2db      	uxtb	r3, r3
 80088f6:	2b21      	cmp	r3, #33	; 0x21
 80088f8:	d108      	bne.n	800890c <UART_DMAError+0x46>
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d005      	beq.n	800890c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008900:	68bb      	ldr	r3, [r7, #8]
 8008902:	2200      	movs	r2, #0
 8008904:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008906:	68b8      	ldr	r0, [r7, #8]
 8008908:	f000 f866 	bl	80089d8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800890c:	68bb      	ldr	r3, [r7, #8]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	695b      	ldr	r3, [r3, #20]
 8008912:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008916:	2b40      	cmp	r3, #64	; 0x40
 8008918:	bf0c      	ite	eq
 800891a:	2301      	moveq	r3, #1
 800891c:	2300      	movne	r3, #0
 800891e:	b2db      	uxtb	r3, r3
 8008920:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008928:	b2db      	uxtb	r3, r3
 800892a:	2b22      	cmp	r3, #34	; 0x22
 800892c:	d108      	bne.n	8008940 <UART_DMAError+0x7a>
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d005      	beq.n	8008940 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008934:	68bb      	ldr	r3, [r7, #8]
 8008936:	2200      	movs	r2, #0
 8008938:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800893a:	68b8      	ldr	r0, [r7, #8]
 800893c:	f000 f874 	bl	8008a28 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008940:	68bb      	ldr	r3, [r7, #8]
 8008942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008944:	f043 0210 	orr.w	r2, r3, #16
 8008948:	68bb      	ldr	r3, [r7, #8]
 800894a:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800894c:	68bb      	ldr	r3, [r7, #8]
 800894e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008950:	68b8      	ldr	r0, [r7, #8]
 8008952:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008954:	bf00      	nop
 8008956:	3710      	adds	r7, #16
 8008958:	46bd      	mov	sp, r7
 800895a:	bd80      	pop	{r7, pc}

0800895c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800895c:	b480      	push	{r7}
 800895e:	b085      	sub	sp, #20
 8008960:	af00      	add	r7, sp, #0
 8008962:	60f8      	str	r0, [r7, #12]
 8008964:	60b9      	str	r1, [r7, #8]
 8008966:	4613      	mov	r3, r2
 8008968:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	68ba      	ldr	r2, [r7, #8]
 800896e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	88fa      	ldrh	r2, [r7, #6]
 8008974:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	88fa      	ldrh	r2, [r7, #6]
 800897a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	2200      	movs	r2, #0
 8008980:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	2222      	movs	r2, #34	; 0x22
 8008986:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	2200      	movs	r2, #0
 800898e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	691b      	ldr	r3, [r3, #16]
 8008996:	2b00      	cmp	r3, #0
 8008998:	d007      	beq.n	80089aa <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	68da      	ldr	r2, [r3, #12]
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80089a8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	695a      	ldr	r2, [r3, #20]
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	f042 0201 	orr.w	r2, r2, #1
 80089b8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	68da      	ldr	r2, [r3, #12]
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f042 0220 	orr.w	r2, r2, #32
 80089c8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80089ca:	2300      	movs	r3, #0
}
 80089cc:	4618      	mov	r0, r3
 80089ce:	3714      	adds	r7, #20
 80089d0:	46bd      	mov	sp, r7
 80089d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d6:	4770      	bx	lr

080089d8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80089d8:	b480      	push	{r7}
 80089da:	b089      	sub	sp, #36	; 0x24
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	330c      	adds	r3, #12
 80089e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	e853 3f00 	ldrex	r3, [r3]
 80089ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80089f6:	61fb      	str	r3, [r7, #28]
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	330c      	adds	r3, #12
 80089fe:	69fa      	ldr	r2, [r7, #28]
 8008a00:	61ba      	str	r2, [r7, #24]
 8008a02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a04:	6979      	ldr	r1, [r7, #20]
 8008a06:	69ba      	ldr	r2, [r7, #24]
 8008a08:	e841 2300 	strex	r3, r2, [r1]
 8008a0c:	613b      	str	r3, [r7, #16]
   return(result);
 8008a0e:	693b      	ldr	r3, [r7, #16]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d1e5      	bne.n	80089e0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2220      	movs	r2, #32
 8008a18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8008a1c:	bf00      	nop
 8008a1e:	3724      	adds	r7, #36	; 0x24
 8008a20:	46bd      	mov	sp, r7
 8008a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a26:	4770      	bx	lr

08008a28 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008a28:	b480      	push	{r7}
 8008a2a:	b095      	sub	sp, #84	; 0x54
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	330c      	adds	r3, #12
 8008a36:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a3a:	e853 3f00 	ldrex	r3, [r3]
 8008a3e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008a40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a42:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008a46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	330c      	adds	r3, #12
 8008a4e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008a50:	643a      	str	r2, [r7, #64]	; 0x40
 8008a52:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a54:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008a56:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008a58:	e841 2300 	strex	r3, r2, [r1]
 8008a5c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008a5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d1e5      	bne.n	8008a30 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	3314      	adds	r3, #20
 8008a6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a6c:	6a3b      	ldr	r3, [r7, #32]
 8008a6e:	e853 3f00 	ldrex	r3, [r3]
 8008a72:	61fb      	str	r3, [r7, #28]
   return(result);
 8008a74:	69fb      	ldr	r3, [r7, #28]
 8008a76:	f023 0301 	bic.w	r3, r3, #1
 8008a7a:	64bb      	str	r3, [r7, #72]	; 0x48
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	3314      	adds	r3, #20
 8008a82:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008a84:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008a86:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a88:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008a8a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008a8c:	e841 2300 	strex	r3, r2, [r1]
 8008a90:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d1e5      	bne.n	8008a64 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a9c:	2b01      	cmp	r3, #1
 8008a9e:	d119      	bne.n	8008ad4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	330c      	adds	r3, #12
 8008aa6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	e853 3f00 	ldrex	r3, [r3]
 8008aae:	60bb      	str	r3, [r7, #8]
   return(result);
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	f023 0310 	bic.w	r3, r3, #16
 8008ab6:	647b      	str	r3, [r7, #68]	; 0x44
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	330c      	adds	r3, #12
 8008abe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008ac0:	61ba      	str	r2, [r7, #24]
 8008ac2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ac4:	6979      	ldr	r1, [r7, #20]
 8008ac6:	69ba      	ldr	r2, [r7, #24]
 8008ac8:	e841 2300 	strex	r3, r2, [r1]
 8008acc:	613b      	str	r3, [r7, #16]
   return(result);
 8008ace:	693b      	ldr	r3, [r7, #16]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d1e5      	bne.n	8008aa0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2220      	movs	r2, #32
 8008ad8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	2200      	movs	r2, #0
 8008ae0:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008ae2:	bf00      	nop
 8008ae4:	3754      	adds	r7, #84	; 0x54
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aec:	4770      	bx	lr

08008aee <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008aee:	b580      	push	{r7, lr}
 8008af0:	b084      	sub	sp, #16
 8008af2:	af00      	add	r7, sp, #0
 8008af4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008afa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	2200      	movs	r2, #0
 8008b00:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	2200      	movs	r2, #0
 8008b06:	84da      	strh	r2, [r3, #38]	; 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b0c:	68f8      	ldr	r0, [r7, #12]
 8008b0e:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b10:	bf00      	nop
 8008b12:	3710      	adds	r7, #16
 8008b14:	46bd      	mov	sp, r7
 8008b16:	bd80      	pop	{r7, pc}

08008b18 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008b18:	b480      	push	{r7}
 8008b1a:	b085      	sub	sp, #20
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b26:	b2db      	uxtb	r3, r3
 8008b28:	2b21      	cmp	r3, #33	; 0x21
 8008b2a:	d13e      	bne.n	8008baa <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	689b      	ldr	r3, [r3, #8]
 8008b30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b34:	d114      	bne.n	8008b60 <UART_Transmit_IT+0x48>
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	691b      	ldr	r3, [r3, #16]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d110      	bne.n	8008b60 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	6a1b      	ldr	r3, [r3, #32]
 8008b42:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	881b      	ldrh	r3, [r3, #0]
 8008b48:	461a      	mov	r2, r3
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008b52:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	6a1b      	ldr	r3, [r3, #32]
 8008b58:	1c9a      	adds	r2, r3, #2
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	621a      	str	r2, [r3, #32]
 8008b5e:	e008      	b.n	8008b72 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	6a1b      	ldr	r3, [r3, #32]
 8008b64:	1c59      	adds	r1, r3, #1
 8008b66:	687a      	ldr	r2, [r7, #4]
 8008b68:	6211      	str	r1, [r2, #32]
 8008b6a:	781a      	ldrb	r2, [r3, #0]
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008b76:	b29b      	uxth	r3, r3
 8008b78:	3b01      	subs	r3, #1
 8008b7a:	b29b      	uxth	r3, r3
 8008b7c:	687a      	ldr	r2, [r7, #4]
 8008b7e:	4619      	mov	r1, r3
 8008b80:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d10f      	bne.n	8008ba6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	68da      	ldr	r2, [r3, #12]
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008b94:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	68da      	ldr	r2, [r3, #12]
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008ba4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	e000      	b.n	8008bac <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008baa:	2302      	movs	r3, #2
  }
}
 8008bac:	4618      	mov	r0, r3
 8008bae:	3714      	adds	r7, #20
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb6:	4770      	bx	lr

08008bb8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008bb8:	b580      	push	{r7, lr}
 8008bba:	b082      	sub	sp, #8
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	68da      	ldr	r2, [r3, #12]
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008bce:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	2220      	movs	r2, #32
 8008bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008bdc:	6878      	ldr	r0, [r7, #4]
 8008bde:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008be0:	2300      	movs	r3, #0
}
 8008be2:	4618      	mov	r0, r3
 8008be4:	3708      	adds	r7, #8
 8008be6:	46bd      	mov	sp, r7
 8008be8:	bd80      	pop	{r7, pc}

08008bea <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008bea:	b580      	push	{r7, lr}
 8008bec:	b08c      	sub	sp, #48	; 0x30
 8008bee:	af00      	add	r7, sp, #0
 8008bf0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008bf8:	b2db      	uxtb	r3, r3
 8008bfa:	2b22      	cmp	r3, #34	; 0x22
 8008bfc:	f040 80ad 	bne.w	8008d5a <UART_Receive_IT+0x170>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	689b      	ldr	r3, [r3, #8]
 8008c04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c08:	d117      	bne.n	8008c3a <UART_Receive_IT+0x50>
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	691b      	ldr	r3, [r3, #16]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d113      	bne.n	8008c3a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008c12:	2300      	movs	r3, #0
 8008c14:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c1a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	685b      	ldr	r3, [r3, #4]
 8008c22:	b29b      	uxth	r3, r3
 8008c24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c28:	b29a      	uxth	r2, r3
 8008c2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c2c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c32:	1c9a      	adds	r2, r3, #2
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	629a      	str	r2, [r3, #40]	; 0x28
 8008c38:	e026      	b.n	8008c88 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008c40:	2300      	movs	r3, #0
 8008c42:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	689b      	ldr	r3, [r3, #8]
 8008c48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c4c:	d007      	beq.n	8008c5e <UART_Receive_IT+0x74>
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	689b      	ldr	r3, [r3, #8]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d10a      	bne.n	8008c6c <UART_Receive_IT+0x82>
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	691b      	ldr	r3, [r3, #16]
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d106      	bne.n	8008c6c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	685b      	ldr	r3, [r3, #4]
 8008c64:	b2da      	uxtb	r2, r3
 8008c66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c68:	701a      	strb	r2, [r3, #0]
 8008c6a:	e008      	b.n	8008c7e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	685b      	ldr	r3, [r3, #4]
 8008c72:	b2db      	uxtb	r3, r3
 8008c74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c78:	b2da      	uxtb	r2, r3
 8008c7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c7c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c82:	1c5a      	adds	r2, r3, #1
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008c8c:	b29b      	uxth	r3, r3
 8008c8e:	3b01      	subs	r3, #1
 8008c90:	b29b      	uxth	r3, r3
 8008c92:	687a      	ldr	r2, [r7, #4]
 8008c94:	4619      	mov	r1, r3
 8008c96:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d15c      	bne.n	8008d56 <UART_Receive_IT+0x16c>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	68da      	ldr	r2, [r3, #12]
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	f022 0220 	bic.w	r2, r2, #32
 8008caa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	68da      	ldr	r2, [r3, #12]
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008cba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	695a      	ldr	r2, [r3, #20]
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	f022 0201 	bic.w	r2, r2, #1
 8008cca:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2220      	movs	r2, #32
 8008cd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cd8:	2b01      	cmp	r3, #1
 8008cda:	d136      	bne.n	8008d4a <UART_Receive_IT+0x160>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2200      	movs	r2, #0
 8008ce0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	330c      	adds	r3, #12
 8008ce8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cea:	697b      	ldr	r3, [r7, #20]
 8008cec:	e853 3f00 	ldrex	r3, [r3]
 8008cf0:	613b      	str	r3, [r7, #16]
   return(result);
 8008cf2:	693b      	ldr	r3, [r7, #16]
 8008cf4:	f023 0310 	bic.w	r3, r3, #16
 8008cf8:	627b      	str	r3, [r7, #36]	; 0x24
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	330c      	adds	r3, #12
 8008d00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d02:	623a      	str	r2, [r7, #32]
 8008d04:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d06:	69f9      	ldr	r1, [r7, #28]
 8008d08:	6a3a      	ldr	r2, [r7, #32]
 8008d0a:	e841 2300 	strex	r3, r2, [r1]
 8008d0e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008d10:	69bb      	ldr	r3, [r7, #24]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d1e5      	bne.n	8008ce2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f003 0310 	and.w	r3, r3, #16
 8008d20:	2b10      	cmp	r3, #16
 8008d22:	d10a      	bne.n	8008d3a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008d24:	2300      	movs	r3, #0
 8008d26:	60fb      	str	r3, [r7, #12]
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	60fb      	str	r3, [r7, #12]
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	685b      	ldr	r3, [r3, #4]
 8008d36:	60fb      	str	r3, [r7, #12]
 8008d38:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008d3e:	687a      	ldr	r2, [r7, #4]
 8008d40:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 8008d42:	4611      	mov	r1, r2
 8008d44:	6878      	ldr	r0, [r7, #4]
 8008d46:	4798      	blx	r3
 8008d48:	e003      	b.n	8008d52 <UART_Receive_IT+0x168>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008d4e:	6878      	ldr	r0, [r7, #4]
 8008d50:	4798      	blx	r3
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008d52:	2300      	movs	r3, #0
 8008d54:	e002      	b.n	8008d5c <UART_Receive_IT+0x172>
    }
    return HAL_OK;
 8008d56:	2300      	movs	r3, #0
 8008d58:	e000      	b.n	8008d5c <UART_Receive_IT+0x172>
  }
  else
  {
    return HAL_BUSY;
 8008d5a:	2302      	movs	r3, #2
  }
}
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	3730      	adds	r7, #48	; 0x30
 8008d60:	46bd      	mov	sp, r7
 8008d62:	bd80      	pop	{r7, pc}

08008d64 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008d64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008d68:	b0c0      	sub	sp, #256	; 0x100
 8008d6a:	af00      	add	r7, sp, #0
 8008d6c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008d70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	691b      	ldr	r3, [r3, #16]
 8008d78:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008d7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d80:	68d9      	ldr	r1, [r3, #12]
 8008d82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d86:	681a      	ldr	r2, [r3, #0]
 8008d88:	ea40 0301 	orr.w	r3, r0, r1
 8008d8c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008d8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d92:	689a      	ldr	r2, [r3, #8]
 8008d94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d98:	691b      	ldr	r3, [r3, #16]
 8008d9a:	431a      	orrs	r2, r3
 8008d9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008da0:	695b      	ldr	r3, [r3, #20]
 8008da2:	431a      	orrs	r2, r3
 8008da4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008da8:	69db      	ldr	r3, [r3, #28]
 8008daa:	4313      	orrs	r3, r2
 8008dac:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008db0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	68db      	ldr	r3, [r3, #12]
 8008db8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008dbc:	f021 010c 	bic.w	r1, r1, #12
 8008dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dc4:	681a      	ldr	r2, [r3, #0]
 8008dc6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008dca:	430b      	orrs	r3, r1
 8008dcc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008dce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	695b      	ldr	r3, [r3, #20]
 8008dd6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008dda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dde:	6999      	ldr	r1, [r3, #24]
 8008de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008de4:	681a      	ldr	r2, [r3, #0]
 8008de6:	ea40 0301 	orr.w	r3, r0, r1
 8008dea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008dec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008df0:	681a      	ldr	r2, [r3, #0]
 8008df2:	4b8f      	ldr	r3, [pc, #572]	; (8009030 <UART_SetConfig+0x2cc>)
 8008df4:	429a      	cmp	r2, r3
 8008df6:	d005      	beq.n	8008e04 <UART_SetConfig+0xa0>
 8008df8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dfc:	681a      	ldr	r2, [r3, #0]
 8008dfe:	4b8d      	ldr	r3, [pc, #564]	; (8009034 <UART_SetConfig+0x2d0>)
 8008e00:	429a      	cmp	r2, r3
 8008e02:	d104      	bne.n	8008e0e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008e04:	f7fd fa6e 	bl	80062e4 <HAL_RCC_GetPCLK2Freq>
 8008e08:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008e0c:	e003      	b.n	8008e16 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008e0e:	f7fd fa55 	bl	80062bc <HAL_RCC_GetPCLK1Freq>
 8008e12:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008e16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e1a:	69db      	ldr	r3, [r3, #28]
 8008e1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008e20:	f040 810c 	bne.w	800903c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008e24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008e28:	2200      	movs	r2, #0
 8008e2a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008e2e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008e32:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008e36:	4622      	mov	r2, r4
 8008e38:	462b      	mov	r3, r5
 8008e3a:	1891      	adds	r1, r2, r2
 8008e3c:	65b9      	str	r1, [r7, #88]	; 0x58
 8008e3e:	415b      	adcs	r3, r3
 8008e40:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008e42:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008e46:	4621      	mov	r1, r4
 8008e48:	eb12 0801 	adds.w	r8, r2, r1
 8008e4c:	4629      	mov	r1, r5
 8008e4e:	eb43 0901 	adc.w	r9, r3, r1
 8008e52:	f04f 0200 	mov.w	r2, #0
 8008e56:	f04f 0300 	mov.w	r3, #0
 8008e5a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008e5e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008e62:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008e66:	4690      	mov	r8, r2
 8008e68:	4699      	mov	r9, r3
 8008e6a:	4623      	mov	r3, r4
 8008e6c:	eb18 0303 	adds.w	r3, r8, r3
 8008e70:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008e74:	462b      	mov	r3, r5
 8008e76:	eb49 0303 	adc.w	r3, r9, r3
 8008e7a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008e7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e82:	685b      	ldr	r3, [r3, #4]
 8008e84:	2200      	movs	r2, #0
 8008e86:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008e8a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008e8e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008e92:	460b      	mov	r3, r1
 8008e94:	18db      	adds	r3, r3, r3
 8008e96:	653b      	str	r3, [r7, #80]	; 0x50
 8008e98:	4613      	mov	r3, r2
 8008e9a:	eb42 0303 	adc.w	r3, r2, r3
 8008e9e:	657b      	str	r3, [r7, #84]	; 0x54
 8008ea0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008ea4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008ea8:	f7f7 fe7a 	bl	8000ba0 <__aeabi_uldivmod>
 8008eac:	4602      	mov	r2, r0
 8008eae:	460b      	mov	r3, r1
 8008eb0:	4b61      	ldr	r3, [pc, #388]	; (8009038 <UART_SetConfig+0x2d4>)
 8008eb2:	fba3 2302 	umull	r2, r3, r3, r2
 8008eb6:	095b      	lsrs	r3, r3, #5
 8008eb8:	011c      	lsls	r4, r3, #4
 8008eba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008ec4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008ec8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008ecc:	4642      	mov	r2, r8
 8008ece:	464b      	mov	r3, r9
 8008ed0:	1891      	adds	r1, r2, r2
 8008ed2:	64b9      	str	r1, [r7, #72]	; 0x48
 8008ed4:	415b      	adcs	r3, r3
 8008ed6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008ed8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008edc:	4641      	mov	r1, r8
 8008ede:	eb12 0a01 	adds.w	sl, r2, r1
 8008ee2:	4649      	mov	r1, r9
 8008ee4:	eb43 0b01 	adc.w	fp, r3, r1
 8008ee8:	f04f 0200 	mov.w	r2, #0
 8008eec:	f04f 0300 	mov.w	r3, #0
 8008ef0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008ef4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008ef8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008efc:	4692      	mov	sl, r2
 8008efe:	469b      	mov	fp, r3
 8008f00:	4643      	mov	r3, r8
 8008f02:	eb1a 0303 	adds.w	r3, sl, r3
 8008f06:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008f0a:	464b      	mov	r3, r9
 8008f0c:	eb4b 0303 	adc.w	r3, fp, r3
 8008f10:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008f14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f18:	685b      	ldr	r3, [r3, #4]
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008f20:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008f24:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008f28:	460b      	mov	r3, r1
 8008f2a:	18db      	adds	r3, r3, r3
 8008f2c:	643b      	str	r3, [r7, #64]	; 0x40
 8008f2e:	4613      	mov	r3, r2
 8008f30:	eb42 0303 	adc.w	r3, r2, r3
 8008f34:	647b      	str	r3, [r7, #68]	; 0x44
 8008f36:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008f3a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008f3e:	f7f7 fe2f 	bl	8000ba0 <__aeabi_uldivmod>
 8008f42:	4602      	mov	r2, r0
 8008f44:	460b      	mov	r3, r1
 8008f46:	4611      	mov	r1, r2
 8008f48:	4b3b      	ldr	r3, [pc, #236]	; (8009038 <UART_SetConfig+0x2d4>)
 8008f4a:	fba3 2301 	umull	r2, r3, r3, r1
 8008f4e:	095b      	lsrs	r3, r3, #5
 8008f50:	2264      	movs	r2, #100	; 0x64
 8008f52:	fb02 f303 	mul.w	r3, r2, r3
 8008f56:	1acb      	subs	r3, r1, r3
 8008f58:	00db      	lsls	r3, r3, #3
 8008f5a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008f5e:	4b36      	ldr	r3, [pc, #216]	; (8009038 <UART_SetConfig+0x2d4>)
 8008f60:	fba3 2302 	umull	r2, r3, r3, r2
 8008f64:	095b      	lsrs	r3, r3, #5
 8008f66:	005b      	lsls	r3, r3, #1
 8008f68:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008f6c:	441c      	add	r4, r3
 8008f6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008f72:	2200      	movs	r2, #0
 8008f74:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008f78:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008f7c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008f80:	4642      	mov	r2, r8
 8008f82:	464b      	mov	r3, r9
 8008f84:	1891      	adds	r1, r2, r2
 8008f86:	63b9      	str	r1, [r7, #56]	; 0x38
 8008f88:	415b      	adcs	r3, r3
 8008f8a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008f8c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008f90:	4641      	mov	r1, r8
 8008f92:	1851      	adds	r1, r2, r1
 8008f94:	6339      	str	r1, [r7, #48]	; 0x30
 8008f96:	4649      	mov	r1, r9
 8008f98:	414b      	adcs	r3, r1
 8008f9a:	637b      	str	r3, [r7, #52]	; 0x34
 8008f9c:	f04f 0200 	mov.w	r2, #0
 8008fa0:	f04f 0300 	mov.w	r3, #0
 8008fa4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008fa8:	4659      	mov	r1, fp
 8008faa:	00cb      	lsls	r3, r1, #3
 8008fac:	4651      	mov	r1, sl
 8008fae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008fb2:	4651      	mov	r1, sl
 8008fb4:	00ca      	lsls	r2, r1, #3
 8008fb6:	4610      	mov	r0, r2
 8008fb8:	4619      	mov	r1, r3
 8008fba:	4603      	mov	r3, r0
 8008fbc:	4642      	mov	r2, r8
 8008fbe:	189b      	adds	r3, r3, r2
 8008fc0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008fc4:	464b      	mov	r3, r9
 8008fc6:	460a      	mov	r2, r1
 8008fc8:	eb42 0303 	adc.w	r3, r2, r3
 8008fcc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fd4:	685b      	ldr	r3, [r3, #4]
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008fdc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008fe0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008fe4:	460b      	mov	r3, r1
 8008fe6:	18db      	adds	r3, r3, r3
 8008fe8:	62bb      	str	r3, [r7, #40]	; 0x28
 8008fea:	4613      	mov	r3, r2
 8008fec:	eb42 0303 	adc.w	r3, r2, r3
 8008ff0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008ff2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008ff6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008ffa:	f7f7 fdd1 	bl	8000ba0 <__aeabi_uldivmod>
 8008ffe:	4602      	mov	r2, r0
 8009000:	460b      	mov	r3, r1
 8009002:	4b0d      	ldr	r3, [pc, #52]	; (8009038 <UART_SetConfig+0x2d4>)
 8009004:	fba3 1302 	umull	r1, r3, r3, r2
 8009008:	095b      	lsrs	r3, r3, #5
 800900a:	2164      	movs	r1, #100	; 0x64
 800900c:	fb01 f303 	mul.w	r3, r1, r3
 8009010:	1ad3      	subs	r3, r2, r3
 8009012:	00db      	lsls	r3, r3, #3
 8009014:	3332      	adds	r3, #50	; 0x32
 8009016:	4a08      	ldr	r2, [pc, #32]	; (8009038 <UART_SetConfig+0x2d4>)
 8009018:	fba2 2303 	umull	r2, r3, r2, r3
 800901c:	095b      	lsrs	r3, r3, #5
 800901e:	f003 0207 	and.w	r2, r3, #7
 8009022:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	4422      	add	r2, r4
 800902a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800902c:	e105      	b.n	800923a <UART_SetConfig+0x4d6>
 800902e:	bf00      	nop
 8009030:	40011000 	.word	0x40011000
 8009034:	40011400 	.word	0x40011400
 8009038:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800903c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009040:	2200      	movs	r2, #0
 8009042:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009046:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800904a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800904e:	4642      	mov	r2, r8
 8009050:	464b      	mov	r3, r9
 8009052:	1891      	adds	r1, r2, r2
 8009054:	6239      	str	r1, [r7, #32]
 8009056:	415b      	adcs	r3, r3
 8009058:	627b      	str	r3, [r7, #36]	; 0x24
 800905a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800905e:	4641      	mov	r1, r8
 8009060:	1854      	adds	r4, r2, r1
 8009062:	4649      	mov	r1, r9
 8009064:	eb43 0501 	adc.w	r5, r3, r1
 8009068:	f04f 0200 	mov.w	r2, #0
 800906c:	f04f 0300 	mov.w	r3, #0
 8009070:	00eb      	lsls	r3, r5, #3
 8009072:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009076:	00e2      	lsls	r2, r4, #3
 8009078:	4614      	mov	r4, r2
 800907a:	461d      	mov	r5, r3
 800907c:	4643      	mov	r3, r8
 800907e:	18e3      	adds	r3, r4, r3
 8009080:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009084:	464b      	mov	r3, r9
 8009086:	eb45 0303 	adc.w	r3, r5, r3
 800908a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800908e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009092:	685b      	ldr	r3, [r3, #4]
 8009094:	2200      	movs	r2, #0
 8009096:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800909a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800909e:	f04f 0200 	mov.w	r2, #0
 80090a2:	f04f 0300 	mov.w	r3, #0
 80090a6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80090aa:	4629      	mov	r1, r5
 80090ac:	008b      	lsls	r3, r1, #2
 80090ae:	4621      	mov	r1, r4
 80090b0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80090b4:	4621      	mov	r1, r4
 80090b6:	008a      	lsls	r2, r1, #2
 80090b8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80090bc:	f7f7 fd70 	bl	8000ba0 <__aeabi_uldivmod>
 80090c0:	4602      	mov	r2, r0
 80090c2:	460b      	mov	r3, r1
 80090c4:	4b60      	ldr	r3, [pc, #384]	; (8009248 <UART_SetConfig+0x4e4>)
 80090c6:	fba3 2302 	umull	r2, r3, r3, r2
 80090ca:	095b      	lsrs	r3, r3, #5
 80090cc:	011c      	lsls	r4, r3, #4
 80090ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80090d2:	2200      	movs	r2, #0
 80090d4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80090d8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80090dc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80090e0:	4642      	mov	r2, r8
 80090e2:	464b      	mov	r3, r9
 80090e4:	1891      	adds	r1, r2, r2
 80090e6:	61b9      	str	r1, [r7, #24]
 80090e8:	415b      	adcs	r3, r3
 80090ea:	61fb      	str	r3, [r7, #28]
 80090ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80090f0:	4641      	mov	r1, r8
 80090f2:	1851      	adds	r1, r2, r1
 80090f4:	6139      	str	r1, [r7, #16]
 80090f6:	4649      	mov	r1, r9
 80090f8:	414b      	adcs	r3, r1
 80090fa:	617b      	str	r3, [r7, #20]
 80090fc:	f04f 0200 	mov.w	r2, #0
 8009100:	f04f 0300 	mov.w	r3, #0
 8009104:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009108:	4659      	mov	r1, fp
 800910a:	00cb      	lsls	r3, r1, #3
 800910c:	4651      	mov	r1, sl
 800910e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009112:	4651      	mov	r1, sl
 8009114:	00ca      	lsls	r2, r1, #3
 8009116:	4610      	mov	r0, r2
 8009118:	4619      	mov	r1, r3
 800911a:	4603      	mov	r3, r0
 800911c:	4642      	mov	r2, r8
 800911e:	189b      	adds	r3, r3, r2
 8009120:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009124:	464b      	mov	r3, r9
 8009126:	460a      	mov	r2, r1
 8009128:	eb42 0303 	adc.w	r3, r2, r3
 800912c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009134:	685b      	ldr	r3, [r3, #4]
 8009136:	2200      	movs	r2, #0
 8009138:	67bb      	str	r3, [r7, #120]	; 0x78
 800913a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800913c:	f04f 0200 	mov.w	r2, #0
 8009140:	f04f 0300 	mov.w	r3, #0
 8009144:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009148:	4649      	mov	r1, r9
 800914a:	008b      	lsls	r3, r1, #2
 800914c:	4641      	mov	r1, r8
 800914e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009152:	4641      	mov	r1, r8
 8009154:	008a      	lsls	r2, r1, #2
 8009156:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800915a:	f7f7 fd21 	bl	8000ba0 <__aeabi_uldivmod>
 800915e:	4602      	mov	r2, r0
 8009160:	460b      	mov	r3, r1
 8009162:	4b39      	ldr	r3, [pc, #228]	; (8009248 <UART_SetConfig+0x4e4>)
 8009164:	fba3 1302 	umull	r1, r3, r3, r2
 8009168:	095b      	lsrs	r3, r3, #5
 800916a:	2164      	movs	r1, #100	; 0x64
 800916c:	fb01 f303 	mul.w	r3, r1, r3
 8009170:	1ad3      	subs	r3, r2, r3
 8009172:	011b      	lsls	r3, r3, #4
 8009174:	3332      	adds	r3, #50	; 0x32
 8009176:	4a34      	ldr	r2, [pc, #208]	; (8009248 <UART_SetConfig+0x4e4>)
 8009178:	fba2 2303 	umull	r2, r3, r2, r3
 800917c:	095b      	lsrs	r3, r3, #5
 800917e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009182:	441c      	add	r4, r3
 8009184:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009188:	2200      	movs	r2, #0
 800918a:	673b      	str	r3, [r7, #112]	; 0x70
 800918c:	677a      	str	r2, [r7, #116]	; 0x74
 800918e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009192:	4642      	mov	r2, r8
 8009194:	464b      	mov	r3, r9
 8009196:	1891      	adds	r1, r2, r2
 8009198:	60b9      	str	r1, [r7, #8]
 800919a:	415b      	adcs	r3, r3
 800919c:	60fb      	str	r3, [r7, #12]
 800919e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80091a2:	4641      	mov	r1, r8
 80091a4:	1851      	adds	r1, r2, r1
 80091a6:	6039      	str	r1, [r7, #0]
 80091a8:	4649      	mov	r1, r9
 80091aa:	414b      	adcs	r3, r1
 80091ac:	607b      	str	r3, [r7, #4]
 80091ae:	f04f 0200 	mov.w	r2, #0
 80091b2:	f04f 0300 	mov.w	r3, #0
 80091b6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80091ba:	4659      	mov	r1, fp
 80091bc:	00cb      	lsls	r3, r1, #3
 80091be:	4651      	mov	r1, sl
 80091c0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80091c4:	4651      	mov	r1, sl
 80091c6:	00ca      	lsls	r2, r1, #3
 80091c8:	4610      	mov	r0, r2
 80091ca:	4619      	mov	r1, r3
 80091cc:	4603      	mov	r3, r0
 80091ce:	4642      	mov	r2, r8
 80091d0:	189b      	adds	r3, r3, r2
 80091d2:	66bb      	str	r3, [r7, #104]	; 0x68
 80091d4:	464b      	mov	r3, r9
 80091d6:	460a      	mov	r2, r1
 80091d8:	eb42 0303 	adc.w	r3, r2, r3
 80091dc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80091de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091e2:	685b      	ldr	r3, [r3, #4]
 80091e4:	2200      	movs	r2, #0
 80091e6:	663b      	str	r3, [r7, #96]	; 0x60
 80091e8:	667a      	str	r2, [r7, #100]	; 0x64
 80091ea:	f04f 0200 	mov.w	r2, #0
 80091ee:	f04f 0300 	mov.w	r3, #0
 80091f2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80091f6:	4649      	mov	r1, r9
 80091f8:	008b      	lsls	r3, r1, #2
 80091fa:	4641      	mov	r1, r8
 80091fc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009200:	4641      	mov	r1, r8
 8009202:	008a      	lsls	r2, r1, #2
 8009204:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009208:	f7f7 fcca 	bl	8000ba0 <__aeabi_uldivmod>
 800920c:	4602      	mov	r2, r0
 800920e:	460b      	mov	r3, r1
 8009210:	4b0d      	ldr	r3, [pc, #52]	; (8009248 <UART_SetConfig+0x4e4>)
 8009212:	fba3 1302 	umull	r1, r3, r3, r2
 8009216:	095b      	lsrs	r3, r3, #5
 8009218:	2164      	movs	r1, #100	; 0x64
 800921a:	fb01 f303 	mul.w	r3, r1, r3
 800921e:	1ad3      	subs	r3, r2, r3
 8009220:	011b      	lsls	r3, r3, #4
 8009222:	3332      	adds	r3, #50	; 0x32
 8009224:	4a08      	ldr	r2, [pc, #32]	; (8009248 <UART_SetConfig+0x4e4>)
 8009226:	fba2 2303 	umull	r2, r3, r2, r3
 800922a:	095b      	lsrs	r3, r3, #5
 800922c:	f003 020f 	and.w	r2, r3, #15
 8009230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	4422      	add	r2, r4
 8009238:	609a      	str	r2, [r3, #8]
}
 800923a:	bf00      	nop
 800923c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009240:	46bd      	mov	sp, r7
 8009242:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009246:	bf00      	nop
 8009248:	51eb851f 	.word	0x51eb851f

0800924c <calloc>:
 800924c:	4b02      	ldr	r3, [pc, #8]	; (8009258 <calloc+0xc>)
 800924e:	460a      	mov	r2, r1
 8009250:	4601      	mov	r1, r0
 8009252:	6818      	ldr	r0, [r3, #0]
 8009254:	f000 b852 	b.w	80092fc <_calloc_r>
 8009258:	200002ac 	.word	0x200002ac

0800925c <__errno>:
 800925c:	4b01      	ldr	r3, [pc, #4]	; (8009264 <__errno+0x8>)
 800925e:	6818      	ldr	r0, [r3, #0]
 8009260:	4770      	bx	lr
 8009262:	bf00      	nop
 8009264:	200002ac 	.word	0x200002ac

08009268 <__libc_init_array>:
 8009268:	b570      	push	{r4, r5, r6, lr}
 800926a:	4d0d      	ldr	r5, [pc, #52]	; (80092a0 <__libc_init_array+0x38>)
 800926c:	4c0d      	ldr	r4, [pc, #52]	; (80092a4 <__libc_init_array+0x3c>)
 800926e:	1b64      	subs	r4, r4, r5
 8009270:	10a4      	asrs	r4, r4, #2
 8009272:	2600      	movs	r6, #0
 8009274:	42a6      	cmp	r6, r4
 8009276:	d109      	bne.n	800928c <__libc_init_array+0x24>
 8009278:	4d0b      	ldr	r5, [pc, #44]	; (80092a8 <__libc_init_array+0x40>)
 800927a:	4c0c      	ldr	r4, [pc, #48]	; (80092ac <__libc_init_array+0x44>)
 800927c:	f002 fb4a 	bl	800b914 <_init>
 8009280:	1b64      	subs	r4, r4, r5
 8009282:	10a4      	asrs	r4, r4, #2
 8009284:	2600      	movs	r6, #0
 8009286:	42a6      	cmp	r6, r4
 8009288:	d105      	bne.n	8009296 <__libc_init_array+0x2e>
 800928a:	bd70      	pop	{r4, r5, r6, pc}
 800928c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009290:	4798      	blx	r3
 8009292:	3601      	adds	r6, #1
 8009294:	e7ee      	b.n	8009274 <__libc_init_array+0xc>
 8009296:	f855 3b04 	ldr.w	r3, [r5], #4
 800929a:	4798      	blx	r3
 800929c:	3601      	adds	r6, #1
 800929e:	e7f2      	b.n	8009286 <__libc_init_array+0x1e>
 80092a0:	0800bb68 	.word	0x0800bb68
 80092a4:	0800bb68 	.word	0x0800bb68
 80092a8:	0800bb68 	.word	0x0800bb68
 80092ac:	0800bb6c 	.word	0x0800bb6c

080092b0 <malloc>:
 80092b0:	4b02      	ldr	r3, [pc, #8]	; (80092bc <malloc+0xc>)
 80092b2:	4601      	mov	r1, r0
 80092b4:	6818      	ldr	r0, [r3, #0]
 80092b6:	f000 b8a3 	b.w	8009400 <_malloc_r>
 80092ba:	bf00      	nop
 80092bc:	200002ac 	.word	0x200002ac

080092c0 <free>:
 80092c0:	4b02      	ldr	r3, [pc, #8]	; (80092cc <free+0xc>)
 80092c2:	4601      	mov	r1, r0
 80092c4:	6818      	ldr	r0, [r3, #0]
 80092c6:	f000 b82f 	b.w	8009328 <_free_r>
 80092ca:	bf00      	nop
 80092cc:	200002ac 	.word	0x200002ac

080092d0 <memcpy>:
 80092d0:	440a      	add	r2, r1
 80092d2:	4291      	cmp	r1, r2
 80092d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80092d8:	d100      	bne.n	80092dc <memcpy+0xc>
 80092da:	4770      	bx	lr
 80092dc:	b510      	push	{r4, lr}
 80092de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80092e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80092e6:	4291      	cmp	r1, r2
 80092e8:	d1f9      	bne.n	80092de <memcpy+0xe>
 80092ea:	bd10      	pop	{r4, pc}

080092ec <memset>:
 80092ec:	4402      	add	r2, r0
 80092ee:	4603      	mov	r3, r0
 80092f0:	4293      	cmp	r3, r2
 80092f2:	d100      	bne.n	80092f6 <memset+0xa>
 80092f4:	4770      	bx	lr
 80092f6:	f803 1b01 	strb.w	r1, [r3], #1
 80092fa:	e7f9      	b.n	80092f0 <memset+0x4>

080092fc <_calloc_r>:
 80092fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80092fe:	fba1 2402 	umull	r2, r4, r1, r2
 8009302:	b94c      	cbnz	r4, 8009318 <_calloc_r+0x1c>
 8009304:	4611      	mov	r1, r2
 8009306:	9201      	str	r2, [sp, #4]
 8009308:	f000 f87a 	bl	8009400 <_malloc_r>
 800930c:	9a01      	ldr	r2, [sp, #4]
 800930e:	4605      	mov	r5, r0
 8009310:	b930      	cbnz	r0, 8009320 <_calloc_r+0x24>
 8009312:	4628      	mov	r0, r5
 8009314:	b003      	add	sp, #12
 8009316:	bd30      	pop	{r4, r5, pc}
 8009318:	220c      	movs	r2, #12
 800931a:	6002      	str	r2, [r0, #0]
 800931c:	2500      	movs	r5, #0
 800931e:	e7f8      	b.n	8009312 <_calloc_r+0x16>
 8009320:	4621      	mov	r1, r4
 8009322:	f7ff ffe3 	bl	80092ec <memset>
 8009326:	e7f4      	b.n	8009312 <_calloc_r+0x16>

08009328 <_free_r>:
 8009328:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800932a:	2900      	cmp	r1, #0
 800932c:	d044      	beq.n	80093b8 <_free_r+0x90>
 800932e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009332:	9001      	str	r0, [sp, #4]
 8009334:	2b00      	cmp	r3, #0
 8009336:	f1a1 0404 	sub.w	r4, r1, #4
 800933a:	bfb8      	it	lt
 800933c:	18e4      	addlt	r4, r4, r3
 800933e:	f000 f8e3 	bl	8009508 <__malloc_lock>
 8009342:	4a1e      	ldr	r2, [pc, #120]	; (80093bc <_free_r+0x94>)
 8009344:	9801      	ldr	r0, [sp, #4]
 8009346:	6813      	ldr	r3, [r2, #0]
 8009348:	b933      	cbnz	r3, 8009358 <_free_r+0x30>
 800934a:	6063      	str	r3, [r4, #4]
 800934c:	6014      	str	r4, [r2, #0]
 800934e:	b003      	add	sp, #12
 8009350:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009354:	f000 b8de 	b.w	8009514 <__malloc_unlock>
 8009358:	42a3      	cmp	r3, r4
 800935a:	d908      	bls.n	800936e <_free_r+0x46>
 800935c:	6825      	ldr	r5, [r4, #0]
 800935e:	1961      	adds	r1, r4, r5
 8009360:	428b      	cmp	r3, r1
 8009362:	bf01      	itttt	eq
 8009364:	6819      	ldreq	r1, [r3, #0]
 8009366:	685b      	ldreq	r3, [r3, #4]
 8009368:	1949      	addeq	r1, r1, r5
 800936a:	6021      	streq	r1, [r4, #0]
 800936c:	e7ed      	b.n	800934a <_free_r+0x22>
 800936e:	461a      	mov	r2, r3
 8009370:	685b      	ldr	r3, [r3, #4]
 8009372:	b10b      	cbz	r3, 8009378 <_free_r+0x50>
 8009374:	42a3      	cmp	r3, r4
 8009376:	d9fa      	bls.n	800936e <_free_r+0x46>
 8009378:	6811      	ldr	r1, [r2, #0]
 800937a:	1855      	adds	r5, r2, r1
 800937c:	42a5      	cmp	r5, r4
 800937e:	d10b      	bne.n	8009398 <_free_r+0x70>
 8009380:	6824      	ldr	r4, [r4, #0]
 8009382:	4421      	add	r1, r4
 8009384:	1854      	adds	r4, r2, r1
 8009386:	42a3      	cmp	r3, r4
 8009388:	6011      	str	r1, [r2, #0]
 800938a:	d1e0      	bne.n	800934e <_free_r+0x26>
 800938c:	681c      	ldr	r4, [r3, #0]
 800938e:	685b      	ldr	r3, [r3, #4]
 8009390:	6053      	str	r3, [r2, #4]
 8009392:	4421      	add	r1, r4
 8009394:	6011      	str	r1, [r2, #0]
 8009396:	e7da      	b.n	800934e <_free_r+0x26>
 8009398:	d902      	bls.n	80093a0 <_free_r+0x78>
 800939a:	230c      	movs	r3, #12
 800939c:	6003      	str	r3, [r0, #0]
 800939e:	e7d6      	b.n	800934e <_free_r+0x26>
 80093a0:	6825      	ldr	r5, [r4, #0]
 80093a2:	1961      	adds	r1, r4, r5
 80093a4:	428b      	cmp	r3, r1
 80093a6:	bf04      	itt	eq
 80093a8:	6819      	ldreq	r1, [r3, #0]
 80093aa:	685b      	ldreq	r3, [r3, #4]
 80093ac:	6063      	str	r3, [r4, #4]
 80093ae:	bf04      	itt	eq
 80093b0:	1949      	addeq	r1, r1, r5
 80093b2:	6021      	streq	r1, [r4, #0]
 80093b4:	6054      	str	r4, [r2, #4]
 80093b6:	e7ca      	b.n	800934e <_free_r+0x26>
 80093b8:	b003      	add	sp, #12
 80093ba:	bd30      	pop	{r4, r5, pc}
 80093bc:	20001058 	.word	0x20001058

080093c0 <sbrk_aligned>:
 80093c0:	b570      	push	{r4, r5, r6, lr}
 80093c2:	4e0e      	ldr	r6, [pc, #56]	; (80093fc <sbrk_aligned+0x3c>)
 80093c4:	460c      	mov	r4, r1
 80093c6:	6831      	ldr	r1, [r6, #0]
 80093c8:	4605      	mov	r5, r0
 80093ca:	b911      	cbnz	r1, 80093d2 <sbrk_aligned+0x12>
 80093cc:	f000 f88c 	bl	80094e8 <_sbrk_r>
 80093d0:	6030      	str	r0, [r6, #0]
 80093d2:	4621      	mov	r1, r4
 80093d4:	4628      	mov	r0, r5
 80093d6:	f000 f887 	bl	80094e8 <_sbrk_r>
 80093da:	1c43      	adds	r3, r0, #1
 80093dc:	d00a      	beq.n	80093f4 <sbrk_aligned+0x34>
 80093de:	1cc4      	adds	r4, r0, #3
 80093e0:	f024 0403 	bic.w	r4, r4, #3
 80093e4:	42a0      	cmp	r0, r4
 80093e6:	d007      	beq.n	80093f8 <sbrk_aligned+0x38>
 80093e8:	1a21      	subs	r1, r4, r0
 80093ea:	4628      	mov	r0, r5
 80093ec:	f000 f87c 	bl	80094e8 <_sbrk_r>
 80093f0:	3001      	adds	r0, #1
 80093f2:	d101      	bne.n	80093f8 <sbrk_aligned+0x38>
 80093f4:	f04f 34ff 	mov.w	r4, #4294967295
 80093f8:	4620      	mov	r0, r4
 80093fa:	bd70      	pop	{r4, r5, r6, pc}
 80093fc:	2000105c 	.word	0x2000105c

08009400 <_malloc_r>:
 8009400:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009404:	1ccd      	adds	r5, r1, #3
 8009406:	f025 0503 	bic.w	r5, r5, #3
 800940a:	3508      	adds	r5, #8
 800940c:	2d0c      	cmp	r5, #12
 800940e:	bf38      	it	cc
 8009410:	250c      	movcc	r5, #12
 8009412:	2d00      	cmp	r5, #0
 8009414:	4607      	mov	r7, r0
 8009416:	db01      	blt.n	800941c <_malloc_r+0x1c>
 8009418:	42a9      	cmp	r1, r5
 800941a:	d905      	bls.n	8009428 <_malloc_r+0x28>
 800941c:	230c      	movs	r3, #12
 800941e:	603b      	str	r3, [r7, #0]
 8009420:	2600      	movs	r6, #0
 8009422:	4630      	mov	r0, r6
 8009424:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009428:	4e2e      	ldr	r6, [pc, #184]	; (80094e4 <_malloc_r+0xe4>)
 800942a:	f000 f86d 	bl	8009508 <__malloc_lock>
 800942e:	6833      	ldr	r3, [r6, #0]
 8009430:	461c      	mov	r4, r3
 8009432:	bb34      	cbnz	r4, 8009482 <_malloc_r+0x82>
 8009434:	4629      	mov	r1, r5
 8009436:	4638      	mov	r0, r7
 8009438:	f7ff ffc2 	bl	80093c0 <sbrk_aligned>
 800943c:	1c43      	adds	r3, r0, #1
 800943e:	4604      	mov	r4, r0
 8009440:	d14d      	bne.n	80094de <_malloc_r+0xde>
 8009442:	6834      	ldr	r4, [r6, #0]
 8009444:	4626      	mov	r6, r4
 8009446:	2e00      	cmp	r6, #0
 8009448:	d140      	bne.n	80094cc <_malloc_r+0xcc>
 800944a:	6823      	ldr	r3, [r4, #0]
 800944c:	4631      	mov	r1, r6
 800944e:	4638      	mov	r0, r7
 8009450:	eb04 0803 	add.w	r8, r4, r3
 8009454:	f000 f848 	bl	80094e8 <_sbrk_r>
 8009458:	4580      	cmp	r8, r0
 800945a:	d13a      	bne.n	80094d2 <_malloc_r+0xd2>
 800945c:	6821      	ldr	r1, [r4, #0]
 800945e:	3503      	adds	r5, #3
 8009460:	1a6d      	subs	r5, r5, r1
 8009462:	f025 0503 	bic.w	r5, r5, #3
 8009466:	3508      	adds	r5, #8
 8009468:	2d0c      	cmp	r5, #12
 800946a:	bf38      	it	cc
 800946c:	250c      	movcc	r5, #12
 800946e:	4629      	mov	r1, r5
 8009470:	4638      	mov	r0, r7
 8009472:	f7ff ffa5 	bl	80093c0 <sbrk_aligned>
 8009476:	3001      	adds	r0, #1
 8009478:	d02b      	beq.n	80094d2 <_malloc_r+0xd2>
 800947a:	6823      	ldr	r3, [r4, #0]
 800947c:	442b      	add	r3, r5
 800947e:	6023      	str	r3, [r4, #0]
 8009480:	e00e      	b.n	80094a0 <_malloc_r+0xa0>
 8009482:	6822      	ldr	r2, [r4, #0]
 8009484:	1b52      	subs	r2, r2, r5
 8009486:	d41e      	bmi.n	80094c6 <_malloc_r+0xc6>
 8009488:	2a0b      	cmp	r2, #11
 800948a:	d916      	bls.n	80094ba <_malloc_r+0xba>
 800948c:	1961      	adds	r1, r4, r5
 800948e:	42a3      	cmp	r3, r4
 8009490:	6025      	str	r5, [r4, #0]
 8009492:	bf18      	it	ne
 8009494:	6059      	strne	r1, [r3, #4]
 8009496:	6863      	ldr	r3, [r4, #4]
 8009498:	bf08      	it	eq
 800949a:	6031      	streq	r1, [r6, #0]
 800949c:	5162      	str	r2, [r4, r5]
 800949e:	604b      	str	r3, [r1, #4]
 80094a0:	4638      	mov	r0, r7
 80094a2:	f104 060b 	add.w	r6, r4, #11
 80094a6:	f000 f835 	bl	8009514 <__malloc_unlock>
 80094aa:	f026 0607 	bic.w	r6, r6, #7
 80094ae:	1d23      	adds	r3, r4, #4
 80094b0:	1af2      	subs	r2, r6, r3
 80094b2:	d0b6      	beq.n	8009422 <_malloc_r+0x22>
 80094b4:	1b9b      	subs	r3, r3, r6
 80094b6:	50a3      	str	r3, [r4, r2]
 80094b8:	e7b3      	b.n	8009422 <_malloc_r+0x22>
 80094ba:	6862      	ldr	r2, [r4, #4]
 80094bc:	42a3      	cmp	r3, r4
 80094be:	bf0c      	ite	eq
 80094c0:	6032      	streq	r2, [r6, #0]
 80094c2:	605a      	strne	r2, [r3, #4]
 80094c4:	e7ec      	b.n	80094a0 <_malloc_r+0xa0>
 80094c6:	4623      	mov	r3, r4
 80094c8:	6864      	ldr	r4, [r4, #4]
 80094ca:	e7b2      	b.n	8009432 <_malloc_r+0x32>
 80094cc:	4634      	mov	r4, r6
 80094ce:	6876      	ldr	r6, [r6, #4]
 80094d0:	e7b9      	b.n	8009446 <_malloc_r+0x46>
 80094d2:	230c      	movs	r3, #12
 80094d4:	603b      	str	r3, [r7, #0]
 80094d6:	4638      	mov	r0, r7
 80094d8:	f000 f81c 	bl	8009514 <__malloc_unlock>
 80094dc:	e7a1      	b.n	8009422 <_malloc_r+0x22>
 80094de:	6025      	str	r5, [r4, #0]
 80094e0:	e7de      	b.n	80094a0 <_malloc_r+0xa0>
 80094e2:	bf00      	nop
 80094e4:	20001058 	.word	0x20001058

080094e8 <_sbrk_r>:
 80094e8:	b538      	push	{r3, r4, r5, lr}
 80094ea:	4d06      	ldr	r5, [pc, #24]	; (8009504 <_sbrk_r+0x1c>)
 80094ec:	2300      	movs	r3, #0
 80094ee:	4604      	mov	r4, r0
 80094f0:	4608      	mov	r0, r1
 80094f2:	602b      	str	r3, [r5, #0]
 80094f4:	f7fa fd66 	bl	8003fc4 <_sbrk>
 80094f8:	1c43      	adds	r3, r0, #1
 80094fa:	d102      	bne.n	8009502 <_sbrk_r+0x1a>
 80094fc:	682b      	ldr	r3, [r5, #0]
 80094fe:	b103      	cbz	r3, 8009502 <_sbrk_r+0x1a>
 8009500:	6023      	str	r3, [r4, #0]
 8009502:	bd38      	pop	{r3, r4, r5, pc}
 8009504:	20001060 	.word	0x20001060

08009508 <__malloc_lock>:
 8009508:	4801      	ldr	r0, [pc, #4]	; (8009510 <__malloc_lock+0x8>)
 800950a:	f000 b809 	b.w	8009520 <__retarget_lock_acquire_recursive>
 800950e:	bf00      	nop
 8009510:	20001064 	.word	0x20001064

08009514 <__malloc_unlock>:
 8009514:	4801      	ldr	r0, [pc, #4]	; (800951c <__malloc_unlock+0x8>)
 8009516:	f000 b804 	b.w	8009522 <__retarget_lock_release_recursive>
 800951a:	bf00      	nop
 800951c:	20001064 	.word	0x20001064

08009520 <__retarget_lock_acquire_recursive>:
 8009520:	4770      	bx	lr

08009522 <__retarget_lock_release_recursive>:
 8009522:	4770      	bx	lr
 8009524:	0000      	movs	r0, r0
	...

08009528 <cos>:
 8009528:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800952a:	ec53 2b10 	vmov	r2, r3, d0
 800952e:	4826      	ldr	r0, [pc, #152]	; (80095c8 <cos+0xa0>)
 8009530:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8009534:	4281      	cmp	r1, r0
 8009536:	dc06      	bgt.n	8009546 <cos+0x1e>
 8009538:	ed9f 1b21 	vldr	d1, [pc, #132]	; 80095c0 <cos+0x98>
 800953c:	b005      	add	sp, #20
 800953e:	f85d eb04 	ldr.w	lr, [sp], #4
 8009542:	f001 bc3d 	b.w	800adc0 <__kernel_cos>
 8009546:	4821      	ldr	r0, [pc, #132]	; (80095cc <cos+0xa4>)
 8009548:	4281      	cmp	r1, r0
 800954a:	dd09      	ble.n	8009560 <cos+0x38>
 800954c:	ee10 0a10 	vmov	r0, s0
 8009550:	4619      	mov	r1, r3
 8009552:	f7f6 fe45 	bl	80001e0 <__aeabi_dsub>
 8009556:	ec41 0b10 	vmov	d0, r0, r1
 800955a:	b005      	add	sp, #20
 800955c:	f85d fb04 	ldr.w	pc, [sp], #4
 8009560:	4668      	mov	r0, sp
 8009562:	f001 f96d 	bl	800a840 <__ieee754_rem_pio2>
 8009566:	f000 0003 	and.w	r0, r0, #3
 800956a:	2801      	cmp	r0, #1
 800956c:	d00b      	beq.n	8009586 <cos+0x5e>
 800956e:	2802      	cmp	r0, #2
 8009570:	d016      	beq.n	80095a0 <cos+0x78>
 8009572:	b9e0      	cbnz	r0, 80095ae <cos+0x86>
 8009574:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009578:	ed9d 0b00 	vldr	d0, [sp]
 800957c:	f001 fc20 	bl	800adc0 <__kernel_cos>
 8009580:	ec51 0b10 	vmov	r0, r1, d0
 8009584:	e7e7      	b.n	8009556 <cos+0x2e>
 8009586:	ed9d 1b02 	vldr	d1, [sp, #8]
 800958a:	ed9d 0b00 	vldr	d0, [sp]
 800958e:	f002 f82f 	bl	800b5f0 <__kernel_sin>
 8009592:	ec53 2b10 	vmov	r2, r3, d0
 8009596:	ee10 0a10 	vmov	r0, s0
 800959a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800959e:	e7da      	b.n	8009556 <cos+0x2e>
 80095a0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80095a4:	ed9d 0b00 	vldr	d0, [sp]
 80095a8:	f001 fc0a 	bl	800adc0 <__kernel_cos>
 80095ac:	e7f1      	b.n	8009592 <cos+0x6a>
 80095ae:	ed9d 1b02 	vldr	d1, [sp, #8]
 80095b2:	ed9d 0b00 	vldr	d0, [sp]
 80095b6:	2001      	movs	r0, #1
 80095b8:	f002 f81a 	bl	800b5f0 <__kernel_sin>
 80095bc:	e7e0      	b.n	8009580 <cos+0x58>
 80095be:	bf00      	nop
	...
 80095c8:	3fe921fb 	.word	0x3fe921fb
 80095cc:	7fefffff 	.word	0x7fefffff

080095d0 <floor>:
 80095d0:	ec51 0b10 	vmov	r0, r1, d0
 80095d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095d8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80095dc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80095e0:	2e13      	cmp	r6, #19
 80095e2:	ee10 5a10 	vmov	r5, s0
 80095e6:	ee10 8a10 	vmov	r8, s0
 80095ea:	460c      	mov	r4, r1
 80095ec:	dc32      	bgt.n	8009654 <floor+0x84>
 80095ee:	2e00      	cmp	r6, #0
 80095f0:	da14      	bge.n	800961c <floor+0x4c>
 80095f2:	a333      	add	r3, pc, #204	; (adr r3, 80096c0 <floor+0xf0>)
 80095f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095f8:	f7f6 fdf4 	bl	80001e4 <__adddf3>
 80095fc:	2200      	movs	r2, #0
 80095fe:	2300      	movs	r3, #0
 8009600:	f7f7 fa36 	bl	8000a70 <__aeabi_dcmpgt>
 8009604:	b138      	cbz	r0, 8009616 <floor+0x46>
 8009606:	2c00      	cmp	r4, #0
 8009608:	da57      	bge.n	80096ba <floor+0xea>
 800960a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800960e:	431d      	orrs	r5, r3
 8009610:	d001      	beq.n	8009616 <floor+0x46>
 8009612:	4c2d      	ldr	r4, [pc, #180]	; (80096c8 <floor+0xf8>)
 8009614:	2500      	movs	r5, #0
 8009616:	4621      	mov	r1, r4
 8009618:	4628      	mov	r0, r5
 800961a:	e025      	b.n	8009668 <floor+0x98>
 800961c:	4f2b      	ldr	r7, [pc, #172]	; (80096cc <floor+0xfc>)
 800961e:	4137      	asrs	r7, r6
 8009620:	ea01 0307 	and.w	r3, r1, r7
 8009624:	4303      	orrs	r3, r0
 8009626:	d01f      	beq.n	8009668 <floor+0x98>
 8009628:	a325      	add	r3, pc, #148	; (adr r3, 80096c0 <floor+0xf0>)
 800962a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800962e:	f7f6 fdd9 	bl	80001e4 <__adddf3>
 8009632:	2200      	movs	r2, #0
 8009634:	2300      	movs	r3, #0
 8009636:	f7f7 fa1b 	bl	8000a70 <__aeabi_dcmpgt>
 800963a:	2800      	cmp	r0, #0
 800963c:	d0eb      	beq.n	8009616 <floor+0x46>
 800963e:	2c00      	cmp	r4, #0
 8009640:	bfbe      	ittt	lt
 8009642:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8009646:	fa43 f606 	asrlt.w	r6, r3, r6
 800964a:	19a4      	addlt	r4, r4, r6
 800964c:	ea24 0407 	bic.w	r4, r4, r7
 8009650:	2500      	movs	r5, #0
 8009652:	e7e0      	b.n	8009616 <floor+0x46>
 8009654:	2e33      	cmp	r6, #51	; 0x33
 8009656:	dd0b      	ble.n	8009670 <floor+0xa0>
 8009658:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800965c:	d104      	bne.n	8009668 <floor+0x98>
 800965e:	ee10 2a10 	vmov	r2, s0
 8009662:	460b      	mov	r3, r1
 8009664:	f7f6 fdbe 	bl	80001e4 <__adddf3>
 8009668:	ec41 0b10 	vmov	d0, r0, r1
 800966c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009670:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8009674:	f04f 33ff 	mov.w	r3, #4294967295
 8009678:	fa23 f707 	lsr.w	r7, r3, r7
 800967c:	4207      	tst	r7, r0
 800967e:	d0f3      	beq.n	8009668 <floor+0x98>
 8009680:	a30f      	add	r3, pc, #60	; (adr r3, 80096c0 <floor+0xf0>)
 8009682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009686:	f7f6 fdad 	bl	80001e4 <__adddf3>
 800968a:	2200      	movs	r2, #0
 800968c:	2300      	movs	r3, #0
 800968e:	f7f7 f9ef 	bl	8000a70 <__aeabi_dcmpgt>
 8009692:	2800      	cmp	r0, #0
 8009694:	d0bf      	beq.n	8009616 <floor+0x46>
 8009696:	2c00      	cmp	r4, #0
 8009698:	da02      	bge.n	80096a0 <floor+0xd0>
 800969a:	2e14      	cmp	r6, #20
 800969c:	d103      	bne.n	80096a6 <floor+0xd6>
 800969e:	3401      	adds	r4, #1
 80096a0:	ea25 0507 	bic.w	r5, r5, r7
 80096a4:	e7b7      	b.n	8009616 <floor+0x46>
 80096a6:	2301      	movs	r3, #1
 80096a8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80096ac:	fa03 f606 	lsl.w	r6, r3, r6
 80096b0:	4435      	add	r5, r6
 80096b2:	4545      	cmp	r5, r8
 80096b4:	bf38      	it	cc
 80096b6:	18e4      	addcc	r4, r4, r3
 80096b8:	e7f2      	b.n	80096a0 <floor+0xd0>
 80096ba:	2500      	movs	r5, #0
 80096bc:	462c      	mov	r4, r5
 80096be:	e7aa      	b.n	8009616 <floor+0x46>
 80096c0:	8800759c 	.word	0x8800759c
 80096c4:	7e37e43c 	.word	0x7e37e43c
 80096c8:	bff00000 	.word	0xbff00000
 80096cc:	000fffff 	.word	0x000fffff

080096d0 <sin>:
 80096d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80096d2:	ec53 2b10 	vmov	r2, r3, d0
 80096d6:	4828      	ldr	r0, [pc, #160]	; (8009778 <sin+0xa8>)
 80096d8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80096dc:	4281      	cmp	r1, r0
 80096de:	dc07      	bgt.n	80096f0 <sin+0x20>
 80096e0:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8009770 <sin+0xa0>
 80096e4:	2000      	movs	r0, #0
 80096e6:	b005      	add	sp, #20
 80096e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80096ec:	f001 bf80 	b.w	800b5f0 <__kernel_sin>
 80096f0:	4822      	ldr	r0, [pc, #136]	; (800977c <sin+0xac>)
 80096f2:	4281      	cmp	r1, r0
 80096f4:	dd09      	ble.n	800970a <sin+0x3a>
 80096f6:	ee10 0a10 	vmov	r0, s0
 80096fa:	4619      	mov	r1, r3
 80096fc:	f7f6 fd70 	bl	80001e0 <__aeabi_dsub>
 8009700:	ec41 0b10 	vmov	d0, r0, r1
 8009704:	b005      	add	sp, #20
 8009706:	f85d fb04 	ldr.w	pc, [sp], #4
 800970a:	4668      	mov	r0, sp
 800970c:	f001 f898 	bl	800a840 <__ieee754_rem_pio2>
 8009710:	f000 0003 	and.w	r0, r0, #3
 8009714:	2801      	cmp	r0, #1
 8009716:	d00c      	beq.n	8009732 <sin+0x62>
 8009718:	2802      	cmp	r0, #2
 800971a:	d011      	beq.n	8009740 <sin+0x70>
 800971c:	b9f0      	cbnz	r0, 800975c <sin+0x8c>
 800971e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009722:	ed9d 0b00 	vldr	d0, [sp]
 8009726:	2001      	movs	r0, #1
 8009728:	f001 ff62 	bl	800b5f0 <__kernel_sin>
 800972c:	ec51 0b10 	vmov	r0, r1, d0
 8009730:	e7e6      	b.n	8009700 <sin+0x30>
 8009732:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009736:	ed9d 0b00 	vldr	d0, [sp]
 800973a:	f001 fb41 	bl	800adc0 <__kernel_cos>
 800973e:	e7f5      	b.n	800972c <sin+0x5c>
 8009740:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009744:	ed9d 0b00 	vldr	d0, [sp]
 8009748:	2001      	movs	r0, #1
 800974a:	f001 ff51 	bl	800b5f0 <__kernel_sin>
 800974e:	ec53 2b10 	vmov	r2, r3, d0
 8009752:	ee10 0a10 	vmov	r0, s0
 8009756:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800975a:	e7d1      	b.n	8009700 <sin+0x30>
 800975c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009760:	ed9d 0b00 	vldr	d0, [sp]
 8009764:	f001 fb2c 	bl	800adc0 <__kernel_cos>
 8009768:	e7f1      	b.n	800974e <sin+0x7e>
 800976a:	bf00      	nop
 800976c:	f3af 8000 	nop.w
	...
 8009778:	3fe921fb 	.word	0x3fe921fb
 800977c:	7fefffff 	.word	0x7fefffff

08009780 <acos>:
 8009780:	b538      	push	{r3, r4, r5, lr}
 8009782:	ed2d 8b02 	vpush	{d8}
 8009786:	ec55 4b10 	vmov	r4, r5, d0
 800978a:	f000 f8c9 	bl	8009920 <__ieee754_acos>
 800978e:	4622      	mov	r2, r4
 8009790:	462b      	mov	r3, r5
 8009792:	4620      	mov	r0, r4
 8009794:	4629      	mov	r1, r5
 8009796:	eeb0 8a40 	vmov.f32	s16, s0
 800979a:	eef0 8a60 	vmov.f32	s17, s1
 800979e:	f7f7 f971 	bl	8000a84 <__aeabi_dcmpun>
 80097a2:	b9a8      	cbnz	r0, 80097d0 <acos+0x50>
 80097a4:	ec45 4b10 	vmov	d0, r4, r5
 80097a8:	f002 f810 	bl	800b7cc <fabs>
 80097ac:	4b0c      	ldr	r3, [pc, #48]	; (80097e0 <acos+0x60>)
 80097ae:	ec51 0b10 	vmov	r0, r1, d0
 80097b2:	2200      	movs	r2, #0
 80097b4:	f7f7 f95c 	bl	8000a70 <__aeabi_dcmpgt>
 80097b8:	b150      	cbz	r0, 80097d0 <acos+0x50>
 80097ba:	f7ff fd4f 	bl	800925c <__errno>
 80097be:	ecbd 8b02 	vpop	{d8}
 80097c2:	2321      	movs	r3, #33	; 0x21
 80097c4:	6003      	str	r3, [r0, #0]
 80097c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80097ca:	4806      	ldr	r0, [pc, #24]	; (80097e4 <acos+0x64>)
 80097cc:	f002 b814 	b.w	800b7f8 <nan>
 80097d0:	eeb0 0a48 	vmov.f32	s0, s16
 80097d4:	eef0 0a68 	vmov.f32	s1, s17
 80097d8:	ecbd 8b02 	vpop	{d8}
 80097dc:	bd38      	pop	{r3, r4, r5, pc}
 80097de:	bf00      	nop
 80097e0:	3ff00000 	.word	0x3ff00000
 80097e4:	0800b950 	.word	0x0800b950

080097e8 <pow>:
 80097e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097ea:	ed2d 8b02 	vpush	{d8}
 80097ee:	eeb0 8a40 	vmov.f32	s16, s0
 80097f2:	eef0 8a60 	vmov.f32	s17, s1
 80097f6:	ec55 4b11 	vmov	r4, r5, d1
 80097fa:	f000 faf1 	bl	8009de0 <__ieee754_pow>
 80097fe:	4622      	mov	r2, r4
 8009800:	462b      	mov	r3, r5
 8009802:	4620      	mov	r0, r4
 8009804:	4629      	mov	r1, r5
 8009806:	ec57 6b10 	vmov	r6, r7, d0
 800980a:	f7f7 f93b 	bl	8000a84 <__aeabi_dcmpun>
 800980e:	2800      	cmp	r0, #0
 8009810:	d13b      	bne.n	800988a <pow+0xa2>
 8009812:	ec51 0b18 	vmov	r0, r1, d8
 8009816:	2200      	movs	r2, #0
 8009818:	2300      	movs	r3, #0
 800981a:	f7f7 f901 	bl	8000a20 <__aeabi_dcmpeq>
 800981e:	b1b8      	cbz	r0, 8009850 <pow+0x68>
 8009820:	2200      	movs	r2, #0
 8009822:	2300      	movs	r3, #0
 8009824:	4620      	mov	r0, r4
 8009826:	4629      	mov	r1, r5
 8009828:	f7f7 f8fa 	bl	8000a20 <__aeabi_dcmpeq>
 800982c:	2800      	cmp	r0, #0
 800982e:	d146      	bne.n	80098be <pow+0xd6>
 8009830:	ec45 4b10 	vmov	d0, r4, r5
 8009834:	f001 ffd3 	bl	800b7de <finite>
 8009838:	b338      	cbz	r0, 800988a <pow+0xa2>
 800983a:	2200      	movs	r2, #0
 800983c:	2300      	movs	r3, #0
 800983e:	4620      	mov	r0, r4
 8009840:	4629      	mov	r1, r5
 8009842:	f7f7 f8f7 	bl	8000a34 <__aeabi_dcmplt>
 8009846:	b300      	cbz	r0, 800988a <pow+0xa2>
 8009848:	f7ff fd08 	bl	800925c <__errno>
 800984c:	2322      	movs	r3, #34	; 0x22
 800984e:	e01b      	b.n	8009888 <pow+0xa0>
 8009850:	ec47 6b10 	vmov	d0, r6, r7
 8009854:	f001 ffc3 	bl	800b7de <finite>
 8009858:	b9e0      	cbnz	r0, 8009894 <pow+0xac>
 800985a:	eeb0 0a48 	vmov.f32	s0, s16
 800985e:	eef0 0a68 	vmov.f32	s1, s17
 8009862:	f001 ffbc 	bl	800b7de <finite>
 8009866:	b1a8      	cbz	r0, 8009894 <pow+0xac>
 8009868:	ec45 4b10 	vmov	d0, r4, r5
 800986c:	f001 ffb7 	bl	800b7de <finite>
 8009870:	b180      	cbz	r0, 8009894 <pow+0xac>
 8009872:	4632      	mov	r2, r6
 8009874:	463b      	mov	r3, r7
 8009876:	4630      	mov	r0, r6
 8009878:	4639      	mov	r1, r7
 800987a:	f7f7 f903 	bl	8000a84 <__aeabi_dcmpun>
 800987e:	2800      	cmp	r0, #0
 8009880:	d0e2      	beq.n	8009848 <pow+0x60>
 8009882:	f7ff fceb 	bl	800925c <__errno>
 8009886:	2321      	movs	r3, #33	; 0x21
 8009888:	6003      	str	r3, [r0, #0]
 800988a:	ecbd 8b02 	vpop	{d8}
 800988e:	ec47 6b10 	vmov	d0, r6, r7
 8009892:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009894:	2200      	movs	r2, #0
 8009896:	2300      	movs	r3, #0
 8009898:	4630      	mov	r0, r6
 800989a:	4639      	mov	r1, r7
 800989c:	f7f7 f8c0 	bl	8000a20 <__aeabi_dcmpeq>
 80098a0:	2800      	cmp	r0, #0
 80098a2:	d0f2      	beq.n	800988a <pow+0xa2>
 80098a4:	eeb0 0a48 	vmov.f32	s0, s16
 80098a8:	eef0 0a68 	vmov.f32	s1, s17
 80098ac:	f001 ff97 	bl	800b7de <finite>
 80098b0:	2800      	cmp	r0, #0
 80098b2:	d0ea      	beq.n	800988a <pow+0xa2>
 80098b4:	ec45 4b10 	vmov	d0, r4, r5
 80098b8:	f001 ff91 	bl	800b7de <finite>
 80098bc:	e7c3      	b.n	8009846 <pow+0x5e>
 80098be:	4f01      	ldr	r7, [pc, #4]	; (80098c4 <pow+0xdc>)
 80098c0:	2600      	movs	r6, #0
 80098c2:	e7e2      	b.n	800988a <pow+0xa2>
 80098c4:	3ff00000 	.word	0x3ff00000

080098c8 <sqrt>:
 80098c8:	b538      	push	{r3, r4, r5, lr}
 80098ca:	ed2d 8b02 	vpush	{d8}
 80098ce:	ec55 4b10 	vmov	r4, r5, d0
 80098d2:	f001 f9c1 	bl	800ac58 <__ieee754_sqrt>
 80098d6:	4622      	mov	r2, r4
 80098d8:	462b      	mov	r3, r5
 80098da:	4620      	mov	r0, r4
 80098dc:	4629      	mov	r1, r5
 80098de:	eeb0 8a40 	vmov.f32	s16, s0
 80098e2:	eef0 8a60 	vmov.f32	s17, s1
 80098e6:	f7f7 f8cd 	bl	8000a84 <__aeabi_dcmpun>
 80098ea:	b990      	cbnz	r0, 8009912 <sqrt+0x4a>
 80098ec:	2200      	movs	r2, #0
 80098ee:	2300      	movs	r3, #0
 80098f0:	4620      	mov	r0, r4
 80098f2:	4629      	mov	r1, r5
 80098f4:	f7f7 f89e 	bl	8000a34 <__aeabi_dcmplt>
 80098f8:	b158      	cbz	r0, 8009912 <sqrt+0x4a>
 80098fa:	f7ff fcaf 	bl	800925c <__errno>
 80098fe:	2321      	movs	r3, #33	; 0x21
 8009900:	6003      	str	r3, [r0, #0]
 8009902:	2200      	movs	r2, #0
 8009904:	2300      	movs	r3, #0
 8009906:	4610      	mov	r0, r2
 8009908:	4619      	mov	r1, r3
 800990a:	f7f6 ff4b 	bl	80007a4 <__aeabi_ddiv>
 800990e:	ec41 0b18 	vmov	d8, r0, r1
 8009912:	eeb0 0a48 	vmov.f32	s0, s16
 8009916:	eef0 0a68 	vmov.f32	s1, s17
 800991a:	ecbd 8b02 	vpop	{d8}
 800991e:	bd38      	pop	{r3, r4, r5, pc}

08009920 <__ieee754_acos>:
 8009920:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009924:	ec55 4b10 	vmov	r4, r5, d0
 8009928:	49b7      	ldr	r1, [pc, #732]	; (8009c08 <__ieee754_acos+0x2e8>)
 800992a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800992e:	428b      	cmp	r3, r1
 8009930:	dd1b      	ble.n	800996a <__ieee754_acos+0x4a>
 8009932:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 8009936:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800993a:	4323      	orrs	r3, r4
 800993c:	d106      	bne.n	800994c <__ieee754_acos+0x2c>
 800993e:	2d00      	cmp	r5, #0
 8009940:	f300 8211 	bgt.w	8009d66 <__ieee754_acos+0x446>
 8009944:	ed9f 0b96 	vldr	d0, [pc, #600]	; 8009ba0 <__ieee754_acos+0x280>
 8009948:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800994c:	ee10 2a10 	vmov	r2, s0
 8009950:	462b      	mov	r3, r5
 8009952:	ee10 0a10 	vmov	r0, s0
 8009956:	4629      	mov	r1, r5
 8009958:	f7f6 fc42 	bl	80001e0 <__aeabi_dsub>
 800995c:	4602      	mov	r2, r0
 800995e:	460b      	mov	r3, r1
 8009960:	f7f6 ff20 	bl	80007a4 <__aeabi_ddiv>
 8009964:	ec41 0b10 	vmov	d0, r0, r1
 8009968:	e7ee      	b.n	8009948 <__ieee754_acos+0x28>
 800996a:	49a8      	ldr	r1, [pc, #672]	; (8009c0c <__ieee754_acos+0x2ec>)
 800996c:	428b      	cmp	r3, r1
 800996e:	f300 8087 	bgt.w	8009a80 <__ieee754_acos+0x160>
 8009972:	4aa7      	ldr	r2, [pc, #668]	; (8009c10 <__ieee754_acos+0x2f0>)
 8009974:	4293      	cmp	r3, r2
 8009976:	f340 81f9 	ble.w	8009d6c <__ieee754_acos+0x44c>
 800997a:	ee10 2a10 	vmov	r2, s0
 800997e:	ee10 0a10 	vmov	r0, s0
 8009982:	462b      	mov	r3, r5
 8009984:	4629      	mov	r1, r5
 8009986:	f7f6 fde3 	bl	8000550 <__aeabi_dmul>
 800998a:	a387      	add	r3, pc, #540	; (adr r3, 8009ba8 <__ieee754_acos+0x288>)
 800998c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009990:	4606      	mov	r6, r0
 8009992:	460f      	mov	r7, r1
 8009994:	f7f6 fddc 	bl	8000550 <__aeabi_dmul>
 8009998:	a385      	add	r3, pc, #532	; (adr r3, 8009bb0 <__ieee754_acos+0x290>)
 800999a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800999e:	f7f6 fc21 	bl	80001e4 <__adddf3>
 80099a2:	4632      	mov	r2, r6
 80099a4:	463b      	mov	r3, r7
 80099a6:	f7f6 fdd3 	bl	8000550 <__aeabi_dmul>
 80099aa:	a383      	add	r3, pc, #524	; (adr r3, 8009bb8 <__ieee754_acos+0x298>)
 80099ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099b0:	f7f6 fc16 	bl	80001e0 <__aeabi_dsub>
 80099b4:	4632      	mov	r2, r6
 80099b6:	463b      	mov	r3, r7
 80099b8:	f7f6 fdca 	bl	8000550 <__aeabi_dmul>
 80099bc:	a380      	add	r3, pc, #512	; (adr r3, 8009bc0 <__ieee754_acos+0x2a0>)
 80099be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099c2:	f7f6 fc0f 	bl	80001e4 <__adddf3>
 80099c6:	4632      	mov	r2, r6
 80099c8:	463b      	mov	r3, r7
 80099ca:	f7f6 fdc1 	bl	8000550 <__aeabi_dmul>
 80099ce:	a37e      	add	r3, pc, #504	; (adr r3, 8009bc8 <__ieee754_acos+0x2a8>)
 80099d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099d4:	f7f6 fc04 	bl	80001e0 <__aeabi_dsub>
 80099d8:	4632      	mov	r2, r6
 80099da:	463b      	mov	r3, r7
 80099dc:	f7f6 fdb8 	bl	8000550 <__aeabi_dmul>
 80099e0:	a37b      	add	r3, pc, #492	; (adr r3, 8009bd0 <__ieee754_acos+0x2b0>)
 80099e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099e6:	f7f6 fbfd 	bl	80001e4 <__adddf3>
 80099ea:	4632      	mov	r2, r6
 80099ec:	463b      	mov	r3, r7
 80099ee:	f7f6 fdaf 	bl	8000550 <__aeabi_dmul>
 80099f2:	a379      	add	r3, pc, #484	; (adr r3, 8009bd8 <__ieee754_acos+0x2b8>)
 80099f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099f8:	4680      	mov	r8, r0
 80099fa:	4689      	mov	r9, r1
 80099fc:	4630      	mov	r0, r6
 80099fe:	4639      	mov	r1, r7
 8009a00:	f7f6 fda6 	bl	8000550 <__aeabi_dmul>
 8009a04:	a376      	add	r3, pc, #472	; (adr r3, 8009be0 <__ieee754_acos+0x2c0>)
 8009a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a0a:	f7f6 fbe9 	bl	80001e0 <__aeabi_dsub>
 8009a0e:	4632      	mov	r2, r6
 8009a10:	463b      	mov	r3, r7
 8009a12:	f7f6 fd9d 	bl	8000550 <__aeabi_dmul>
 8009a16:	a374      	add	r3, pc, #464	; (adr r3, 8009be8 <__ieee754_acos+0x2c8>)
 8009a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a1c:	f7f6 fbe2 	bl	80001e4 <__adddf3>
 8009a20:	4632      	mov	r2, r6
 8009a22:	463b      	mov	r3, r7
 8009a24:	f7f6 fd94 	bl	8000550 <__aeabi_dmul>
 8009a28:	a371      	add	r3, pc, #452	; (adr r3, 8009bf0 <__ieee754_acos+0x2d0>)
 8009a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a2e:	f7f6 fbd7 	bl	80001e0 <__aeabi_dsub>
 8009a32:	4632      	mov	r2, r6
 8009a34:	463b      	mov	r3, r7
 8009a36:	f7f6 fd8b 	bl	8000550 <__aeabi_dmul>
 8009a3a:	4b76      	ldr	r3, [pc, #472]	; (8009c14 <__ieee754_acos+0x2f4>)
 8009a3c:	2200      	movs	r2, #0
 8009a3e:	f7f6 fbd1 	bl	80001e4 <__adddf3>
 8009a42:	4602      	mov	r2, r0
 8009a44:	460b      	mov	r3, r1
 8009a46:	4640      	mov	r0, r8
 8009a48:	4649      	mov	r1, r9
 8009a4a:	f7f6 feab 	bl	80007a4 <__aeabi_ddiv>
 8009a4e:	4622      	mov	r2, r4
 8009a50:	462b      	mov	r3, r5
 8009a52:	f7f6 fd7d 	bl	8000550 <__aeabi_dmul>
 8009a56:	4602      	mov	r2, r0
 8009a58:	460b      	mov	r3, r1
 8009a5a:	a167      	add	r1, pc, #412	; (adr r1, 8009bf8 <__ieee754_acos+0x2d8>)
 8009a5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009a60:	f7f6 fbbe 	bl	80001e0 <__aeabi_dsub>
 8009a64:	4602      	mov	r2, r0
 8009a66:	460b      	mov	r3, r1
 8009a68:	4620      	mov	r0, r4
 8009a6a:	4629      	mov	r1, r5
 8009a6c:	f7f6 fbb8 	bl	80001e0 <__aeabi_dsub>
 8009a70:	4602      	mov	r2, r0
 8009a72:	460b      	mov	r3, r1
 8009a74:	a162      	add	r1, pc, #392	; (adr r1, 8009c00 <__ieee754_acos+0x2e0>)
 8009a76:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009a7a:	f7f6 fbb1 	bl	80001e0 <__aeabi_dsub>
 8009a7e:	e771      	b.n	8009964 <__ieee754_acos+0x44>
 8009a80:	2d00      	cmp	r5, #0
 8009a82:	f280 80cb 	bge.w	8009c1c <__ieee754_acos+0x2fc>
 8009a86:	ee10 0a10 	vmov	r0, s0
 8009a8a:	4b62      	ldr	r3, [pc, #392]	; (8009c14 <__ieee754_acos+0x2f4>)
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	4629      	mov	r1, r5
 8009a90:	f7f6 fba8 	bl	80001e4 <__adddf3>
 8009a94:	4b60      	ldr	r3, [pc, #384]	; (8009c18 <__ieee754_acos+0x2f8>)
 8009a96:	2200      	movs	r2, #0
 8009a98:	f7f6 fd5a 	bl	8000550 <__aeabi_dmul>
 8009a9c:	a342      	add	r3, pc, #264	; (adr r3, 8009ba8 <__ieee754_acos+0x288>)
 8009a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aa2:	4604      	mov	r4, r0
 8009aa4:	460d      	mov	r5, r1
 8009aa6:	f7f6 fd53 	bl	8000550 <__aeabi_dmul>
 8009aaa:	a341      	add	r3, pc, #260	; (adr r3, 8009bb0 <__ieee754_acos+0x290>)
 8009aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ab0:	f7f6 fb98 	bl	80001e4 <__adddf3>
 8009ab4:	4622      	mov	r2, r4
 8009ab6:	462b      	mov	r3, r5
 8009ab8:	f7f6 fd4a 	bl	8000550 <__aeabi_dmul>
 8009abc:	a33e      	add	r3, pc, #248	; (adr r3, 8009bb8 <__ieee754_acos+0x298>)
 8009abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ac2:	f7f6 fb8d 	bl	80001e0 <__aeabi_dsub>
 8009ac6:	4622      	mov	r2, r4
 8009ac8:	462b      	mov	r3, r5
 8009aca:	f7f6 fd41 	bl	8000550 <__aeabi_dmul>
 8009ace:	a33c      	add	r3, pc, #240	; (adr r3, 8009bc0 <__ieee754_acos+0x2a0>)
 8009ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ad4:	f7f6 fb86 	bl	80001e4 <__adddf3>
 8009ad8:	4622      	mov	r2, r4
 8009ada:	462b      	mov	r3, r5
 8009adc:	f7f6 fd38 	bl	8000550 <__aeabi_dmul>
 8009ae0:	a339      	add	r3, pc, #228	; (adr r3, 8009bc8 <__ieee754_acos+0x2a8>)
 8009ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ae6:	f7f6 fb7b 	bl	80001e0 <__aeabi_dsub>
 8009aea:	4622      	mov	r2, r4
 8009aec:	462b      	mov	r3, r5
 8009aee:	f7f6 fd2f 	bl	8000550 <__aeabi_dmul>
 8009af2:	a337      	add	r3, pc, #220	; (adr r3, 8009bd0 <__ieee754_acos+0x2b0>)
 8009af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009af8:	f7f6 fb74 	bl	80001e4 <__adddf3>
 8009afc:	4622      	mov	r2, r4
 8009afe:	462b      	mov	r3, r5
 8009b00:	f7f6 fd26 	bl	8000550 <__aeabi_dmul>
 8009b04:	ec45 4b10 	vmov	d0, r4, r5
 8009b08:	4680      	mov	r8, r0
 8009b0a:	4689      	mov	r9, r1
 8009b0c:	f001 f8a4 	bl	800ac58 <__ieee754_sqrt>
 8009b10:	a331      	add	r3, pc, #196	; (adr r3, 8009bd8 <__ieee754_acos+0x2b8>)
 8009b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b16:	4620      	mov	r0, r4
 8009b18:	4629      	mov	r1, r5
 8009b1a:	ec57 6b10 	vmov	r6, r7, d0
 8009b1e:	f7f6 fd17 	bl	8000550 <__aeabi_dmul>
 8009b22:	a32f      	add	r3, pc, #188	; (adr r3, 8009be0 <__ieee754_acos+0x2c0>)
 8009b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b28:	f7f6 fb5a 	bl	80001e0 <__aeabi_dsub>
 8009b2c:	4622      	mov	r2, r4
 8009b2e:	462b      	mov	r3, r5
 8009b30:	f7f6 fd0e 	bl	8000550 <__aeabi_dmul>
 8009b34:	a32c      	add	r3, pc, #176	; (adr r3, 8009be8 <__ieee754_acos+0x2c8>)
 8009b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b3a:	f7f6 fb53 	bl	80001e4 <__adddf3>
 8009b3e:	4622      	mov	r2, r4
 8009b40:	462b      	mov	r3, r5
 8009b42:	f7f6 fd05 	bl	8000550 <__aeabi_dmul>
 8009b46:	a32a      	add	r3, pc, #168	; (adr r3, 8009bf0 <__ieee754_acos+0x2d0>)
 8009b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b4c:	f7f6 fb48 	bl	80001e0 <__aeabi_dsub>
 8009b50:	4622      	mov	r2, r4
 8009b52:	462b      	mov	r3, r5
 8009b54:	f7f6 fcfc 	bl	8000550 <__aeabi_dmul>
 8009b58:	4b2e      	ldr	r3, [pc, #184]	; (8009c14 <__ieee754_acos+0x2f4>)
 8009b5a:	2200      	movs	r2, #0
 8009b5c:	f7f6 fb42 	bl	80001e4 <__adddf3>
 8009b60:	4602      	mov	r2, r0
 8009b62:	460b      	mov	r3, r1
 8009b64:	4640      	mov	r0, r8
 8009b66:	4649      	mov	r1, r9
 8009b68:	f7f6 fe1c 	bl	80007a4 <__aeabi_ddiv>
 8009b6c:	4632      	mov	r2, r6
 8009b6e:	463b      	mov	r3, r7
 8009b70:	f7f6 fcee 	bl	8000550 <__aeabi_dmul>
 8009b74:	a320      	add	r3, pc, #128	; (adr r3, 8009bf8 <__ieee754_acos+0x2d8>)
 8009b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b7a:	f7f6 fb31 	bl	80001e0 <__aeabi_dsub>
 8009b7e:	4632      	mov	r2, r6
 8009b80:	463b      	mov	r3, r7
 8009b82:	f7f6 fb2f 	bl	80001e4 <__adddf3>
 8009b86:	4602      	mov	r2, r0
 8009b88:	460b      	mov	r3, r1
 8009b8a:	f7f6 fb2b 	bl	80001e4 <__adddf3>
 8009b8e:	4602      	mov	r2, r0
 8009b90:	460b      	mov	r3, r1
 8009b92:	a103      	add	r1, pc, #12	; (adr r1, 8009ba0 <__ieee754_acos+0x280>)
 8009b94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b98:	e76f      	b.n	8009a7a <__ieee754_acos+0x15a>
 8009b9a:	bf00      	nop
 8009b9c:	f3af 8000 	nop.w
 8009ba0:	54442d18 	.word	0x54442d18
 8009ba4:	400921fb 	.word	0x400921fb
 8009ba8:	0dfdf709 	.word	0x0dfdf709
 8009bac:	3f023de1 	.word	0x3f023de1
 8009bb0:	7501b288 	.word	0x7501b288
 8009bb4:	3f49efe0 	.word	0x3f49efe0
 8009bb8:	b5688f3b 	.word	0xb5688f3b
 8009bbc:	3fa48228 	.word	0x3fa48228
 8009bc0:	0e884455 	.word	0x0e884455
 8009bc4:	3fc9c155 	.word	0x3fc9c155
 8009bc8:	03eb6f7d 	.word	0x03eb6f7d
 8009bcc:	3fd4d612 	.word	0x3fd4d612
 8009bd0:	55555555 	.word	0x55555555
 8009bd4:	3fc55555 	.word	0x3fc55555
 8009bd8:	b12e9282 	.word	0xb12e9282
 8009bdc:	3fb3b8c5 	.word	0x3fb3b8c5
 8009be0:	1b8d0159 	.word	0x1b8d0159
 8009be4:	3fe6066c 	.word	0x3fe6066c
 8009be8:	9c598ac8 	.word	0x9c598ac8
 8009bec:	40002ae5 	.word	0x40002ae5
 8009bf0:	1c8a2d4b 	.word	0x1c8a2d4b
 8009bf4:	40033a27 	.word	0x40033a27
 8009bf8:	33145c07 	.word	0x33145c07
 8009bfc:	3c91a626 	.word	0x3c91a626
 8009c00:	54442d18 	.word	0x54442d18
 8009c04:	3ff921fb 	.word	0x3ff921fb
 8009c08:	3fefffff 	.word	0x3fefffff
 8009c0c:	3fdfffff 	.word	0x3fdfffff
 8009c10:	3c600000 	.word	0x3c600000
 8009c14:	3ff00000 	.word	0x3ff00000
 8009c18:	3fe00000 	.word	0x3fe00000
 8009c1c:	ee10 2a10 	vmov	r2, s0
 8009c20:	462b      	mov	r3, r5
 8009c22:	496d      	ldr	r1, [pc, #436]	; (8009dd8 <__ieee754_acos+0x4b8>)
 8009c24:	2000      	movs	r0, #0
 8009c26:	f7f6 fadb 	bl	80001e0 <__aeabi_dsub>
 8009c2a:	4b6c      	ldr	r3, [pc, #432]	; (8009ddc <__ieee754_acos+0x4bc>)
 8009c2c:	2200      	movs	r2, #0
 8009c2e:	f7f6 fc8f 	bl	8000550 <__aeabi_dmul>
 8009c32:	4604      	mov	r4, r0
 8009c34:	460d      	mov	r5, r1
 8009c36:	ec45 4b10 	vmov	d0, r4, r5
 8009c3a:	f001 f80d 	bl	800ac58 <__ieee754_sqrt>
 8009c3e:	a34e      	add	r3, pc, #312	; (adr r3, 8009d78 <__ieee754_acos+0x458>)
 8009c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c44:	4620      	mov	r0, r4
 8009c46:	4629      	mov	r1, r5
 8009c48:	ec59 8b10 	vmov	r8, r9, d0
 8009c4c:	f7f6 fc80 	bl	8000550 <__aeabi_dmul>
 8009c50:	a34b      	add	r3, pc, #300	; (adr r3, 8009d80 <__ieee754_acos+0x460>)
 8009c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c56:	f7f6 fac5 	bl	80001e4 <__adddf3>
 8009c5a:	4622      	mov	r2, r4
 8009c5c:	462b      	mov	r3, r5
 8009c5e:	f7f6 fc77 	bl	8000550 <__aeabi_dmul>
 8009c62:	a349      	add	r3, pc, #292	; (adr r3, 8009d88 <__ieee754_acos+0x468>)
 8009c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c68:	f7f6 faba 	bl	80001e0 <__aeabi_dsub>
 8009c6c:	4622      	mov	r2, r4
 8009c6e:	462b      	mov	r3, r5
 8009c70:	f7f6 fc6e 	bl	8000550 <__aeabi_dmul>
 8009c74:	a346      	add	r3, pc, #280	; (adr r3, 8009d90 <__ieee754_acos+0x470>)
 8009c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c7a:	f7f6 fab3 	bl	80001e4 <__adddf3>
 8009c7e:	4622      	mov	r2, r4
 8009c80:	462b      	mov	r3, r5
 8009c82:	f7f6 fc65 	bl	8000550 <__aeabi_dmul>
 8009c86:	a344      	add	r3, pc, #272	; (adr r3, 8009d98 <__ieee754_acos+0x478>)
 8009c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c8c:	f7f6 faa8 	bl	80001e0 <__aeabi_dsub>
 8009c90:	4622      	mov	r2, r4
 8009c92:	462b      	mov	r3, r5
 8009c94:	f7f6 fc5c 	bl	8000550 <__aeabi_dmul>
 8009c98:	a341      	add	r3, pc, #260	; (adr r3, 8009da0 <__ieee754_acos+0x480>)
 8009c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c9e:	f7f6 faa1 	bl	80001e4 <__adddf3>
 8009ca2:	4622      	mov	r2, r4
 8009ca4:	462b      	mov	r3, r5
 8009ca6:	f7f6 fc53 	bl	8000550 <__aeabi_dmul>
 8009caa:	a33f      	add	r3, pc, #252	; (adr r3, 8009da8 <__ieee754_acos+0x488>)
 8009cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cb0:	4682      	mov	sl, r0
 8009cb2:	468b      	mov	fp, r1
 8009cb4:	4620      	mov	r0, r4
 8009cb6:	4629      	mov	r1, r5
 8009cb8:	f7f6 fc4a 	bl	8000550 <__aeabi_dmul>
 8009cbc:	a33c      	add	r3, pc, #240	; (adr r3, 8009db0 <__ieee754_acos+0x490>)
 8009cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cc2:	f7f6 fa8d 	bl	80001e0 <__aeabi_dsub>
 8009cc6:	4622      	mov	r2, r4
 8009cc8:	462b      	mov	r3, r5
 8009cca:	f7f6 fc41 	bl	8000550 <__aeabi_dmul>
 8009cce:	a33a      	add	r3, pc, #232	; (adr r3, 8009db8 <__ieee754_acos+0x498>)
 8009cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cd4:	f7f6 fa86 	bl	80001e4 <__adddf3>
 8009cd8:	4622      	mov	r2, r4
 8009cda:	462b      	mov	r3, r5
 8009cdc:	f7f6 fc38 	bl	8000550 <__aeabi_dmul>
 8009ce0:	a337      	add	r3, pc, #220	; (adr r3, 8009dc0 <__ieee754_acos+0x4a0>)
 8009ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ce6:	f7f6 fa7b 	bl	80001e0 <__aeabi_dsub>
 8009cea:	4622      	mov	r2, r4
 8009cec:	462b      	mov	r3, r5
 8009cee:	f7f6 fc2f 	bl	8000550 <__aeabi_dmul>
 8009cf2:	4b39      	ldr	r3, [pc, #228]	; (8009dd8 <__ieee754_acos+0x4b8>)
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	f7f6 fa75 	bl	80001e4 <__adddf3>
 8009cfa:	4602      	mov	r2, r0
 8009cfc:	460b      	mov	r3, r1
 8009cfe:	4650      	mov	r0, sl
 8009d00:	4659      	mov	r1, fp
 8009d02:	f7f6 fd4f 	bl	80007a4 <__aeabi_ddiv>
 8009d06:	4642      	mov	r2, r8
 8009d08:	464b      	mov	r3, r9
 8009d0a:	f7f6 fc21 	bl	8000550 <__aeabi_dmul>
 8009d0e:	2600      	movs	r6, #0
 8009d10:	4682      	mov	sl, r0
 8009d12:	468b      	mov	fp, r1
 8009d14:	4632      	mov	r2, r6
 8009d16:	464b      	mov	r3, r9
 8009d18:	4630      	mov	r0, r6
 8009d1a:	4649      	mov	r1, r9
 8009d1c:	f7f6 fc18 	bl	8000550 <__aeabi_dmul>
 8009d20:	4602      	mov	r2, r0
 8009d22:	460b      	mov	r3, r1
 8009d24:	4620      	mov	r0, r4
 8009d26:	4629      	mov	r1, r5
 8009d28:	f7f6 fa5a 	bl	80001e0 <__aeabi_dsub>
 8009d2c:	4632      	mov	r2, r6
 8009d2e:	4604      	mov	r4, r0
 8009d30:	460d      	mov	r5, r1
 8009d32:	464b      	mov	r3, r9
 8009d34:	4640      	mov	r0, r8
 8009d36:	4649      	mov	r1, r9
 8009d38:	f7f6 fa54 	bl	80001e4 <__adddf3>
 8009d3c:	4602      	mov	r2, r0
 8009d3e:	460b      	mov	r3, r1
 8009d40:	4620      	mov	r0, r4
 8009d42:	4629      	mov	r1, r5
 8009d44:	f7f6 fd2e 	bl	80007a4 <__aeabi_ddiv>
 8009d48:	4602      	mov	r2, r0
 8009d4a:	460b      	mov	r3, r1
 8009d4c:	4650      	mov	r0, sl
 8009d4e:	4659      	mov	r1, fp
 8009d50:	f7f6 fa48 	bl	80001e4 <__adddf3>
 8009d54:	4632      	mov	r2, r6
 8009d56:	464b      	mov	r3, r9
 8009d58:	f7f6 fa44 	bl	80001e4 <__adddf3>
 8009d5c:	4602      	mov	r2, r0
 8009d5e:	460b      	mov	r3, r1
 8009d60:	f7f6 fa40 	bl	80001e4 <__adddf3>
 8009d64:	e5fe      	b.n	8009964 <__ieee754_acos+0x44>
 8009d66:	ed9f 0b18 	vldr	d0, [pc, #96]	; 8009dc8 <__ieee754_acos+0x4a8>
 8009d6a:	e5ed      	b.n	8009948 <__ieee754_acos+0x28>
 8009d6c:	ed9f 0b18 	vldr	d0, [pc, #96]	; 8009dd0 <__ieee754_acos+0x4b0>
 8009d70:	e5ea      	b.n	8009948 <__ieee754_acos+0x28>
 8009d72:	bf00      	nop
 8009d74:	f3af 8000 	nop.w
 8009d78:	0dfdf709 	.word	0x0dfdf709
 8009d7c:	3f023de1 	.word	0x3f023de1
 8009d80:	7501b288 	.word	0x7501b288
 8009d84:	3f49efe0 	.word	0x3f49efe0
 8009d88:	b5688f3b 	.word	0xb5688f3b
 8009d8c:	3fa48228 	.word	0x3fa48228
 8009d90:	0e884455 	.word	0x0e884455
 8009d94:	3fc9c155 	.word	0x3fc9c155
 8009d98:	03eb6f7d 	.word	0x03eb6f7d
 8009d9c:	3fd4d612 	.word	0x3fd4d612
 8009da0:	55555555 	.word	0x55555555
 8009da4:	3fc55555 	.word	0x3fc55555
 8009da8:	b12e9282 	.word	0xb12e9282
 8009dac:	3fb3b8c5 	.word	0x3fb3b8c5
 8009db0:	1b8d0159 	.word	0x1b8d0159
 8009db4:	3fe6066c 	.word	0x3fe6066c
 8009db8:	9c598ac8 	.word	0x9c598ac8
 8009dbc:	40002ae5 	.word	0x40002ae5
 8009dc0:	1c8a2d4b 	.word	0x1c8a2d4b
 8009dc4:	40033a27 	.word	0x40033a27
	...
 8009dd0:	54442d18 	.word	0x54442d18
 8009dd4:	3ff921fb 	.word	0x3ff921fb
 8009dd8:	3ff00000 	.word	0x3ff00000
 8009ddc:	3fe00000 	.word	0x3fe00000

08009de0 <__ieee754_pow>:
 8009de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009de4:	ed2d 8b06 	vpush	{d8-d10}
 8009de8:	b089      	sub	sp, #36	; 0x24
 8009dea:	ed8d 1b00 	vstr	d1, [sp]
 8009dee:	e9dd 2900 	ldrd	r2, r9, [sp]
 8009df2:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8009df6:	ea58 0102 	orrs.w	r1, r8, r2
 8009dfa:	ec57 6b10 	vmov	r6, r7, d0
 8009dfe:	d115      	bne.n	8009e2c <__ieee754_pow+0x4c>
 8009e00:	19b3      	adds	r3, r6, r6
 8009e02:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8009e06:	4152      	adcs	r2, r2
 8009e08:	4299      	cmp	r1, r3
 8009e0a:	4b89      	ldr	r3, [pc, #548]	; (800a030 <__ieee754_pow+0x250>)
 8009e0c:	4193      	sbcs	r3, r2
 8009e0e:	f080 84d2 	bcs.w	800a7b6 <__ieee754_pow+0x9d6>
 8009e12:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e16:	4630      	mov	r0, r6
 8009e18:	4639      	mov	r1, r7
 8009e1a:	f7f6 f9e3 	bl	80001e4 <__adddf3>
 8009e1e:	ec41 0b10 	vmov	d0, r0, r1
 8009e22:	b009      	add	sp, #36	; 0x24
 8009e24:	ecbd 8b06 	vpop	{d8-d10}
 8009e28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e2c:	4b81      	ldr	r3, [pc, #516]	; (800a034 <__ieee754_pow+0x254>)
 8009e2e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8009e32:	429c      	cmp	r4, r3
 8009e34:	ee10 aa10 	vmov	sl, s0
 8009e38:	463d      	mov	r5, r7
 8009e3a:	dc06      	bgt.n	8009e4a <__ieee754_pow+0x6a>
 8009e3c:	d101      	bne.n	8009e42 <__ieee754_pow+0x62>
 8009e3e:	2e00      	cmp	r6, #0
 8009e40:	d1e7      	bne.n	8009e12 <__ieee754_pow+0x32>
 8009e42:	4598      	cmp	r8, r3
 8009e44:	dc01      	bgt.n	8009e4a <__ieee754_pow+0x6a>
 8009e46:	d10f      	bne.n	8009e68 <__ieee754_pow+0x88>
 8009e48:	b172      	cbz	r2, 8009e68 <__ieee754_pow+0x88>
 8009e4a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8009e4e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8009e52:	ea55 050a 	orrs.w	r5, r5, sl
 8009e56:	d1dc      	bne.n	8009e12 <__ieee754_pow+0x32>
 8009e58:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009e5c:	18db      	adds	r3, r3, r3
 8009e5e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8009e62:	4152      	adcs	r2, r2
 8009e64:	429d      	cmp	r5, r3
 8009e66:	e7d0      	b.n	8009e0a <__ieee754_pow+0x2a>
 8009e68:	2d00      	cmp	r5, #0
 8009e6a:	da3b      	bge.n	8009ee4 <__ieee754_pow+0x104>
 8009e6c:	4b72      	ldr	r3, [pc, #456]	; (800a038 <__ieee754_pow+0x258>)
 8009e6e:	4598      	cmp	r8, r3
 8009e70:	dc51      	bgt.n	8009f16 <__ieee754_pow+0x136>
 8009e72:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8009e76:	4598      	cmp	r8, r3
 8009e78:	f340 84ac 	ble.w	800a7d4 <__ieee754_pow+0x9f4>
 8009e7c:	ea4f 5328 	mov.w	r3, r8, asr #20
 8009e80:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009e84:	2b14      	cmp	r3, #20
 8009e86:	dd0f      	ble.n	8009ea8 <__ieee754_pow+0xc8>
 8009e88:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8009e8c:	fa22 f103 	lsr.w	r1, r2, r3
 8009e90:	fa01 f303 	lsl.w	r3, r1, r3
 8009e94:	4293      	cmp	r3, r2
 8009e96:	f040 849d 	bne.w	800a7d4 <__ieee754_pow+0x9f4>
 8009e9a:	f001 0101 	and.w	r1, r1, #1
 8009e9e:	f1c1 0302 	rsb	r3, r1, #2
 8009ea2:	9304      	str	r3, [sp, #16]
 8009ea4:	b182      	cbz	r2, 8009ec8 <__ieee754_pow+0xe8>
 8009ea6:	e05f      	b.n	8009f68 <__ieee754_pow+0x188>
 8009ea8:	2a00      	cmp	r2, #0
 8009eaa:	d15b      	bne.n	8009f64 <__ieee754_pow+0x184>
 8009eac:	f1c3 0314 	rsb	r3, r3, #20
 8009eb0:	fa48 f103 	asr.w	r1, r8, r3
 8009eb4:	fa01 f303 	lsl.w	r3, r1, r3
 8009eb8:	4543      	cmp	r3, r8
 8009eba:	f040 8488 	bne.w	800a7ce <__ieee754_pow+0x9ee>
 8009ebe:	f001 0101 	and.w	r1, r1, #1
 8009ec2:	f1c1 0302 	rsb	r3, r1, #2
 8009ec6:	9304      	str	r3, [sp, #16]
 8009ec8:	4b5c      	ldr	r3, [pc, #368]	; (800a03c <__ieee754_pow+0x25c>)
 8009eca:	4598      	cmp	r8, r3
 8009ecc:	d132      	bne.n	8009f34 <__ieee754_pow+0x154>
 8009ece:	f1b9 0f00 	cmp.w	r9, #0
 8009ed2:	f280 8478 	bge.w	800a7c6 <__ieee754_pow+0x9e6>
 8009ed6:	4959      	ldr	r1, [pc, #356]	; (800a03c <__ieee754_pow+0x25c>)
 8009ed8:	4632      	mov	r2, r6
 8009eda:	463b      	mov	r3, r7
 8009edc:	2000      	movs	r0, #0
 8009ede:	f7f6 fc61 	bl	80007a4 <__aeabi_ddiv>
 8009ee2:	e79c      	b.n	8009e1e <__ieee754_pow+0x3e>
 8009ee4:	2300      	movs	r3, #0
 8009ee6:	9304      	str	r3, [sp, #16]
 8009ee8:	2a00      	cmp	r2, #0
 8009eea:	d13d      	bne.n	8009f68 <__ieee754_pow+0x188>
 8009eec:	4b51      	ldr	r3, [pc, #324]	; (800a034 <__ieee754_pow+0x254>)
 8009eee:	4598      	cmp	r8, r3
 8009ef0:	d1ea      	bne.n	8009ec8 <__ieee754_pow+0xe8>
 8009ef2:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8009ef6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8009efa:	ea53 030a 	orrs.w	r3, r3, sl
 8009efe:	f000 845a 	beq.w	800a7b6 <__ieee754_pow+0x9d6>
 8009f02:	4b4f      	ldr	r3, [pc, #316]	; (800a040 <__ieee754_pow+0x260>)
 8009f04:	429c      	cmp	r4, r3
 8009f06:	dd08      	ble.n	8009f1a <__ieee754_pow+0x13a>
 8009f08:	f1b9 0f00 	cmp.w	r9, #0
 8009f0c:	f2c0 8457 	blt.w	800a7be <__ieee754_pow+0x9de>
 8009f10:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009f14:	e783      	b.n	8009e1e <__ieee754_pow+0x3e>
 8009f16:	2302      	movs	r3, #2
 8009f18:	e7e5      	b.n	8009ee6 <__ieee754_pow+0x106>
 8009f1a:	f1b9 0f00 	cmp.w	r9, #0
 8009f1e:	f04f 0000 	mov.w	r0, #0
 8009f22:	f04f 0100 	mov.w	r1, #0
 8009f26:	f6bf af7a 	bge.w	8009e1e <__ieee754_pow+0x3e>
 8009f2a:	e9dd 0300 	ldrd	r0, r3, [sp]
 8009f2e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8009f32:	e774      	b.n	8009e1e <__ieee754_pow+0x3e>
 8009f34:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8009f38:	d106      	bne.n	8009f48 <__ieee754_pow+0x168>
 8009f3a:	4632      	mov	r2, r6
 8009f3c:	463b      	mov	r3, r7
 8009f3e:	4630      	mov	r0, r6
 8009f40:	4639      	mov	r1, r7
 8009f42:	f7f6 fb05 	bl	8000550 <__aeabi_dmul>
 8009f46:	e76a      	b.n	8009e1e <__ieee754_pow+0x3e>
 8009f48:	4b3e      	ldr	r3, [pc, #248]	; (800a044 <__ieee754_pow+0x264>)
 8009f4a:	4599      	cmp	r9, r3
 8009f4c:	d10c      	bne.n	8009f68 <__ieee754_pow+0x188>
 8009f4e:	2d00      	cmp	r5, #0
 8009f50:	db0a      	blt.n	8009f68 <__ieee754_pow+0x188>
 8009f52:	ec47 6b10 	vmov	d0, r6, r7
 8009f56:	b009      	add	sp, #36	; 0x24
 8009f58:	ecbd 8b06 	vpop	{d8-d10}
 8009f5c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f60:	f000 be7a 	b.w	800ac58 <__ieee754_sqrt>
 8009f64:	2300      	movs	r3, #0
 8009f66:	9304      	str	r3, [sp, #16]
 8009f68:	ec47 6b10 	vmov	d0, r6, r7
 8009f6c:	f001 fc2e 	bl	800b7cc <fabs>
 8009f70:	ec51 0b10 	vmov	r0, r1, d0
 8009f74:	f1ba 0f00 	cmp.w	sl, #0
 8009f78:	d129      	bne.n	8009fce <__ieee754_pow+0x1ee>
 8009f7a:	b124      	cbz	r4, 8009f86 <__ieee754_pow+0x1a6>
 8009f7c:	4b2f      	ldr	r3, [pc, #188]	; (800a03c <__ieee754_pow+0x25c>)
 8009f7e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8009f82:	429a      	cmp	r2, r3
 8009f84:	d123      	bne.n	8009fce <__ieee754_pow+0x1ee>
 8009f86:	f1b9 0f00 	cmp.w	r9, #0
 8009f8a:	da05      	bge.n	8009f98 <__ieee754_pow+0x1b8>
 8009f8c:	4602      	mov	r2, r0
 8009f8e:	460b      	mov	r3, r1
 8009f90:	2000      	movs	r0, #0
 8009f92:	492a      	ldr	r1, [pc, #168]	; (800a03c <__ieee754_pow+0x25c>)
 8009f94:	f7f6 fc06 	bl	80007a4 <__aeabi_ddiv>
 8009f98:	2d00      	cmp	r5, #0
 8009f9a:	f6bf af40 	bge.w	8009e1e <__ieee754_pow+0x3e>
 8009f9e:	9b04      	ldr	r3, [sp, #16]
 8009fa0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8009fa4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8009fa8:	4323      	orrs	r3, r4
 8009faa:	d108      	bne.n	8009fbe <__ieee754_pow+0x1de>
 8009fac:	4602      	mov	r2, r0
 8009fae:	460b      	mov	r3, r1
 8009fb0:	4610      	mov	r0, r2
 8009fb2:	4619      	mov	r1, r3
 8009fb4:	f7f6 f914 	bl	80001e0 <__aeabi_dsub>
 8009fb8:	4602      	mov	r2, r0
 8009fba:	460b      	mov	r3, r1
 8009fbc:	e78f      	b.n	8009ede <__ieee754_pow+0xfe>
 8009fbe:	9b04      	ldr	r3, [sp, #16]
 8009fc0:	2b01      	cmp	r3, #1
 8009fc2:	f47f af2c 	bne.w	8009e1e <__ieee754_pow+0x3e>
 8009fc6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009fca:	4619      	mov	r1, r3
 8009fcc:	e727      	b.n	8009e1e <__ieee754_pow+0x3e>
 8009fce:	0feb      	lsrs	r3, r5, #31
 8009fd0:	3b01      	subs	r3, #1
 8009fd2:	9306      	str	r3, [sp, #24]
 8009fd4:	9a06      	ldr	r2, [sp, #24]
 8009fd6:	9b04      	ldr	r3, [sp, #16]
 8009fd8:	4313      	orrs	r3, r2
 8009fda:	d102      	bne.n	8009fe2 <__ieee754_pow+0x202>
 8009fdc:	4632      	mov	r2, r6
 8009fde:	463b      	mov	r3, r7
 8009fe0:	e7e6      	b.n	8009fb0 <__ieee754_pow+0x1d0>
 8009fe2:	4b19      	ldr	r3, [pc, #100]	; (800a048 <__ieee754_pow+0x268>)
 8009fe4:	4598      	cmp	r8, r3
 8009fe6:	f340 80fb 	ble.w	800a1e0 <__ieee754_pow+0x400>
 8009fea:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8009fee:	4598      	cmp	r8, r3
 8009ff0:	4b13      	ldr	r3, [pc, #76]	; (800a040 <__ieee754_pow+0x260>)
 8009ff2:	dd0c      	ble.n	800a00e <__ieee754_pow+0x22e>
 8009ff4:	429c      	cmp	r4, r3
 8009ff6:	dc0f      	bgt.n	800a018 <__ieee754_pow+0x238>
 8009ff8:	f1b9 0f00 	cmp.w	r9, #0
 8009ffc:	da0f      	bge.n	800a01e <__ieee754_pow+0x23e>
 8009ffe:	2000      	movs	r0, #0
 800a000:	b009      	add	sp, #36	; 0x24
 800a002:	ecbd 8b06 	vpop	{d8-d10}
 800a006:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a00a:	f001 bbd6 	b.w	800b7ba <__math_oflow>
 800a00e:	429c      	cmp	r4, r3
 800a010:	dbf2      	blt.n	8009ff8 <__ieee754_pow+0x218>
 800a012:	4b0a      	ldr	r3, [pc, #40]	; (800a03c <__ieee754_pow+0x25c>)
 800a014:	429c      	cmp	r4, r3
 800a016:	dd19      	ble.n	800a04c <__ieee754_pow+0x26c>
 800a018:	f1b9 0f00 	cmp.w	r9, #0
 800a01c:	dcef      	bgt.n	8009ffe <__ieee754_pow+0x21e>
 800a01e:	2000      	movs	r0, #0
 800a020:	b009      	add	sp, #36	; 0x24
 800a022:	ecbd 8b06 	vpop	{d8-d10}
 800a026:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a02a:	f001 bbbd 	b.w	800b7a8 <__math_uflow>
 800a02e:	bf00      	nop
 800a030:	fff00000 	.word	0xfff00000
 800a034:	7ff00000 	.word	0x7ff00000
 800a038:	433fffff 	.word	0x433fffff
 800a03c:	3ff00000 	.word	0x3ff00000
 800a040:	3fefffff 	.word	0x3fefffff
 800a044:	3fe00000 	.word	0x3fe00000
 800a048:	41e00000 	.word	0x41e00000
 800a04c:	4b60      	ldr	r3, [pc, #384]	; (800a1d0 <__ieee754_pow+0x3f0>)
 800a04e:	2200      	movs	r2, #0
 800a050:	f7f6 f8c6 	bl	80001e0 <__aeabi_dsub>
 800a054:	a354      	add	r3, pc, #336	; (adr r3, 800a1a8 <__ieee754_pow+0x3c8>)
 800a056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a05a:	4604      	mov	r4, r0
 800a05c:	460d      	mov	r5, r1
 800a05e:	f7f6 fa77 	bl	8000550 <__aeabi_dmul>
 800a062:	a353      	add	r3, pc, #332	; (adr r3, 800a1b0 <__ieee754_pow+0x3d0>)
 800a064:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a068:	4606      	mov	r6, r0
 800a06a:	460f      	mov	r7, r1
 800a06c:	4620      	mov	r0, r4
 800a06e:	4629      	mov	r1, r5
 800a070:	f7f6 fa6e 	bl	8000550 <__aeabi_dmul>
 800a074:	4b57      	ldr	r3, [pc, #348]	; (800a1d4 <__ieee754_pow+0x3f4>)
 800a076:	4682      	mov	sl, r0
 800a078:	468b      	mov	fp, r1
 800a07a:	2200      	movs	r2, #0
 800a07c:	4620      	mov	r0, r4
 800a07e:	4629      	mov	r1, r5
 800a080:	f7f6 fa66 	bl	8000550 <__aeabi_dmul>
 800a084:	4602      	mov	r2, r0
 800a086:	460b      	mov	r3, r1
 800a088:	a14b      	add	r1, pc, #300	; (adr r1, 800a1b8 <__ieee754_pow+0x3d8>)
 800a08a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a08e:	f7f6 f8a7 	bl	80001e0 <__aeabi_dsub>
 800a092:	4622      	mov	r2, r4
 800a094:	462b      	mov	r3, r5
 800a096:	f7f6 fa5b 	bl	8000550 <__aeabi_dmul>
 800a09a:	4602      	mov	r2, r0
 800a09c:	460b      	mov	r3, r1
 800a09e:	2000      	movs	r0, #0
 800a0a0:	494d      	ldr	r1, [pc, #308]	; (800a1d8 <__ieee754_pow+0x3f8>)
 800a0a2:	f7f6 f89d 	bl	80001e0 <__aeabi_dsub>
 800a0a6:	4622      	mov	r2, r4
 800a0a8:	4680      	mov	r8, r0
 800a0aa:	4689      	mov	r9, r1
 800a0ac:	462b      	mov	r3, r5
 800a0ae:	4620      	mov	r0, r4
 800a0b0:	4629      	mov	r1, r5
 800a0b2:	f7f6 fa4d 	bl	8000550 <__aeabi_dmul>
 800a0b6:	4602      	mov	r2, r0
 800a0b8:	460b      	mov	r3, r1
 800a0ba:	4640      	mov	r0, r8
 800a0bc:	4649      	mov	r1, r9
 800a0be:	f7f6 fa47 	bl	8000550 <__aeabi_dmul>
 800a0c2:	a33f      	add	r3, pc, #252	; (adr r3, 800a1c0 <__ieee754_pow+0x3e0>)
 800a0c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0c8:	f7f6 fa42 	bl	8000550 <__aeabi_dmul>
 800a0cc:	4602      	mov	r2, r0
 800a0ce:	460b      	mov	r3, r1
 800a0d0:	4650      	mov	r0, sl
 800a0d2:	4659      	mov	r1, fp
 800a0d4:	f7f6 f884 	bl	80001e0 <__aeabi_dsub>
 800a0d8:	4602      	mov	r2, r0
 800a0da:	460b      	mov	r3, r1
 800a0dc:	4680      	mov	r8, r0
 800a0de:	4689      	mov	r9, r1
 800a0e0:	4630      	mov	r0, r6
 800a0e2:	4639      	mov	r1, r7
 800a0e4:	f7f6 f87e 	bl	80001e4 <__adddf3>
 800a0e8:	2000      	movs	r0, #0
 800a0ea:	4632      	mov	r2, r6
 800a0ec:	463b      	mov	r3, r7
 800a0ee:	4604      	mov	r4, r0
 800a0f0:	460d      	mov	r5, r1
 800a0f2:	f7f6 f875 	bl	80001e0 <__aeabi_dsub>
 800a0f6:	4602      	mov	r2, r0
 800a0f8:	460b      	mov	r3, r1
 800a0fa:	4640      	mov	r0, r8
 800a0fc:	4649      	mov	r1, r9
 800a0fe:	f7f6 f86f 	bl	80001e0 <__aeabi_dsub>
 800a102:	9b04      	ldr	r3, [sp, #16]
 800a104:	9a06      	ldr	r2, [sp, #24]
 800a106:	3b01      	subs	r3, #1
 800a108:	4313      	orrs	r3, r2
 800a10a:	4682      	mov	sl, r0
 800a10c:	468b      	mov	fp, r1
 800a10e:	f040 81e7 	bne.w	800a4e0 <__ieee754_pow+0x700>
 800a112:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800a1c8 <__ieee754_pow+0x3e8>
 800a116:	eeb0 8a47 	vmov.f32	s16, s14
 800a11a:	eef0 8a67 	vmov.f32	s17, s15
 800a11e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a122:	2600      	movs	r6, #0
 800a124:	4632      	mov	r2, r6
 800a126:	463b      	mov	r3, r7
 800a128:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a12c:	f7f6 f858 	bl	80001e0 <__aeabi_dsub>
 800a130:	4622      	mov	r2, r4
 800a132:	462b      	mov	r3, r5
 800a134:	f7f6 fa0c 	bl	8000550 <__aeabi_dmul>
 800a138:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a13c:	4680      	mov	r8, r0
 800a13e:	4689      	mov	r9, r1
 800a140:	4650      	mov	r0, sl
 800a142:	4659      	mov	r1, fp
 800a144:	f7f6 fa04 	bl	8000550 <__aeabi_dmul>
 800a148:	4602      	mov	r2, r0
 800a14a:	460b      	mov	r3, r1
 800a14c:	4640      	mov	r0, r8
 800a14e:	4649      	mov	r1, r9
 800a150:	f7f6 f848 	bl	80001e4 <__adddf3>
 800a154:	4632      	mov	r2, r6
 800a156:	463b      	mov	r3, r7
 800a158:	4680      	mov	r8, r0
 800a15a:	4689      	mov	r9, r1
 800a15c:	4620      	mov	r0, r4
 800a15e:	4629      	mov	r1, r5
 800a160:	f7f6 f9f6 	bl	8000550 <__aeabi_dmul>
 800a164:	460b      	mov	r3, r1
 800a166:	4604      	mov	r4, r0
 800a168:	460d      	mov	r5, r1
 800a16a:	4602      	mov	r2, r0
 800a16c:	4649      	mov	r1, r9
 800a16e:	4640      	mov	r0, r8
 800a170:	f7f6 f838 	bl	80001e4 <__adddf3>
 800a174:	4b19      	ldr	r3, [pc, #100]	; (800a1dc <__ieee754_pow+0x3fc>)
 800a176:	4299      	cmp	r1, r3
 800a178:	ec45 4b19 	vmov	d9, r4, r5
 800a17c:	4606      	mov	r6, r0
 800a17e:	460f      	mov	r7, r1
 800a180:	468b      	mov	fp, r1
 800a182:	f340 82f1 	ble.w	800a768 <__ieee754_pow+0x988>
 800a186:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800a18a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800a18e:	4303      	orrs	r3, r0
 800a190:	f000 81e4 	beq.w	800a55c <__ieee754_pow+0x77c>
 800a194:	ec51 0b18 	vmov	r0, r1, d8
 800a198:	2200      	movs	r2, #0
 800a19a:	2300      	movs	r3, #0
 800a19c:	f7f6 fc4a 	bl	8000a34 <__aeabi_dcmplt>
 800a1a0:	3800      	subs	r0, #0
 800a1a2:	bf18      	it	ne
 800a1a4:	2001      	movne	r0, #1
 800a1a6:	e72b      	b.n	800a000 <__ieee754_pow+0x220>
 800a1a8:	60000000 	.word	0x60000000
 800a1ac:	3ff71547 	.word	0x3ff71547
 800a1b0:	f85ddf44 	.word	0xf85ddf44
 800a1b4:	3e54ae0b 	.word	0x3e54ae0b
 800a1b8:	55555555 	.word	0x55555555
 800a1bc:	3fd55555 	.word	0x3fd55555
 800a1c0:	652b82fe 	.word	0x652b82fe
 800a1c4:	3ff71547 	.word	0x3ff71547
 800a1c8:	00000000 	.word	0x00000000
 800a1cc:	bff00000 	.word	0xbff00000
 800a1d0:	3ff00000 	.word	0x3ff00000
 800a1d4:	3fd00000 	.word	0x3fd00000
 800a1d8:	3fe00000 	.word	0x3fe00000
 800a1dc:	408fffff 	.word	0x408fffff
 800a1e0:	4bd5      	ldr	r3, [pc, #852]	; (800a538 <__ieee754_pow+0x758>)
 800a1e2:	402b      	ands	r3, r5
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	b92b      	cbnz	r3, 800a1f4 <__ieee754_pow+0x414>
 800a1e8:	4bd4      	ldr	r3, [pc, #848]	; (800a53c <__ieee754_pow+0x75c>)
 800a1ea:	f7f6 f9b1 	bl	8000550 <__aeabi_dmul>
 800a1ee:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800a1f2:	460c      	mov	r4, r1
 800a1f4:	1523      	asrs	r3, r4, #20
 800a1f6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a1fa:	4413      	add	r3, r2
 800a1fc:	9305      	str	r3, [sp, #20]
 800a1fe:	4bd0      	ldr	r3, [pc, #832]	; (800a540 <__ieee754_pow+0x760>)
 800a200:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800a204:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800a208:	429c      	cmp	r4, r3
 800a20a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800a20e:	dd08      	ble.n	800a222 <__ieee754_pow+0x442>
 800a210:	4bcc      	ldr	r3, [pc, #816]	; (800a544 <__ieee754_pow+0x764>)
 800a212:	429c      	cmp	r4, r3
 800a214:	f340 8162 	ble.w	800a4dc <__ieee754_pow+0x6fc>
 800a218:	9b05      	ldr	r3, [sp, #20]
 800a21a:	3301      	adds	r3, #1
 800a21c:	9305      	str	r3, [sp, #20]
 800a21e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800a222:	2400      	movs	r4, #0
 800a224:	00e3      	lsls	r3, r4, #3
 800a226:	9307      	str	r3, [sp, #28]
 800a228:	4bc7      	ldr	r3, [pc, #796]	; (800a548 <__ieee754_pow+0x768>)
 800a22a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a22e:	ed93 7b00 	vldr	d7, [r3]
 800a232:	4629      	mov	r1, r5
 800a234:	ec53 2b17 	vmov	r2, r3, d7
 800a238:	eeb0 9a47 	vmov.f32	s18, s14
 800a23c:	eef0 9a67 	vmov.f32	s19, s15
 800a240:	4682      	mov	sl, r0
 800a242:	f7f5 ffcd 	bl	80001e0 <__aeabi_dsub>
 800a246:	4652      	mov	r2, sl
 800a248:	4606      	mov	r6, r0
 800a24a:	460f      	mov	r7, r1
 800a24c:	462b      	mov	r3, r5
 800a24e:	ec51 0b19 	vmov	r0, r1, d9
 800a252:	f7f5 ffc7 	bl	80001e4 <__adddf3>
 800a256:	4602      	mov	r2, r0
 800a258:	460b      	mov	r3, r1
 800a25a:	2000      	movs	r0, #0
 800a25c:	49bb      	ldr	r1, [pc, #748]	; (800a54c <__ieee754_pow+0x76c>)
 800a25e:	f7f6 faa1 	bl	80007a4 <__aeabi_ddiv>
 800a262:	ec41 0b1a 	vmov	d10, r0, r1
 800a266:	4602      	mov	r2, r0
 800a268:	460b      	mov	r3, r1
 800a26a:	4630      	mov	r0, r6
 800a26c:	4639      	mov	r1, r7
 800a26e:	f7f6 f96f 	bl	8000550 <__aeabi_dmul>
 800a272:	2300      	movs	r3, #0
 800a274:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a278:	9302      	str	r3, [sp, #8]
 800a27a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a27e:	46ab      	mov	fp, r5
 800a280:	106d      	asrs	r5, r5, #1
 800a282:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800a286:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800a28a:	ec41 0b18 	vmov	d8, r0, r1
 800a28e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800a292:	2200      	movs	r2, #0
 800a294:	4640      	mov	r0, r8
 800a296:	4649      	mov	r1, r9
 800a298:	4614      	mov	r4, r2
 800a29a:	461d      	mov	r5, r3
 800a29c:	f7f6 f958 	bl	8000550 <__aeabi_dmul>
 800a2a0:	4602      	mov	r2, r0
 800a2a2:	460b      	mov	r3, r1
 800a2a4:	4630      	mov	r0, r6
 800a2a6:	4639      	mov	r1, r7
 800a2a8:	f7f5 ff9a 	bl	80001e0 <__aeabi_dsub>
 800a2ac:	ec53 2b19 	vmov	r2, r3, d9
 800a2b0:	4606      	mov	r6, r0
 800a2b2:	460f      	mov	r7, r1
 800a2b4:	4620      	mov	r0, r4
 800a2b6:	4629      	mov	r1, r5
 800a2b8:	f7f5 ff92 	bl	80001e0 <__aeabi_dsub>
 800a2bc:	4602      	mov	r2, r0
 800a2be:	460b      	mov	r3, r1
 800a2c0:	4650      	mov	r0, sl
 800a2c2:	4659      	mov	r1, fp
 800a2c4:	f7f5 ff8c 	bl	80001e0 <__aeabi_dsub>
 800a2c8:	4642      	mov	r2, r8
 800a2ca:	464b      	mov	r3, r9
 800a2cc:	f7f6 f940 	bl	8000550 <__aeabi_dmul>
 800a2d0:	4602      	mov	r2, r0
 800a2d2:	460b      	mov	r3, r1
 800a2d4:	4630      	mov	r0, r6
 800a2d6:	4639      	mov	r1, r7
 800a2d8:	f7f5 ff82 	bl	80001e0 <__aeabi_dsub>
 800a2dc:	ec53 2b1a 	vmov	r2, r3, d10
 800a2e0:	f7f6 f936 	bl	8000550 <__aeabi_dmul>
 800a2e4:	ec53 2b18 	vmov	r2, r3, d8
 800a2e8:	ec41 0b19 	vmov	d9, r0, r1
 800a2ec:	ec51 0b18 	vmov	r0, r1, d8
 800a2f0:	f7f6 f92e 	bl	8000550 <__aeabi_dmul>
 800a2f4:	a37c      	add	r3, pc, #496	; (adr r3, 800a4e8 <__ieee754_pow+0x708>)
 800a2f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2fa:	4604      	mov	r4, r0
 800a2fc:	460d      	mov	r5, r1
 800a2fe:	f7f6 f927 	bl	8000550 <__aeabi_dmul>
 800a302:	a37b      	add	r3, pc, #492	; (adr r3, 800a4f0 <__ieee754_pow+0x710>)
 800a304:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a308:	f7f5 ff6c 	bl	80001e4 <__adddf3>
 800a30c:	4622      	mov	r2, r4
 800a30e:	462b      	mov	r3, r5
 800a310:	f7f6 f91e 	bl	8000550 <__aeabi_dmul>
 800a314:	a378      	add	r3, pc, #480	; (adr r3, 800a4f8 <__ieee754_pow+0x718>)
 800a316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a31a:	f7f5 ff63 	bl	80001e4 <__adddf3>
 800a31e:	4622      	mov	r2, r4
 800a320:	462b      	mov	r3, r5
 800a322:	f7f6 f915 	bl	8000550 <__aeabi_dmul>
 800a326:	a376      	add	r3, pc, #472	; (adr r3, 800a500 <__ieee754_pow+0x720>)
 800a328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a32c:	f7f5 ff5a 	bl	80001e4 <__adddf3>
 800a330:	4622      	mov	r2, r4
 800a332:	462b      	mov	r3, r5
 800a334:	f7f6 f90c 	bl	8000550 <__aeabi_dmul>
 800a338:	a373      	add	r3, pc, #460	; (adr r3, 800a508 <__ieee754_pow+0x728>)
 800a33a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a33e:	f7f5 ff51 	bl	80001e4 <__adddf3>
 800a342:	4622      	mov	r2, r4
 800a344:	462b      	mov	r3, r5
 800a346:	f7f6 f903 	bl	8000550 <__aeabi_dmul>
 800a34a:	a371      	add	r3, pc, #452	; (adr r3, 800a510 <__ieee754_pow+0x730>)
 800a34c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a350:	f7f5 ff48 	bl	80001e4 <__adddf3>
 800a354:	4622      	mov	r2, r4
 800a356:	4606      	mov	r6, r0
 800a358:	460f      	mov	r7, r1
 800a35a:	462b      	mov	r3, r5
 800a35c:	4620      	mov	r0, r4
 800a35e:	4629      	mov	r1, r5
 800a360:	f7f6 f8f6 	bl	8000550 <__aeabi_dmul>
 800a364:	4602      	mov	r2, r0
 800a366:	460b      	mov	r3, r1
 800a368:	4630      	mov	r0, r6
 800a36a:	4639      	mov	r1, r7
 800a36c:	f7f6 f8f0 	bl	8000550 <__aeabi_dmul>
 800a370:	4642      	mov	r2, r8
 800a372:	4604      	mov	r4, r0
 800a374:	460d      	mov	r5, r1
 800a376:	464b      	mov	r3, r9
 800a378:	ec51 0b18 	vmov	r0, r1, d8
 800a37c:	f7f5 ff32 	bl	80001e4 <__adddf3>
 800a380:	ec53 2b19 	vmov	r2, r3, d9
 800a384:	f7f6 f8e4 	bl	8000550 <__aeabi_dmul>
 800a388:	4622      	mov	r2, r4
 800a38a:	462b      	mov	r3, r5
 800a38c:	f7f5 ff2a 	bl	80001e4 <__adddf3>
 800a390:	4642      	mov	r2, r8
 800a392:	4682      	mov	sl, r0
 800a394:	468b      	mov	fp, r1
 800a396:	464b      	mov	r3, r9
 800a398:	4640      	mov	r0, r8
 800a39a:	4649      	mov	r1, r9
 800a39c:	f7f6 f8d8 	bl	8000550 <__aeabi_dmul>
 800a3a0:	4b6b      	ldr	r3, [pc, #428]	; (800a550 <__ieee754_pow+0x770>)
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	4606      	mov	r6, r0
 800a3a6:	460f      	mov	r7, r1
 800a3a8:	f7f5 ff1c 	bl	80001e4 <__adddf3>
 800a3ac:	4652      	mov	r2, sl
 800a3ae:	465b      	mov	r3, fp
 800a3b0:	f7f5 ff18 	bl	80001e4 <__adddf3>
 800a3b4:	2000      	movs	r0, #0
 800a3b6:	4604      	mov	r4, r0
 800a3b8:	460d      	mov	r5, r1
 800a3ba:	4602      	mov	r2, r0
 800a3bc:	460b      	mov	r3, r1
 800a3be:	4640      	mov	r0, r8
 800a3c0:	4649      	mov	r1, r9
 800a3c2:	f7f6 f8c5 	bl	8000550 <__aeabi_dmul>
 800a3c6:	4b62      	ldr	r3, [pc, #392]	; (800a550 <__ieee754_pow+0x770>)
 800a3c8:	4680      	mov	r8, r0
 800a3ca:	4689      	mov	r9, r1
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	4620      	mov	r0, r4
 800a3d0:	4629      	mov	r1, r5
 800a3d2:	f7f5 ff05 	bl	80001e0 <__aeabi_dsub>
 800a3d6:	4632      	mov	r2, r6
 800a3d8:	463b      	mov	r3, r7
 800a3da:	f7f5 ff01 	bl	80001e0 <__aeabi_dsub>
 800a3de:	4602      	mov	r2, r0
 800a3e0:	460b      	mov	r3, r1
 800a3e2:	4650      	mov	r0, sl
 800a3e4:	4659      	mov	r1, fp
 800a3e6:	f7f5 fefb 	bl	80001e0 <__aeabi_dsub>
 800a3ea:	ec53 2b18 	vmov	r2, r3, d8
 800a3ee:	f7f6 f8af 	bl	8000550 <__aeabi_dmul>
 800a3f2:	4622      	mov	r2, r4
 800a3f4:	4606      	mov	r6, r0
 800a3f6:	460f      	mov	r7, r1
 800a3f8:	462b      	mov	r3, r5
 800a3fa:	ec51 0b19 	vmov	r0, r1, d9
 800a3fe:	f7f6 f8a7 	bl	8000550 <__aeabi_dmul>
 800a402:	4602      	mov	r2, r0
 800a404:	460b      	mov	r3, r1
 800a406:	4630      	mov	r0, r6
 800a408:	4639      	mov	r1, r7
 800a40a:	f7f5 feeb 	bl	80001e4 <__adddf3>
 800a40e:	4606      	mov	r6, r0
 800a410:	460f      	mov	r7, r1
 800a412:	4602      	mov	r2, r0
 800a414:	460b      	mov	r3, r1
 800a416:	4640      	mov	r0, r8
 800a418:	4649      	mov	r1, r9
 800a41a:	f7f5 fee3 	bl	80001e4 <__adddf3>
 800a41e:	a33e      	add	r3, pc, #248	; (adr r3, 800a518 <__ieee754_pow+0x738>)
 800a420:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a424:	2000      	movs	r0, #0
 800a426:	4604      	mov	r4, r0
 800a428:	460d      	mov	r5, r1
 800a42a:	f7f6 f891 	bl	8000550 <__aeabi_dmul>
 800a42e:	4642      	mov	r2, r8
 800a430:	ec41 0b18 	vmov	d8, r0, r1
 800a434:	464b      	mov	r3, r9
 800a436:	4620      	mov	r0, r4
 800a438:	4629      	mov	r1, r5
 800a43a:	f7f5 fed1 	bl	80001e0 <__aeabi_dsub>
 800a43e:	4602      	mov	r2, r0
 800a440:	460b      	mov	r3, r1
 800a442:	4630      	mov	r0, r6
 800a444:	4639      	mov	r1, r7
 800a446:	f7f5 fecb 	bl	80001e0 <__aeabi_dsub>
 800a44a:	a335      	add	r3, pc, #212	; (adr r3, 800a520 <__ieee754_pow+0x740>)
 800a44c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a450:	f7f6 f87e 	bl	8000550 <__aeabi_dmul>
 800a454:	a334      	add	r3, pc, #208	; (adr r3, 800a528 <__ieee754_pow+0x748>)
 800a456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a45a:	4606      	mov	r6, r0
 800a45c:	460f      	mov	r7, r1
 800a45e:	4620      	mov	r0, r4
 800a460:	4629      	mov	r1, r5
 800a462:	f7f6 f875 	bl	8000550 <__aeabi_dmul>
 800a466:	4602      	mov	r2, r0
 800a468:	460b      	mov	r3, r1
 800a46a:	4630      	mov	r0, r6
 800a46c:	4639      	mov	r1, r7
 800a46e:	f7f5 feb9 	bl	80001e4 <__adddf3>
 800a472:	9a07      	ldr	r2, [sp, #28]
 800a474:	4b37      	ldr	r3, [pc, #220]	; (800a554 <__ieee754_pow+0x774>)
 800a476:	4413      	add	r3, r2
 800a478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a47c:	f7f5 feb2 	bl	80001e4 <__adddf3>
 800a480:	4682      	mov	sl, r0
 800a482:	9805      	ldr	r0, [sp, #20]
 800a484:	468b      	mov	fp, r1
 800a486:	f7f5 fff9 	bl	800047c <__aeabi_i2d>
 800a48a:	9a07      	ldr	r2, [sp, #28]
 800a48c:	4b32      	ldr	r3, [pc, #200]	; (800a558 <__ieee754_pow+0x778>)
 800a48e:	4413      	add	r3, r2
 800a490:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a494:	4606      	mov	r6, r0
 800a496:	460f      	mov	r7, r1
 800a498:	4652      	mov	r2, sl
 800a49a:	465b      	mov	r3, fp
 800a49c:	ec51 0b18 	vmov	r0, r1, d8
 800a4a0:	f7f5 fea0 	bl	80001e4 <__adddf3>
 800a4a4:	4642      	mov	r2, r8
 800a4a6:	464b      	mov	r3, r9
 800a4a8:	f7f5 fe9c 	bl	80001e4 <__adddf3>
 800a4ac:	4632      	mov	r2, r6
 800a4ae:	463b      	mov	r3, r7
 800a4b0:	f7f5 fe98 	bl	80001e4 <__adddf3>
 800a4b4:	2000      	movs	r0, #0
 800a4b6:	4632      	mov	r2, r6
 800a4b8:	463b      	mov	r3, r7
 800a4ba:	4604      	mov	r4, r0
 800a4bc:	460d      	mov	r5, r1
 800a4be:	f7f5 fe8f 	bl	80001e0 <__aeabi_dsub>
 800a4c2:	4642      	mov	r2, r8
 800a4c4:	464b      	mov	r3, r9
 800a4c6:	f7f5 fe8b 	bl	80001e0 <__aeabi_dsub>
 800a4ca:	ec53 2b18 	vmov	r2, r3, d8
 800a4ce:	f7f5 fe87 	bl	80001e0 <__aeabi_dsub>
 800a4d2:	4602      	mov	r2, r0
 800a4d4:	460b      	mov	r3, r1
 800a4d6:	4650      	mov	r0, sl
 800a4d8:	4659      	mov	r1, fp
 800a4da:	e610      	b.n	800a0fe <__ieee754_pow+0x31e>
 800a4dc:	2401      	movs	r4, #1
 800a4de:	e6a1      	b.n	800a224 <__ieee754_pow+0x444>
 800a4e0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800a530 <__ieee754_pow+0x750>
 800a4e4:	e617      	b.n	800a116 <__ieee754_pow+0x336>
 800a4e6:	bf00      	nop
 800a4e8:	4a454eef 	.word	0x4a454eef
 800a4ec:	3fca7e28 	.word	0x3fca7e28
 800a4f0:	93c9db65 	.word	0x93c9db65
 800a4f4:	3fcd864a 	.word	0x3fcd864a
 800a4f8:	a91d4101 	.word	0xa91d4101
 800a4fc:	3fd17460 	.word	0x3fd17460
 800a500:	518f264d 	.word	0x518f264d
 800a504:	3fd55555 	.word	0x3fd55555
 800a508:	db6fabff 	.word	0xdb6fabff
 800a50c:	3fdb6db6 	.word	0x3fdb6db6
 800a510:	33333303 	.word	0x33333303
 800a514:	3fe33333 	.word	0x3fe33333
 800a518:	e0000000 	.word	0xe0000000
 800a51c:	3feec709 	.word	0x3feec709
 800a520:	dc3a03fd 	.word	0xdc3a03fd
 800a524:	3feec709 	.word	0x3feec709
 800a528:	145b01f5 	.word	0x145b01f5
 800a52c:	be3e2fe0 	.word	0xbe3e2fe0
 800a530:	00000000 	.word	0x00000000
 800a534:	3ff00000 	.word	0x3ff00000
 800a538:	7ff00000 	.word	0x7ff00000
 800a53c:	43400000 	.word	0x43400000
 800a540:	0003988e 	.word	0x0003988e
 800a544:	000bb679 	.word	0x000bb679
 800a548:	0800b958 	.word	0x0800b958
 800a54c:	3ff00000 	.word	0x3ff00000
 800a550:	40080000 	.word	0x40080000
 800a554:	0800b978 	.word	0x0800b978
 800a558:	0800b968 	.word	0x0800b968
 800a55c:	a3b5      	add	r3, pc, #724	; (adr r3, 800a834 <__ieee754_pow+0xa54>)
 800a55e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a562:	4640      	mov	r0, r8
 800a564:	4649      	mov	r1, r9
 800a566:	f7f5 fe3d 	bl	80001e4 <__adddf3>
 800a56a:	4622      	mov	r2, r4
 800a56c:	ec41 0b1a 	vmov	d10, r0, r1
 800a570:	462b      	mov	r3, r5
 800a572:	4630      	mov	r0, r6
 800a574:	4639      	mov	r1, r7
 800a576:	f7f5 fe33 	bl	80001e0 <__aeabi_dsub>
 800a57a:	4602      	mov	r2, r0
 800a57c:	460b      	mov	r3, r1
 800a57e:	ec51 0b1a 	vmov	r0, r1, d10
 800a582:	f7f6 fa75 	bl	8000a70 <__aeabi_dcmpgt>
 800a586:	2800      	cmp	r0, #0
 800a588:	f47f ae04 	bne.w	800a194 <__ieee754_pow+0x3b4>
 800a58c:	4aa4      	ldr	r2, [pc, #656]	; (800a820 <__ieee754_pow+0xa40>)
 800a58e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a592:	4293      	cmp	r3, r2
 800a594:	f340 8108 	ble.w	800a7a8 <__ieee754_pow+0x9c8>
 800a598:	151b      	asrs	r3, r3, #20
 800a59a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800a59e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800a5a2:	fa4a f303 	asr.w	r3, sl, r3
 800a5a6:	445b      	add	r3, fp
 800a5a8:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800a5ac:	4e9d      	ldr	r6, [pc, #628]	; (800a824 <__ieee754_pow+0xa44>)
 800a5ae:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800a5b2:	4116      	asrs	r6, r2
 800a5b4:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800a5b8:	2000      	movs	r0, #0
 800a5ba:	ea23 0106 	bic.w	r1, r3, r6
 800a5be:	f1c2 0214 	rsb	r2, r2, #20
 800a5c2:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800a5c6:	fa4a fa02 	asr.w	sl, sl, r2
 800a5ca:	f1bb 0f00 	cmp.w	fp, #0
 800a5ce:	4602      	mov	r2, r0
 800a5d0:	460b      	mov	r3, r1
 800a5d2:	4620      	mov	r0, r4
 800a5d4:	4629      	mov	r1, r5
 800a5d6:	bfb8      	it	lt
 800a5d8:	f1ca 0a00 	rsblt	sl, sl, #0
 800a5dc:	f7f5 fe00 	bl	80001e0 <__aeabi_dsub>
 800a5e0:	ec41 0b19 	vmov	d9, r0, r1
 800a5e4:	4642      	mov	r2, r8
 800a5e6:	464b      	mov	r3, r9
 800a5e8:	ec51 0b19 	vmov	r0, r1, d9
 800a5ec:	f7f5 fdfa 	bl	80001e4 <__adddf3>
 800a5f0:	a37b      	add	r3, pc, #492	; (adr r3, 800a7e0 <__ieee754_pow+0xa00>)
 800a5f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5f6:	2000      	movs	r0, #0
 800a5f8:	4604      	mov	r4, r0
 800a5fa:	460d      	mov	r5, r1
 800a5fc:	f7f5 ffa8 	bl	8000550 <__aeabi_dmul>
 800a600:	ec53 2b19 	vmov	r2, r3, d9
 800a604:	4606      	mov	r6, r0
 800a606:	460f      	mov	r7, r1
 800a608:	4620      	mov	r0, r4
 800a60a:	4629      	mov	r1, r5
 800a60c:	f7f5 fde8 	bl	80001e0 <__aeabi_dsub>
 800a610:	4602      	mov	r2, r0
 800a612:	460b      	mov	r3, r1
 800a614:	4640      	mov	r0, r8
 800a616:	4649      	mov	r1, r9
 800a618:	f7f5 fde2 	bl	80001e0 <__aeabi_dsub>
 800a61c:	a372      	add	r3, pc, #456	; (adr r3, 800a7e8 <__ieee754_pow+0xa08>)
 800a61e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a622:	f7f5 ff95 	bl	8000550 <__aeabi_dmul>
 800a626:	a372      	add	r3, pc, #456	; (adr r3, 800a7f0 <__ieee754_pow+0xa10>)
 800a628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a62c:	4680      	mov	r8, r0
 800a62e:	4689      	mov	r9, r1
 800a630:	4620      	mov	r0, r4
 800a632:	4629      	mov	r1, r5
 800a634:	f7f5 ff8c 	bl	8000550 <__aeabi_dmul>
 800a638:	4602      	mov	r2, r0
 800a63a:	460b      	mov	r3, r1
 800a63c:	4640      	mov	r0, r8
 800a63e:	4649      	mov	r1, r9
 800a640:	f7f5 fdd0 	bl	80001e4 <__adddf3>
 800a644:	4604      	mov	r4, r0
 800a646:	460d      	mov	r5, r1
 800a648:	4602      	mov	r2, r0
 800a64a:	460b      	mov	r3, r1
 800a64c:	4630      	mov	r0, r6
 800a64e:	4639      	mov	r1, r7
 800a650:	f7f5 fdc8 	bl	80001e4 <__adddf3>
 800a654:	4632      	mov	r2, r6
 800a656:	463b      	mov	r3, r7
 800a658:	4680      	mov	r8, r0
 800a65a:	4689      	mov	r9, r1
 800a65c:	f7f5 fdc0 	bl	80001e0 <__aeabi_dsub>
 800a660:	4602      	mov	r2, r0
 800a662:	460b      	mov	r3, r1
 800a664:	4620      	mov	r0, r4
 800a666:	4629      	mov	r1, r5
 800a668:	f7f5 fdba 	bl	80001e0 <__aeabi_dsub>
 800a66c:	4642      	mov	r2, r8
 800a66e:	4606      	mov	r6, r0
 800a670:	460f      	mov	r7, r1
 800a672:	464b      	mov	r3, r9
 800a674:	4640      	mov	r0, r8
 800a676:	4649      	mov	r1, r9
 800a678:	f7f5 ff6a 	bl	8000550 <__aeabi_dmul>
 800a67c:	a35e      	add	r3, pc, #376	; (adr r3, 800a7f8 <__ieee754_pow+0xa18>)
 800a67e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a682:	4604      	mov	r4, r0
 800a684:	460d      	mov	r5, r1
 800a686:	f7f5 ff63 	bl	8000550 <__aeabi_dmul>
 800a68a:	a35d      	add	r3, pc, #372	; (adr r3, 800a800 <__ieee754_pow+0xa20>)
 800a68c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a690:	f7f5 fda6 	bl	80001e0 <__aeabi_dsub>
 800a694:	4622      	mov	r2, r4
 800a696:	462b      	mov	r3, r5
 800a698:	f7f5 ff5a 	bl	8000550 <__aeabi_dmul>
 800a69c:	a35a      	add	r3, pc, #360	; (adr r3, 800a808 <__ieee754_pow+0xa28>)
 800a69e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6a2:	f7f5 fd9f 	bl	80001e4 <__adddf3>
 800a6a6:	4622      	mov	r2, r4
 800a6a8:	462b      	mov	r3, r5
 800a6aa:	f7f5 ff51 	bl	8000550 <__aeabi_dmul>
 800a6ae:	a358      	add	r3, pc, #352	; (adr r3, 800a810 <__ieee754_pow+0xa30>)
 800a6b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6b4:	f7f5 fd94 	bl	80001e0 <__aeabi_dsub>
 800a6b8:	4622      	mov	r2, r4
 800a6ba:	462b      	mov	r3, r5
 800a6bc:	f7f5 ff48 	bl	8000550 <__aeabi_dmul>
 800a6c0:	a355      	add	r3, pc, #340	; (adr r3, 800a818 <__ieee754_pow+0xa38>)
 800a6c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6c6:	f7f5 fd8d 	bl	80001e4 <__adddf3>
 800a6ca:	4622      	mov	r2, r4
 800a6cc:	462b      	mov	r3, r5
 800a6ce:	f7f5 ff3f 	bl	8000550 <__aeabi_dmul>
 800a6d2:	4602      	mov	r2, r0
 800a6d4:	460b      	mov	r3, r1
 800a6d6:	4640      	mov	r0, r8
 800a6d8:	4649      	mov	r1, r9
 800a6da:	f7f5 fd81 	bl	80001e0 <__aeabi_dsub>
 800a6de:	4604      	mov	r4, r0
 800a6e0:	460d      	mov	r5, r1
 800a6e2:	4602      	mov	r2, r0
 800a6e4:	460b      	mov	r3, r1
 800a6e6:	4640      	mov	r0, r8
 800a6e8:	4649      	mov	r1, r9
 800a6ea:	f7f5 ff31 	bl	8000550 <__aeabi_dmul>
 800a6ee:	2200      	movs	r2, #0
 800a6f0:	ec41 0b19 	vmov	d9, r0, r1
 800a6f4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a6f8:	4620      	mov	r0, r4
 800a6fa:	4629      	mov	r1, r5
 800a6fc:	f7f5 fd70 	bl	80001e0 <__aeabi_dsub>
 800a700:	4602      	mov	r2, r0
 800a702:	460b      	mov	r3, r1
 800a704:	ec51 0b19 	vmov	r0, r1, d9
 800a708:	f7f6 f84c 	bl	80007a4 <__aeabi_ddiv>
 800a70c:	4632      	mov	r2, r6
 800a70e:	4604      	mov	r4, r0
 800a710:	460d      	mov	r5, r1
 800a712:	463b      	mov	r3, r7
 800a714:	4640      	mov	r0, r8
 800a716:	4649      	mov	r1, r9
 800a718:	f7f5 ff1a 	bl	8000550 <__aeabi_dmul>
 800a71c:	4632      	mov	r2, r6
 800a71e:	463b      	mov	r3, r7
 800a720:	f7f5 fd60 	bl	80001e4 <__adddf3>
 800a724:	4602      	mov	r2, r0
 800a726:	460b      	mov	r3, r1
 800a728:	4620      	mov	r0, r4
 800a72a:	4629      	mov	r1, r5
 800a72c:	f7f5 fd58 	bl	80001e0 <__aeabi_dsub>
 800a730:	4642      	mov	r2, r8
 800a732:	464b      	mov	r3, r9
 800a734:	f7f5 fd54 	bl	80001e0 <__aeabi_dsub>
 800a738:	460b      	mov	r3, r1
 800a73a:	4602      	mov	r2, r0
 800a73c:	493a      	ldr	r1, [pc, #232]	; (800a828 <__ieee754_pow+0xa48>)
 800a73e:	2000      	movs	r0, #0
 800a740:	f7f5 fd4e 	bl	80001e0 <__aeabi_dsub>
 800a744:	ec41 0b10 	vmov	d0, r0, r1
 800a748:	ee10 3a90 	vmov	r3, s1
 800a74c:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800a750:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a754:	da2b      	bge.n	800a7ae <__ieee754_pow+0x9ce>
 800a756:	4650      	mov	r0, sl
 800a758:	f001 f856 	bl	800b808 <scalbn>
 800a75c:	ec51 0b10 	vmov	r0, r1, d0
 800a760:	ec53 2b18 	vmov	r2, r3, d8
 800a764:	f7ff bbed 	b.w	8009f42 <__ieee754_pow+0x162>
 800a768:	4b30      	ldr	r3, [pc, #192]	; (800a82c <__ieee754_pow+0xa4c>)
 800a76a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a76e:	429e      	cmp	r6, r3
 800a770:	f77f af0c 	ble.w	800a58c <__ieee754_pow+0x7ac>
 800a774:	4b2e      	ldr	r3, [pc, #184]	; (800a830 <__ieee754_pow+0xa50>)
 800a776:	440b      	add	r3, r1
 800a778:	4303      	orrs	r3, r0
 800a77a:	d009      	beq.n	800a790 <__ieee754_pow+0x9b0>
 800a77c:	ec51 0b18 	vmov	r0, r1, d8
 800a780:	2200      	movs	r2, #0
 800a782:	2300      	movs	r3, #0
 800a784:	f7f6 f956 	bl	8000a34 <__aeabi_dcmplt>
 800a788:	3800      	subs	r0, #0
 800a78a:	bf18      	it	ne
 800a78c:	2001      	movne	r0, #1
 800a78e:	e447      	b.n	800a020 <__ieee754_pow+0x240>
 800a790:	4622      	mov	r2, r4
 800a792:	462b      	mov	r3, r5
 800a794:	f7f5 fd24 	bl	80001e0 <__aeabi_dsub>
 800a798:	4642      	mov	r2, r8
 800a79a:	464b      	mov	r3, r9
 800a79c:	f7f6 f95e 	bl	8000a5c <__aeabi_dcmpge>
 800a7a0:	2800      	cmp	r0, #0
 800a7a2:	f43f aef3 	beq.w	800a58c <__ieee754_pow+0x7ac>
 800a7a6:	e7e9      	b.n	800a77c <__ieee754_pow+0x99c>
 800a7a8:	f04f 0a00 	mov.w	sl, #0
 800a7ac:	e71a      	b.n	800a5e4 <__ieee754_pow+0x804>
 800a7ae:	ec51 0b10 	vmov	r0, r1, d0
 800a7b2:	4619      	mov	r1, r3
 800a7b4:	e7d4      	b.n	800a760 <__ieee754_pow+0x980>
 800a7b6:	491c      	ldr	r1, [pc, #112]	; (800a828 <__ieee754_pow+0xa48>)
 800a7b8:	2000      	movs	r0, #0
 800a7ba:	f7ff bb30 	b.w	8009e1e <__ieee754_pow+0x3e>
 800a7be:	2000      	movs	r0, #0
 800a7c0:	2100      	movs	r1, #0
 800a7c2:	f7ff bb2c 	b.w	8009e1e <__ieee754_pow+0x3e>
 800a7c6:	4630      	mov	r0, r6
 800a7c8:	4639      	mov	r1, r7
 800a7ca:	f7ff bb28 	b.w	8009e1e <__ieee754_pow+0x3e>
 800a7ce:	9204      	str	r2, [sp, #16]
 800a7d0:	f7ff bb7a 	b.w	8009ec8 <__ieee754_pow+0xe8>
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	f7ff bb64 	b.w	8009ea2 <__ieee754_pow+0xc2>
 800a7da:	bf00      	nop
 800a7dc:	f3af 8000 	nop.w
 800a7e0:	00000000 	.word	0x00000000
 800a7e4:	3fe62e43 	.word	0x3fe62e43
 800a7e8:	fefa39ef 	.word	0xfefa39ef
 800a7ec:	3fe62e42 	.word	0x3fe62e42
 800a7f0:	0ca86c39 	.word	0x0ca86c39
 800a7f4:	be205c61 	.word	0xbe205c61
 800a7f8:	72bea4d0 	.word	0x72bea4d0
 800a7fc:	3e663769 	.word	0x3e663769
 800a800:	c5d26bf1 	.word	0xc5d26bf1
 800a804:	3ebbbd41 	.word	0x3ebbbd41
 800a808:	af25de2c 	.word	0xaf25de2c
 800a80c:	3f11566a 	.word	0x3f11566a
 800a810:	16bebd93 	.word	0x16bebd93
 800a814:	3f66c16c 	.word	0x3f66c16c
 800a818:	5555553e 	.word	0x5555553e
 800a81c:	3fc55555 	.word	0x3fc55555
 800a820:	3fe00000 	.word	0x3fe00000
 800a824:	000fffff 	.word	0x000fffff
 800a828:	3ff00000 	.word	0x3ff00000
 800a82c:	4090cbff 	.word	0x4090cbff
 800a830:	3f6f3400 	.word	0x3f6f3400
 800a834:	652b82fe 	.word	0x652b82fe
 800a838:	3c971547 	.word	0x3c971547
 800a83c:	00000000 	.word	0x00000000

0800a840 <__ieee754_rem_pio2>:
 800a840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a844:	ed2d 8b02 	vpush	{d8}
 800a848:	ec55 4b10 	vmov	r4, r5, d0
 800a84c:	4bca      	ldr	r3, [pc, #808]	; (800ab78 <__ieee754_rem_pio2+0x338>)
 800a84e:	b08b      	sub	sp, #44	; 0x2c
 800a850:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800a854:	4598      	cmp	r8, r3
 800a856:	4682      	mov	sl, r0
 800a858:	9502      	str	r5, [sp, #8]
 800a85a:	dc08      	bgt.n	800a86e <__ieee754_rem_pio2+0x2e>
 800a85c:	2200      	movs	r2, #0
 800a85e:	2300      	movs	r3, #0
 800a860:	ed80 0b00 	vstr	d0, [r0]
 800a864:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800a868:	f04f 0b00 	mov.w	fp, #0
 800a86c:	e028      	b.n	800a8c0 <__ieee754_rem_pio2+0x80>
 800a86e:	4bc3      	ldr	r3, [pc, #780]	; (800ab7c <__ieee754_rem_pio2+0x33c>)
 800a870:	4598      	cmp	r8, r3
 800a872:	dc78      	bgt.n	800a966 <__ieee754_rem_pio2+0x126>
 800a874:	9b02      	ldr	r3, [sp, #8]
 800a876:	4ec2      	ldr	r6, [pc, #776]	; (800ab80 <__ieee754_rem_pio2+0x340>)
 800a878:	2b00      	cmp	r3, #0
 800a87a:	ee10 0a10 	vmov	r0, s0
 800a87e:	a3b0      	add	r3, pc, #704	; (adr r3, 800ab40 <__ieee754_rem_pio2+0x300>)
 800a880:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a884:	4629      	mov	r1, r5
 800a886:	dd39      	ble.n	800a8fc <__ieee754_rem_pio2+0xbc>
 800a888:	f7f5 fcaa 	bl	80001e0 <__aeabi_dsub>
 800a88c:	45b0      	cmp	r8, r6
 800a88e:	4604      	mov	r4, r0
 800a890:	460d      	mov	r5, r1
 800a892:	d01b      	beq.n	800a8cc <__ieee754_rem_pio2+0x8c>
 800a894:	a3ac      	add	r3, pc, #688	; (adr r3, 800ab48 <__ieee754_rem_pio2+0x308>)
 800a896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a89a:	f7f5 fca1 	bl	80001e0 <__aeabi_dsub>
 800a89e:	4602      	mov	r2, r0
 800a8a0:	460b      	mov	r3, r1
 800a8a2:	e9ca 2300 	strd	r2, r3, [sl]
 800a8a6:	4620      	mov	r0, r4
 800a8a8:	4629      	mov	r1, r5
 800a8aa:	f7f5 fc99 	bl	80001e0 <__aeabi_dsub>
 800a8ae:	a3a6      	add	r3, pc, #664	; (adr r3, 800ab48 <__ieee754_rem_pio2+0x308>)
 800a8b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8b4:	f7f5 fc94 	bl	80001e0 <__aeabi_dsub>
 800a8b8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800a8bc:	f04f 0b01 	mov.w	fp, #1
 800a8c0:	4658      	mov	r0, fp
 800a8c2:	b00b      	add	sp, #44	; 0x2c
 800a8c4:	ecbd 8b02 	vpop	{d8}
 800a8c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8cc:	a3a0      	add	r3, pc, #640	; (adr r3, 800ab50 <__ieee754_rem_pio2+0x310>)
 800a8ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8d2:	f7f5 fc85 	bl	80001e0 <__aeabi_dsub>
 800a8d6:	a3a0      	add	r3, pc, #640	; (adr r3, 800ab58 <__ieee754_rem_pio2+0x318>)
 800a8d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8dc:	4604      	mov	r4, r0
 800a8de:	460d      	mov	r5, r1
 800a8e0:	f7f5 fc7e 	bl	80001e0 <__aeabi_dsub>
 800a8e4:	4602      	mov	r2, r0
 800a8e6:	460b      	mov	r3, r1
 800a8e8:	e9ca 2300 	strd	r2, r3, [sl]
 800a8ec:	4620      	mov	r0, r4
 800a8ee:	4629      	mov	r1, r5
 800a8f0:	f7f5 fc76 	bl	80001e0 <__aeabi_dsub>
 800a8f4:	a398      	add	r3, pc, #608	; (adr r3, 800ab58 <__ieee754_rem_pio2+0x318>)
 800a8f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8fa:	e7db      	b.n	800a8b4 <__ieee754_rem_pio2+0x74>
 800a8fc:	f7f5 fc72 	bl	80001e4 <__adddf3>
 800a900:	45b0      	cmp	r8, r6
 800a902:	4604      	mov	r4, r0
 800a904:	460d      	mov	r5, r1
 800a906:	d016      	beq.n	800a936 <__ieee754_rem_pio2+0xf6>
 800a908:	a38f      	add	r3, pc, #572	; (adr r3, 800ab48 <__ieee754_rem_pio2+0x308>)
 800a90a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a90e:	f7f5 fc69 	bl	80001e4 <__adddf3>
 800a912:	4602      	mov	r2, r0
 800a914:	460b      	mov	r3, r1
 800a916:	e9ca 2300 	strd	r2, r3, [sl]
 800a91a:	4620      	mov	r0, r4
 800a91c:	4629      	mov	r1, r5
 800a91e:	f7f5 fc5f 	bl	80001e0 <__aeabi_dsub>
 800a922:	a389      	add	r3, pc, #548	; (adr r3, 800ab48 <__ieee754_rem_pio2+0x308>)
 800a924:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a928:	f7f5 fc5c 	bl	80001e4 <__adddf3>
 800a92c:	f04f 3bff 	mov.w	fp, #4294967295
 800a930:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800a934:	e7c4      	b.n	800a8c0 <__ieee754_rem_pio2+0x80>
 800a936:	a386      	add	r3, pc, #536	; (adr r3, 800ab50 <__ieee754_rem_pio2+0x310>)
 800a938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a93c:	f7f5 fc52 	bl	80001e4 <__adddf3>
 800a940:	a385      	add	r3, pc, #532	; (adr r3, 800ab58 <__ieee754_rem_pio2+0x318>)
 800a942:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a946:	4604      	mov	r4, r0
 800a948:	460d      	mov	r5, r1
 800a94a:	f7f5 fc4b 	bl	80001e4 <__adddf3>
 800a94e:	4602      	mov	r2, r0
 800a950:	460b      	mov	r3, r1
 800a952:	e9ca 2300 	strd	r2, r3, [sl]
 800a956:	4620      	mov	r0, r4
 800a958:	4629      	mov	r1, r5
 800a95a:	f7f5 fc41 	bl	80001e0 <__aeabi_dsub>
 800a95e:	a37e      	add	r3, pc, #504	; (adr r3, 800ab58 <__ieee754_rem_pio2+0x318>)
 800a960:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a964:	e7e0      	b.n	800a928 <__ieee754_rem_pio2+0xe8>
 800a966:	4b87      	ldr	r3, [pc, #540]	; (800ab84 <__ieee754_rem_pio2+0x344>)
 800a968:	4598      	cmp	r8, r3
 800a96a:	f300 80d9 	bgt.w	800ab20 <__ieee754_rem_pio2+0x2e0>
 800a96e:	f000 ff2d 	bl	800b7cc <fabs>
 800a972:	ec55 4b10 	vmov	r4, r5, d0
 800a976:	ee10 0a10 	vmov	r0, s0
 800a97a:	a379      	add	r3, pc, #484	; (adr r3, 800ab60 <__ieee754_rem_pio2+0x320>)
 800a97c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a980:	4629      	mov	r1, r5
 800a982:	f7f5 fde5 	bl	8000550 <__aeabi_dmul>
 800a986:	4b80      	ldr	r3, [pc, #512]	; (800ab88 <__ieee754_rem_pio2+0x348>)
 800a988:	2200      	movs	r2, #0
 800a98a:	f7f5 fc2b 	bl	80001e4 <__adddf3>
 800a98e:	f7f6 f88f 	bl	8000ab0 <__aeabi_d2iz>
 800a992:	4683      	mov	fp, r0
 800a994:	f7f5 fd72 	bl	800047c <__aeabi_i2d>
 800a998:	4602      	mov	r2, r0
 800a99a:	460b      	mov	r3, r1
 800a99c:	ec43 2b18 	vmov	d8, r2, r3
 800a9a0:	a367      	add	r3, pc, #412	; (adr r3, 800ab40 <__ieee754_rem_pio2+0x300>)
 800a9a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9a6:	f7f5 fdd3 	bl	8000550 <__aeabi_dmul>
 800a9aa:	4602      	mov	r2, r0
 800a9ac:	460b      	mov	r3, r1
 800a9ae:	4620      	mov	r0, r4
 800a9b0:	4629      	mov	r1, r5
 800a9b2:	f7f5 fc15 	bl	80001e0 <__aeabi_dsub>
 800a9b6:	a364      	add	r3, pc, #400	; (adr r3, 800ab48 <__ieee754_rem_pio2+0x308>)
 800a9b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9bc:	4606      	mov	r6, r0
 800a9be:	460f      	mov	r7, r1
 800a9c0:	ec51 0b18 	vmov	r0, r1, d8
 800a9c4:	f7f5 fdc4 	bl	8000550 <__aeabi_dmul>
 800a9c8:	f1bb 0f1f 	cmp.w	fp, #31
 800a9cc:	4604      	mov	r4, r0
 800a9ce:	460d      	mov	r5, r1
 800a9d0:	dc0d      	bgt.n	800a9ee <__ieee754_rem_pio2+0x1ae>
 800a9d2:	4b6e      	ldr	r3, [pc, #440]	; (800ab8c <__ieee754_rem_pio2+0x34c>)
 800a9d4:	f10b 32ff 	add.w	r2, fp, #4294967295
 800a9d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9dc:	4543      	cmp	r3, r8
 800a9de:	d006      	beq.n	800a9ee <__ieee754_rem_pio2+0x1ae>
 800a9e0:	4622      	mov	r2, r4
 800a9e2:	462b      	mov	r3, r5
 800a9e4:	4630      	mov	r0, r6
 800a9e6:	4639      	mov	r1, r7
 800a9e8:	f7f5 fbfa 	bl	80001e0 <__aeabi_dsub>
 800a9ec:	e00f      	b.n	800aa0e <__ieee754_rem_pio2+0x1ce>
 800a9ee:	462b      	mov	r3, r5
 800a9f0:	4622      	mov	r2, r4
 800a9f2:	4630      	mov	r0, r6
 800a9f4:	4639      	mov	r1, r7
 800a9f6:	f7f5 fbf3 	bl	80001e0 <__aeabi_dsub>
 800a9fa:	ea4f 5328 	mov.w	r3, r8, asr #20
 800a9fe:	9303      	str	r3, [sp, #12]
 800aa00:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800aa04:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800aa08:	f1b8 0f10 	cmp.w	r8, #16
 800aa0c:	dc02      	bgt.n	800aa14 <__ieee754_rem_pio2+0x1d4>
 800aa0e:	e9ca 0100 	strd	r0, r1, [sl]
 800aa12:	e039      	b.n	800aa88 <__ieee754_rem_pio2+0x248>
 800aa14:	a34e      	add	r3, pc, #312	; (adr r3, 800ab50 <__ieee754_rem_pio2+0x310>)
 800aa16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa1a:	ec51 0b18 	vmov	r0, r1, d8
 800aa1e:	f7f5 fd97 	bl	8000550 <__aeabi_dmul>
 800aa22:	4604      	mov	r4, r0
 800aa24:	460d      	mov	r5, r1
 800aa26:	4602      	mov	r2, r0
 800aa28:	460b      	mov	r3, r1
 800aa2a:	4630      	mov	r0, r6
 800aa2c:	4639      	mov	r1, r7
 800aa2e:	f7f5 fbd7 	bl	80001e0 <__aeabi_dsub>
 800aa32:	4602      	mov	r2, r0
 800aa34:	460b      	mov	r3, r1
 800aa36:	4680      	mov	r8, r0
 800aa38:	4689      	mov	r9, r1
 800aa3a:	4630      	mov	r0, r6
 800aa3c:	4639      	mov	r1, r7
 800aa3e:	f7f5 fbcf 	bl	80001e0 <__aeabi_dsub>
 800aa42:	4622      	mov	r2, r4
 800aa44:	462b      	mov	r3, r5
 800aa46:	f7f5 fbcb 	bl	80001e0 <__aeabi_dsub>
 800aa4a:	a343      	add	r3, pc, #268	; (adr r3, 800ab58 <__ieee754_rem_pio2+0x318>)
 800aa4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa50:	4604      	mov	r4, r0
 800aa52:	460d      	mov	r5, r1
 800aa54:	ec51 0b18 	vmov	r0, r1, d8
 800aa58:	f7f5 fd7a 	bl	8000550 <__aeabi_dmul>
 800aa5c:	4622      	mov	r2, r4
 800aa5e:	462b      	mov	r3, r5
 800aa60:	f7f5 fbbe 	bl	80001e0 <__aeabi_dsub>
 800aa64:	4602      	mov	r2, r0
 800aa66:	460b      	mov	r3, r1
 800aa68:	4604      	mov	r4, r0
 800aa6a:	460d      	mov	r5, r1
 800aa6c:	4640      	mov	r0, r8
 800aa6e:	4649      	mov	r1, r9
 800aa70:	f7f5 fbb6 	bl	80001e0 <__aeabi_dsub>
 800aa74:	9a03      	ldr	r2, [sp, #12]
 800aa76:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800aa7a:	1ad3      	subs	r3, r2, r3
 800aa7c:	2b31      	cmp	r3, #49	; 0x31
 800aa7e:	dc24      	bgt.n	800aaca <__ieee754_rem_pio2+0x28a>
 800aa80:	e9ca 0100 	strd	r0, r1, [sl]
 800aa84:	4646      	mov	r6, r8
 800aa86:	464f      	mov	r7, r9
 800aa88:	e9da 8900 	ldrd	r8, r9, [sl]
 800aa8c:	4630      	mov	r0, r6
 800aa8e:	4642      	mov	r2, r8
 800aa90:	464b      	mov	r3, r9
 800aa92:	4639      	mov	r1, r7
 800aa94:	f7f5 fba4 	bl	80001e0 <__aeabi_dsub>
 800aa98:	462b      	mov	r3, r5
 800aa9a:	4622      	mov	r2, r4
 800aa9c:	f7f5 fba0 	bl	80001e0 <__aeabi_dsub>
 800aaa0:	9b02      	ldr	r3, [sp, #8]
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800aaa8:	f6bf af0a 	bge.w	800a8c0 <__ieee754_rem_pio2+0x80>
 800aaac:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800aab0:	f8ca 3004 	str.w	r3, [sl, #4]
 800aab4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800aab8:	f8ca 8000 	str.w	r8, [sl]
 800aabc:	f8ca 0008 	str.w	r0, [sl, #8]
 800aac0:	f8ca 300c 	str.w	r3, [sl, #12]
 800aac4:	f1cb 0b00 	rsb	fp, fp, #0
 800aac8:	e6fa      	b.n	800a8c0 <__ieee754_rem_pio2+0x80>
 800aaca:	a327      	add	r3, pc, #156	; (adr r3, 800ab68 <__ieee754_rem_pio2+0x328>)
 800aacc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aad0:	ec51 0b18 	vmov	r0, r1, d8
 800aad4:	f7f5 fd3c 	bl	8000550 <__aeabi_dmul>
 800aad8:	4604      	mov	r4, r0
 800aada:	460d      	mov	r5, r1
 800aadc:	4602      	mov	r2, r0
 800aade:	460b      	mov	r3, r1
 800aae0:	4640      	mov	r0, r8
 800aae2:	4649      	mov	r1, r9
 800aae4:	f7f5 fb7c 	bl	80001e0 <__aeabi_dsub>
 800aae8:	4602      	mov	r2, r0
 800aaea:	460b      	mov	r3, r1
 800aaec:	4606      	mov	r6, r0
 800aaee:	460f      	mov	r7, r1
 800aaf0:	4640      	mov	r0, r8
 800aaf2:	4649      	mov	r1, r9
 800aaf4:	f7f5 fb74 	bl	80001e0 <__aeabi_dsub>
 800aaf8:	4622      	mov	r2, r4
 800aafa:	462b      	mov	r3, r5
 800aafc:	f7f5 fb70 	bl	80001e0 <__aeabi_dsub>
 800ab00:	a31b      	add	r3, pc, #108	; (adr r3, 800ab70 <__ieee754_rem_pio2+0x330>)
 800ab02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab06:	4604      	mov	r4, r0
 800ab08:	460d      	mov	r5, r1
 800ab0a:	ec51 0b18 	vmov	r0, r1, d8
 800ab0e:	f7f5 fd1f 	bl	8000550 <__aeabi_dmul>
 800ab12:	4622      	mov	r2, r4
 800ab14:	462b      	mov	r3, r5
 800ab16:	f7f5 fb63 	bl	80001e0 <__aeabi_dsub>
 800ab1a:	4604      	mov	r4, r0
 800ab1c:	460d      	mov	r5, r1
 800ab1e:	e75f      	b.n	800a9e0 <__ieee754_rem_pio2+0x1a0>
 800ab20:	4b1b      	ldr	r3, [pc, #108]	; (800ab90 <__ieee754_rem_pio2+0x350>)
 800ab22:	4598      	cmp	r8, r3
 800ab24:	dd36      	ble.n	800ab94 <__ieee754_rem_pio2+0x354>
 800ab26:	ee10 2a10 	vmov	r2, s0
 800ab2a:	462b      	mov	r3, r5
 800ab2c:	4620      	mov	r0, r4
 800ab2e:	4629      	mov	r1, r5
 800ab30:	f7f5 fb56 	bl	80001e0 <__aeabi_dsub>
 800ab34:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ab38:	e9ca 0100 	strd	r0, r1, [sl]
 800ab3c:	e694      	b.n	800a868 <__ieee754_rem_pio2+0x28>
 800ab3e:	bf00      	nop
 800ab40:	54400000 	.word	0x54400000
 800ab44:	3ff921fb 	.word	0x3ff921fb
 800ab48:	1a626331 	.word	0x1a626331
 800ab4c:	3dd0b461 	.word	0x3dd0b461
 800ab50:	1a600000 	.word	0x1a600000
 800ab54:	3dd0b461 	.word	0x3dd0b461
 800ab58:	2e037073 	.word	0x2e037073
 800ab5c:	3ba3198a 	.word	0x3ba3198a
 800ab60:	6dc9c883 	.word	0x6dc9c883
 800ab64:	3fe45f30 	.word	0x3fe45f30
 800ab68:	2e000000 	.word	0x2e000000
 800ab6c:	3ba3198a 	.word	0x3ba3198a
 800ab70:	252049c1 	.word	0x252049c1
 800ab74:	397b839a 	.word	0x397b839a
 800ab78:	3fe921fb 	.word	0x3fe921fb
 800ab7c:	4002d97b 	.word	0x4002d97b
 800ab80:	3ff921fb 	.word	0x3ff921fb
 800ab84:	413921fb 	.word	0x413921fb
 800ab88:	3fe00000 	.word	0x3fe00000
 800ab8c:	0800b988 	.word	0x0800b988
 800ab90:	7fefffff 	.word	0x7fefffff
 800ab94:	ea4f 5428 	mov.w	r4, r8, asr #20
 800ab98:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800ab9c:	ee10 0a10 	vmov	r0, s0
 800aba0:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800aba4:	ee10 6a10 	vmov	r6, s0
 800aba8:	460f      	mov	r7, r1
 800abaa:	f7f5 ff81 	bl	8000ab0 <__aeabi_d2iz>
 800abae:	f7f5 fc65 	bl	800047c <__aeabi_i2d>
 800abb2:	4602      	mov	r2, r0
 800abb4:	460b      	mov	r3, r1
 800abb6:	4630      	mov	r0, r6
 800abb8:	4639      	mov	r1, r7
 800abba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800abbe:	f7f5 fb0f 	bl	80001e0 <__aeabi_dsub>
 800abc2:	4b23      	ldr	r3, [pc, #140]	; (800ac50 <__ieee754_rem_pio2+0x410>)
 800abc4:	2200      	movs	r2, #0
 800abc6:	f7f5 fcc3 	bl	8000550 <__aeabi_dmul>
 800abca:	460f      	mov	r7, r1
 800abcc:	4606      	mov	r6, r0
 800abce:	f7f5 ff6f 	bl	8000ab0 <__aeabi_d2iz>
 800abd2:	f7f5 fc53 	bl	800047c <__aeabi_i2d>
 800abd6:	4602      	mov	r2, r0
 800abd8:	460b      	mov	r3, r1
 800abda:	4630      	mov	r0, r6
 800abdc:	4639      	mov	r1, r7
 800abde:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800abe2:	f7f5 fafd 	bl	80001e0 <__aeabi_dsub>
 800abe6:	4b1a      	ldr	r3, [pc, #104]	; (800ac50 <__ieee754_rem_pio2+0x410>)
 800abe8:	2200      	movs	r2, #0
 800abea:	f7f5 fcb1 	bl	8000550 <__aeabi_dmul>
 800abee:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800abf2:	ad04      	add	r5, sp, #16
 800abf4:	f04f 0803 	mov.w	r8, #3
 800abf8:	46a9      	mov	r9, r5
 800abfa:	2600      	movs	r6, #0
 800abfc:	2700      	movs	r7, #0
 800abfe:	4632      	mov	r2, r6
 800ac00:	463b      	mov	r3, r7
 800ac02:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800ac06:	46c3      	mov	fp, r8
 800ac08:	3d08      	subs	r5, #8
 800ac0a:	f108 38ff 	add.w	r8, r8, #4294967295
 800ac0e:	f7f5 ff07 	bl	8000a20 <__aeabi_dcmpeq>
 800ac12:	2800      	cmp	r0, #0
 800ac14:	d1f3      	bne.n	800abfe <__ieee754_rem_pio2+0x3be>
 800ac16:	4b0f      	ldr	r3, [pc, #60]	; (800ac54 <__ieee754_rem_pio2+0x414>)
 800ac18:	9301      	str	r3, [sp, #4]
 800ac1a:	2302      	movs	r3, #2
 800ac1c:	9300      	str	r3, [sp, #0]
 800ac1e:	4622      	mov	r2, r4
 800ac20:	465b      	mov	r3, fp
 800ac22:	4651      	mov	r1, sl
 800ac24:	4648      	mov	r0, r9
 800ac26:	f000 f993 	bl	800af50 <__kernel_rem_pio2>
 800ac2a:	9b02      	ldr	r3, [sp, #8]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	4683      	mov	fp, r0
 800ac30:	f6bf ae46 	bge.w	800a8c0 <__ieee754_rem_pio2+0x80>
 800ac34:	e9da 2100 	ldrd	r2, r1, [sl]
 800ac38:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ac3c:	e9ca 2300 	strd	r2, r3, [sl]
 800ac40:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800ac44:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ac48:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800ac4c:	e73a      	b.n	800aac4 <__ieee754_rem_pio2+0x284>
 800ac4e:	bf00      	nop
 800ac50:	41700000 	.word	0x41700000
 800ac54:	0800ba08 	.word	0x0800ba08

0800ac58 <__ieee754_sqrt>:
 800ac58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac5c:	ec55 4b10 	vmov	r4, r5, d0
 800ac60:	4e55      	ldr	r6, [pc, #340]	; (800adb8 <__ieee754_sqrt+0x160>)
 800ac62:	43ae      	bics	r6, r5
 800ac64:	ee10 0a10 	vmov	r0, s0
 800ac68:	ee10 3a10 	vmov	r3, s0
 800ac6c:	462a      	mov	r2, r5
 800ac6e:	4629      	mov	r1, r5
 800ac70:	d110      	bne.n	800ac94 <__ieee754_sqrt+0x3c>
 800ac72:	ee10 2a10 	vmov	r2, s0
 800ac76:	462b      	mov	r3, r5
 800ac78:	f7f5 fc6a 	bl	8000550 <__aeabi_dmul>
 800ac7c:	4602      	mov	r2, r0
 800ac7e:	460b      	mov	r3, r1
 800ac80:	4620      	mov	r0, r4
 800ac82:	4629      	mov	r1, r5
 800ac84:	f7f5 faae 	bl	80001e4 <__adddf3>
 800ac88:	4604      	mov	r4, r0
 800ac8a:	460d      	mov	r5, r1
 800ac8c:	ec45 4b10 	vmov	d0, r4, r5
 800ac90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac94:	2d00      	cmp	r5, #0
 800ac96:	dc10      	bgt.n	800acba <__ieee754_sqrt+0x62>
 800ac98:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ac9c:	4330      	orrs	r0, r6
 800ac9e:	d0f5      	beq.n	800ac8c <__ieee754_sqrt+0x34>
 800aca0:	b15d      	cbz	r5, 800acba <__ieee754_sqrt+0x62>
 800aca2:	ee10 2a10 	vmov	r2, s0
 800aca6:	462b      	mov	r3, r5
 800aca8:	ee10 0a10 	vmov	r0, s0
 800acac:	f7f5 fa98 	bl	80001e0 <__aeabi_dsub>
 800acb0:	4602      	mov	r2, r0
 800acb2:	460b      	mov	r3, r1
 800acb4:	f7f5 fd76 	bl	80007a4 <__aeabi_ddiv>
 800acb8:	e7e6      	b.n	800ac88 <__ieee754_sqrt+0x30>
 800acba:	1512      	asrs	r2, r2, #20
 800acbc:	d074      	beq.n	800ada8 <__ieee754_sqrt+0x150>
 800acbe:	07d4      	lsls	r4, r2, #31
 800acc0:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800acc4:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800acc8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800accc:	bf5e      	ittt	pl
 800acce:	0fda      	lsrpl	r2, r3, #31
 800acd0:	005b      	lslpl	r3, r3, #1
 800acd2:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800acd6:	2400      	movs	r4, #0
 800acd8:	0fda      	lsrs	r2, r3, #31
 800acda:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800acde:	107f      	asrs	r7, r7, #1
 800ace0:	005b      	lsls	r3, r3, #1
 800ace2:	2516      	movs	r5, #22
 800ace4:	4620      	mov	r0, r4
 800ace6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800acea:	1886      	adds	r6, r0, r2
 800acec:	428e      	cmp	r6, r1
 800acee:	bfde      	ittt	le
 800acf0:	1b89      	suble	r1, r1, r6
 800acf2:	18b0      	addle	r0, r6, r2
 800acf4:	18a4      	addle	r4, r4, r2
 800acf6:	0049      	lsls	r1, r1, #1
 800acf8:	3d01      	subs	r5, #1
 800acfa:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800acfe:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800ad02:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ad06:	d1f0      	bne.n	800acea <__ieee754_sqrt+0x92>
 800ad08:	462a      	mov	r2, r5
 800ad0a:	f04f 0e20 	mov.w	lr, #32
 800ad0e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800ad12:	4281      	cmp	r1, r0
 800ad14:	eb06 0c05 	add.w	ip, r6, r5
 800ad18:	dc02      	bgt.n	800ad20 <__ieee754_sqrt+0xc8>
 800ad1a:	d113      	bne.n	800ad44 <__ieee754_sqrt+0xec>
 800ad1c:	459c      	cmp	ip, r3
 800ad1e:	d811      	bhi.n	800ad44 <__ieee754_sqrt+0xec>
 800ad20:	f1bc 0f00 	cmp.w	ip, #0
 800ad24:	eb0c 0506 	add.w	r5, ip, r6
 800ad28:	da43      	bge.n	800adb2 <__ieee754_sqrt+0x15a>
 800ad2a:	2d00      	cmp	r5, #0
 800ad2c:	db41      	blt.n	800adb2 <__ieee754_sqrt+0x15a>
 800ad2e:	f100 0801 	add.w	r8, r0, #1
 800ad32:	1a09      	subs	r1, r1, r0
 800ad34:	459c      	cmp	ip, r3
 800ad36:	bf88      	it	hi
 800ad38:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800ad3c:	eba3 030c 	sub.w	r3, r3, ip
 800ad40:	4432      	add	r2, r6
 800ad42:	4640      	mov	r0, r8
 800ad44:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800ad48:	f1be 0e01 	subs.w	lr, lr, #1
 800ad4c:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800ad50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ad54:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800ad58:	d1db      	bne.n	800ad12 <__ieee754_sqrt+0xba>
 800ad5a:	430b      	orrs	r3, r1
 800ad5c:	d006      	beq.n	800ad6c <__ieee754_sqrt+0x114>
 800ad5e:	1c50      	adds	r0, r2, #1
 800ad60:	bf13      	iteet	ne
 800ad62:	3201      	addne	r2, #1
 800ad64:	3401      	addeq	r4, #1
 800ad66:	4672      	moveq	r2, lr
 800ad68:	f022 0201 	bicne.w	r2, r2, #1
 800ad6c:	1063      	asrs	r3, r4, #1
 800ad6e:	0852      	lsrs	r2, r2, #1
 800ad70:	07e1      	lsls	r1, r4, #31
 800ad72:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800ad76:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800ad7a:	bf48      	it	mi
 800ad7c:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800ad80:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800ad84:	4614      	mov	r4, r2
 800ad86:	e781      	b.n	800ac8c <__ieee754_sqrt+0x34>
 800ad88:	0ad9      	lsrs	r1, r3, #11
 800ad8a:	3815      	subs	r0, #21
 800ad8c:	055b      	lsls	r3, r3, #21
 800ad8e:	2900      	cmp	r1, #0
 800ad90:	d0fa      	beq.n	800ad88 <__ieee754_sqrt+0x130>
 800ad92:	02cd      	lsls	r5, r1, #11
 800ad94:	d50a      	bpl.n	800adac <__ieee754_sqrt+0x154>
 800ad96:	f1c2 0420 	rsb	r4, r2, #32
 800ad9a:	fa23 f404 	lsr.w	r4, r3, r4
 800ad9e:	1e55      	subs	r5, r2, #1
 800ada0:	4093      	lsls	r3, r2
 800ada2:	4321      	orrs	r1, r4
 800ada4:	1b42      	subs	r2, r0, r5
 800ada6:	e78a      	b.n	800acbe <__ieee754_sqrt+0x66>
 800ada8:	4610      	mov	r0, r2
 800adaa:	e7f0      	b.n	800ad8e <__ieee754_sqrt+0x136>
 800adac:	0049      	lsls	r1, r1, #1
 800adae:	3201      	adds	r2, #1
 800adb0:	e7ef      	b.n	800ad92 <__ieee754_sqrt+0x13a>
 800adb2:	4680      	mov	r8, r0
 800adb4:	e7bd      	b.n	800ad32 <__ieee754_sqrt+0xda>
 800adb6:	bf00      	nop
 800adb8:	7ff00000 	.word	0x7ff00000
 800adbc:	00000000 	.word	0x00000000

0800adc0 <__kernel_cos>:
 800adc0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adc4:	ec57 6b10 	vmov	r6, r7, d0
 800adc8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800adcc:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800add0:	ed8d 1b00 	vstr	d1, [sp]
 800add4:	da07      	bge.n	800ade6 <__kernel_cos+0x26>
 800add6:	ee10 0a10 	vmov	r0, s0
 800adda:	4639      	mov	r1, r7
 800addc:	f7f5 fe68 	bl	8000ab0 <__aeabi_d2iz>
 800ade0:	2800      	cmp	r0, #0
 800ade2:	f000 8088 	beq.w	800aef6 <__kernel_cos+0x136>
 800ade6:	4632      	mov	r2, r6
 800ade8:	463b      	mov	r3, r7
 800adea:	4630      	mov	r0, r6
 800adec:	4639      	mov	r1, r7
 800adee:	f7f5 fbaf 	bl	8000550 <__aeabi_dmul>
 800adf2:	4b51      	ldr	r3, [pc, #324]	; (800af38 <__kernel_cos+0x178>)
 800adf4:	2200      	movs	r2, #0
 800adf6:	4604      	mov	r4, r0
 800adf8:	460d      	mov	r5, r1
 800adfa:	f7f5 fba9 	bl	8000550 <__aeabi_dmul>
 800adfe:	a340      	add	r3, pc, #256	; (adr r3, 800af00 <__kernel_cos+0x140>)
 800ae00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae04:	4682      	mov	sl, r0
 800ae06:	468b      	mov	fp, r1
 800ae08:	4620      	mov	r0, r4
 800ae0a:	4629      	mov	r1, r5
 800ae0c:	f7f5 fba0 	bl	8000550 <__aeabi_dmul>
 800ae10:	a33d      	add	r3, pc, #244	; (adr r3, 800af08 <__kernel_cos+0x148>)
 800ae12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae16:	f7f5 f9e5 	bl	80001e4 <__adddf3>
 800ae1a:	4622      	mov	r2, r4
 800ae1c:	462b      	mov	r3, r5
 800ae1e:	f7f5 fb97 	bl	8000550 <__aeabi_dmul>
 800ae22:	a33b      	add	r3, pc, #236	; (adr r3, 800af10 <__kernel_cos+0x150>)
 800ae24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae28:	f7f5 f9da 	bl	80001e0 <__aeabi_dsub>
 800ae2c:	4622      	mov	r2, r4
 800ae2e:	462b      	mov	r3, r5
 800ae30:	f7f5 fb8e 	bl	8000550 <__aeabi_dmul>
 800ae34:	a338      	add	r3, pc, #224	; (adr r3, 800af18 <__kernel_cos+0x158>)
 800ae36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae3a:	f7f5 f9d3 	bl	80001e4 <__adddf3>
 800ae3e:	4622      	mov	r2, r4
 800ae40:	462b      	mov	r3, r5
 800ae42:	f7f5 fb85 	bl	8000550 <__aeabi_dmul>
 800ae46:	a336      	add	r3, pc, #216	; (adr r3, 800af20 <__kernel_cos+0x160>)
 800ae48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae4c:	f7f5 f9c8 	bl	80001e0 <__aeabi_dsub>
 800ae50:	4622      	mov	r2, r4
 800ae52:	462b      	mov	r3, r5
 800ae54:	f7f5 fb7c 	bl	8000550 <__aeabi_dmul>
 800ae58:	a333      	add	r3, pc, #204	; (adr r3, 800af28 <__kernel_cos+0x168>)
 800ae5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae5e:	f7f5 f9c1 	bl	80001e4 <__adddf3>
 800ae62:	4622      	mov	r2, r4
 800ae64:	462b      	mov	r3, r5
 800ae66:	f7f5 fb73 	bl	8000550 <__aeabi_dmul>
 800ae6a:	4622      	mov	r2, r4
 800ae6c:	462b      	mov	r3, r5
 800ae6e:	f7f5 fb6f 	bl	8000550 <__aeabi_dmul>
 800ae72:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ae76:	4604      	mov	r4, r0
 800ae78:	460d      	mov	r5, r1
 800ae7a:	4630      	mov	r0, r6
 800ae7c:	4639      	mov	r1, r7
 800ae7e:	f7f5 fb67 	bl	8000550 <__aeabi_dmul>
 800ae82:	460b      	mov	r3, r1
 800ae84:	4602      	mov	r2, r0
 800ae86:	4629      	mov	r1, r5
 800ae88:	4620      	mov	r0, r4
 800ae8a:	f7f5 f9a9 	bl	80001e0 <__aeabi_dsub>
 800ae8e:	4b2b      	ldr	r3, [pc, #172]	; (800af3c <__kernel_cos+0x17c>)
 800ae90:	4598      	cmp	r8, r3
 800ae92:	4606      	mov	r6, r0
 800ae94:	460f      	mov	r7, r1
 800ae96:	dc10      	bgt.n	800aeba <__kernel_cos+0xfa>
 800ae98:	4602      	mov	r2, r0
 800ae9a:	460b      	mov	r3, r1
 800ae9c:	4650      	mov	r0, sl
 800ae9e:	4659      	mov	r1, fp
 800aea0:	f7f5 f99e 	bl	80001e0 <__aeabi_dsub>
 800aea4:	460b      	mov	r3, r1
 800aea6:	4926      	ldr	r1, [pc, #152]	; (800af40 <__kernel_cos+0x180>)
 800aea8:	4602      	mov	r2, r0
 800aeaa:	2000      	movs	r0, #0
 800aeac:	f7f5 f998 	bl	80001e0 <__aeabi_dsub>
 800aeb0:	ec41 0b10 	vmov	d0, r0, r1
 800aeb4:	b003      	add	sp, #12
 800aeb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aeba:	4b22      	ldr	r3, [pc, #136]	; (800af44 <__kernel_cos+0x184>)
 800aebc:	4920      	ldr	r1, [pc, #128]	; (800af40 <__kernel_cos+0x180>)
 800aebe:	4598      	cmp	r8, r3
 800aec0:	bfcc      	ite	gt
 800aec2:	4d21      	ldrgt	r5, [pc, #132]	; (800af48 <__kernel_cos+0x188>)
 800aec4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800aec8:	2400      	movs	r4, #0
 800aeca:	4622      	mov	r2, r4
 800aecc:	462b      	mov	r3, r5
 800aece:	2000      	movs	r0, #0
 800aed0:	f7f5 f986 	bl	80001e0 <__aeabi_dsub>
 800aed4:	4622      	mov	r2, r4
 800aed6:	4680      	mov	r8, r0
 800aed8:	4689      	mov	r9, r1
 800aeda:	462b      	mov	r3, r5
 800aedc:	4650      	mov	r0, sl
 800aede:	4659      	mov	r1, fp
 800aee0:	f7f5 f97e 	bl	80001e0 <__aeabi_dsub>
 800aee4:	4632      	mov	r2, r6
 800aee6:	463b      	mov	r3, r7
 800aee8:	f7f5 f97a 	bl	80001e0 <__aeabi_dsub>
 800aeec:	4602      	mov	r2, r0
 800aeee:	460b      	mov	r3, r1
 800aef0:	4640      	mov	r0, r8
 800aef2:	4649      	mov	r1, r9
 800aef4:	e7da      	b.n	800aeac <__kernel_cos+0xec>
 800aef6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800af30 <__kernel_cos+0x170>
 800aefa:	e7db      	b.n	800aeb4 <__kernel_cos+0xf4>
 800aefc:	f3af 8000 	nop.w
 800af00:	be8838d4 	.word	0xbe8838d4
 800af04:	bda8fae9 	.word	0xbda8fae9
 800af08:	bdb4b1c4 	.word	0xbdb4b1c4
 800af0c:	3e21ee9e 	.word	0x3e21ee9e
 800af10:	809c52ad 	.word	0x809c52ad
 800af14:	3e927e4f 	.word	0x3e927e4f
 800af18:	19cb1590 	.word	0x19cb1590
 800af1c:	3efa01a0 	.word	0x3efa01a0
 800af20:	16c15177 	.word	0x16c15177
 800af24:	3f56c16c 	.word	0x3f56c16c
 800af28:	5555554c 	.word	0x5555554c
 800af2c:	3fa55555 	.word	0x3fa55555
 800af30:	00000000 	.word	0x00000000
 800af34:	3ff00000 	.word	0x3ff00000
 800af38:	3fe00000 	.word	0x3fe00000
 800af3c:	3fd33332 	.word	0x3fd33332
 800af40:	3ff00000 	.word	0x3ff00000
 800af44:	3fe90000 	.word	0x3fe90000
 800af48:	3fd20000 	.word	0x3fd20000
 800af4c:	00000000 	.word	0x00000000

0800af50 <__kernel_rem_pio2>:
 800af50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af54:	ed2d 8b02 	vpush	{d8}
 800af58:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800af5c:	f112 0f14 	cmn.w	r2, #20
 800af60:	9308      	str	r3, [sp, #32]
 800af62:	9101      	str	r1, [sp, #4]
 800af64:	4bc4      	ldr	r3, [pc, #784]	; (800b278 <__kernel_rem_pio2+0x328>)
 800af66:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800af68:	900b      	str	r0, [sp, #44]	; 0x2c
 800af6a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800af6e:	9302      	str	r3, [sp, #8]
 800af70:	9b08      	ldr	r3, [sp, #32]
 800af72:	f103 33ff 	add.w	r3, r3, #4294967295
 800af76:	bfa8      	it	ge
 800af78:	1ed4      	subge	r4, r2, #3
 800af7a:	9306      	str	r3, [sp, #24]
 800af7c:	bfb2      	itee	lt
 800af7e:	2400      	movlt	r4, #0
 800af80:	2318      	movge	r3, #24
 800af82:	fb94 f4f3 	sdivge	r4, r4, r3
 800af86:	f06f 0317 	mvn.w	r3, #23
 800af8a:	fb04 3303 	mla	r3, r4, r3, r3
 800af8e:	eb03 0a02 	add.w	sl, r3, r2
 800af92:	9b02      	ldr	r3, [sp, #8]
 800af94:	9a06      	ldr	r2, [sp, #24]
 800af96:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800b268 <__kernel_rem_pio2+0x318>
 800af9a:	eb03 0802 	add.w	r8, r3, r2
 800af9e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800afa0:	1aa7      	subs	r7, r4, r2
 800afa2:	ae22      	add	r6, sp, #136	; 0x88
 800afa4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800afa8:	2500      	movs	r5, #0
 800afaa:	4545      	cmp	r5, r8
 800afac:	dd13      	ble.n	800afd6 <__kernel_rem_pio2+0x86>
 800afae:	9b08      	ldr	r3, [sp, #32]
 800afb0:	ed9f 8bad 	vldr	d8, [pc, #692]	; 800b268 <__kernel_rem_pio2+0x318>
 800afb4:	aa22      	add	r2, sp, #136	; 0x88
 800afb6:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800afba:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800afbe:	f04f 0800 	mov.w	r8, #0
 800afc2:	9b02      	ldr	r3, [sp, #8]
 800afc4:	4598      	cmp	r8, r3
 800afc6:	dc2f      	bgt.n	800b028 <__kernel_rem_pio2+0xd8>
 800afc8:	ed8d 8b04 	vstr	d8, [sp, #16]
 800afcc:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800afd0:	462f      	mov	r7, r5
 800afd2:	2600      	movs	r6, #0
 800afd4:	e01b      	b.n	800b00e <__kernel_rem_pio2+0xbe>
 800afd6:	42ef      	cmn	r7, r5
 800afd8:	d407      	bmi.n	800afea <__kernel_rem_pio2+0x9a>
 800afda:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800afde:	f7f5 fa4d 	bl	800047c <__aeabi_i2d>
 800afe2:	e8e6 0102 	strd	r0, r1, [r6], #8
 800afe6:	3501      	adds	r5, #1
 800afe8:	e7df      	b.n	800afaa <__kernel_rem_pio2+0x5a>
 800afea:	ec51 0b18 	vmov	r0, r1, d8
 800afee:	e7f8      	b.n	800afe2 <__kernel_rem_pio2+0x92>
 800aff0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aff4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800aff8:	f7f5 faaa 	bl	8000550 <__aeabi_dmul>
 800affc:	4602      	mov	r2, r0
 800affe:	460b      	mov	r3, r1
 800b000:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b004:	f7f5 f8ee 	bl	80001e4 <__adddf3>
 800b008:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b00c:	3601      	adds	r6, #1
 800b00e:	9b06      	ldr	r3, [sp, #24]
 800b010:	429e      	cmp	r6, r3
 800b012:	f1a7 0708 	sub.w	r7, r7, #8
 800b016:	ddeb      	ble.n	800aff0 <__kernel_rem_pio2+0xa0>
 800b018:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b01c:	f108 0801 	add.w	r8, r8, #1
 800b020:	ecab 7b02 	vstmia	fp!, {d7}
 800b024:	3508      	adds	r5, #8
 800b026:	e7cc      	b.n	800afc2 <__kernel_rem_pio2+0x72>
 800b028:	9b02      	ldr	r3, [sp, #8]
 800b02a:	aa0e      	add	r2, sp, #56	; 0x38
 800b02c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b030:	930d      	str	r3, [sp, #52]	; 0x34
 800b032:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800b034:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800b038:	9c02      	ldr	r4, [sp, #8]
 800b03a:	930c      	str	r3, [sp, #48]	; 0x30
 800b03c:	00e3      	lsls	r3, r4, #3
 800b03e:	930a      	str	r3, [sp, #40]	; 0x28
 800b040:	ab9a      	add	r3, sp, #616	; 0x268
 800b042:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b046:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800b04a:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800b04e:	ab72      	add	r3, sp, #456	; 0x1c8
 800b050:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800b054:	46c3      	mov	fp, r8
 800b056:	46a1      	mov	r9, r4
 800b058:	f1b9 0f00 	cmp.w	r9, #0
 800b05c:	f1a5 0508 	sub.w	r5, r5, #8
 800b060:	dc77      	bgt.n	800b152 <__kernel_rem_pio2+0x202>
 800b062:	ec47 6b10 	vmov	d0, r6, r7
 800b066:	4650      	mov	r0, sl
 800b068:	f000 fbce 	bl	800b808 <scalbn>
 800b06c:	ec57 6b10 	vmov	r6, r7, d0
 800b070:	2200      	movs	r2, #0
 800b072:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800b076:	ee10 0a10 	vmov	r0, s0
 800b07a:	4639      	mov	r1, r7
 800b07c:	f7f5 fa68 	bl	8000550 <__aeabi_dmul>
 800b080:	ec41 0b10 	vmov	d0, r0, r1
 800b084:	f7fe faa4 	bl	80095d0 <floor>
 800b088:	4b7c      	ldr	r3, [pc, #496]	; (800b27c <__kernel_rem_pio2+0x32c>)
 800b08a:	ec51 0b10 	vmov	r0, r1, d0
 800b08e:	2200      	movs	r2, #0
 800b090:	f7f5 fa5e 	bl	8000550 <__aeabi_dmul>
 800b094:	4602      	mov	r2, r0
 800b096:	460b      	mov	r3, r1
 800b098:	4630      	mov	r0, r6
 800b09a:	4639      	mov	r1, r7
 800b09c:	f7f5 f8a0 	bl	80001e0 <__aeabi_dsub>
 800b0a0:	460f      	mov	r7, r1
 800b0a2:	4606      	mov	r6, r0
 800b0a4:	f7f5 fd04 	bl	8000ab0 <__aeabi_d2iz>
 800b0a8:	9004      	str	r0, [sp, #16]
 800b0aa:	f7f5 f9e7 	bl	800047c <__aeabi_i2d>
 800b0ae:	4602      	mov	r2, r0
 800b0b0:	460b      	mov	r3, r1
 800b0b2:	4630      	mov	r0, r6
 800b0b4:	4639      	mov	r1, r7
 800b0b6:	f7f5 f893 	bl	80001e0 <__aeabi_dsub>
 800b0ba:	f1ba 0f00 	cmp.w	sl, #0
 800b0be:	4606      	mov	r6, r0
 800b0c0:	460f      	mov	r7, r1
 800b0c2:	dd6d      	ble.n	800b1a0 <__kernel_rem_pio2+0x250>
 800b0c4:	1e62      	subs	r2, r4, #1
 800b0c6:	ab0e      	add	r3, sp, #56	; 0x38
 800b0c8:	9d04      	ldr	r5, [sp, #16]
 800b0ca:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800b0ce:	f1ca 0118 	rsb	r1, sl, #24
 800b0d2:	fa40 f301 	asr.w	r3, r0, r1
 800b0d6:	441d      	add	r5, r3
 800b0d8:	408b      	lsls	r3, r1
 800b0da:	1ac0      	subs	r0, r0, r3
 800b0dc:	ab0e      	add	r3, sp, #56	; 0x38
 800b0de:	9504      	str	r5, [sp, #16]
 800b0e0:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800b0e4:	f1ca 0317 	rsb	r3, sl, #23
 800b0e8:	fa40 fb03 	asr.w	fp, r0, r3
 800b0ec:	f1bb 0f00 	cmp.w	fp, #0
 800b0f0:	dd65      	ble.n	800b1be <__kernel_rem_pio2+0x26e>
 800b0f2:	9b04      	ldr	r3, [sp, #16]
 800b0f4:	2200      	movs	r2, #0
 800b0f6:	3301      	adds	r3, #1
 800b0f8:	9304      	str	r3, [sp, #16]
 800b0fa:	4615      	mov	r5, r2
 800b0fc:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800b100:	4294      	cmp	r4, r2
 800b102:	f300 809c 	bgt.w	800b23e <__kernel_rem_pio2+0x2ee>
 800b106:	f1ba 0f00 	cmp.w	sl, #0
 800b10a:	dd07      	ble.n	800b11c <__kernel_rem_pio2+0x1cc>
 800b10c:	f1ba 0f01 	cmp.w	sl, #1
 800b110:	f000 80c0 	beq.w	800b294 <__kernel_rem_pio2+0x344>
 800b114:	f1ba 0f02 	cmp.w	sl, #2
 800b118:	f000 80c6 	beq.w	800b2a8 <__kernel_rem_pio2+0x358>
 800b11c:	f1bb 0f02 	cmp.w	fp, #2
 800b120:	d14d      	bne.n	800b1be <__kernel_rem_pio2+0x26e>
 800b122:	4632      	mov	r2, r6
 800b124:	463b      	mov	r3, r7
 800b126:	4956      	ldr	r1, [pc, #344]	; (800b280 <__kernel_rem_pio2+0x330>)
 800b128:	2000      	movs	r0, #0
 800b12a:	f7f5 f859 	bl	80001e0 <__aeabi_dsub>
 800b12e:	4606      	mov	r6, r0
 800b130:	460f      	mov	r7, r1
 800b132:	2d00      	cmp	r5, #0
 800b134:	d043      	beq.n	800b1be <__kernel_rem_pio2+0x26e>
 800b136:	4650      	mov	r0, sl
 800b138:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800b270 <__kernel_rem_pio2+0x320>
 800b13c:	f000 fb64 	bl	800b808 <scalbn>
 800b140:	4630      	mov	r0, r6
 800b142:	4639      	mov	r1, r7
 800b144:	ec53 2b10 	vmov	r2, r3, d0
 800b148:	f7f5 f84a 	bl	80001e0 <__aeabi_dsub>
 800b14c:	4606      	mov	r6, r0
 800b14e:	460f      	mov	r7, r1
 800b150:	e035      	b.n	800b1be <__kernel_rem_pio2+0x26e>
 800b152:	4b4c      	ldr	r3, [pc, #304]	; (800b284 <__kernel_rem_pio2+0x334>)
 800b154:	2200      	movs	r2, #0
 800b156:	4630      	mov	r0, r6
 800b158:	4639      	mov	r1, r7
 800b15a:	f7f5 f9f9 	bl	8000550 <__aeabi_dmul>
 800b15e:	f7f5 fca7 	bl	8000ab0 <__aeabi_d2iz>
 800b162:	f7f5 f98b 	bl	800047c <__aeabi_i2d>
 800b166:	4602      	mov	r2, r0
 800b168:	460b      	mov	r3, r1
 800b16a:	ec43 2b18 	vmov	d8, r2, r3
 800b16e:	4b46      	ldr	r3, [pc, #280]	; (800b288 <__kernel_rem_pio2+0x338>)
 800b170:	2200      	movs	r2, #0
 800b172:	f7f5 f9ed 	bl	8000550 <__aeabi_dmul>
 800b176:	4602      	mov	r2, r0
 800b178:	460b      	mov	r3, r1
 800b17a:	4630      	mov	r0, r6
 800b17c:	4639      	mov	r1, r7
 800b17e:	f7f5 f82f 	bl	80001e0 <__aeabi_dsub>
 800b182:	f7f5 fc95 	bl	8000ab0 <__aeabi_d2iz>
 800b186:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b18a:	f84b 0b04 	str.w	r0, [fp], #4
 800b18e:	ec51 0b18 	vmov	r0, r1, d8
 800b192:	f7f5 f827 	bl	80001e4 <__adddf3>
 800b196:	f109 39ff 	add.w	r9, r9, #4294967295
 800b19a:	4606      	mov	r6, r0
 800b19c:	460f      	mov	r7, r1
 800b19e:	e75b      	b.n	800b058 <__kernel_rem_pio2+0x108>
 800b1a0:	d106      	bne.n	800b1b0 <__kernel_rem_pio2+0x260>
 800b1a2:	1e63      	subs	r3, r4, #1
 800b1a4:	aa0e      	add	r2, sp, #56	; 0x38
 800b1a6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800b1aa:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800b1ae:	e79d      	b.n	800b0ec <__kernel_rem_pio2+0x19c>
 800b1b0:	4b36      	ldr	r3, [pc, #216]	; (800b28c <__kernel_rem_pio2+0x33c>)
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	f7f5 fc52 	bl	8000a5c <__aeabi_dcmpge>
 800b1b8:	2800      	cmp	r0, #0
 800b1ba:	d13d      	bne.n	800b238 <__kernel_rem_pio2+0x2e8>
 800b1bc:	4683      	mov	fp, r0
 800b1be:	2200      	movs	r2, #0
 800b1c0:	2300      	movs	r3, #0
 800b1c2:	4630      	mov	r0, r6
 800b1c4:	4639      	mov	r1, r7
 800b1c6:	f7f5 fc2b 	bl	8000a20 <__aeabi_dcmpeq>
 800b1ca:	2800      	cmp	r0, #0
 800b1cc:	f000 80c0 	beq.w	800b350 <__kernel_rem_pio2+0x400>
 800b1d0:	1e65      	subs	r5, r4, #1
 800b1d2:	462b      	mov	r3, r5
 800b1d4:	2200      	movs	r2, #0
 800b1d6:	9902      	ldr	r1, [sp, #8]
 800b1d8:	428b      	cmp	r3, r1
 800b1da:	da6c      	bge.n	800b2b6 <__kernel_rem_pio2+0x366>
 800b1dc:	2a00      	cmp	r2, #0
 800b1de:	f000 8089 	beq.w	800b2f4 <__kernel_rem_pio2+0x3a4>
 800b1e2:	ab0e      	add	r3, sp, #56	; 0x38
 800b1e4:	f1aa 0a18 	sub.w	sl, sl, #24
 800b1e8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	f000 80ad 	beq.w	800b34c <__kernel_rem_pio2+0x3fc>
 800b1f2:	4650      	mov	r0, sl
 800b1f4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 800b270 <__kernel_rem_pio2+0x320>
 800b1f8:	f000 fb06 	bl	800b808 <scalbn>
 800b1fc:	ab9a      	add	r3, sp, #616	; 0x268
 800b1fe:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800b202:	ec57 6b10 	vmov	r6, r7, d0
 800b206:	00ec      	lsls	r4, r5, #3
 800b208:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 800b20c:	46aa      	mov	sl, r5
 800b20e:	f1ba 0f00 	cmp.w	sl, #0
 800b212:	f280 80d6 	bge.w	800b3c2 <__kernel_rem_pio2+0x472>
 800b216:	ed9f 8b14 	vldr	d8, [pc, #80]	; 800b268 <__kernel_rem_pio2+0x318>
 800b21a:	462e      	mov	r6, r5
 800b21c:	2e00      	cmp	r6, #0
 800b21e:	f2c0 8104 	blt.w	800b42a <__kernel_rem_pio2+0x4da>
 800b222:	ab72      	add	r3, sp, #456	; 0x1c8
 800b224:	ed8d 8b06 	vstr	d8, [sp, #24]
 800b228:	f8df a064 	ldr.w	sl, [pc, #100]	; 800b290 <__kernel_rem_pio2+0x340>
 800b22c:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800b230:	f04f 0800 	mov.w	r8, #0
 800b234:	1baf      	subs	r7, r5, r6
 800b236:	e0ea      	b.n	800b40e <__kernel_rem_pio2+0x4be>
 800b238:	f04f 0b02 	mov.w	fp, #2
 800b23c:	e759      	b.n	800b0f2 <__kernel_rem_pio2+0x1a2>
 800b23e:	f8d8 3000 	ldr.w	r3, [r8]
 800b242:	b955      	cbnz	r5, 800b25a <__kernel_rem_pio2+0x30a>
 800b244:	b123      	cbz	r3, 800b250 <__kernel_rem_pio2+0x300>
 800b246:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800b24a:	f8c8 3000 	str.w	r3, [r8]
 800b24e:	2301      	movs	r3, #1
 800b250:	3201      	adds	r2, #1
 800b252:	f108 0804 	add.w	r8, r8, #4
 800b256:	461d      	mov	r5, r3
 800b258:	e752      	b.n	800b100 <__kernel_rem_pio2+0x1b0>
 800b25a:	1acb      	subs	r3, r1, r3
 800b25c:	f8c8 3000 	str.w	r3, [r8]
 800b260:	462b      	mov	r3, r5
 800b262:	e7f5      	b.n	800b250 <__kernel_rem_pio2+0x300>
 800b264:	f3af 8000 	nop.w
	...
 800b274:	3ff00000 	.word	0x3ff00000
 800b278:	0800bb50 	.word	0x0800bb50
 800b27c:	40200000 	.word	0x40200000
 800b280:	3ff00000 	.word	0x3ff00000
 800b284:	3e700000 	.word	0x3e700000
 800b288:	41700000 	.word	0x41700000
 800b28c:	3fe00000 	.word	0x3fe00000
 800b290:	0800bb10 	.word	0x0800bb10
 800b294:	1e62      	subs	r2, r4, #1
 800b296:	ab0e      	add	r3, sp, #56	; 0x38
 800b298:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b29c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800b2a0:	a90e      	add	r1, sp, #56	; 0x38
 800b2a2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800b2a6:	e739      	b.n	800b11c <__kernel_rem_pio2+0x1cc>
 800b2a8:	1e62      	subs	r2, r4, #1
 800b2aa:	ab0e      	add	r3, sp, #56	; 0x38
 800b2ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2b0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800b2b4:	e7f4      	b.n	800b2a0 <__kernel_rem_pio2+0x350>
 800b2b6:	a90e      	add	r1, sp, #56	; 0x38
 800b2b8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800b2bc:	3b01      	subs	r3, #1
 800b2be:	430a      	orrs	r2, r1
 800b2c0:	e789      	b.n	800b1d6 <__kernel_rem_pio2+0x286>
 800b2c2:	3301      	adds	r3, #1
 800b2c4:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800b2c8:	2900      	cmp	r1, #0
 800b2ca:	d0fa      	beq.n	800b2c2 <__kernel_rem_pio2+0x372>
 800b2cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b2ce:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800b2d2:	446a      	add	r2, sp
 800b2d4:	3a98      	subs	r2, #152	; 0x98
 800b2d6:	920a      	str	r2, [sp, #40]	; 0x28
 800b2d8:	9a08      	ldr	r2, [sp, #32]
 800b2da:	18e3      	adds	r3, r4, r3
 800b2dc:	18a5      	adds	r5, r4, r2
 800b2de:	aa22      	add	r2, sp, #136	; 0x88
 800b2e0:	f104 0801 	add.w	r8, r4, #1
 800b2e4:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800b2e8:	9304      	str	r3, [sp, #16]
 800b2ea:	9b04      	ldr	r3, [sp, #16]
 800b2ec:	4543      	cmp	r3, r8
 800b2ee:	da04      	bge.n	800b2fa <__kernel_rem_pio2+0x3aa>
 800b2f0:	461c      	mov	r4, r3
 800b2f2:	e6a3      	b.n	800b03c <__kernel_rem_pio2+0xec>
 800b2f4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b2f6:	2301      	movs	r3, #1
 800b2f8:	e7e4      	b.n	800b2c4 <__kernel_rem_pio2+0x374>
 800b2fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b2fc:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800b300:	f7f5 f8bc 	bl	800047c <__aeabi_i2d>
 800b304:	e8e5 0102 	strd	r0, r1, [r5], #8
 800b308:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b30a:	46ab      	mov	fp, r5
 800b30c:	461c      	mov	r4, r3
 800b30e:	f04f 0900 	mov.w	r9, #0
 800b312:	2600      	movs	r6, #0
 800b314:	2700      	movs	r7, #0
 800b316:	9b06      	ldr	r3, [sp, #24]
 800b318:	4599      	cmp	r9, r3
 800b31a:	dd06      	ble.n	800b32a <__kernel_rem_pio2+0x3da>
 800b31c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b31e:	e8e3 6702 	strd	r6, r7, [r3], #8
 800b322:	f108 0801 	add.w	r8, r8, #1
 800b326:	930a      	str	r3, [sp, #40]	; 0x28
 800b328:	e7df      	b.n	800b2ea <__kernel_rem_pio2+0x39a>
 800b32a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800b32e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800b332:	f7f5 f90d 	bl	8000550 <__aeabi_dmul>
 800b336:	4602      	mov	r2, r0
 800b338:	460b      	mov	r3, r1
 800b33a:	4630      	mov	r0, r6
 800b33c:	4639      	mov	r1, r7
 800b33e:	f7f4 ff51 	bl	80001e4 <__adddf3>
 800b342:	f109 0901 	add.w	r9, r9, #1
 800b346:	4606      	mov	r6, r0
 800b348:	460f      	mov	r7, r1
 800b34a:	e7e4      	b.n	800b316 <__kernel_rem_pio2+0x3c6>
 800b34c:	3d01      	subs	r5, #1
 800b34e:	e748      	b.n	800b1e2 <__kernel_rem_pio2+0x292>
 800b350:	ec47 6b10 	vmov	d0, r6, r7
 800b354:	f1ca 0000 	rsb	r0, sl, #0
 800b358:	f000 fa56 	bl	800b808 <scalbn>
 800b35c:	ec57 6b10 	vmov	r6, r7, d0
 800b360:	4ba0      	ldr	r3, [pc, #640]	; (800b5e4 <__kernel_rem_pio2+0x694>)
 800b362:	ee10 0a10 	vmov	r0, s0
 800b366:	2200      	movs	r2, #0
 800b368:	4639      	mov	r1, r7
 800b36a:	f7f5 fb77 	bl	8000a5c <__aeabi_dcmpge>
 800b36e:	b1f8      	cbz	r0, 800b3b0 <__kernel_rem_pio2+0x460>
 800b370:	4b9d      	ldr	r3, [pc, #628]	; (800b5e8 <__kernel_rem_pio2+0x698>)
 800b372:	2200      	movs	r2, #0
 800b374:	4630      	mov	r0, r6
 800b376:	4639      	mov	r1, r7
 800b378:	f7f5 f8ea 	bl	8000550 <__aeabi_dmul>
 800b37c:	f7f5 fb98 	bl	8000ab0 <__aeabi_d2iz>
 800b380:	4680      	mov	r8, r0
 800b382:	f7f5 f87b 	bl	800047c <__aeabi_i2d>
 800b386:	4b97      	ldr	r3, [pc, #604]	; (800b5e4 <__kernel_rem_pio2+0x694>)
 800b388:	2200      	movs	r2, #0
 800b38a:	f7f5 f8e1 	bl	8000550 <__aeabi_dmul>
 800b38e:	460b      	mov	r3, r1
 800b390:	4602      	mov	r2, r0
 800b392:	4639      	mov	r1, r7
 800b394:	4630      	mov	r0, r6
 800b396:	f7f4 ff23 	bl	80001e0 <__aeabi_dsub>
 800b39a:	f7f5 fb89 	bl	8000ab0 <__aeabi_d2iz>
 800b39e:	1c65      	adds	r5, r4, #1
 800b3a0:	ab0e      	add	r3, sp, #56	; 0x38
 800b3a2:	f10a 0a18 	add.w	sl, sl, #24
 800b3a6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800b3aa:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800b3ae:	e720      	b.n	800b1f2 <__kernel_rem_pio2+0x2a2>
 800b3b0:	4630      	mov	r0, r6
 800b3b2:	4639      	mov	r1, r7
 800b3b4:	f7f5 fb7c 	bl	8000ab0 <__aeabi_d2iz>
 800b3b8:	ab0e      	add	r3, sp, #56	; 0x38
 800b3ba:	4625      	mov	r5, r4
 800b3bc:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800b3c0:	e717      	b.n	800b1f2 <__kernel_rem_pio2+0x2a2>
 800b3c2:	ab0e      	add	r3, sp, #56	; 0x38
 800b3c4:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800b3c8:	f7f5 f858 	bl	800047c <__aeabi_i2d>
 800b3cc:	4632      	mov	r2, r6
 800b3ce:	463b      	mov	r3, r7
 800b3d0:	f7f5 f8be 	bl	8000550 <__aeabi_dmul>
 800b3d4:	4b84      	ldr	r3, [pc, #528]	; (800b5e8 <__kernel_rem_pio2+0x698>)
 800b3d6:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800b3da:	2200      	movs	r2, #0
 800b3dc:	4630      	mov	r0, r6
 800b3de:	4639      	mov	r1, r7
 800b3e0:	f7f5 f8b6 	bl	8000550 <__aeabi_dmul>
 800b3e4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b3e8:	4606      	mov	r6, r0
 800b3ea:	460f      	mov	r7, r1
 800b3ec:	e70f      	b.n	800b20e <__kernel_rem_pio2+0x2be>
 800b3ee:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800b3f2:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800b3f6:	f7f5 f8ab 	bl	8000550 <__aeabi_dmul>
 800b3fa:	4602      	mov	r2, r0
 800b3fc:	460b      	mov	r3, r1
 800b3fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b402:	f7f4 feef 	bl	80001e4 <__adddf3>
 800b406:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b40a:	f108 0801 	add.w	r8, r8, #1
 800b40e:	9b02      	ldr	r3, [sp, #8]
 800b410:	4598      	cmp	r8, r3
 800b412:	dc01      	bgt.n	800b418 <__kernel_rem_pio2+0x4c8>
 800b414:	45b8      	cmp	r8, r7
 800b416:	ddea      	ble.n	800b3ee <__kernel_rem_pio2+0x49e>
 800b418:	ed9d 7b06 	vldr	d7, [sp, #24]
 800b41c:	ab4a      	add	r3, sp, #296	; 0x128
 800b41e:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800b422:	ed87 7b00 	vstr	d7, [r7]
 800b426:	3e01      	subs	r6, #1
 800b428:	e6f8      	b.n	800b21c <__kernel_rem_pio2+0x2cc>
 800b42a:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800b42c:	2b02      	cmp	r3, #2
 800b42e:	dc0b      	bgt.n	800b448 <__kernel_rem_pio2+0x4f8>
 800b430:	2b00      	cmp	r3, #0
 800b432:	dc35      	bgt.n	800b4a0 <__kernel_rem_pio2+0x550>
 800b434:	d059      	beq.n	800b4ea <__kernel_rem_pio2+0x59a>
 800b436:	9b04      	ldr	r3, [sp, #16]
 800b438:	f003 0007 	and.w	r0, r3, #7
 800b43c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800b440:	ecbd 8b02 	vpop	{d8}
 800b444:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b448:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800b44a:	2b03      	cmp	r3, #3
 800b44c:	d1f3      	bne.n	800b436 <__kernel_rem_pio2+0x4e6>
 800b44e:	ab4a      	add	r3, sp, #296	; 0x128
 800b450:	4423      	add	r3, r4
 800b452:	9306      	str	r3, [sp, #24]
 800b454:	461c      	mov	r4, r3
 800b456:	469a      	mov	sl, r3
 800b458:	9502      	str	r5, [sp, #8]
 800b45a:	9b02      	ldr	r3, [sp, #8]
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	f1aa 0a08 	sub.w	sl, sl, #8
 800b462:	dc6b      	bgt.n	800b53c <__kernel_rem_pio2+0x5ec>
 800b464:	46aa      	mov	sl, r5
 800b466:	f1ba 0f01 	cmp.w	sl, #1
 800b46a:	f1a4 0408 	sub.w	r4, r4, #8
 800b46e:	f300 8085 	bgt.w	800b57c <__kernel_rem_pio2+0x62c>
 800b472:	9c06      	ldr	r4, [sp, #24]
 800b474:	2000      	movs	r0, #0
 800b476:	3408      	adds	r4, #8
 800b478:	2100      	movs	r1, #0
 800b47a:	2d01      	cmp	r5, #1
 800b47c:	f300 809d 	bgt.w	800b5ba <__kernel_rem_pio2+0x66a>
 800b480:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800b484:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 800b488:	f1bb 0f00 	cmp.w	fp, #0
 800b48c:	f040 809b 	bne.w	800b5c6 <__kernel_rem_pio2+0x676>
 800b490:	9b01      	ldr	r3, [sp, #4]
 800b492:	e9c3 5600 	strd	r5, r6, [r3]
 800b496:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800b49a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800b49e:	e7ca      	b.n	800b436 <__kernel_rem_pio2+0x4e6>
 800b4a0:	3408      	adds	r4, #8
 800b4a2:	ab4a      	add	r3, sp, #296	; 0x128
 800b4a4:	441c      	add	r4, r3
 800b4a6:	462e      	mov	r6, r5
 800b4a8:	2000      	movs	r0, #0
 800b4aa:	2100      	movs	r1, #0
 800b4ac:	2e00      	cmp	r6, #0
 800b4ae:	da36      	bge.n	800b51e <__kernel_rem_pio2+0x5ce>
 800b4b0:	f1bb 0f00 	cmp.w	fp, #0
 800b4b4:	d039      	beq.n	800b52a <__kernel_rem_pio2+0x5da>
 800b4b6:	4602      	mov	r2, r0
 800b4b8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b4bc:	9c01      	ldr	r4, [sp, #4]
 800b4be:	e9c4 2300 	strd	r2, r3, [r4]
 800b4c2:	4602      	mov	r2, r0
 800b4c4:	460b      	mov	r3, r1
 800b4c6:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800b4ca:	f7f4 fe89 	bl	80001e0 <__aeabi_dsub>
 800b4ce:	ae4c      	add	r6, sp, #304	; 0x130
 800b4d0:	2401      	movs	r4, #1
 800b4d2:	42a5      	cmp	r5, r4
 800b4d4:	da2c      	bge.n	800b530 <__kernel_rem_pio2+0x5e0>
 800b4d6:	f1bb 0f00 	cmp.w	fp, #0
 800b4da:	d002      	beq.n	800b4e2 <__kernel_rem_pio2+0x592>
 800b4dc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b4e0:	4619      	mov	r1, r3
 800b4e2:	9b01      	ldr	r3, [sp, #4]
 800b4e4:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800b4e8:	e7a5      	b.n	800b436 <__kernel_rem_pio2+0x4e6>
 800b4ea:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800b4ee:	eb0d 0403 	add.w	r4, sp, r3
 800b4f2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800b4f6:	2000      	movs	r0, #0
 800b4f8:	2100      	movs	r1, #0
 800b4fa:	2d00      	cmp	r5, #0
 800b4fc:	da09      	bge.n	800b512 <__kernel_rem_pio2+0x5c2>
 800b4fe:	f1bb 0f00 	cmp.w	fp, #0
 800b502:	d002      	beq.n	800b50a <__kernel_rem_pio2+0x5ba>
 800b504:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b508:	4619      	mov	r1, r3
 800b50a:	9b01      	ldr	r3, [sp, #4]
 800b50c:	e9c3 0100 	strd	r0, r1, [r3]
 800b510:	e791      	b.n	800b436 <__kernel_rem_pio2+0x4e6>
 800b512:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800b516:	f7f4 fe65 	bl	80001e4 <__adddf3>
 800b51a:	3d01      	subs	r5, #1
 800b51c:	e7ed      	b.n	800b4fa <__kernel_rem_pio2+0x5aa>
 800b51e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800b522:	f7f4 fe5f 	bl	80001e4 <__adddf3>
 800b526:	3e01      	subs	r6, #1
 800b528:	e7c0      	b.n	800b4ac <__kernel_rem_pio2+0x55c>
 800b52a:	4602      	mov	r2, r0
 800b52c:	460b      	mov	r3, r1
 800b52e:	e7c5      	b.n	800b4bc <__kernel_rem_pio2+0x56c>
 800b530:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800b534:	f7f4 fe56 	bl	80001e4 <__adddf3>
 800b538:	3401      	adds	r4, #1
 800b53a:	e7ca      	b.n	800b4d2 <__kernel_rem_pio2+0x582>
 800b53c:	e9da 8900 	ldrd	r8, r9, [sl]
 800b540:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800b544:	9b02      	ldr	r3, [sp, #8]
 800b546:	3b01      	subs	r3, #1
 800b548:	9302      	str	r3, [sp, #8]
 800b54a:	4632      	mov	r2, r6
 800b54c:	463b      	mov	r3, r7
 800b54e:	4640      	mov	r0, r8
 800b550:	4649      	mov	r1, r9
 800b552:	f7f4 fe47 	bl	80001e4 <__adddf3>
 800b556:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b55a:	4602      	mov	r2, r0
 800b55c:	460b      	mov	r3, r1
 800b55e:	4640      	mov	r0, r8
 800b560:	4649      	mov	r1, r9
 800b562:	f7f4 fe3d 	bl	80001e0 <__aeabi_dsub>
 800b566:	4632      	mov	r2, r6
 800b568:	463b      	mov	r3, r7
 800b56a:	f7f4 fe3b 	bl	80001e4 <__adddf3>
 800b56e:	ed9d 7b08 	vldr	d7, [sp, #32]
 800b572:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800b576:	ed8a 7b00 	vstr	d7, [sl]
 800b57a:	e76e      	b.n	800b45a <__kernel_rem_pio2+0x50a>
 800b57c:	e9d4 8900 	ldrd	r8, r9, [r4]
 800b580:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800b584:	4640      	mov	r0, r8
 800b586:	4632      	mov	r2, r6
 800b588:	463b      	mov	r3, r7
 800b58a:	4649      	mov	r1, r9
 800b58c:	f7f4 fe2a 	bl	80001e4 <__adddf3>
 800b590:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b594:	4602      	mov	r2, r0
 800b596:	460b      	mov	r3, r1
 800b598:	4640      	mov	r0, r8
 800b59a:	4649      	mov	r1, r9
 800b59c:	f7f4 fe20 	bl	80001e0 <__aeabi_dsub>
 800b5a0:	4632      	mov	r2, r6
 800b5a2:	463b      	mov	r3, r7
 800b5a4:	f7f4 fe1e 	bl	80001e4 <__adddf3>
 800b5a8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b5ac:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b5b0:	ed84 7b00 	vstr	d7, [r4]
 800b5b4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b5b8:	e755      	b.n	800b466 <__kernel_rem_pio2+0x516>
 800b5ba:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800b5be:	f7f4 fe11 	bl	80001e4 <__adddf3>
 800b5c2:	3d01      	subs	r5, #1
 800b5c4:	e759      	b.n	800b47a <__kernel_rem_pio2+0x52a>
 800b5c6:	9b01      	ldr	r3, [sp, #4]
 800b5c8:	9a01      	ldr	r2, [sp, #4]
 800b5ca:	601d      	str	r5, [r3, #0]
 800b5cc:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800b5d0:	605c      	str	r4, [r3, #4]
 800b5d2:	609f      	str	r7, [r3, #8]
 800b5d4:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800b5d8:	60d3      	str	r3, [r2, #12]
 800b5da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b5de:	6110      	str	r0, [r2, #16]
 800b5e0:	6153      	str	r3, [r2, #20]
 800b5e2:	e728      	b.n	800b436 <__kernel_rem_pio2+0x4e6>
 800b5e4:	41700000 	.word	0x41700000
 800b5e8:	3e700000 	.word	0x3e700000
 800b5ec:	00000000 	.word	0x00000000

0800b5f0 <__kernel_sin>:
 800b5f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5f4:	ed2d 8b04 	vpush	{d8-d9}
 800b5f8:	eeb0 8a41 	vmov.f32	s16, s2
 800b5fc:	eef0 8a61 	vmov.f32	s17, s3
 800b600:	ec55 4b10 	vmov	r4, r5, d0
 800b604:	b083      	sub	sp, #12
 800b606:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800b60a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800b60e:	9001      	str	r0, [sp, #4]
 800b610:	da06      	bge.n	800b620 <__kernel_sin+0x30>
 800b612:	ee10 0a10 	vmov	r0, s0
 800b616:	4629      	mov	r1, r5
 800b618:	f7f5 fa4a 	bl	8000ab0 <__aeabi_d2iz>
 800b61c:	2800      	cmp	r0, #0
 800b61e:	d051      	beq.n	800b6c4 <__kernel_sin+0xd4>
 800b620:	4622      	mov	r2, r4
 800b622:	462b      	mov	r3, r5
 800b624:	4620      	mov	r0, r4
 800b626:	4629      	mov	r1, r5
 800b628:	f7f4 ff92 	bl	8000550 <__aeabi_dmul>
 800b62c:	4682      	mov	sl, r0
 800b62e:	468b      	mov	fp, r1
 800b630:	4602      	mov	r2, r0
 800b632:	460b      	mov	r3, r1
 800b634:	4620      	mov	r0, r4
 800b636:	4629      	mov	r1, r5
 800b638:	f7f4 ff8a 	bl	8000550 <__aeabi_dmul>
 800b63c:	a341      	add	r3, pc, #260	; (adr r3, 800b744 <__kernel_sin+0x154>)
 800b63e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b642:	4680      	mov	r8, r0
 800b644:	4689      	mov	r9, r1
 800b646:	4650      	mov	r0, sl
 800b648:	4659      	mov	r1, fp
 800b64a:	f7f4 ff81 	bl	8000550 <__aeabi_dmul>
 800b64e:	a33f      	add	r3, pc, #252	; (adr r3, 800b74c <__kernel_sin+0x15c>)
 800b650:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b654:	f7f4 fdc4 	bl	80001e0 <__aeabi_dsub>
 800b658:	4652      	mov	r2, sl
 800b65a:	465b      	mov	r3, fp
 800b65c:	f7f4 ff78 	bl	8000550 <__aeabi_dmul>
 800b660:	a33c      	add	r3, pc, #240	; (adr r3, 800b754 <__kernel_sin+0x164>)
 800b662:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b666:	f7f4 fdbd 	bl	80001e4 <__adddf3>
 800b66a:	4652      	mov	r2, sl
 800b66c:	465b      	mov	r3, fp
 800b66e:	f7f4 ff6f 	bl	8000550 <__aeabi_dmul>
 800b672:	a33a      	add	r3, pc, #232	; (adr r3, 800b75c <__kernel_sin+0x16c>)
 800b674:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b678:	f7f4 fdb2 	bl	80001e0 <__aeabi_dsub>
 800b67c:	4652      	mov	r2, sl
 800b67e:	465b      	mov	r3, fp
 800b680:	f7f4 ff66 	bl	8000550 <__aeabi_dmul>
 800b684:	a337      	add	r3, pc, #220	; (adr r3, 800b764 <__kernel_sin+0x174>)
 800b686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b68a:	f7f4 fdab 	bl	80001e4 <__adddf3>
 800b68e:	9b01      	ldr	r3, [sp, #4]
 800b690:	4606      	mov	r6, r0
 800b692:	460f      	mov	r7, r1
 800b694:	b9eb      	cbnz	r3, 800b6d2 <__kernel_sin+0xe2>
 800b696:	4602      	mov	r2, r0
 800b698:	460b      	mov	r3, r1
 800b69a:	4650      	mov	r0, sl
 800b69c:	4659      	mov	r1, fp
 800b69e:	f7f4 ff57 	bl	8000550 <__aeabi_dmul>
 800b6a2:	a325      	add	r3, pc, #148	; (adr r3, 800b738 <__kernel_sin+0x148>)
 800b6a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6a8:	f7f4 fd9a 	bl	80001e0 <__aeabi_dsub>
 800b6ac:	4642      	mov	r2, r8
 800b6ae:	464b      	mov	r3, r9
 800b6b0:	f7f4 ff4e 	bl	8000550 <__aeabi_dmul>
 800b6b4:	4602      	mov	r2, r0
 800b6b6:	460b      	mov	r3, r1
 800b6b8:	4620      	mov	r0, r4
 800b6ba:	4629      	mov	r1, r5
 800b6bc:	f7f4 fd92 	bl	80001e4 <__adddf3>
 800b6c0:	4604      	mov	r4, r0
 800b6c2:	460d      	mov	r5, r1
 800b6c4:	ec45 4b10 	vmov	d0, r4, r5
 800b6c8:	b003      	add	sp, #12
 800b6ca:	ecbd 8b04 	vpop	{d8-d9}
 800b6ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6d2:	4b1b      	ldr	r3, [pc, #108]	; (800b740 <__kernel_sin+0x150>)
 800b6d4:	ec51 0b18 	vmov	r0, r1, d8
 800b6d8:	2200      	movs	r2, #0
 800b6da:	f7f4 ff39 	bl	8000550 <__aeabi_dmul>
 800b6de:	4632      	mov	r2, r6
 800b6e0:	ec41 0b19 	vmov	d9, r0, r1
 800b6e4:	463b      	mov	r3, r7
 800b6e6:	4640      	mov	r0, r8
 800b6e8:	4649      	mov	r1, r9
 800b6ea:	f7f4 ff31 	bl	8000550 <__aeabi_dmul>
 800b6ee:	4602      	mov	r2, r0
 800b6f0:	460b      	mov	r3, r1
 800b6f2:	ec51 0b19 	vmov	r0, r1, d9
 800b6f6:	f7f4 fd73 	bl	80001e0 <__aeabi_dsub>
 800b6fa:	4652      	mov	r2, sl
 800b6fc:	465b      	mov	r3, fp
 800b6fe:	f7f4 ff27 	bl	8000550 <__aeabi_dmul>
 800b702:	ec53 2b18 	vmov	r2, r3, d8
 800b706:	f7f4 fd6b 	bl	80001e0 <__aeabi_dsub>
 800b70a:	a30b      	add	r3, pc, #44	; (adr r3, 800b738 <__kernel_sin+0x148>)
 800b70c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b710:	4606      	mov	r6, r0
 800b712:	460f      	mov	r7, r1
 800b714:	4640      	mov	r0, r8
 800b716:	4649      	mov	r1, r9
 800b718:	f7f4 ff1a 	bl	8000550 <__aeabi_dmul>
 800b71c:	4602      	mov	r2, r0
 800b71e:	460b      	mov	r3, r1
 800b720:	4630      	mov	r0, r6
 800b722:	4639      	mov	r1, r7
 800b724:	f7f4 fd5e 	bl	80001e4 <__adddf3>
 800b728:	4602      	mov	r2, r0
 800b72a:	460b      	mov	r3, r1
 800b72c:	4620      	mov	r0, r4
 800b72e:	4629      	mov	r1, r5
 800b730:	f7f4 fd56 	bl	80001e0 <__aeabi_dsub>
 800b734:	e7c4      	b.n	800b6c0 <__kernel_sin+0xd0>
 800b736:	bf00      	nop
 800b738:	55555549 	.word	0x55555549
 800b73c:	3fc55555 	.word	0x3fc55555
 800b740:	3fe00000 	.word	0x3fe00000
 800b744:	5acfd57c 	.word	0x5acfd57c
 800b748:	3de5d93a 	.word	0x3de5d93a
 800b74c:	8a2b9ceb 	.word	0x8a2b9ceb
 800b750:	3e5ae5e6 	.word	0x3e5ae5e6
 800b754:	57b1fe7d 	.word	0x57b1fe7d
 800b758:	3ec71de3 	.word	0x3ec71de3
 800b75c:	19c161d5 	.word	0x19c161d5
 800b760:	3f2a01a0 	.word	0x3f2a01a0
 800b764:	1110f8a6 	.word	0x1110f8a6
 800b768:	3f811111 	.word	0x3f811111

0800b76c <with_errno>:
 800b76c:	b570      	push	{r4, r5, r6, lr}
 800b76e:	4604      	mov	r4, r0
 800b770:	460d      	mov	r5, r1
 800b772:	4616      	mov	r6, r2
 800b774:	f7fd fd72 	bl	800925c <__errno>
 800b778:	4629      	mov	r1, r5
 800b77a:	6006      	str	r6, [r0, #0]
 800b77c:	4620      	mov	r0, r4
 800b77e:	bd70      	pop	{r4, r5, r6, pc}

0800b780 <xflow>:
 800b780:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b782:	4614      	mov	r4, r2
 800b784:	461d      	mov	r5, r3
 800b786:	b108      	cbz	r0, 800b78c <xflow+0xc>
 800b788:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800b78c:	e9cd 2300 	strd	r2, r3, [sp]
 800b790:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b794:	4620      	mov	r0, r4
 800b796:	4629      	mov	r1, r5
 800b798:	f7f4 feda 	bl	8000550 <__aeabi_dmul>
 800b79c:	2222      	movs	r2, #34	; 0x22
 800b79e:	b003      	add	sp, #12
 800b7a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b7a4:	f7ff bfe2 	b.w	800b76c <with_errno>

0800b7a8 <__math_uflow>:
 800b7a8:	b508      	push	{r3, lr}
 800b7aa:	2200      	movs	r2, #0
 800b7ac:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800b7b0:	f7ff ffe6 	bl	800b780 <xflow>
 800b7b4:	ec41 0b10 	vmov	d0, r0, r1
 800b7b8:	bd08      	pop	{r3, pc}

0800b7ba <__math_oflow>:
 800b7ba:	b508      	push	{r3, lr}
 800b7bc:	2200      	movs	r2, #0
 800b7be:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800b7c2:	f7ff ffdd 	bl	800b780 <xflow>
 800b7c6:	ec41 0b10 	vmov	d0, r0, r1
 800b7ca:	bd08      	pop	{r3, pc}

0800b7cc <fabs>:
 800b7cc:	ec51 0b10 	vmov	r0, r1, d0
 800b7d0:	ee10 2a10 	vmov	r2, s0
 800b7d4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b7d8:	ec43 2b10 	vmov	d0, r2, r3
 800b7dc:	4770      	bx	lr

0800b7de <finite>:
 800b7de:	b082      	sub	sp, #8
 800b7e0:	ed8d 0b00 	vstr	d0, [sp]
 800b7e4:	9801      	ldr	r0, [sp, #4]
 800b7e6:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800b7ea:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800b7ee:	0fc0      	lsrs	r0, r0, #31
 800b7f0:	b002      	add	sp, #8
 800b7f2:	4770      	bx	lr
 800b7f4:	0000      	movs	r0, r0
	...

0800b7f8 <nan>:
 800b7f8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b800 <nan+0x8>
 800b7fc:	4770      	bx	lr
 800b7fe:	bf00      	nop
 800b800:	00000000 	.word	0x00000000
 800b804:	7ff80000 	.word	0x7ff80000

0800b808 <scalbn>:
 800b808:	b570      	push	{r4, r5, r6, lr}
 800b80a:	ec55 4b10 	vmov	r4, r5, d0
 800b80e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800b812:	4606      	mov	r6, r0
 800b814:	462b      	mov	r3, r5
 800b816:	b99a      	cbnz	r2, 800b840 <scalbn+0x38>
 800b818:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800b81c:	4323      	orrs	r3, r4
 800b81e:	d036      	beq.n	800b88e <scalbn+0x86>
 800b820:	4b39      	ldr	r3, [pc, #228]	; (800b908 <scalbn+0x100>)
 800b822:	4629      	mov	r1, r5
 800b824:	ee10 0a10 	vmov	r0, s0
 800b828:	2200      	movs	r2, #0
 800b82a:	f7f4 fe91 	bl	8000550 <__aeabi_dmul>
 800b82e:	4b37      	ldr	r3, [pc, #220]	; (800b90c <scalbn+0x104>)
 800b830:	429e      	cmp	r6, r3
 800b832:	4604      	mov	r4, r0
 800b834:	460d      	mov	r5, r1
 800b836:	da10      	bge.n	800b85a <scalbn+0x52>
 800b838:	a32b      	add	r3, pc, #172	; (adr r3, 800b8e8 <scalbn+0xe0>)
 800b83a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b83e:	e03a      	b.n	800b8b6 <scalbn+0xae>
 800b840:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800b844:	428a      	cmp	r2, r1
 800b846:	d10c      	bne.n	800b862 <scalbn+0x5a>
 800b848:	ee10 2a10 	vmov	r2, s0
 800b84c:	4620      	mov	r0, r4
 800b84e:	4629      	mov	r1, r5
 800b850:	f7f4 fcc8 	bl	80001e4 <__adddf3>
 800b854:	4604      	mov	r4, r0
 800b856:	460d      	mov	r5, r1
 800b858:	e019      	b.n	800b88e <scalbn+0x86>
 800b85a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800b85e:	460b      	mov	r3, r1
 800b860:	3a36      	subs	r2, #54	; 0x36
 800b862:	4432      	add	r2, r6
 800b864:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800b868:	428a      	cmp	r2, r1
 800b86a:	dd08      	ble.n	800b87e <scalbn+0x76>
 800b86c:	2d00      	cmp	r5, #0
 800b86e:	a120      	add	r1, pc, #128	; (adr r1, 800b8f0 <scalbn+0xe8>)
 800b870:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b874:	da1c      	bge.n	800b8b0 <scalbn+0xa8>
 800b876:	a120      	add	r1, pc, #128	; (adr r1, 800b8f8 <scalbn+0xf0>)
 800b878:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b87c:	e018      	b.n	800b8b0 <scalbn+0xa8>
 800b87e:	2a00      	cmp	r2, #0
 800b880:	dd08      	ble.n	800b894 <scalbn+0x8c>
 800b882:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b886:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b88a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b88e:	ec45 4b10 	vmov	d0, r4, r5
 800b892:	bd70      	pop	{r4, r5, r6, pc}
 800b894:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800b898:	da19      	bge.n	800b8ce <scalbn+0xc6>
 800b89a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800b89e:	429e      	cmp	r6, r3
 800b8a0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800b8a4:	dd0a      	ble.n	800b8bc <scalbn+0xb4>
 800b8a6:	a112      	add	r1, pc, #72	; (adr r1, 800b8f0 <scalbn+0xe8>)
 800b8a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d1e2      	bne.n	800b876 <scalbn+0x6e>
 800b8b0:	a30f      	add	r3, pc, #60	; (adr r3, 800b8f0 <scalbn+0xe8>)
 800b8b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8b6:	f7f4 fe4b 	bl	8000550 <__aeabi_dmul>
 800b8ba:	e7cb      	b.n	800b854 <scalbn+0x4c>
 800b8bc:	a10a      	add	r1, pc, #40	; (adr r1, 800b8e8 <scalbn+0xe0>)
 800b8be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d0b8      	beq.n	800b838 <scalbn+0x30>
 800b8c6:	a10e      	add	r1, pc, #56	; (adr r1, 800b900 <scalbn+0xf8>)
 800b8c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b8cc:	e7b4      	b.n	800b838 <scalbn+0x30>
 800b8ce:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b8d2:	3236      	adds	r2, #54	; 0x36
 800b8d4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800b8d8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800b8dc:	4620      	mov	r0, r4
 800b8de:	4b0c      	ldr	r3, [pc, #48]	; (800b910 <scalbn+0x108>)
 800b8e0:	2200      	movs	r2, #0
 800b8e2:	e7e8      	b.n	800b8b6 <scalbn+0xae>
 800b8e4:	f3af 8000 	nop.w
 800b8e8:	c2f8f359 	.word	0xc2f8f359
 800b8ec:	01a56e1f 	.word	0x01a56e1f
 800b8f0:	8800759c 	.word	0x8800759c
 800b8f4:	7e37e43c 	.word	0x7e37e43c
 800b8f8:	8800759c 	.word	0x8800759c
 800b8fc:	fe37e43c 	.word	0xfe37e43c
 800b900:	c2f8f359 	.word	0xc2f8f359
 800b904:	81a56e1f 	.word	0x81a56e1f
 800b908:	43500000 	.word	0x43500000
 800b90c:	ffff3cb0 	.word	0xffff3cb0
 800b910:	3c900000 	.word	0x3c900000

0800b914 <_init>:
 800b914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b916:	bf00      	nop
 800b918:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b91a:	bc08      	pop	{r3}
 800b91c:	469e      	mov	lr, r3
 800b91e:	4770      	bx	lr

0800b920 <_fini>:
 800b920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b922:	bf00      	nop
 800b924:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b926:	bc08      	pop	{r3}
 800b928:	469e      	mov	lr, r3
 800b92a:	4770      	bx	lr
