Microchip MPLAB XC8 Compiler V2.32

Linker command line:

-W-3 --edf=C:\Program Files\Microchip\xc8\v2.32\pic\dat\en_msgs.txt -cn \
  -h+dist/default/production\TEST_SERIAL_ARDUINO.X.production.sym \
  --cmf=dist/default/production\TEST_SERIAL_ARDUINO.X.production.cmf -z \
  -Q16F877A -oC:\Users\Mamdouh\AppData\Local\Temp\xcAsbqg.5 \
  --defsym=__MPLAB_BUILD=1 \
  -Mdist/default/production/TEST_SERIAL_ARDUINO.X.production.map -E1 \
  -ver=XC8 Compiler --acfsm=1493 -ASTACK=0110h-016Fh -pstack=STACK \
  -ACODE=00h-07FFhx4 -ASTRCODE=00h-01FFFh -ASTRING=00h-0FFhx32 \
  -ACONST=00h-0FFhx32 -AENTRY=00h-0FFhx32 -ACOMMON=070h-07Fh \
  -ABANK0=020h-06Fh -ABANK1=0A0h-0EFh -ABANK2=0110h-016Fh \
  -ABANK3=0190h-01EFh -ARAM=020h-06Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh \
  -AABS1=020h-07Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh -ASFR0=00h-01Fh \
  -ASFR1=080h-09Fh -ASFR2=0100h-010Fh -ASFR3=0180h-018Fh \
  -ACONFIG=02007h-02007h -DCONFIG=2 -AIDLOC=02000h-02003h -DIDLOC=2 \
  -AEEDATA=00h-0FFh/02100h -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 \
  -DSTRCODE=2 -DSTRING=2 -DCONST=2 -DENTRY=2 \
  -preset_vec=00h,intentry,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -k C:\Users\Mamdouh\AppData\Local\Temp\xcAsbqg.o \
  dist/default/production\TEST_SERIAL_ARDUINO.X.production.o 

Object code version is 3.11

Machine type is 16F877A



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\Mamdouh\AppData\Local\Temp\xcAsbqg.o
                end_init                              0        0        3        0       0
                config                             2007     2007        1        0       4
dist/default/production\TEST_SERIAL_ARDUINO.X.production.o
                cinit                               7EA      7EA       16      FD4       0
                config                             2007     2007        1        0       4
                text4                               784      784       66      F08       0
                text3                               70D      70D       36      E1A       0
                text2                               6E5      6E5        9      DCA       0
                text1                               6EE      6EE       1F      DDC       0
                maintext                            743      743       41      E86       0
                cstackBANK0                          20       20        C       20       1
                cstackCOMMON                         70       70        E       70       1
                dataBANK0                            2C       2C        3       20       1
                idataBANK0                          6E2      6E2        3      DC4       0

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                              0        0        3         0
                cinit                               7EA      7EA       16         0
                text4                               784      784       66         0
                text3                               70D      70D       36         0
                text2                               6E5      6E5        9         0
                text1                               6EE      6EE       1F         0
                maintext                            743      743       41         0
                idataBANK0                          6E2      6E2        3         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         70       70        E         1

        CLASS   BANK0          
                cstackBANK0                          20       20        C         1
                dataBANK0                            2C       2C        3         1

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        1         4

        CLASS   IDLOC          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000003  000003         0       0  CODE        2
                cstackBANK0                    000020  00000F  00002F        20       1  BANK0       1
                cstackCOMMON                   000070  00000E  00007E        70       1  COMMON      1
                idataBANK0                     0006E2  000003  0006E5       DC4       0  CODE        2
                text2                          0006E5  000009  0006EE       DCA       0  CODE        2
                text1                          0006EE  00001F  00070D       DDC       0  CODE        2
                text3                          00070D  000036  000743       E1A       0  CODE        2
                maintext                       000743  000041  000784       E86       0  CODE        2
                text4                          000784  000066  0007EA       F08       0  CODE        2
                cinit                          0007EA  000016  000800       FD4       0  CODE        2


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            002F-006F             41           1
        BANK1            00A0-00EF             50           1
        BANK2            0110-016F             60           1
        BANK3            0190-01EF             60           1
        CODE             0003-06E1            6DF           2
                         0800-1FFF            800
        CONST            0003-06E1            100           2
                         0800-1FFF            100
        EEDATA           2100-21FF            100           2
        ENTRY            0003-06E1            100           2
                         0800-1FFF            100
        IDLOC            2000-2003              4           2
        RAM              002F-006F             41           1
                         00A0-00EF             50
                         0110-016F             60
                         0190-01EF             60
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-010F             10           1
        SFR3             0180-018F             10           1
        STACK            0110-016F             60           1
        STRCODE          0003-06E1            6DF           2
                         0800-1FFF           1800
        STRING           0003-06E1            100           2
                         0800-1FFF            100

                                  Symbol Table

?___lldiv                cstackCOMMON 0070
UART_Init@baudRate       cstackBANK0  0020
UART_TxChar@ch           cstackCOMMON 0070
_RCIF                    (abs)        0065
_RCREG                   (abs)        001A
_RCSTA                   (abs)        0018
_SPBRG                   (abs)        0099
_TRISC                   (abs)        0087
_TRMT                    (abs)        04C1
_TXIF                    (abs)        0064
_TXREG                   (abs)        0019
_TXSTA                   (abs)        0098
_UART_Init               text3        070D
_UART_RxChar             text2        06E5
_UART_TxChar             text1        06EE
__Habs1                  abs1         0000
__Hbank0                 bank0        0000
__Hbank1                 bank1        0000
__Hbank2                 bank2        0000
__Hbank3                 bank3        0000
__Hcinit                 cinit        0800
__Hclrtext               clrtext      0000
__Hcode                  code         0000
__Hcommon                common       0000
__Hconfig                config       2008
__HcstackBANK0           cstackBANK0  0000
__HcstackCOMMON          cstackCOMMON 0000
__HdataBANK0             dataBANK0    0000
__Heeprom_data           eeprom_data  0000
__Hend_init              end_init     0003
__Hfunctab               functab      0000
__HidataBANK0            idataBANK0   0000
__Hinit                  init         0000
__Hintentry              intentry     0000
__Hmaintext              maintext     0000
__Hpowerup               powerup      0000
__Hram                   ram          0000
__Hreset_vec             reset_vec    0000
__Hsfr0                  sfr0         0000
__Hsfr1                  sfr1         0000
__Hsfr2                  sfr2         0000
__Hsfr3                  sfr3         0000
__Hspace_0               (abs)        0800
__Hspace_1               (abs)        007E
__Hspace_2               (abs)        0000
__Hspace_3               (abs)        0000
__Hspace_4               (abs)        400F
__Hstack                 stack        0000
__Hstrings               strings      0000
__Htext                  text         0000
__Labs1                  abs1         0000
__Lbank0                 bank0        0000
__Lbank1                 bank1        0000
__Lbank2                 bank2        0000
__Lbank3                 bank3        0000
__Lcinit                 cinit        07EA
__Lclrtext               clrtext      0000
__Lcode                  code         0000
__Lcommon                common       0000
__Lconfig                config       0000
__LcstackBANK0           cstackBANK0  0000
__LcstackCOMMON          cstackCOMMON 0000
__LdataBANK0             dataBANK0    0000
__Leeprom_data           eeprom_data  0000
__Lend_init              end_init     0000
__Lfunctab               functab      0000
__LidataBANK0            idataBANK0   0000
__Linit                  init         0000
__Lintentry              intentry     0000
__Lmaintext              maintext     0000
__Lpowerup               powerup      0000
__Lram                   ram          0000
__Lreset_vec             reset_vec    0000
__Lsfr0                  sfr0         0000
__Lsfr1                  sfr1         0000
__Lsfr2                  sfr2         0000
__Lsfr3                  sfr3         0000
__Lspace_0               (abs)        0000
__Lspace_1               (abs)        0000
__Lspace_2               (abs)        0000
__Lspace_3               (abs)        0000
__Lspace_4               (abs)        0000
__Lstack                 stack        0000
__Lstrings               strings      0000
__Ltext                  text         0000
__S0                     (abs)        0800
__S1                     (abs)        007E
__S2                     (abs)        0000
__S3                     (abs)        0000
___int_sp                stack        0000
___latbits               (abs)        0002
___lldiv                 text4        0784
___lldiv@counter         cstackCOMMON 007D
___lldiv@dividend        cstackCOMMON 0074
___lldiv@divisor         cstackCOMMON 0070
___lldiv@quotient        cstackCOMMON 0079
___sp                    stack        0000
___stackhi               (abs)        0000
___stacklo               (abs)        0000
__end_of_UART_Init       text3        0743
__end_of_UART_RxChar     text2        06EE
__end_of_UART_TxChar     text1        070D
__end_of___lldiv         text4        07EA
__end_of__initialization cinit        07FC
__end_of_main            maintext     0784
__initialization         cinit        07EA
__pcstackBANK0           cstackBANK0  0020
__pcstackCOMMON          cstackCOMMON 0070
__pdataBANK0             dataBANK0    002C
__pidataBANK0            idataBANK0   06E2
__pmaintext              maintext     0743
__ptext1                 text1        06EE
__ptext2                 text2        06E5
__ptext3                 text3        070D
__ptext4                 text4        0784
__size_of_UART_Init      (abs)        0000
__size_of_UART_RxChar    (abs)        0000
__size_of_UART_TxChar    (abs)        0000
__size_of___lldiv        (abs)        0000
__size_of_main           (abs)        0000
_main                    maintext     0743
btemp                    (abs)        007E
end_of_initialization    cinit        07FC
intlevel0                functab      0000
intlevel1                functab      0000
intlevel2                functab      0000
intlevel3                functab      0000
intlevel4                functab      0000
intlevel5                functab      0000
main@F860                dataBANK0    002C
main@a                   cstackBANK0  0027
main@ch                  cstackBANK0  002A
main@i                   cstackBANK0  002B
reset_vec                reset_vec    0000
start                    init         0000
start_initialization     cinit        07EA
wtemp0                   (abs)        007E


MODULE INFORMATION

Module		Function		Class		Link	Load	Size
newmain.c
		_UART_Init     		CODE           	070D	0000	54
		_UART_RxChar   		CODE           	06E5	0000	9
		_main          		CODE           	0743	0000	65
		_UART_TxChar   		CODE           	06EE	0000	31

newmain.c estimated size: 159

shared
		__initialization		CODE           	07EA	0000	18

shared estimated size: 18

C:\Program Files\Microchip\xc8\v2.32\pic\sources\c90\common\__lldiv.c
		___lldiv       		CODE           	0784	0000	102

C:\Program Files\Microchip\xc8\v2.32\pic\sources\c90\common\__lldiv.c estimated size: 102

