INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/swath/jkff_up/jkff_up.srcs/sources_1/new/jkff_up.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jkff_up
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/swath/sync_up_mod11/sync_up_mod11.srcs/sources_1/new/sync_up_mod11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_up_mod11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/swath/sync_up_mod11/sync_up_mod11.srcs/sim_1/new/sync_up_mod11_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_up_mod11_tb
