# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/PIC_pkg.vhd" \
"../../../../../PIC_2.srcs/sources_1/imports/PIC.srcs/sim_1/new/RS232_test.vhd" \
"../../../../../PIC_2.srcs/sim_1/new/tb_Nexys_PIC.vhd" \

# Do not sort compile order
nosort
