From 825b8145abf6177fa73cd92d5b05a4d31d6e5658 Mon Sep 17 00:00:00 2001
From: Sugar Zhang <sugar.zhang@rock-chips.com>
Date: Fri, 20 Nov 2020 09:50:08 +0800
Subject: [PATCH] dt-bindings: sound: rockchip: codec-digital: Add property for
 clk sync mode

Change-Id: I1e92d6066858ced9f57c96537a541a4852fa01d5
Signed-off-by: Sugar Zhang <sugar.zhang@rock-chips.com>
---
 .../devicetree/bindings/sound/rockchip,codec-digital.txt        | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/Documentation/devicetree/bindings/sound/rockchip,codec-digital.txt b/Documentation/devicetree/bindings/sound/rockchip,codec-digital.txt
index 8a51adc795e9..05812e688131 100644
--- a/Documentation/devicetree/bindings/sound/rockchip,codec-digital.txt
+++ b/Documentation/devicetree/bindings/sound/rockchip,codec-digital.txt
@@ -16,6 +16,8 @@ Required properties:
 - rockchip,grf: the phandle of the syscon node for GRF register.
 
 Optional properties:
+- rockchip,clk-sync-mode: This is a boolean property, if present, using clk
+  sync mode.
 - rockchip,pwm-output-mode: This is a boolean property, if present, output pwm
   to drive spk.
 
-- 
2.35.3

