!_TAG_EXTRA_DESCRIPTION	anonymous	/Include tags for non-named objects like lambda/
!_TAG_EXTRA_DESCRIPTION	fileScope	/Include tags of file scope/
!_TAG_EXTRA_DESCRIPTION	pseudo	/Include pseudo tags/
!_TAG_EXTRA_DESCRIPTION	subparser	/Include tags generated by subparsers/
!_TAG_FIELD_DESCRIPTION	epoch	/the last modified time of the input file (only for F\/file kind tag)/
!_TAG_FIELD_DESCRIPTION	file	/File-restricted scoping/
!_TAG_FIELD_DESCRIPTION	input	/input file/
!_TAG_FIELD_DESCRIPTION	name	/tag name/
!_TAG_FIELD_DESCRIPTION	pattern	/pattern/
!_TAG_FIELD_DESCRIPTION	typeref	/Type and name of a variable or typedef/
!_TAG_FIELD_DESCRIPTION!Python	nameref	/the original name for the tag/
!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_KIND_DESCRIPTION!Make	I,makefile	/makefiles/
!_TAG_KIND_DESCRIPTION!Make	m,macro	/macros/
!_TAG_KIND_DESCRIPTION!Make	t,target	/targets/
!_TAG_KIND_DESCRIPTION!Markdown	S,subsection	/level 2 sections/
!_TAG_KIND_DESCRIPTION!Markdown	T,l4subsection	/level 4 sections/
!_TAG_KIND_DESCRIPTION!Markdown	c,chapter	/chapters/
!_TAG_KIND_DESCRIPTION!Markdown	n,footnote	/footnotes/
!_TAG_KIND_DESCRIPTION!Markdown	s,section	/sections/
!_TAG_KIND_DESCRIPTION!Markdown	t,subsubsection	/level 3 sections/
!_TAG_KIND_DESCRIPTION!Markdown	u,l5subsection	/level 5 sections/
!_TAG_KIND_DESCRIPTION!Python	I,namespace	/name referring a module defined in other file/
!_TAG_KIND_DESCRIPTION!Python	Y,unknown	/name referring a class\/variable\/function\/module defined in other module/
!_TAG_KIND_DESCRIPTION!Python	c,class	/classes/
!_TAG_KIND_DESCRIPTION!Python	f,function	/functions/
!_TAG_KIND_DESCRIPTION!Python	i,module	/modules/
!_TAG_KIND_DESCRIPTION!Python	m,member	/class members/
!_TAG_KIND_DESCRIPTION!Python	v,variable	/variables/
!_TAG_KIND_DESCRIPTION!Verilog	b,block	/blocks (begin, fork)/
!_TAG_KIND_DESCRIPTION!Verilog	c,constant	/constants (define, parameter, specparam)/
!_TAG_KIND_DESCRIPTION!Verilog	e,event	/events/
!_TAG_KIND_DESCRIPTION!Verilog	f,function	/functions/
!_TAG_KIND_DESCRIPTION!Verilog	i,instance	/instances of module/
!_TAG_KIND_DESCRIPTION!Verilog	m,module	/modules/
!_TAG_KIND_DESCRIPTION!Verilog	n,net	/net data types/
!_TAG_KIND_DESCRIPTION!Verilog	p,port	/ports/
!_TAG_KIND_DESCRIPTION!Verilog	r,register	/variable data types/
!_TAG_KIND_DESCRIPTION!Verilog	t,task	/tasks/
!_TAG_OUTPUT_EXCMD	mixed	/number, pattern, mixed, or combineV2/
!_TAG_OUTPUT_FILESEP	slash	/slash or backslash/
!_TAG_OUTPUT_MODE	u-ctags	/u-ctags or e-ctags/
!_TAG_OUTPUT_VERSION	0.0	/current.age/
!_TAG_PARSER_VERSION!Make	0.0	/current.age/
!_TAG_PARSER_VERSION!Markdown	0.0	/current.age/
!_TAG_PARSER_VERSION!Python	0.0	/current.age/
!_TAG_PARSER_VERSION!Verilog	0.0	/current.age/
!_TAG_PATTERN_LENGTH_LIMIT	96	/0 for no limit/
!_TAG_PROC_CWD	/home/zww/Documents/Comptuer_Architectures/zwRISC/Architectures/Banff/src/	//
!_TAG_PROGRAM_AUTHOR	Universal Ctags Team	//
!_TAG_PROGRAM_NAME	Universal Ctags	/Derived from Exuberant Ctags/
!_TAG_PROGRAM_URL	https://ctags.io/	/official site/
!_TAG_PROGRAM_VERSION	6.0.0	/12ff207a4/
!_TAG_ROLE_DESCRIPTION!Make!makefile	included	/included/
!_TAG_ROLE_DESCRIPTION!Make!makefile	optional	/optionally included/
!_TAG_ROLE_DESCRIPTION!Python!module	imported	/imported modules/
!_TAG_ROLE_DESCRIPTION!Python!module	indirectlyImported	/module imported in alternative name/
!_TAG_ROLE_DESCRIPTION!Python!module	namespace	/namespace from where classes\/variables\/functions are imported/
!_TAG_ROLE_DESCRIPTION!Python!unknown	imported	/imported from the other module/
!_TAG_ROLE_DESCRIPTION!Python!unknown	indirectlyImported	/classes\/variables\/functions\/modules imported in alternative name/
!_TAG_ROLE_DESCRIPTION!Verilog!module	decl	/declaring instances/
ADDR_BUS_WIDTH	vga/vga.v	/^	parameter ADDR_BUS_WIDTH=19,$/;"	c	module:vga
ADDR_BUS_WIDTH	vga/vga_control_registers/vga_control_registers.v	/^	parameter ADDR_BUS_WIDTH=19,$/;"	c	module:vga_control_registers
Banff	README.md	/^# Banff$/;"	c
CHANGE	vga/.v	/^module CHANGE($/;"	m
CHANGE	vga/vga_sync_generator/horiz_cntr/horiz_cntr.v	/^module CHANGE$/;"	m
CHANGE	vga/vga_sync_generator/vga_sync_generator.v	/^module CHANGE$/;"	m
DATA_WIDTH	vga/vga.v	/^	parameter DATA_WIDTH=8,$/;"	c	module:vga
DATA_WIDTH	vga/vga_control_registers/vga_control_registers.v	/^	parameter DATA_WIDTH=8,$/;"	c	module:vga_control_registers
GUI	vga/Makefile	/^GUI=1$/;"	m
GUI	vga/vga_control_registers/Makefile	/^GUI=1$/;"	m
GUI	vga/vga_sync_generator/Makefile	/^GUI=1$/;"	m
GUI	vga/vga_sync_generator/horiz_cntr/Makefile	/^GUI=1$/;"	m
GUI	vga/vga_sync_generator/vert_cntr/Makefile	/^GUI=1$/;"	m
GUI	vga/vga_vram_interface/Makefile	/^GUI=1$/;"	m
MODULE	vga/Makefile	/^MODULE = CHANGE_tb$/;"	m
MODULE	vga/vga_control_registers/Makefile	/^MODULE = CHANGE_tb$/;"	m
MODULE	vga/vga_sync_generator/Makefile	/^MODULE = CHANGE_tb$/;"	m
MODULE	vga/vga_sync_generator/horiz_cntr/Makefile	/^MODULE = CHANGE_tb$/;"	m
MODULE	vga/vga_sync_generator/vert_cntr/Makefile	/^MODULE = CHANGE_tb$/;"	m
MODULE	vga/vga_vram_interface/Makefile	/^MODULE = <++>_tb$/;"	m
NUM_VGA_CONT_REG	vga/vga.v	/^	parameter  NUM_VGA_CONT_REG=11$/;"	c	module:vga
NUM_VGA_CONT_REG	vga/vga_control_registers/vga_control_registers.v	/^	parameter  NUM_VGA_CONT_REG=11$/;"	c	module:vga_control_registers
PIXEL_WIDTH	vga/vga.v	/^	parameter PIXEL_WIDTH=12,$/;"	c	module:vga
PIXEL_WIDTH	vga/vga_vram_interface/vga_vram_interface.v	/^	parameter PIXEL_WIDTH=12,$/;"	c	module:vga_vram_interface
TOPLEVEL	vga/Makefile	/^TOPLEVEL = CHANGE$/;"	m
TOPLEVEL	vga/vga_control_registers/Makefile	/^TOPLEVEL = CHANGE$/;"	m
TOPLEVEL	vga/vga_sync_generator/Makefile	/^TOPLEVEL = CHANGE$/;"	m
TOPLEVEL	vga/vga_sync_generator/horiz_cntr/Makefile	/^TOPLEVEL = CHANGE$/;"	m
TOPLEVEL	vga/vga_sync_generator/vert_cntr/Makefile	/^TOPLEVEL = CHANGE$/;"	m
TOPLEVEL	vga/vga_vram_interface/Makefile	/^TOPLEVEL = <++>$/;"	m
TOPLEVEL_LANG	vga/Makefile	/^TOPLEVEL_LANG ?= verilog$/;"	m
TOPLEVEL_LANG	vga/vga_control_registers/Makefile	/^TOPLEVEL_LANG ?= verilog$/;"	m
TOPLEVEL_LANG	vga/vga_sync_generator/Makefile	/^TOPLEVEL_LANG ?= verilog$/;"	m
TOPLEVEL_LANG	vga/vga_sync_generator/horiz_cntr/Makefile	/^TOPLEVEL_LANG ?= verilog$/;"	m
TOPLEVEL_LANG	vga/vga_sync_generator/vert_cntr/Makefile	/^TOPLEVEL_LANG ?= verilog$/;"	m
TOPLEVEL_LANG	vga/vga_vram_interface/Makefile	/^TOPLEVEL_LANG ?= verilog$/;"	m
VERILOG_SOURCES	vga/Makefile	/^	VERILOG_SOURCES = $(shell pwd)\/CHANGE.v$/;"	m
VERILOG_SOURCES	vga/vga_control_registers/Makefile	/^	VERILOG_SOURCES = $(shell pwd)\/CHANGE.v$/;"	m
VERILOG_SOURCES	vga/vga_sync_generator/Makefile	/^	VERILOG_SOURCES = $(shell pwd)\/CHANGE.v$/;"	m
VERILOG_SOURCES	vga/vga_sync_generator/horiz_cntr/Makefile	/^	VERILOG_SOURCES = $(shell pwd)\/CHANGE.v$/;"	m
VERILOG_SOURCES	vga/vga_sync_generator/vert_cntr/Makefile	/^	VERILOG_SOURCES = $(shell pwd)\/CHANGE.v$/;"	m
VERILOG_SOURCES	vga/vga_vram_interface/Makefile	/^	VERILOG_SOURCES = $(shell pwd)\/<++>.v$/;"	m
VRAM_ADDR_WIDTH	vga/vga.v	/^	parameter VRAM_ADDR_WIDTH=17,$/;"	c	module:vga
VRAM_ADDR_WIDTH	vga/vga_vram_interface/vga_vram_interface.v	/^	parameter VRAM_ADDR_WIDTH=17,$/;"	c	module:vga_vram_interface
VRAM_DATA_WIDTH	vga/vga.v	/^	parameter VRAM_DATA_WIDTH=16,$/;"	c	module:vga
VRAM_DATA_WIDTH	vga/vga_vram_interface/vga_vram_interface.v	/^	parameter VRAM_DATA_WIDTH=16,$/;"	c	module:vga_vram_interface
WAVES	vga/Makefile	/^WAVES=1$/;"	m
WAVES	vga/vga_control_registers/Makefile	/^WAVES=1$/;"	m
WAVES	vga/vga_sync_generator/Makefile	/^WAVES=1$/;"	m
WAVES	vga/vga_sync_generator/horiz_cntr/Makefile	/^WAVES=1$/;"	m
WAVES	vga/vga_sync_generator/vert_cntr/Makefile	/^WAVES=1$/;"	m
WAVES	vga/vga_vram_interface/Makefile	/^WAVES=1$/;"	m
addr	top.v	/^	reg [3:0] addr;$/;"	r	module:top
addr_bus	vga/vga.v	/^	input [ADDR_BUS_WIDTH - 1:0] addr_bus,$/;"	p	module:vga
addr_bus	vga/vga_control_registers/vga_control_registers.v	/^	input [ADDR_BUS_WIDTH - 1:0] addr_bus,$/;"	p	module:vga_control_registers
addra	top.v	/^	wire [3:0] addra;$/;"	n	module:top
clear_vsync	vga/vga_sync_generator/vert_cntr/vert_cntr.v	/^	wire clear_vsync;$/;"	n	module:vert_cntr
clk100M	top.v	/^	input clk100M$/;"	p	module:top
clk_div_cnt	vga/vga_vram_interface/vga_vram_interface.v	/^	reg [3:0] clk_div_cnt = 0;$/;"	r	module:vga_vram_interface
clk_div_cnt_inc	vga/vga_vram_interface/vga_vram_interface.v	/^	wire [3:0] clk_div_cnt_inc;$/;"	n	module:vga_vram_interface
clk_gen	top.v	/^	sys_clk_gen clk_gen($/;"	i	module:top	typeref:module:sys_clk_gen
clock	vga/vga.v	/^	input clock,$/;"	p	module:vga
clock	vga/vga_control_registers/vga_control_registers.v	/^	input clock,$/;"	p	module:vga_control_registers
clock	vga/vga_sync_generator/horiz_cntr/horiz_cntr.v	/^	input clock,$/;"	p	module:CHANGE
clock	vga/vga_sync_generator/vga_sync_generator.v	/^	input clock,$/;"	p	module:CHANGE
clock	vga/vga_vram_interface/vga_vram_interface.v	/^	input clock,$/;"	p	module:vga_vram_interface
control_reg_out	vga/vga.v	/^	wire [(NUM_VGA_CONT_REG * DATA_WIDTH) - 1:0] control_reg_out; \/\/Total Number of 8 bit control/;"	n	module:vga
control_reg_out	vga/vga_control_registers/vga_control_registers.v	/^	output [(NUM_VGA_CONT_REG * DATA_WIDTH) - 1:0] control_reg_out \/\/Total Number of 8 bit contro/;"	p	module:vga_control_registers
data_buffer	vga/vga_vram_interface/vga_vram_interface.v	/^	reg [31:0] data_buffer = 0;$/;"	r	module:vga_vram_interface
data_bus	vga/vga.v	/^	input [DATA_WIDTH - 1:0] data_bus,$/;"	p	module:vga
data_bus	vga/vga_control_registers/vga_control_registers.v	/^	input [DATA_WIDTH - 1:0] data_bus,$/;"	p	module:vga_control_registers
data_bus_out	vga/vga.v	/^	output [DATA_WIDTH - 1:0] data_bus_out,$/;"	p	module:vga
data_bus_out	vga/vga_control_registers/vga_control_registers.v	/^	output reg [DATA_WIDTH - 1:0] data_bus_out,$/;"	p	module:vga_control_registers
data_wen	vga/vga.v	/^	input data_wen,$/;"	p	module:vga
data_wen	vga/vga_control_registers/vga_control_registers.v	/^	input data_wen,$/;"	p	module:vga_control_registers
douta	top.v	/^	wire [3:0] douta;$/;"	n	module:top
fetch_mem	vga/vga_vram_interface/vga_vram_interface.v	/^	reg fetch_mem = 0;$/;"	r	module:vga_vram_interface
frame_done	vga/vga_sync_generator/vert_cntr/vert_cntr.v	/^	wire frame_done;$/;"	n	module:vert_cntr
frm_done	vga/vga_sync_generator/vert_cntr/vert_cntr.v	/^	output frm_done$/;"	p	module:vert_cntr
frm_done	vga/vga_vram_interface/vga_vram_interface.v	/^	input frm_done;$/;"	p	module:vga_vram_interface
front_porch	vga/vga_sync_generator/vert_cntr/vert_cntr.v	/^	wire [8:0] front_porch;$/;"	n	module:vert_cntr
half_used	vga/vga_vram_interface/vga_vram_interface.v	/^	reg half_used = 0, used = 0;$/;"	r	module:vga_vram_interface
hblank	vga/vga.v	/^	wire hblank;$/;"	n	module:vga
hblank	vga/vga_vram_interface/vga_vram_interface.v	/^	input hblank;$/;"	p	module:vga_vram_interface
hsync	vga/vga.v	/^	output hsync,$/;"	p	module:vga
ila_clk	top.v	/^	wire ila_clk;$/;"	n	module:top
int_hblank	vga/vga.v	/^	output int_hblank,$/;"	p	module:vga
int_vblank	vga/vga.v	/^	output int_vblank,$/;"	p	module:vga
mem_addr	vga/vga_vram_interface/vga_vram_interface.v	/^	reg [VRAM_ADDR_WIDTH - 1:0] mem_addr = 0;$/;"	r	module:vga_vram_interface
new_pixel	vga/vga_vram_interface/vga_vram_interface.v	/^	output reg new_pixel = 0;$/;"	p	module:vga_vram_interface
next_row	vga/vga_vram_interface/vga_vram_interface.v	/^	reg next_row = 0;$/;"	r	module:vga_vram_interface
next_state	vga/vga_vram_interface/vga_vram_interface.v	/^	reg [2:0] state = 0, next_state = 0;$/;"	r	module:vga_vram_interface
pix_pointer	vga/vga_vram_interface/vga_vram_interface.v	/^	reg [5:0] pix_pointer = 0;$/;"	r	module:vga_vram_interface
pix_pointer_cache	vga/vga_vram_interface/vga_vram_interface.v	/^	reg [5:0] pix_pointer_cache = 0;$/;"	r	module:vga_vram_interface
pix_pointer_h	vga/vga_vram_interface/vga_vram_interface.v	/^	reg [5:0] pix_pointer_h = 0;$/;"	r	module:vga_vram_interface
pix_pointer_h_cache	vga/vga_vram_interface/vga_vram_interface.v	/^	reg [5:0] pix_pointer_h_cache = 0;$/;"	r	module:vga_vram_interface
pixel	vga/vga.v	/^	output [PIXEL_WIDTH - 1:0] pixel$/;"	p	module:vga
pixel	vga/vga_vram_interface/vga_vram_interface.v	/^	output [PIXEL_WIDTH - 1:0] pixel$/;"	p	module:vga_vram_interface
prog_mem	top.v	/^	program_memory prog_mem($/;"	i	module:top	typeref:module:program_memory
reset	top.v	/^	wire reset = 0;$/;"	n	module:top
reset	vga/vga.v	/^	input reset,$/;"	p	module:vga
reset	vga/vga_control_registers/vga_control_registers.v	/^	input reset,$/;"	p	module:vga_control_registers
reset	vga/vga_sync_generator/horiz_cntr/horiz_cntr.v	/^	input reset,$/;"	p	module:CHANGE
reset	vga/vga_sync_generator/vert_cntr/vert_cntr.v	/^	input reset,$/;"	p	module:vert_cntr
reset	vga/vga_sync_generator/vga_sync_generator.v	/^	input reset,$/;"	p	module:CHANGE
reset	vga/vga_vram_interface/vga_vram_interface.v	/^	input reset,$/;"	p	module:vga_vram_interface
row_addr_cache	vga/vga_vram_interface/vga_vram_interface.v	/^	reg [VRAM_ADDR_WIDTH - 1:0] row_addr_cache = 0;$/;"	r	module:vga_vram_interface
row_cntr	vga/vga_vram_interface/vga_vram_interface.v	/^	reg [3:0] row_cntr = 0;$/;"	r	module:vga_vram_interface
row_cntr_inc	vga/vga_vram_interface/vga_vram_interface.v	/^	wire [3:0] row_cntr_inc;$/;"	n	module:vga_vram_interface
row_done	vga/vga_sync_generator/vert_cntr/vert_cntr.v	/^	input row_done,$/;"	p	module:vert_cntr
row_done	vga/vga_vram_interface/vga_vram_interface.v	/^	input row_done;$/;"	p	module:vga_vram_interface
set_vblank	vga/vga_sync_generator/vert_cntr/vert_cntr.v	/^	wire set_vblank;$/;"	n	module:vert_cntr
set_vsync	vga/vga_sync_generator/vert_cntr/vert_cntr.v	/^	wire set_vsync;$/;"	n	module:vert_cntr
state	vga/vga_vram_interface/vga_vram_interface.v	/^	reg [2:0] state = 0, next_state = 0;$/;"	r	module:vga_vram_interface
stg_one	top.v	/^	reg [3:0] stg_one;$/;"	r	module:top
stg_two	top.v	/^	reg [3:0] stg_two;$/;"	r	module:top
sync_pulse	vga/vga_sync_generator/vert_cntr/vert_cntr.v	/^	wire [8:0] sync_pulse;$/;"	n	module:vert_cntr
sys_clk	top.v	/^	wire sys_clk;$/;"	n	module:top
sys_ila	top.v	/^	ila sys_ila($/;"	i	module:top	typeref:module:ila
test_	vga/vga_vram_interface/vga_vram_interface_tb.py	/^async def test_<++>(dut):$/;"	f
test_CHANGE	vga/vga_control_registers/vga_control_registers_tb.py	/^async def test_CHANGE(dut):$/;"	f
test_CHANGE	vga/vga_sync_generator/horiz_cntr/horiz_cntr_tb.py	/^async def test_CHANGE(dut):$/;"	f
test_CHANGE	vga/vga_sync_generator/vert_cntr/vert_cntr_tb.py	/^async def test_CHANGE(dut):$/;"	f
test_CHANGE	vga/vga_sync_generator/vga_sync_generator_tb.py	/^async def test_CHANGE(dut):$/;"	f
test_CHANGE	vga/vga_tb.py	/^async def test_CHANGE(dut):$/;"	f
top	top.v	/^module top($/;"	m
used	vga/vga_vram_interface/vga_vram_interface.v	/^	reg half_used = 0, used = 0;$/;"	r	module:vga_vram_interface
value	vga/vga_sync_generator/vert_cntr/vert_cntr.v	/^	reg [9:0] value = 0;$/;"	r	module:vert_cntr
value_inc	vga/vga_sync_generator/vert_cntr/vert_cntr.v	/^	wire [9:0] value_inc;$/;"	n	module:vert_cntr
vblank	vga/vga.v	/^	wire vblank;$/;"	n	module:vga
vblank	vga/vga_sync_generator/vert_cntr/vert_cntr.v	/^	output reg vblank = 0,$/;"	p	module:vert_cntr
vblank	vga/vga_vram_interface/vga_vram_interface.v	/^	input vblank;$/;"	p	module:vga_vram_interface
vert_cntr	vga/vga_sync_generator/vert_cntr/vert_cntr.v	/^module vert_cntr$/;"	m
vert_cont_registers	vga/vga_sync_generator/vert_cntr/vert_cntr.v	/^	input [36:0] vert_cont_registers,$/;"	p	module:vert_cntr
vga	vga/vga.v	/^module vga$/;"	m
vga_control_registers	vga/vga_control_registers/vga_control_registers.v	/^module vga_control_registers$/;"	m
vga_int_gen	vga/vga.v	/^	vga_interrupt_generator vga_int_gen($/;"	i	module:vga	typeref:module:vga_interrupt_generator
vga_regs	vga/vga.v	/^	vga_control_registers vga_regs($/;"	i	module:vga	typeref:module:vga_control_registers
vga_sync	vga/vga.v	/^	vga_sync_generator vga_sync($/;"	i	module:vga	typeref:module:vga_sync_generator
vga_vram_interface	vga/vga_vram_interface/vga_vram_interface.v	/^module vga_vram_interface$/;"	m
vgacr0	vga/vga_vram_interface/vga_vram_interface.v	/^	input [7:0] vgacr0;$/;"	p	module:vga_vram_interface
visible_area	vga/vga_sync_generator/vert_cntr/vert_cntr.v	/^	wire [8:0] visible_area;$/;"	n	module:vert_cntr
vram_addr	vga/vga.v	/^	output [VRAM_ADDR_WIDTH - 1:0] vram_addr,$/;"	p	module:vga
vram_addr	vga/vga_vram_interface/vga_vram_interface.v	/^	output [VRAM_ADDR_WIDTH - 1:0] vram_addr,$/;"	p	module:vga_vram_interface
vram_data	vga/vga.v	/^	output [VRAM_DATA_WIDTH - 1:0] vram_data,$/;"	p	module:vga
vram_data	vga/vga_vram_interface/vga_vram_interface.v	/^	output [VRAM_DATA_WIDTH - 1:0] vram_data,$/;"	p	module:vga_vram_interface
vram_interface	vga/vga.v	/^	vga_vram_interface vram_interface($/;"	i	module:vga	typeref:module:vga_vram_interface
vsync	vga/vga.v	/^	output vsync,$/;"	p	module:vga
vsync	vga/vga_sync_generator/vert_cntr/vert_cntr.v	/^	output reg vsync = 1,$/;"	p	module:vert_cntr
whole_frame	vga/vga_sync_generator/vert_cntr/vert_cntr.v	/^	wire [9:0] whole_frame;$/;"	n	module:vert_cntr
