{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650915180501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650915180503 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650915180503 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650915180503 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650915180503 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650915180503 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650915180503 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650915180503 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650915180503 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650915180503 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650915180503 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650915180503 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650915180503 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650915180503 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650915180503 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650915180503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 25 14:32:59 2022 " "Processing started: Mon Apr 25 14:32:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650915180503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1650915180503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1650915180503 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1650915180588 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1650915182967 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1650915182967 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1650915183040 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1650915183040 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "The Timing Analyzer is analyzing 17 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1650915188287 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1650915191026 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "iInstAddr\[10\] " "Node: iInstAddr\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch controllogic:control\|jaldata iInstAddr\[10\] " "Latch controllogic:control\|jaldata is being clocked by iInstAddr\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650915192007 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1650915192007 "|MIPS_Processor|iInstAddr[10]"}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1650915192748 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1650915192830 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650915941157 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650915941157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.761 " "Worst-case setup slack is -15.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650915941165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650915941165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.761         -359383.728 iCLK  " "  -15.761         -359383.728 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650915941165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650915941165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.293 " "Worst-case hold slack is 1.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650916056258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650916056258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.293               0.000 iCLK  " "    1.293               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650916056258 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650916056258 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650916056283 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650916056305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.622 " "Worst-case minimum pulse width slack is 9.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650916056396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650916056396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.622               0.000 iCLK  " "    9.622               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650916056396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650916056396 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -15.761 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -15.761" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494559 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650916494559 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -15.761 (VIOLATED) " "Path #1: Setup slack is -15.761 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : programcounter:pc\|o_InstrAddress\[5\] " "From Node    : programcounter:pc\|o_InstrAddress\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : registerfile:regfilemap\|register1:\\reg:12:registers\|dffg:\\reg:20:regi\|s_Q " "To Node      : registerfile:regfilemap\|register1:\\reg:12:registers\|dffg:\\reg:20:regi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.440      3.440  R        clock network delay " "     3.440      3.440  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.672      0.232     uTco  programcounter:pc\|o_InstrAddress\[5\] " "     3.672      0.232     uTco  programcounter:pc\|o_InstrAddress\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.672      0.000 FF  CELL  pc\|o_InstrAddress\[5\]\|q " "     3.672      0.000 FF  CELL  pc\|o_InstrAddress\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.035      0.363 FF    IC  s_IMemAddr\[5\]~6\|datad " "     4.035      0.363 FF    IC  s_IMemAddr\[5\]~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.160      0.125 FF  CELL  s_IMemAddr\[5\]~6\|combout " "     4.160      0.125 FF  CELL  s_IMemAddr\[5\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.548      2.388 FF    IC  IMem\|ram~40196\|dataa " "     6.548      2.388 FF    IC  IMem\|ram~40196\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.960      0.412 FR  CELL  IMem\|ram~40196\|combout " "     6.960      0.412 FR  CELL  IMem\|ram~40196\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.080      1.120 RR    IC  IMem\|ram~40197\|dataa " "     8.080      1.120 RR    IC  IMem\|ram~40197\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.497      0.417 RR  CELL  IMem\|ram~40197\|combout " "     8.497      0.417 RR  CELL  IMem\|ram~40197\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.700      0.203 RR    IC  IMem\|ram~40200\|datad " "     8.700      0.203 RR    IC  IMem\|ram~40200\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.855      0.155 RR  CELL  IMem\|ram~40200\|combout " "     8.855      0.155 RR  CELL  IMem\|ram~40200\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.563      0.708 RR    IC  IMem\|ram~40203\|datad " "     9.563      0.708 RR    IC  IMem\|ram~40203\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.718      0.155 RR  CELL  IMem\|ram~40203\|combout " "     9.718      0.155 RR  CELL  IMem\|ram~40203\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.921      0.203 RR    IC  IMem\|ram~40214\|datad " "     9.921      0.203 RR    IC  IMem\|ram~40214\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.076      0.155 RR  CELL  IMem\|ram~40214\|combout " "    10.076      0.155 RR  CELL  IMem\|ram~40214\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.280      0.204 RR    IC  IMem\|ram~40225\|datad " "    10.280      0.204 RR    IC  IMem\|ram~40225\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.419      0.139 RF  CELL  IMem\|ram~40225\|combout " "    10.419      0.139 RF  CELL  IMem\|ram~40225\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.227      2.808 FF    IC  IMem\|ram~40268\|datad " "    13.227      2.808 FF    IC  IMem\|ram~40268\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.352      0.125 FF  CELL  IMem\|ram~40268\|combout " "    13.352      0.125 FF  CELL  IMem\|ram~40268\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.579      0.227 FF    IC  IMem\|ram~40311\|datad " "    13.579      0.227 FF    IC  IMem\|ram~40311\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.704      0.125 FF  CELL  IMem\|ram~40311\|combout " "    13.704      0.125 FF  CELL  IMem\|ram~40311\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.975      0.271 FF    IC  IMem\|ram~40312\|datab " "    13.975      0.271 FF    IC  IMem\|ram~40312\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.331      0.356 FF  CELL  IMem\|ram~40312\|combout " "    14.331      0.356 FF  CELL  IMem\|ram~40312\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.044      1.713 FF    IC  regfilemap\|mux2\|Mux8~12\|datac " "    16.044      1.713 FF    IC  regfilemap\|mux2\|Mux8~12\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.325      0.281 FF  CELL  regfilemap\|mux2\|Mux8~12\|combout " "    16.325      0.281 FF  CELL  regfilemap\|mux2\|Mux8~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.552      0.227 FF    IC  regfilemap\|mux2\|Mux8~13\|datad " "    16.552      0.227 FF    IC  regfilemap\|mux2\|Mux8~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.702      0.150 FR  CELL  regfilemap\|mux2\|Mux8~13\|combout " "    16.702      0.150 FR  CELL  regfilemap\|mux2\|Mux8~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.424      0.722 RR    IC  regfilemap\|mux2\|Mux8~14\|datad " "    17.424      0.722 RR    IC  regfilemap\|mux2\|Mux8~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.579      0.155 RR  CELL  regfilemap\|mux2\|Mux8~14\|combout " "    17.579      0.155 RR  CELL  regfilemap\|mux2\|Mux8~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.781      0.202 RR    IC  regfilemap\|mux2\|Mux8~15\|datad " "    17.781      0.202 RR    IC  regfilemap\|mux2\|Mux8~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.936      0.155 RR  CELL  regfilemap\|mux2\|Mux8~15\|combout " "    17.936      0.155 RR  CELL  regfilemap\|mux2\|Mux8~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.938      2.002 RR    IC  regfilemap\|mux2\|Mux8~16\|datad " "    19.938      2.002 RR    IC  regfilemap\|mux2\|Mux8~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.093      0.155 RR  CELL  regfilemap\|mux2\|Mux8~16\|combout " "    20.093      0.155 RR  CELL  regfilemap\|mux2\|Mux8~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.296      0.203 RR    IC  regfilemap\|mux2\|Mux8~19\|datad " "    20.296      0.203 RR    IC  regfilemap\|mux2\|Mux8~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.451      0.155 RR  CELL  regfilemap\|mux2\|Mux8~19\|combout " "    20.451      0.155 RR  CELL  regfilemap\|mux2\|Mux8~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.139      0.688 RR    IC  forwardsmux\|\\G_NBit_MUX:23:MUXI\|G4\|o_F~2\|datac " "    21.139      0.688 RR    IC  forwardsmux\|\\G_NBit_MUX:23:MUXI\|G4\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.426      0.287 RR  CELL  forwardsmux\|\\G_NBit_MUX:23:MUXI\|G4\|o_F~2\|combout " "    21.426      0.287 RR  CELL  forwardsmux\|\\G_NBit_MUX:23:MUXI\|G4\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.686      0.260 RR    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR1:23:MuxR\|G4\|o_F~1\|datad " "    21.686      0.260 RR    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR1:23:MuxR\|G4\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.841      0.155 RR  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR1:23:MuxR\|G4\|o_F~1\|combout " "    21.841      0.155 RR  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR1:23:MuxR\|G4\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.092      0.251 RR    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR1:23:MuxR\|G4\|o_F~2\|datad " "    22.092      0.251 RR    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR1:23:MuxR\|G4\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.247      0.155 RR  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR1:23:MuxR\|G4\|o_F~2\|combout " "    22.247      0.155 RR  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR1:23:MuxR\|G4\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.983      0.736 RR    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR3:23:MuxR\|G4\|o_F~0\|datac " "    22.983      0.736 RR    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR3:23:MuxR\|G4\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.270      0.287 RR  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR3:23:MuxR\|G4\|o_F~0\|combout " "    23.270      0.287 RR  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR3:23:MuxR\|G4\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.528      0.258 RR    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR4:23:MuxR\|G4\|o_F~2\|dataa " "    23.528      0.258 RR    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR4:23:MuxR\|G4\|o_F~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.945      0.417 RR  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR4:23:MuxR\|G4\|o_F~2\|combout " "    23.945      0.417 RR  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR4:23:MuxR\|G4\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.173      0.228 RR    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR5:7:MuxR\|G4\|o_F~2\|datad " "    24.173      0.228 RR    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR5:7:MuxR\|G4\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.328      0.155 RR  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR5:7:MuxR\|G4\|o_F~2\|combout " "    24.328      0.155 RR  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR5:7:MuxR\|G4\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.051      0.723 RR    IC  arithmeticlogicalunit\|multiplexor\|Mux24~1\|datad " "    25.051      0.723 RR    IC  arithmeticlogicalunit\|multiplexor\|Mux24~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.206      0.155 RR  CELL  arithmeticlogicalunit\|multiplexor\|Mux24~1\|combout " "    25.206      0.155 RR  CELL  arithmeticlogicalunit\|multiplexor\|Mux24~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.411      0.205 RR    IC  arithmeticlogicalunit\|multiplexor\|Mux24~2\|datad " "    25.411      0.205 RR    IC  arithmeticlogicalunit\|multiplexor\|Mux24~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.566      0.155 RR  CELL  arithmeticlogicalunit\|multiplexor\|Mux24~2\|combout " "    25.566      0.155 RR  CELL  arithmeticlogicalunit\|multiplexor\|Mux24~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.770      0.204 RR    IC  arithmeticlogicalunit\|multiplexor\|Mux24~3\|datad " "    25.770      0.204 RR    IC  arithmeticlogicalunit\|multiplexor\|Mux24~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.925      0.155 RR  CELL  arithmeticlogicalunit\|multiplexor\|Mux24~3\|combout " "    25.925      0.155 RR  CELL  arithmeticlogicalunit\|multiplexor\|Mux24~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.128      0.203 RR    IC  arithmeticlogicalunit\|multiplexor\|Mux24\|datad " "    26.128      0.203 RR    IC  arithmeticlogicalunit\|multiplexor\|Mux24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.267      0.139 RF  CELL  arithmeticlogicalunit\|multiplexor\|Mux24\|combout " "    26.267      0.139 RF  CELL  arithmeticlogicalunit\|multiplexor\|Mux24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.186      1.919 FF    IC  DMem\|ram~50957\|datad " "    28.186      1.919 FF    IC  DMem\|ram~50957\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.336      0.150 FR  CELL  DMem\|ram~50957\|combout " "    28.336      0.150 FR  CELL  DMem\|ram~50957\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.540      0.204 RR    IC  DMem\|ram~50958\|datad " "    28.540      0.204 RR    IC  DMem\|ram~50958\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.695      0.155 RR  CELL  DMem\|ram~50958\|combout " "    28.695      0.155 RR  CELL  DMem\|ram~50958\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.339      1.644 RR    IC  DMem\|ram~50961\|datac " "    30.339      1.644 RR    IC  DMem\|ram~50961\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.626      0.287 RR  CELL  DMem\|ram~50961\|combout " "    30.626      0.287 RR  CELL  DMem\|ram~50961\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.827      0.201 RR    IC  DMem\|ram~50964\|datac " "    30.827      0.201 RR    IC  DMem\|ram~50964\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.094      0.267 RF  CELL  DMem\|ram~50964\|combout " "    31.094      0.267 RF  CELL  DMem\|ram~50964\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.371      0.277 FF    IC  DMem\|ram~50996\|dataa " "    31.371      0.277 FF    IC  DMem\|ram~50996\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.795      0.424 FF  CELL  DMem\|ram~50996\|combout " "    31.795      0.424 FF  CELL  DMem\|ram~50996\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.618      2.823 FF    IC  DMem\|ram~50997\|datad " "    34.618      2.823 FF    IC  DMem\|ram~50997\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.743      0.125 FF  CELL  DMem\|ram~50997\|combout " "    34.743      0.125 FF  CELL  DMem\|ram~50997\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.970      0.227 FF    IC  DMem\|ram~51040\|datad " "    34.970      0.227 FF    IC  DMem\|ram~51040\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.095      0.125 FF  CELL  DMem\|ram~51040\|combout " "    35.095      0.125 FF  CELL  DMem\|ram~51040\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.328      0.233 FF    IC  DMem\|ram~51041\|datac " "    35.328      0.233 FF    IC  DMem\|ram~51041\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.609      0.281 FF  CELL  DMem\|ram~51041\|combout " "    35.609      0.281 FF  CELL  DMem\|ram~51041\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.836      0.227 FF    IC  DMem\|ram~51212\|datad " "    35.836      0.227 FF    IC  DMem\|ram~51212\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.961      0.125 FF  CELL  DMem\|ram~51212\|combout " "    35.961      0.125 FF  CELL  DMem\|ram~51212\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.240      0.279 FF    IC  jaldatamux\|\\G_NBit_MUX:20:MUXI\|G4\|o_F~0\|dataa " "    36.240      0.279 FF    IC  jaldatamux\|\\G_NBit_MUX:20:MUXI\|G4\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.608      0.368 FF  CELL  jaldatamux\|\\G_NBit_MUX:20:MUXI\|G4\|o_F~0\|combout " "    36.608      0.368 FF  CELL  jaldatamux\|\\G_NBit_MUX:20:MUXI\|G4\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.877      0.269 FF    IC  jaldatamux\|\\G_NBit_MUX:20:MUXI\|G4\|o_F~1\|datab " "    36.877      0.269 FF    IC  jaldatamux\|\\G_NBit_MUX:20:MUXI\|G4\|o_F~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.302      0.425 FF  CELL  jaldatamux\|\\G_NBit_MUX:20:MUXI\|G4\|o_F~1\|combout " "    37.302      0.425 FF  CELL  jaldatamux\|\\G_NBit_MUX:20:MUXI\|G4\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.882      1.580 FF    IC  regfilemap\|\\reg:12:registers\|\\reg:20:regi\|s_Q~feeder\|datad " "    38.882      1.580 FF    IC  regfilemap\|\\reg:12:registers\|\\reg:20:regi\|s_Q~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.007      0.125 FF  CELL  regfilemap\|\\reg:12:registers\|\\reg:20:regi\|s_Q~feeder\|combout " "    39.007      0.125 FF  CELL  regfilemap\|\\reg:12:registers\|\\reg:20:regi\|s_Q~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.007      0.000 FF    IC  regfilemap\|\\reg:12:registers\|\\reg:20:regi\|s_Q\|d " "    39.007      0.000 FF    IC  regfilemap\|\\reg:12:registers\|\\reg:20:regi\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.111      0.104 FF  CELL  registerfile:regfilemap\|register1:\\reg:12:registers\|dffg:\\reg:20:regi\|s_Q " "    39.111      0.104 FF  CELL  registerfile:regfilemap\|register1:\\reg:12:registers\|dffg:\\reg:20:regi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.352      3.352  R        clock network delay " "    23.352      3.352  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.332     -0.020           clock uncertainty " "    23.332     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.350      0.018     uTsu  registerfile:regfilemap\|register1:\\reg:12:registers\|dffg:\\reg:20:regi\|s_Q " "    23.350      0.018     uTsu  registerfile:regfilemap\|register1:\\reg:12:registers\|dffg:\\reg:20:regi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    39.111 " "Data Arrival Time  :    39.111" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.350 " "Data Required Time :    23.350" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -15.761 (VIOLATED) " "Slack              :   -15.761 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916494567 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650916494567 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.293 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.293" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604131 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650916604131 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.293  " "Path #1: Hold slack is 1.293 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : registerfile:regfilemap\|register1:\\reg:13:registers\|dffg:\\reg:11:regi\|s_Q " "From Node    : registerfile:regfilemap\|register1:\\reg:13:registers\|dffg:\\reg:11:regi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|ram~32790 " "To Node      : mem:DMem\|ram~32790" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.419      3.419  R        clock network delay " "     3.419      3.419  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.651      0.232     uTco  registerfile:regfilemap\|register1:\\reg:13:registers\|dffg:\\reg:11:regi\|s_Q " "     3.651      0.232     uTco  registerfile:regfilemap\|register1:\\reg:13:registers\|dffg:\\reg:11:regi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.651      0.000 RR  CELL  regfilemap\|\\reg:13:registers\|\\reg:11:regi\|s_Q\|q " "     3.651      0.000 RR  CELL  regfilemap\|\\reg:13:registers\|\\reg:11:regi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.651      0.000 RR    IC  regfilemap\|mux2\|Mux20~18\|datac " "     3.651      0.000 RR    IC  regfilemap\|mux2\|Mux20~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.026      0.375 RR  CELL  regfilemap\|mux2\|Mux20~18\|combout " "     4.026      0.375 RR  CELL  regfilemap\|mux2\|Mux20~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.221      0.195 RR    IC  regfilemap\|mux2\|Mux20~19\|datac " "     4.221      0.195 RR    IC  regfilemap\|mux2\|Mux20~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.495      0.274 RR  CELL  regfilemap\|mux2\|Mux20~19\|combout " "     4.495      0.274 RR  CELL  regfilemap\|mux2\|Mux20~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.495      0.000 RR    IC  DMem\|ram~32790\|d " "     4.495      0.000 RR    IC  DMem\|ram~32790\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.564      0.069 RR  CELL  mem:DMem\|ram~32790 " "     4.564      0.069 RR  CELL  mem:DMem\|ram~32790" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.117      3.117  R        clock network delay " "     3.117      3.117  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.085     -0.032           clock pessimism removed " "     3.085     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.085      0.000           clock uncertainty " "     3.085      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.271      0.186      uTh  mem:DMem\|ram~32790 " "     3.271      0.186      uTh  mem:DMem\|ram~32790" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.564 " "Data Arrival Time  :     4.564" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.271 " "Data Required Time :     3.271" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.293  " "Slack              :     1.293 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650916604132 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650916604132 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650916604136 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650916604429 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650916614180 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "iInstAddr\[10\] " "Node: iInstAddr\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch controllogic:control\|jaldata iInstAddr\[10\] " "Latch controllogic:control\|jaldata is being clocked by iInstAddr\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650916618947 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1650916618947 "|MIPS_Processor|iInstAddr[10]"}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650916940379 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650916940379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.058 " "Worst-case setup slack is -13.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650916940387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650916940387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.058         -279785.213 iCLK  " "  -13.058         -279785.213 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650916940387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650916940387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.181 " "Worst-case hold slack is 1.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650917060606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650917060606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.181               0.000 iCLK  " "    1.181               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650917060606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650917060606 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650917060616 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650917060624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.572 " "Worst-case minimum pulse width slack is 9.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650917060754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650917060754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.572               0.000 iCLK  " "    9.572               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650917060754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650917060754 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -13.058 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -13.058" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507458 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650917507458 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -13.058 (VIOLATED) " "Path #1: Setup slack is -13.058 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : programcounter:pc\|o_InstrAddress\[5\] " "From Node    : programcounter:pc\|o_InstrAddress\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : registerfile:regfilemap\|register1:\\reg:5:registers\|dffg:\\reg:20:regi\|s_Q " "To Node      : registerfile:regfilemap\|register1:\\reg:5:registers\|dffg:\\reg:20:regi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.151      3.151  R        clock network delay " "     3.151      3.151  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.364      0.213     uTco  programcounter:pc\|o_InstrAddress\[5\] " "     3.364      0.213     uTco  programcounter:pc\|o_InstrAddress\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.364      0.000 FF  CELL  pc\|o_InstrAddress\[5\]\|q " "     3.364      0.000 FF  CELL  pc\|o_InstrAddress\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.692      0.328 FF    IC  s_IMemAddr\[5\]~6\|datad " "     3.692      0.328 FF    IC  s_IMemAddr\[5\]~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.802      0.110 FF  CELL  s_IMemAddr\[5\]~6\|combout " "     3.802      0.110 FF  CELL  s_IMemAddr\[5\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.945      2.143 FF    IC  IMem\|ram~40196\|dataa " "     5.945      2.143 FF    IC  IMem\|ram~40196\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.314      0.369 FR  CELL  IMem\|ram~40196\|combout " "     6.314      0.369 FR  CELL  IMem\|ram~40196\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.363      1.049 RR    IC  IMem\|ram~40197\|dataa " "     7.363      1.049 RR    IC  IMem\|ram~40197\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.743      0.380 RR  CELL  IMem\|ram~40197\|combout " "     7.743      0.380 RR  CELL  IMem\|ram~40197\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.930      0.187 RR    IC  IMem\|ram~40200\|datad " "     7.930      0.187 RR    IC  IMem\|ram~40200\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.074      0.144 RR  CELL  IMem\|ram~40200\|combout " "     8.074      0.144 RR  CELL  IMem\|ram~40200\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.743      0.669 RR    IC  IMem\|ram~40203\|datad " "     8.743      0.669 RR    IC  IMem\|ram~40203\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.887      0.144 RR  CELL  IMem\|ram~40203\|combout " "     8.887      0.144 RR  CELL  IMem\|ram~40203\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.074      0.187 RR    IC  IMem\|ram~40214\|datad " "     9.074      0.187 RR    IC  IMem\|ram~40214\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.218      0.144 RR  CELL  IMem\|ram~40214\|combout " "     9.218      0.144 RR  CELL  IMem\|ram~40214\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.405      0.187 RR    IC  IMem\|ram~40225\|datad " "     9.405      0.187 RR    IC  IMem\|ram~40225\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.549      0.144 RR  CELL  IMem\|ram~40225\|combout " "     9.549      0.144 RR  CELL  IMem\|ram~40225\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.126      2.577 RR    IC  IMem\|ram~40268\|datad " "    12.126      2.577 RR    IC  IMem\|ram~40268\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.270      0.144 RR  CELL  IMem\|ram~40268\|combout " "    12.270      0.144 RR  CELL  IMem\|ram~40268\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.458      0.188 RR    IC  IMem\|ram~40311\|datad " "    12.458      0.188 RR    IC  IMem\|ram~40311\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.602      0.144 RR  CELL  IMem\|ram~40311\|combout " "    12.602      0.144 RR  CELL  IMem\|ram~40311\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.821      0.219 RR    IC  IMem\|ram~40312\|datab " "    12.821      0.219 RR    IC  IMem\|ram~40312\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.134      0.313 RR  CELL  IMem\|ram~40312\|combout " "    13.134      0.313 RR  CELL  IMem\|ram~40312\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.741      1.607 RR    IC  regfilemap\|mux2\|Mux8~12\|datac " "    14.741      1.607 RR    IC  regfilemap\|mux2\|Mux8~12\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.004      0.263 RR  CELL  regfilemap\|mux2\|Mux8~12\|combout " "    15.004      0.263 RR  CELL  regfilemap\|mux2\|Mux8~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.191      0.187 RR    IC  regfilemap\|mux2\|Mux8~13\|datad " "    15.191      0.187 RR    IC  regfilemap\|mux2\|Mux8~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.335      0.144 RR  CELL  regfilemap\|mux2\|Mux8~13\|combout " "    15.335      0.144 RR  CELL  regfilemap\|mux2\|Mux8~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.017      0.682 RR    IC  regfilemap\|mux2\|Mux8~14\|datad " "    16.017      0.682 RR    IC  regfilemap\|mux2\|Mux8~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.161      0.144 RR  CELL  regfilemap\|mux2\|Mux8~14\|combout " "    16.161      0.144 RR  CELL  regfilemap\|mux2\|Mux8~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.347      0.186 RR    IC  regfilemap\|mux2\|Mux8~15\|datad " "    16.347      0.186 RR    IC  regfilemap\|mux2\|Mux8~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.491      0.144 RR  CELL  regfilemap\|mux2\|Mux8~15\|combout " "    16.491      0.144 RR  CELL  regfilemap\|mux2\|Mux8~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.364      1.873 RR    IC  regfilemap\|mux2\|Mux8~16\|datad " "    18.364      1.873 RR    IC  regfilemap\|mux2\|Mux8~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.508      0.144 RR  CELL  regfilemap\|mux2\|Mux8~16\|combout " "    18.508      0.144 RR  CELL  regfilemap\|mux2\|Mux8~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.695      0.187 RR    IC  regfilemap\|mux2\|Mux8~19\|datad " "    18.695      0.187 RR    IC  regfilemap\|mux2\|Mux8~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.839      0.144 RR  CELL  regfilemap\|mux2\|Mux8~19\|combout " "    18.839      0.144 RR  CELL  regfilemap\|mux2\|Mux8~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.490      0.651 RR    IC  forwardsmux\|\\G_NBit_MUX:23:MUXI\|G4\|o_F~2\|datac " "    19.490      0.651 RR    IC  forwardsmux\|\\G_NBit_MUX:23:MUXI\|G4\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.755      0.265 RR  CELL  forwardsmux\|\\G_NBit_MUX:23:MUXI\|G4\|o_F~2\|combout " "    19.755      0.265 RR  CELL  forwardsmux\|\\G_NBit_MUX:23:MUXI\|G4\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.992      0.237 RR    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR1:23:MuxR\|G4\|o_F~1\|datad " "    19.992      0.237 RR    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR1:23:MuxR\|G4\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.136      0.144 RR  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR1:23:MuxR\|G4\|o_F~1\|combout " "    20.136      0.144 RR  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR1:23:MuxR\|G4\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.365      0.229 RR    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR1:23:MuxR\|G4\|o_F~2\|datad " "    20.365      0.229 RR    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR1:23:MuxR\|G4\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.509      0.144 RR  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR1:23:MuxR\|G4\|o_F~2\|combout " "    20.509      0.144 RR  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR1:23:MuxR\|G4\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.204      0.695 RR    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR3:23:MuxR\|G4\|o_F~0\|datac " "    21.204      0.695 RR    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR3:23:MuxR\|G4\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.469      0.265 RR  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR3:23:MuxR\|G4\|o_F~0\|combout " "    21.469      0.265 RR  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR3:23:MuxR\|G4\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.708      0.239 RR    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR4:23:MuxR\|G4\|o_F~2\|dataa " "    21.708      0.239 RR    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR4:23:MuxR\|G4\|o_F~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.088      0.380 RR  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR4:23:MuxR\|G4\|o_F~2\|combout " "    22.088      0.380 RR  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR4:23:MuxR\|G4\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.299      0.211 RR    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR5:7:MuxR\|G4\|o_F~2\|datad " "    22.299      0.211 RR    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR5:7:MuxR\|G4\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.443      0.144 RR  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR5:7:MuxR\|G4\|o_F~2\|combout " "    22.443      0.144 RR  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR5:7:MuxR\|G4\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.125      0.682 RR    IC  arithmeticlogicalunit\|multiplexor\|Mux24~1\|datad " "    23.125      0.682 RR    IC  arithmeticlogicalunit\|multiplexor\|Mux24~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.269      0.144 RR  CELL  arithmeticlogicalunit\|multiplexor\|Mux24~1\|combout " "    23.269      0.144 RR  CELL  arithmeticlogicalunit\|multiplexor\|Mux24~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.458      0.189 RR    IC  arithmeticlogicalunit\|multiplexor\|Mux24~2\|datad " "    23.458      0.189 RR    IC  arithmeticlogicalunit\|multiplexor\|Mux24~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.602      0.144 RR  CELL  arithmeticlogicalunit\|multiplexor\|Mux24~2\|combout " "    23.602      0.144 RR  CELL  arithmeticlogicalunit\|multiplexor\|Mux24~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.790      0.188 RR    IC  arithmeticlogicalunit\|multiplexor\|Mux24~3\|datad " "    23.790      0.188 RR    IC  arithmeticlogicalunit\|multiplexor\|Mux24~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.934      0.144 RR  CELL  arithmeticlogicalunit\|multiplexor\|Mux24~3\|combout " "    23.934      0.144 RR  CELL  arithmeticlogicalunit\|multiplexor\|Mux24~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.121      0.187 RR    IC  arithmeticlogicalunit\|multiplexor\|Mux24\|datad " "    24.121      0.187 RR    IC  arithmeticlogicalunit\|multiplexor\|Mux24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.265      0.144 RR  CELL  arithmeticlogicalunit\|multiplexor\|Mux24\|combout " "    24.265      0.144 RR  CELL  arithmeticlogicalunit\|multiplexor\|Mux24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.995      1.730 RR    IC  DMem\|ram~50957\|datad " "    25.995      1.730 RR    IC  DMem\|ram~50957\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.139      0.144 RR  CELL  DMem\|ram~50957\|combout " "    26.139      0.144 RR  CELL  DMem\|ram~50957\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.327      0.188 RR    IC  DMem\|ram~50958\|datad " "    26.327      0.188 RR    IC  DMem\|ram~50958\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.471      0.144 RR  CELL  DMem\|ram~50958\|combout " "    26.471      0.144 RR  CELL  DMem\|ram~50958\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.009      1.538 RR    IC  DMem\|ram~50961\|datac " "    28.009      1.538 RR    IC  DMem\|ram~50961\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.274      0.265 RR  CELL  DMem\|ram~50961\|combout " "    28.274      0.265 RR  CELL  DMem\|ram~50961\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.458      0.184 RR    IC  DMem\|ram~50964\|datac " "    28.458      0.184 RR    IC  DMem\|ram~50964\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.723      0.265 RR  CELL  DMem\|ram~50964\|combout " "    28.723      0.265 RR  CELL  DMem\|ram~50964\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.943      0.220 RR    IC  DMem\|ram~50996\|dataa " "    28.943      0.220 RR    IC  DMem\|ram~50996\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.301      0.358 RR  CELL  DMem\|ram~50996\|combout " "    29.301      0.358 RR  CELL  DMem\|ram~50996\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.965      2.664 RR    IC  DMem\|ram~50997\|datad " "    31.965      2.664 RR    IC  DMem\|ram~50997\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.109      0.144 RR  CELL  DMem\|ram~50997\|combout " "    32.109      0.144 RR  CELL  DMem\|ram~50997\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.296      0.187 RR    IC  DMem\|ram~51040\|datad " "    32.296      0.187 RR    IC  DMem\|ram~51040\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.421      0.125 RF  CELL  DMem\|ram~51040\|combout " "    32.421      0.125 RF  CELL  DMem\|ram~51040\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.634      0.213 FF    IC  DMem\|ram~51041\|datac " "    32.634      0.213 FF    IC  DMem\|ram~51041\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.886      0.252 FF  CELL  DMem\|ram~51041\|combout " "    32.886      0.252 FF  CELL  DMem\|ram~51041\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.093      0.207 FF    IC  DMem\|ram~51212\|datad " "    33.093      0.207 FF    IC  DMem\|ram~51212\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.227      0.134 FR  CELL  DMem\|ram~51212\|combout " "    33.227      0.134 FR  CELL  DMem\|ram~51212\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.448      0.221 RR    IC  jaldatamux\|\\G_NBit_MUX:20:MUXI\|G4\|o_F~0\|dataa " "    33.448      0.221 RR    IC  jaldatamux\|\\G_NBit_MUX:20:MUXI\|G4\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.815      0.367 RR  CELL  jaldatamux\|\\G_NBit_MUX:20:MUXI\|G4\|o_F~0\|combout " "    33.815      0.367 RR  CELL  jaldatamux\|\\G_NBit_MUX:20:MUXI\|G4\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.033      0.218 RR    IC  jaldatamux\|\\G_NBit_MUX:20:MUXI\|G4\|o_F~1\|datab " "    34.033      0.218 RR    IC  jaldatamux\|\\G_NBit_MUX:20:MUXI\|G4\|o_F~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.414      0.381 RR  CELL  jaldatamux\|\\G_NBit_MUX:20:MUXI\|G4\|o_F~1\|combout " "    34.414      0.381 RR  CELL  jaldatamux\|\\G_NBit_MUX:20:MUXI\|G4\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.924      1.510 RR    IC  regfilemap\|\\reg:5:registers\|\\reg:20:regi\|s_Q~feeder\|datad " "    35.924      1.510 RR    IC  regfilemap\|\\reg:5:registers\|\\reg:20:regi\|s_Q~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.068      0.144 RR  CELL  regfilemap\|\\reg:5:registers\|\\reg:20:regi\|s_Q~feeder\|combout " "    36.068      0.144 RR  CELL  regfilemap\|\\reg:5:registers\|\\reg:20:regi\|s_Q~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.068      0.000 RR    IC  regfilemap\|\\reg:5:registers\|\\reg:20:regi\|s_Q\|d " "    36.068      0.000 RR    IC  regfilemap\|\\reg:5:registers\|\\reg:20:regi\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.148      0.080 RR  CELL  registerfile:regfilemap\|register1:\\reg:5:registers\|dffg:\\reg:20:regi\|s_Q " "    36.148      0.080 RR  CELL  registerfile:regfilemap\|register1:\\reg:5:registers\|dffg:\\reg:20:regi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.091      3.091  R        clock network delay " "    23.091      3.091  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.071     -0.020           clock uncertainty " "    23.071     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.090      0.019     uTsu  registerfile:regfilemap\|register1:\\reg:5:registers\|dffg:\\reg:20:regi\|s_Q " "    23.090      0.019     uTsu  registerfile:regfilemap\|register1:\\reg:5:registers\|dffg:\\reg:20:regi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    36.148 " "Data Arrival Time  :    36.148" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.090 " "Data Required Time :    23.090" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -13.058 (VIOLATED) " "Slack              :   -13.058 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917507484 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650917507484 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.181 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.181" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619139 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619139 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650917619139 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.181  " "Path #1: Hold slack is 1.181 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : registerfile:regfilemap\|register1:\\reg:13:registers\|dffg:\\reg:11:regi\|s_Q " "From Node    : registerfile:regfilemap\|register1:\\reg:13:registers\|dffg:\\reg:11:regi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|ram~32790 " "To Node      : mem:DMem\|ram~32790" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.107      3.107  R        clock network delay " "     3.107      3.107  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.320      0.213     uTco  registerfile:regfilemap\|register1:\\reg:13:registers\|dffg:\\reg:11:regi\|s_Q " "     3.320      0.213     uTco  registerfile:regfilemap\|register1:\\reg:13:registers\|dffg:\\reg:11:regi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.320      0.000 RR  CELL  regfilemap\|\\reg:13:registers\|\\reg:11:regi\|s_Q\|q " "     3.320      0.000 RR  CELL  regfilemap\|\\reg:13:registers\|\\reg:11:regi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.320      0.000 RR    IC  regfilemap\|mux2\|Mux20~18\|datac " "     3.320      0.000 RR    IC  regfilemap\|mux2\|Mux20~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.657      0.337 RR  CELL  regfilemap\|mux2\|Mux20~18\|combout " "     3.657      0.337 RR  CELL  regfilemap\|mux2\|Mux20~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.836      0.179 RR    IC  regfilemap\|mux2\|Mux20~19\|datac " "     3.836      0.179 RR    IC  regfilemap\|mux2\|Mux20~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.088      0.252 RR  CELL  regfilemap\|mux2\|Mux20~19\|combout " "     4.088      0.252 RR  CELL  regfilemap\|mux2\|Mux20~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.088      0.000 RR    IC  DMem\|ram~32790\|d " "     4.088      0.000 RR    IC  DMem\|ram~32790\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.150      0.062 RR  CELL  mem:DMem\|ram~32790 " "     4.150      0.062 RR  CELL  mem:DMem\|ram~32790" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.826      2.826  R        clock network delay " "     2.826      2.826  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.798     -0.028           clock pessimism removed " "     2.798     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.798      0.000           clock uncertainty " "     2.798      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.969      0.171      uTh  mem:DMem\|ram~32790 " "     2.969      0.171      uTh  mem:DMem\|ram~32790" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.150 " "Data Arrival Time  :     4.150" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.969 " "Data Required Time :     2.969" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.181  " "Slack              :     1.181 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650917619142 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650917619142 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650917619147 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "iInstAddr\[10\] " "Node: iInstAddr\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch controllogic:control\|jaldata iInstAddr\[10\] " "Latch controllogic:control\|jaldata is being clocked by iInstAddr\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1650917622579 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1650917622579 "|MIPS_Processor|iInstAddr[10]"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.321 " "Worst-case setup slack is 1.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650917741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650917741251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.321               0.000 iCLK  " "    1.321               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650917741251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650917741251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.586 " "Worst-case hold slack is 0.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650917859403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650917859403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.586               0.000 iCLK  " "    0.586               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650917859403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650917859403 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650917859414 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650917859423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.404 " "Worst-case minimum pulse width slack is 9.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650917859521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650917859521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.404               0.000 iCLK  " "    9.404               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650917859521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650917859521 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.321 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.321" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308342 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308342 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650918308342 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.321  " "Path #1: Setup slack is 1.321 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : programcounter:pc\|o_InstrAddress\[2\] " "From Node    : programcounter:pc\|o_InstrAddress\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : registerfile:regfilemap\|register1:\\reg:12:registers\|dffg:\\reg:20:regi\|s_Q " "To Node      : registerfile:regfilemap\|register1:\\reg:12:registers\|dffg:\\reg:20:regi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.847      1.847  R        clock network delay " "     1.847      1.847  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.952      0.105     uTco  programcounter:pc\|o_InstrAddress\[2\] " "     1.952      0.105     uTco  programcounter:pc\|o_InstrAddress\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.952      0.000 FF  CELL  pc\|o_InstrAddress\[2\]\|q " "     1.952      0.000 FF  CELL  pc\|o_InstrAddress\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.124      0.172 FF    IC  s_IMemAddr\[2\]~1\|datad " "     2.124      0.172 FF    IC  s_IMemAddr\[2\]~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.187      0.063 FF  CELL  s_IMemAddr\[2\]~1\|combout " "     2.187      0.063 FF  CELL  s_IMemAddr\[2\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.712      1.525 FF    IC  IMem\|ram~40186\|datad " "     3.712      1.525 FF    IC  IMem\|ram~40186\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.775      0.063 FF  CELL  IMem\|ram~40186\|combout " "     3.775      0.063 FF  CELL  IMem\|ram~40186\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.979      0.204 FF    IC  IMem\|ram~40187\|datad " "     3.979      0.204 FF    IC  IMem\|ram~40187\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.042      0.063 FF  CELL  IMem\|ram~40187\|combout " "     4.042      0.063 FF  CELL  IMem\|ram~40187\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.152      0.110 FF    IC  IMem\|ram~40190\|datac " "     4.152      0.110 FF    IC  IMem\|ram~40190\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.285      0.133 FF  CELL  IMem\|ram~40190\|combout " "     4.285      0.133 FF  CELL  IMem\|ram~40190\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.183      0.898 FF    IC  IMem\|ram~40193\|datad " "     5.183      0.898 FF    IC  IMem\|ram~40193\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.246      0.063 FF  CELL  IMem\|ram~40193\|combout " "     5.246      0.063 FF  CELL  IMem\|ram~40193\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.355      0.109 FF    IC  IMem\|ram~40225\|datac " "     5.355      0.109 FF    IC  IMem\|ram~40225\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.488      0.133 FF  CELL  IMem\|ram~40225\|combout " "     5.488      0.133 FF  CELL  IMem\|ram~40225\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.030      1.542 FF    IC  IMem\|ram~40268\|datad " "     7.030      1.542 FF    IC  IMem\|ram~40268\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.093      0.063 FF  CELL  IMem\|ram~40268\|combout " "     7.093      0.063 FF  CELL  IMem\|ram~40268\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.201      0.108 FF    IC  IMem\|ram~40311\|datad " "     7.201      0.108 FF    IC  IMem\|ram~40311\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.264      0.063 FF  CELL  IMem\|ram~40311\|combout " "     7.264      0.063 FF  CELL  IMem\|ram~40311\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.397      0.133 FF    IC  IMem\|ram~40312\|datab " "     7.397      0.133 FF    IC  IMem\|ram~40312\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.573      0.176 FF  CELL  IMem\|ram~40312\|combout " "     7.573      0.176 FF  CELL  IMem\|ram~40312\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.526      0.953 FF    IC  regfilemap\|mux2\|Mux8~12\|datac " "     8.526      0.953 FF    IC  regfilemap\|mux2\|Mux8~12\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.659      0.133 FF  CELL  regfilemap\|mux2\|Mux8~12\|combout " "     8.659      0.133 FF  CELL  regfilemap\|mux2\|Mux8~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.767      0.108 FF    IC  regfilemap\|mux2\|Mux8~13\|datad " "     8.767      0.108 FF    IC  regfilemap\|mux2\|Mux8~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.830      0.063 FF  CELL  regfilemap\|mux2\|Mux8~13\|combout " "     8.830      0.063 FF  CELL  regfilemap\|mux2\|Mux8~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.222      0.392 FF    IC  regfilemap\|mux2\|Mux8~14\|datad " "     9.222      0.392 FF    IC  regfilemap\|mux2\|Mux8~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.285      0.063 FF  CELL  regfilemap\|mux2\|Mux8~14\|combout " "     9.285      0.063 FF  CELL  regfilemap\|mux2\|Mux8~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.392      0.107 FF    IC  regfilemap\|mux2\|Mux8~15\|datad " "     9.392      0.107 FF    IC  regfilemap\|mux2\|Mux8~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.455      0.063 FF  CELL  regfilemap\|mux2\|Mux8~15\|combout " "     9.455      0.063 FF  CELL  regfilemap\|mux2\|Mux8~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.494      1.039 FF    IC  regfilemap\|mux2\|Mux8~16\|datad " "    10.494      1.039 FF    IC  regfilemap\|mux2\|Mux8~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.557      0.063 FF  CELL  regfilemap\|mux2\|Mux8~16\|combout " "    10.557      0.063 FF  CELL  regfilemap\|mux2\|Mux8~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.665      0.108 FF    IC  regfilemap\|mux2\|Mux8~19\|datad " "    10.665      0.108 FF    IC  regfilemap\|mux2\|Mux8~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.728      0.063 FF  CELL  regfilemap\|mux2\|Mux8~19\|combout " "    10.728      0.063 FF  CELL  regfilemap\|mux2\|Mux8~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.085      0.357 FF    IC  forwardsmux\|\\G_NBit_MUX:23:MUXI\|G4\|o_F~2\|datac " "    11.085      0.357 FF    IC  forwardsmux\|\\G_NBit_MUX:23:MUXI\|G4\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.218      0.133 FF  CELL  forwardsmux\|\\G_NBit_MUX:23:MUXI\|G4\|o_F~2\|combout " "    11.218      0.133 FF  CELL  forwardsmux\|\\G_NBit_MUX:23:MUXI\|G4\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.357      0.139 FF    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR1:23:MuxR\|G4\|o_F~1\|datad " "    11.357      0.139 FF    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR1:23:MuxR\|G4\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.420      0.063 FF  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR1:23:MuxR\|G4\|o_F~1\|combout " "    11.420      0.063 FF  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR1:23:MuxR\|G4\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.552      0.132 FF    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR1:23:MuxR\|G4\|o_F~2\|datad " "    11.552      0.132 FF    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR1:23:MuxR\|G4\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.615      0.063 FF  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR1:23:MuxR\|G4\|o_F~2\|combout " "    11.615      0.063 FF  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR1:23:MuxR\|G4\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.008      0.393 FF    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR3:23:MuxR\|G4\|o_F~0\|datac " "    12.008      0.393 FF    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR3:23:MuxR\|G4\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.141      0.133 FF  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR3:23:MuxR\|G4\|o_F~0\|combout " "    12.141      0.133 FF  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR3:23:MuxR\|G4\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.286      0.145 FF    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR4:23:MuxR\|G4\|o_F~2\|dataa " "    12.286      0.145 FF    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR4:23:MuxR\|G4\|o_F~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.479      0.193 FF  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR4:23:MuxR\|G4\|o_F~2\|combout " "    12.479      0.193 FF  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR4:23:MuxR\|G4\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.600      0.121 FF    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR5:7:MuxR\|G4\|o_F~2\|datad " "    12.600      0.121 FF    IC  arithmeticlogicalunit\|bshifter\|\\G_MuxR5:7:MuxR\|G4\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.663      0.063 FF  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR5:7:MuxR\|G4\|o_F~2\|combout " "    12.663      0.063 FF  CELL  arithmeticlogicalunit\|bshifter\|\\G_MuxR5:7:MuxR\|G4\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.048      0.385 FF    IC  arithmeticlogicalunit\|multiplexor\|Mux24~1\|datad " "    13.048      0.385 FF    IC  arithmeticlogicalunit\|multiplexor\|Mux24~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.111      0.063 FF  CELL  arithmeticlogicalunit\|multiplexor\|Mux24~1\|combout " "    13.111      0.063 FF  CELL  arithmeticlogicalunit\|multiplexor\|Mux24~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.221      0.110 FF    IC  arithmeticlogicalunit\|multiplexor\|Mux24~2\|datad " "    13.221      0.110 FF    IC  arithmeticlogicalunit\|multiplexor\|Mux24~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.284      0.063 FF  CELL  arithmeticlogicalunit\|multiplexor\|Mux24~2\|combout " "    13.284      0.063 FF  CELL  arithmeticlogicalunit\|multiplexor\|Mux24~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.393      0.109 FF    IC  arithmeticlogicalunit\|multiplexor\|Mux24~3\|datad " "    13.393      0.109 FF    IC  arithmeticlogicalunit\|multiplexor\|Mux24~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.456      0.063 FF  CELL  arithmeticlogicalunit\|multiplexor\|Mux24~3\|combout " "    13.456      0.063 FF  CELL  arithmeticlogicalunit\|multiplexor\|Mux24~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.562      0.106 FF    IC  arithmeticlogicalunit\|multiplexor\|Mux24\|datad " "    13.562      0.106 FF    IC  arithmeticlogicalunit\|multiplexor\|Mux24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.625      0.063 FF  CELL  arithmeticlogicalunit\|multiplexor\|Mux24\|combout " "    13.625      0.063 FF  CELL  arithmeticlogicalunit\|multiplexor\|Mux24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.697      1.072 FF    IC  DMem\|ram~50957\|datad " "    14.697      1.072 FF    IC  DMem\|ram~50957\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.760      0.063 FF  CELL  DMem\|ram~50957\|combout " "    14.760      0.063 FF  CELL  DMem\|ram~50957\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.868      0.108 FF    IC  DMem\|ram~50958\|datad " "    14.868      0.108 FF    IC  DMem\|ram~50958\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.931      0.063 FF  CELL  DMem\|ram~50958\|combout " "    14.931      0.063 FF  CELL  DMem\|ram~50958\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.826      0.895 FF    IC  DMem\|ram~50961\|datac " "    15.826      0.895 FF    IC  DMem\|ram~50961\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.959      0.133 FF  CELL  DMem\|ram~50961\|combout " "    15.959      0.133 FF  CELL  DMem\|ram~50961\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.068      0.109 FF    IC  DMem\|ram~50964\|datac " "    16.068      0.109 FF    IC  DMem\|ram~50964\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.201      0.133 FF  CELL  DMem\|ram~50964\|combout " "    16.201      0.133 FF  CELL  DMem\|ram~50964\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.337      0.136 FF    IC  DMem\|ram~50996\|dataa " "    16.337      0.136 FF    IC  DMem\|ram~50996\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.541      0.204 FF  CELL  DMem\|ram~50996\|combout " "    16.541      0.204 FF  CELL  DMem\|ram~50996\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.119      1.578 FF    IC  DMem\|ram~50997\|datad " "    18.119      1.578 FF    IC  DMem\|ram~50997\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.182      0.063 FF  CELL  DMem\|ram~50997\|combout " "    18.182      0.063 FF  CELL  DMem\|ram~50997\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.290      0.108 FF    IC  DMem\|ram~51040\|datad " "    18.290      0.108 FF    IC  DMem\|ram~51040\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.353      0.063 FF  CELL  DMem\|ram~51040\|combout " "    18.353      0.063 FF  CELL  DMem\|ram~51040\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.463      0.110 FF    IC  DMem\|ram~51041\|datac " "    18.463      0.110 FF    IC  DMem\|ram~51041\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.596      0.133 FF  CELL  DMem\|ram~51041\|combout " "    18.596      0.133 FF  CELL  DMem\|ram~51041\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.704      0.108 FF    IC  DMem\|ram~51212\|datad " "    18.704      0.108 FF    IC  DMem\|ram~51212\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.767      0.063 FF  CELL  DMem\|ram~51212\|combout " "    18.767      0.063 FF  CELL  DMem\|ram~51212\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.904      0.137 FF    IC  jaldatamux\|\\G_NBit_MUX:20:MUXI\|G4\|o_F~0\|dataa " "    18.904      0.137 FF    IC  jaldatamux\|\\G_NBit_MUX:20:MUXI\|G4\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.083      0.179 FF  CELL  jaldatamux\|\\G_NBit_MUX:20:MUXI\|G4\|o_F~0\|combout " "    19.083      0.179 FF  CELL  jaldatamux\|\\G_NBit_MUX:20:MUXI\|G4\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.216      0.133 FF    IC  jaldatamux\|\\G_NBit_MUX:20:MUXI\|G4\|o_F~1\|datab " "    19.216      0.133 FF    IC  jaldatamux\|\\G_NBit_MUX:20:MUXI\|G4\|o_F~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.423      0.207 FF  CELL  jaldatamux\|\\G_NBit_MUX:20:MUXI\|G4\|o_F~1\|combout " "    19.423      0.207 FF  CELL  jaldatamux\|\\G_NBit_MUX:20:MUXI\|G4\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.309      0.886 FF    IC  regfilemap\|\\reg:12:registers\|\\reg:20:regi\|s_Q~feeder\|datad " "    20.309      0.886 FF    IC  regfilemap\|\\reg:12:registers\|\\reg:20:regi\|s_Q~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.372      0.063 FF  CELL  regfilemap\|\\reg:12:registers\|\\reg:20:regi\|s_Q~feeder\|combout " "    20.372      0.063 FF  CELL  regfilemap\|\\reg:12:registers\|\\reg:20:regi\|s_Q~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.372      0.000 FF    IC  regfilemap\|\\reg:12:registers\|\\reg:20:regi\|s_Q\|d " "    20.372      0.000 FF    IC  regfilemap\|\\reg:12:registers\|\\reg:20:regi\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.422      0.050 FF  CELL  registerfile:regfilemap\|register1:\\reg:12:registers\|dffg:\\reg:20:regi\|s_Q " "    20.422      0.050 FF  CELL  registerfile:regfilemap\|register1:\\reg:12:registers\|dffg:\\reg:20:regi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.756      1.756  R        clock network delay " "    21.756      1.756  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.736     -0.020           clock uncertainty " "    21.736     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.743      0.007     uTsu  registerfile:regfilemap\|register1:\\reg:12:registers\|dffg:\\reg:20:regi\|s_Q " "    21.743      0.007     uTsu  registerfile:regfilemap\|register1:\\reg:12:registers\|dffg:\\reg:20:regi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    20.422 " "Data Arrival Time  :    20.422" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.743 " "Data Required Time :    21.743" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.321  " "Slack              :     1.321 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918308348 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650918308348 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.586 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.586" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421124 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421124 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650918421124 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.586  " "Path #1: Hold slack is 0.586 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : programcounter:pc\|o_InstrAddress\[15\] " "From Node    : programcounter:pc\|o_InstrAddress\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : programcounter:pc\|o_InstrAddress\[17\] " "To Node      : programcounter:pc\|o_InstrAddress\[17\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.614      1.614  R        clock network delay " "     1.614      1.614  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.719      0.105     uTco  programcounter:pc\|o_InstrAddress\[15\] " "     1.719      0.105     uTco  programcounter:pc\|o_InstrAddress\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.719      0.000 RR  CELL  pc\|o_InstrAddress\[15\]\|q " "     1.719      0.000 RR  CELL  pc\|o_InstrAddress\[15\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.857      0.138 RR    IC  pcadd4\|\\G_NBit_ADDER:17:adderI\|G10\|o_F~0\|datad " "     1.857      0.138 RR    IC  pcadd4\|\\G_NBit_ADDER:17:adderI\|G10\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.922      0.065 RR  CELL  pcadd4\|\\G_NBit_ADDER:17:adderI\|G10\|o_F~0\|combout " "     1.922      0.065 RR  CELL  pcadd4\|\\G_NBit_ADDER:17:adderI\|G10\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.019      0.097 RR    IC  pc\|o_InstrAddress~37\|datac " "     2.019      0.097 RR    IC  pc\|o_InstrAddress~37\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.144      0.125 RR  CELL  pc\|o_InstrAddress~37\|combout " "     2.144      0.125 RR  CELL  pc\|o_InstrAddress~37\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.230      0.086 RR    IC  pc\|o_InstrAddress~38\|datad " "     2.230      0.086 RR    IC  pc\|o_InstrAddress~38\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.295      0.065 RR  CELL  pc\|o_InstrAddress~38\|combout " "     2.295      0.065 RR  CELL  pc\|o_InstrAddress~38\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.295      0.000 RR    IC  pc\|o_InstrAddress\[17\]\|d " "     2.295      0.000 RR    IC  pc\|o_InstrAddress\[17\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.326      0.031 RR  CELL  programcounter:pc\|o_InstrAddress\[17\] " "     2.326      0.031 RR  CELL  programcounter:pc\|o_InstrAddress\[17\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.676      1.676  R        clock network delay " "     1.676      1.676  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.656     -0.020           clock pessimism removed " "     1.656     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.656      0.000           clock uncertainty " "     1.656      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.740      0.084      uTh  programcounter:pc\|o_InstrAddress\[17\] " "     1.740      0.084      uTh  programcounter:pc\|o_InstrAddress\[17\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.326 " "Data Arrival Time  :     2.326" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.740 " "Data Required Time :     1.740" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.586  " "Slack              :     0.586 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1650918421126 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650918421126 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650918472841 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650918522541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "16676 " "Peak virtual memory: 16676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650918525557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 25 15:28:45 2022 " "Processing ended: Mon Apr 25 15:28:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650918525557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:55:46 " "Elapsed time: 00:55:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650918525557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "03:12:59 " "Total CPU time (on all processors): 03:12:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650918525557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650918525557 ""}
