// Seed: 3530973029
module module_0 (
    input  wor   id_0,
    output tri0  id_1,
    input  uwire id_2,
    output uwire id_3,
    output wire  id_4,
    input  tri1  id_5,
    output uwire id_6,
    input  uwire id_7,
    output tri   id_8
);
  assign id_1 = 1;
  wire id_10;
  assign id_3 = 1;
  wire id_11;
  assign id_6 = id_0;
  id_12(
      .id_0(id_10), .id_1(1), .id_2((1)), .id_3(id_6), .id_4(1), .id_5(1), .id_6(id_4), .id_7("")
  );
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output wor id_2,
    output tri0 id_3,
    input tri1 id_4,
    output tri id_5,
    input tri0 id_6,
    output uwire id_7
    , id_14,
    output wire id_8,
    input tri1 id_9,
    input wire id_10,
    output wire id_11,
    output supply1 id_12
);
  wire id_15;
  module_0(
      id_0, id_11, id_4, id_11, id_2, id_4, id_7, id_4, id_11
  );
  tri1 id_16 = id_9;
  xor (id_11, id_10, id_0, id_9, id_14, id_15, id_6);
  id_17(
      .id_0(1), .id_1(id_6), .id_2(id_14), .id_3(id_3), .id_4(1), .id_5(1), .id_6(1)
  );
endmodule
