// Seed: 3148745018
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input tri id_2,
    input wand id_3,
    input wire id_4,
    input wand id_5,
    input tri id_6
    , id_8
);
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    input wor id_2,
    output tri1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wor id_6,
    input uwire id_7,
    output supply0 id_8,
    output uwire id_9,
    input wor id_10,
    input wor id_11,
    input uwire id_12,
    output tri0 id_13,
    input wand id_14,
    output wor id_15,
    input supply1 id_16,
    input tri1 id_17,
    input wor id_18,
    input supply1 id_19,
    input wor id_20
    , id_27,
    input tri1 id_21,
    input tri1 id_22,
    output tri id_23,
    output wor id_24,
    inout tri id_25
);
  supply1 id_28, id_29;
  id_30(
      id_14
  );
  assign id_8 = {1, 1, (id_6), id_28, id_25 && 1, id_7 != 'h0};
  xor (
      id_25,
      id_4,
      id_0,
      id_19,
      id_28,
      id_7,
      id_21,
      id_11,
      id_22,
      id_5,
      id_20,
      id_30,
      id_10,
      id_29,
      id_14,
      id_2,
      id_18,
      id_17,
      id_27,
      id_12
  );
  module_0(
      id_8, id_28, id_2, id_22, id_22, id_7, id_16
  );
endmodule
