// Seed: 3169470834
module module_0 (
    output logic id_0,
    input logic id_1,
    output id_2
);
  logic id_3 = id_1 < 1, id_4;
  logic id_5;
  assign id_2 = 1'b0;
endmodule
