<stg><name>load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4</name>


<trans_list>

<trans id="78" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:1 %trunc_ln8_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln8

]]></Node>
<StgValue><ssdm name="trunc_ln8_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
newFuncRoot:2 %trunc_ln62_1_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %trunc_ln62_1

]]></Node>
<StgValue><ssdm name="trunc_ln62_1_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %K_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K

]]></Node>
<StgValue><ssdm name="K_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:4 %sext_ln62_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln62

]]></Node>
<StgValue><ssdm name="sext_ln62_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:5 %sext_ln62_cast = sext i62 %sext_ln62_read

]]></Node>
<StgValue><ssdm name="sext_ln62_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_8, void @empty_14, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i31 0, i31 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc37

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc37:0 %j_1 = load i31 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="31">
<![CDATA[
for.inc37:2 %zext_ln62 = zext i31 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc37:3 %icmp_ln62 = icmp_slt  i32 %zext_ln62, i32 %K_read

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc37:4 %add_ln62 = add i31 %j_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc37:5 %br_ln62 = br i1 %icmp_ln62, void %for.inc42.loopexit.exitStub, void %for.inc37.split

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="20" op_0_bw="31">
<![CDATA[
for.inc37.split:0 %trunc_ln62 = trunc i31 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln62"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="31">
<![CDATA[
for.inc37.split:5 %trunc_ln64 = trunc i31 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln64"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc37.split:6 %add_ln64 = add i20 %trunc_ln62, i20 %trunc_ln62_1_read

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="17" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc37.split:7 %lshr_ln = partselect i17 @_ssdm_op_PartSelect.i17.i20.i32.i32, i20 %add_ln64, i32 3, i32 19

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc37.split:17 %add_ln64_1 = add i3 %trunc_ln64, i3 %trunc_ln8_read

]]></Node>
<StgValue><ssdm name="add_ln64_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc37.split:18 %switch_ln64 = switch i3 %add_ln64_1, void %arrayidx369.case.7, i3 0, void %arrayidx369.case.0, i3 1, void %arrayidx369.case.1, i3 2, void %arrayidx369.case.2, i3 3, void %arrayidx369.case.3, i3 4, void %arrayidx369.case.4, i3 5, void %arrayidx369.case.5, i3 6, void %arrayidx369.case.6

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx369.exit:0 %store_ln62 = store i31 %add_ln62, i31 %j

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
arrayidx369.exit:1 %br_ln62 = br void %for.inc37

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc37:1 %gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln62_cast

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc37.split:3 %gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_read"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="34" st_id="3" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
for.inc37.split:4 %conv = uitofp i32 %gmem1_addr_read

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="35" st_id="4" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
for.inc37.split:4 %conv = uitofp i32 %gmem1_addr_read

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="36" st_id="5" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
for.inc37.split:4 %conv = uitofp i32 %gmem1_addr_read

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="37" st_id="6" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
for.inc37.split:4 %conv = uitofp i32 %gmem1_addr_read

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0">
<![CDATA[
for.inc42.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="38" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc37.split:1 %specpipeline_ln63 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln63"/></StgValue>
</operation>

<operation id="39" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc37.split:2 %specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln62"/></StgValue>
</operation>

<operation id="40" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="17">
<![CDATA[
for.inc37.split:8 %zext_ln64 = zext i17 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="41" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.split:9 %dense_ptr_0_addr = getelementptr i32 %dense_ptr_0, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="dense_ptr_0_addr"/></StgValue>
</operation>

<operation id="42" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.split:10 %dense_ptr_1_addr = getelementptr i32 %dense_ptr_1, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="dense_ptr_1_addr"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.split:11 %dense_ptr_2_addr = getelementptr i32 %dense_ptr_2, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="dense_ptr_2_addr"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.split:12 %dense_ptr_3_addr = getelementptr i32 %dense_ptr_3, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="dense_ptr_3_addr"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.split:13 %dense_ptr_4_addr = getelementptr i32 %dense_ptr_4, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="dense_ptr_4_addr"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.split:14 %dense_ptr_5_addr = getelementptr i32 %dense_ptr_5, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="dense_ptr_5_addr"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.split:15 %dense_ptr_6_addr = getelementptr i32 %dense_ptr_6, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="dense_ptr_6_addr"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.split:16 %dense_ptr_7_addr = getelementptr i32 %dense_ptr_7, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="dense_ptr_7_addr"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="add_ln64_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
arrayidx369.case.6:0 %store_ln64 = store i32 %conv, i17 %dense_ptr_6_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="add_ln64_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
arrayidx369.case.6:1 %br_ln64 = br void %arrayidx369.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="add_ln64_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
arrayidx369.case.5:0 %store_ln64 = store i32 %conv, i17 %dense_ptr_5_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="add_ln64_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
arrayidx369.case.5:1 %br_ln64 = br void %arrayidx369.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="add_ln64_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
arrayidx369.case.4:0 %store_ln64 = store i32 %conv, i17 %dense_ptr_4_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="add_ln64_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
arrayidx369.case.4:1 %br_ln64 = br void %arrayidx369.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="add_ln64_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
arrayidx369.case.3:0 %store_ln64 = store i32 %conv, i17 %dense_ptr_3_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="add_ln64_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
arrayidx369.case.3:1 %br_ln64 = br void %arrayidx369.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="add_ln64_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
arrayidx369.case.2:0 %store_ln64 = store i32 %conv, i17 %dense_ptr_2_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="add_ln64_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
arrayidx369.case.2:1 %br_ln64 = br void %arrayidx369.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="add_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
arrayidx369.case.1:0 %store_ln64 = store i32 %conv, i17 %dense_ptr_1_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="add_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
arrayidx369.case.1:1 %br_ln64 = br void %arrayidx369.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="add_ln64_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
arrayidx369.case.0:0 %store_ln64 = store i32 %conv, i17 %dense_ptr_0_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="add_ln64_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
arrayidx369.case.0:1 %br_ln64 = br void %arrayidx369.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="add_ln64_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="17">
<![CDATA[
arrayidx369.case.7:0 %store_ln64 = store i32 %conv, i17 %dense_ptr_7_addr

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="add_ln64_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
arrayidx369.case.7:1 %br_ln64 = br void %arrayidx369.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="86" name="gmem1" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem1"/></StgValue>
</port>
<port id="87" name="sext_ln62" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln62"/></StgValue>
</port>
<port id="88" name="K" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="K"/></StgValue>
</port>
<port id="89" name="dense_ptr_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="dense_ptr_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="90" name="dense_ptr_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="dense_ptr_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="91" name="dense_ptr_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="dense_ptr_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="92" name="dense_ptr_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="dense_ptr_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="93" name="dense_ptr_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="dense_ptr_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="94" name="dense_ptr_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="dense_ptr_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="95" name="dense_ptr_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="dense_ptr_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="96" name="dense_ptr_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="dense_ptr_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="97" name="trunc_ln62_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln62_1"/></StgValue>
</port>
<port id="98" name="trunc_ln8" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln8"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="100" from="StgValue_99" to="j" fromId="99" toId="10">
</dataflow>
<dataflow id="102" from="_ssdm_op_Read.ap_auto.i3" to="trunc_ln8_read" fromId="101" toId="11">
</dataflow>
<dataflow id="103" from="trunc_ln8" to="trunc_ln8_read" fromId="98" toId="11">
</dataflow>
<dataflow id="105" from="_ssdm_op_Read.ap_auto.i20" to="trunc_ln62_1_read" fromId="104" toId="12">
</dataflow>
<dataflow id="106" from="trunc_ln62_1" to="trunc_ln62_1_read" fromId="97" toId="12">
</dataflow>
<dataflow id="108" from="_ssdm_op_Read.ap_auto.i32" to="K_read" fromId="107" toId="13">
</dataflow>
<dataflow id="109" from="K" to="K_read" fromId="88" toId="13">
</dataflow>
<dataflow id="111" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln62_read" fromId="110" toId="14">
</dataflow>
<dataflow id="112" from="sext_ln62" to="sext_ln62_read" fromId="87" toId="14">
</dataflow>
<dataflow id="113" from="sext_ln62_read" to="sext_ln62_cast" fromId="14" toId="15">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="114" toId="16">
</dataflow>
<dataflow id="116" from="gmem1" to="specinterface_ln0" fromId="86" toId="16">
</dataflow>
<dataflow id="118" from="empty_5" to="specinterface_ln0" fromId="117" toId="16">
</dataflow>
<dataflow id="120" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="16">
</dataflow>
<dataflow id="121" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="16">
</dataflow>
<dataflow id="123" from="empty_6" to="specinterface_ln0" fromId="122" toId="16">
</dataflow>
<dataflow id="124" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="16">
</dataflow>
<dataflow id="125" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="16">
</dataflow>
<dataflow id="127" from="empty_8" to="specinterface_ln0" fromId="126" toId="16">
</dataflow>
<dataflow id="129" from="empty_14" to="specinterface_ln0" fromId="128" toId="16">
</dataflow>
<dataflow id="130" from="empty_6" to="specinterface_ln0" fromId="122" toId="16">
</dataflow>
<dataflow id="132" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="16">
</dataflow>
<dataflow id="133" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="16">
</dataflow>
<dataflow id="134" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="16">
</dataflow>
<dataflow id="135" from="StgValue_131" to="specinterface_ln0" fromId="131" toId="16">
</dataflow>
<dataflow id="136" from="empty_6" to="specinterface_ln0" fromId="122" toId="16">
</dataflow>
<dataflow id="137" from="empty_6" to="specinterface_ln0" fromId="122" toId="16">
</dataflow>
<dataflow id="139" from="StgValue_138" to="specinterface_ln0" fromId="138" toId="16">
</dataflow>
<dataflow id="140" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="16">
</dataflow>
<dataflow id="142" from="StgValue_141" to="store_ln0" fromId="141" toId="17">
</dataflow>
<dataflow id="143" from="j" to="store_ln0" fromId="10" toId="17">
</dataflow>
<dataflow id="144" from="j" to="j_1" fromId="10" toId="19">
</dataflow>
<dataflow id="145" from="j_1" to="zext_ln62" fromId="19" toId="20">
</dataflow>
<dataflow id="146" from="zext_ln62" to="icmp_ln62" fromId="20" toId="21">
</dataflow>
<dataflow id="147" from="K_read" to="icmp_ln62" fromId="13" toId="21">
</dataflow>
<dataflow id="148" from="j_1" to="add_ln62" fromId="19" toId="22">
</dataflow>
<dataflow id="150" from="StgValue_149" to="add_ln62" fromId="149" toId="22">
</dataflow>
<dataflow id="151" from="icmp_ln62" to="br_ln62" fromId="21" toId="23">
</dataflow>
<dataflow id="152" from="j_1" to="trunc_ln62" fromId="19" toId="24">
</dataflow>
<dataflow id="153" from="j_1" to="trunc_ln64" fromId="19" toId="25">
</dataflow>
<dataflow id="154" from="trunc_ln62" to="add_ln64" fromId="24" toId="26">
</dataflow>
<dataflow id="155" from="trunc_ln62_1_read" to="add_ln64" fromId="12" toId="26">
</dataflow>
<dataflow id="157" from="_ssdm_op_PartSelect.i17.i20.i32.i32" to="lshr_ln" fromId="156" toId="27">
</dataflow>
<dataflow id="158" from="add_ln64" to="lshr_ln" fromId="26" toId="27">
</dataflow>
<dataflow id="160" from="StgValue_159" to="lshr_ln" fromId="159" toId="27">
</dataflow>
<dataflow id="162" from="StgValue_161" to="lshr_ln" fromId="161" toId="27">
</dataflow>
<dataflow id="163" from="trunc_ln64" to="add_ln64_1" fromId="25" toId="28">
</dataflow>
<dataflow id="164" from="trunc_ln8_read" to="add_ln64_1" fromId="11" toId="28">
</dataflow>
<dataflow id="165" from="add_ln64_1" to="switch_ln64" fromId="28" toId="29">
</dataflow>
<dataflow id="167" from="StgValue_166" to="switch_ln64" fromId="166" toId="29">
</dataflow>
<dataflow id="169" from="StgValue_168" to="switch_ln64" fromId="168" toId="29">
</dataflow>
<dataflow id="171" from="StgValue_170" to="switch_ln64" fromId="170" toId="29">
</dataflow>
<dataflow id="173" from="StgValue_172" to="switch_ln64" fromId="172" toId="29">
</dataflow>
<dataflow id="175" from="StgValue_174" to="switch_ln64" fromId="174" toId="29">
</dataflow>
<dataflow id="177" from="StgValue_176" to="switch_ln64" fromId="176" toId="29">
</dataflow>
<dataflow id="179" from="StgValue_178" to="switch_ln64" fromId="178" toId="29">
</dataflow>
<dataflow id="180" from="add_ln62" to="store_ln62" fromId="22" toId="30">
</dataflow>
<dataflow id="181" from="j" to="store_ln62" fromId="10" toId="30">
</dataflow>
<dataflow id="182" from="gmem1" to="gmem1_addr" fromId="86" toId="32">
</dataflow>
<dataflow id="183" from="sext_ln62_cast" to="gmem1_addr" fromId="15" toId="32">
</dataflow>
<dataflow id="185" from="_ssdm_op_Read.m_axi.p1i32" to="gmem1_addr_read" fromId="184" toId="33">
</dataflow>
<dataflow id="186" from="gmem1_addr" to="gmem1_addr_read" fromId="32" toId="33">
</dataflow>
<dataflow id="187" from="gmem1_addr_read" to="conv" fromId="33" toId="34">
</dataflow>
<dataflow id="188" from="gmem1_addr_read" to="conv" fromId="33" toId="35">
</dataflow>
<dataflow id="189" from="gmem1_addr_read" to="conv" fromId="33" toId="36">
</dataflow>
<dataflow id="190" from="gmem1_addr_read" to="conv" fromId="33" toId="37">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecPipeline" to="specpipeline_ln63" fromId="191" toId="38">
</dataflow>
<dataflow id="193" from="StgValue_99" to="specpipeline_ln63" fromId="99" toId="38">
</dataflow>
<dataflow id="194" from="StgValue_119" to="specpipeline_ln63" fromId="119" toId="38">
</dataflow>
<dataflow id="195" from="StgValue_119" to="specpipeline_ln63" fromId="119" toId="38">
</dataflow>
<dataflow id="196" from="StgValue_119" to="specpipeline_ln63" fromId="119" toId="38">
</dataflow>
<dataflow id="197" from="empty_6" to="specpipeline_ln63" fromId="122" toId="38">
</dataflow>
<dataflow id="199" from="_ssdm_op_SpecLoopName" to="specloopname_ln62" fromId="198" toId="39">
</dataflow>
<dataflow id="201" from="empty_22" to="specloopname_ln62" fromId="200" toId="39">
</dataflow>
<dataflow id="202" from="lshr_ln" to="zext_ln64" fromId="27" toId="40">
</dataflow>
<dataflow id="203" from="dense_ptr_0" to="dense_ptr_0_addr" fromId="96" toId="41">
</dataflow>
<dataflow id="205" from="StgValue_204" to="dense_ptr_0_addr" fromId="204" toId="41">
</dataflow>
<dataflow id="206" from="zext_ln64" to="dense_ptr_0_addr" fromId="40" toId="41">
</dataflow>
<dataflow id="207" from="dense_ptr_1" to="dense_ptr_1_addr" fromId="95" toId="42">
</dataflow>
<dataflow id="208" from="StgValue_204" to="dense_ptr_1_addr" fromId="204" toId="42">
</dataflow>
<dataflow id="209" from="zext_ln64" to="dense_ptr_1_addr" fromId="40" toId="42">
</dataflow>
<dataflow id="210" from="dense_ptr_2" to="dense_ptr_2_addr" fromId="94" toId="43">
</dataflow>
<dataflow id="211" from="StgValue_204" to="dense_ptr_2_addr" fromId="204" toId="43">
</dataflow>
<dataflow id="212" from="zext_ln64" to="dense_ptr_2_addr" fromId="40" toId="43">
</dataflow>
<dataflow id="213" from="dense_ptr_3" to="dense_ptr_3_addr" fromId="93" toId="44">
</dataflow>
<dataflow id="214" from="StgValue_204" to="dense_ptr_3_addr" fromId="204" toId="44">
</dataflow>
<dataflow id="215" from="zext_ln64" to="dense_ptr_3_addr" fromId="40" toId="44">
</dataflow>
<dataflow id="216" from="dense_ptr_4" to="dense_ptr_4_addr" fromId="92" toId="45">
</dataflow>
<dataflow id="217" from="StgValue_204" to="dense_ptr_4_addr" fromId="204" toId="45">
</dataflow>
<dataflow id="218" from="zext_ln64" to="dense_ptr_4_addr" fromId="40" toId="45">
</dataflow>
<dataflow id="219" from="dense_ptr_5" to="dense_ptr_5_addr" fromId="91" toId="46">
</dataflow>
<dataflow id="220" from="StgValue_204" to="dense_ptr_5_addr" fromId="204" toId="46">
</dataflow>
<dataflow id="221" from="zext_ln64" to="dense_ptr_5_addr" fromId="40" toId="46">
</dataflow>
<dataflow id="222" from="dense_ptr_6" to="dense_ptr_6_addr" fromId="90" toId="47">
</dataflow>
<dataflow id="223" from="StgValue_204" to="dense_ptr_6_addr" fromId="204" toId="47">
</dataflow>
<dataflow id="224" from="zext_ln64" to="dense_ptr_6_addr" fromId="40" toId="47">
</dataflow>
<dataflow id="225" from="dense_ptr_7" to="dense_ptr_7_addr" fromId="89" toId="48">
</dataflow>
<dataflow id="226" from="StgValue_204" to="dense_ptr_7_addr" fromId="204" toId="48">
</dataflow>
<dataflow id="227" from="zext_ln64" to="dense_ptr_7_addr" fromId="40" toId="48">
</dataflow>
<dataflow id="228" from="conv" to="store_ln64" fromId="37" toId="49">
</dataflow>
<dataflow id="229" from="dense_ptr_6_addr" to="store_ln64" fromId="47" toId="49">
</dataflow>
<dataflow id="230" from="conv" to="store_ln64" fromId="37" toId="51">
</dataflow>
<dataflow id="231" from="dense_ptr_5_addr" to="store_ln64" fromId="46" toId="51">
</dataflow>
<dataflow id="232" from="conv" to="store_ln64" fromId="37" toId="53">
</dataflow>
<dataflow id="233" from="dense_ptr_4_addr" to="store_ln64" fromId="45" toId="53">
</dataflow>
<dataflow id="234" from="conv" to="store_ln64" fromId="37" toId="55">
</dataflow>
<dataflow id="235" from="dense_ptr_3_addr" to="store_ln64" fromId="44" toId="55">
</dataflow>
<dataflow id="236" from="conv" to="store_ln64" fromId="37" toId="57">
</dataflow>
<dataflow id="237" from="dense_ptr_2_addr" to="store_ln64" fromId="43" toId="57">
</dataflow>
<dataflow id="238" from="conv" to="store_ln64" fromId="37" toId="59">
</dataflow>
<dataflow id="239" from="dense_ptr_1_addr" to="store_ln64" fromId="42" toId="59">
</dataflow>
<dataflow id="240" from="conv" to="store_ln64" fromId="37" toId="61">
</dataflow>
<dataflow id="241" from="dense_ptr_0_addr" to="store_ln64" fromId="41" toId="61">
</dataflow>
<dataflow id="242" from="conv" to="store_ln64" fromId="37" toId="63">
</dataflow>
<dataflow id="243" from="dense_ptr_7_addr" to="store_ln64" fromId="48" toId="63">
</dataflow>
<dataflow id="244" from="icmp_ln62" to="StgValue_2" fromId="21" toId="2">
</dataflow>
<dataflow id="245" from="icmp_ln62" to="StgValue_3" fromId="21" toId="3">
</dataflow>
<dataflow id="246" from="add_ln64_1" to="StgValue_8" fromId="28" toId="8">
</dataflow>
<dataflow id="247" from="icmp_ln62" to="StgValue_7" fromId="21" toId="7">
</dataflow>
</dataflows>


</stg>
