# FIFO
 A FIFO RTL design to learn how to write a test using SystemVerilog
