<profile>

<section name = "Vitis HLS Report for 'read_romcode'" level="0">
<item name = "Date">Sat Nov 25 01:27:24 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">hls_read_romcode.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 2059, 20.000 ns, 20.590 us, 3, 2060, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_31_1">0, 2057, 11, 1, 1, 0 ~ 2048, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 175, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, -, 978, 971, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 74, -</column>
<column name="Register">-, -, 288, 64, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 0, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="BUS0_m_axi_U">BUS0_m_axi, 4, 0, 834, 739, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 144, 232, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln31_fu_270_p2">+, 0, 0, 12, 12, 1</column>
<column name="ap_block_state11_pp0_stage0_iter9">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp5_fu_243_p2">icmp, 0, 0, 28, 21, 1</column>
<column name="icmp_ln26_fu_157_p2">icmp, 0, 0, 39, 32, 12</column>
<column name="icmp_ln31_1_fu_187_p2">icmp, 0, 0, 12, 11, 1</column>
<column name="icmp_ln31_2_fu_265_p2">icmp, 0, 0, 12, 12, 12</column>
<column name="icmp_ln31_fu_171_p2">icmp, 0, 0, 12, 12, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="empty_fu_221_p3">select, 0, 0, 12, 1, 12</column>
<column name="select_ln26_fu_163_p3">select, 0, 0, 13, 1, 13</column>
<column name="select_ln31_1_fu_249_p3">select, 0, 0, 13, 1, 12</column>
<column name="select_ln31_fu_213_p3">select, 0, 0, 12, 1, 12</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="BUS0_blk_n_AR">9, 2, 1, 2</column>
<column name="BUS0_blk_n_R">9, 2, 1, 2</column>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter10">9, 2, 1, 2</column>
<column name="i_fu_100">9, 2, 12, 24</column>
<column name="internal_bram_WEN_A">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="BUS0_addr_read_reg_317">32, 0, 32, 0</column>
<column name="BUS0_addr_reg_292">64, 0, 64, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="first_iter_0_reg_140">1, 0, 1, 0</column>
<column name="i_1_reg_308">12, 0, 12, 0</column>
<column name="i_fu_100">12, 0, 12, 0</column>
<column name="icmp_ln31_2_reg_313">1, 0, 1, 0</column>
<column name="select_ln31_1_reg_303">12, 0, 12, 0</column>
<column name="zext_ln31_reg_298">12, 0, 32, 20</column>
<column name="i_1_reg_308">64, 32, 12, 0</column>
<column name="icmp_ln31_2_reg_313">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, read_romcode, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, read_romcode, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, read_romcode, return value</column>
<column name="m_axi_BUS0_AWVALID">out, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_AWREADY">in, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_AWADDR">out, 64, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_AWID">out, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_AWLEN">out, 8, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_AWSIZE">out, 3, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_AWBURST">out, 2, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_AWLOCK">out, 2, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_AWCACHE">out, 4, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_AWPROT">out, 3, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_AWQOS">out, 4, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_AWREGION">out, 4, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_AWUSER">out, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_WVALID">out, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_WREADY">in, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_WDATA">out, 32, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_WSTRB">out, 4, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_WLAST">out, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_WID">out, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_WUSER">out, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_ARVALID">out, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_ARREADY">in, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_ARADDR">out, 64, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_ARID">out, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_ARLEN">out, 8, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_ARSIZE">out, 3, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_ARBURST">out, 2, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_ARLOCK">out, 2, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_ARCACHE">out, 4, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_ARPROT">out, 3, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_ARQOS">out, 4, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_ARREGION">out, 4, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_ARUSER">out, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_RVALID">in, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_RREADY">out, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_RDATA">in, 32, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_RLAST">in, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_RID">in, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_RUSER">in, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_RRESP">in, 2, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_BVALID">in, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_BREADY">out, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_BRESP">in, 2, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_BID">in, 1, m_axi, BUS0, pointer</column>
<column name="m_axi_BUS0_BUSER">in, 1, m_axi, BUS0, pointer</column>
<column name="internal_bram_Addr_A">out, 32, bram, internal_bram, array</column>
<column name="internal_bram_EN_A">out, 1, bram, internal_bram, array</column>
<column name="internal_bram_WEN_A">out, 4, bram, internal_bram, array</column>
<column name="internal_bram_Din_A">out, 32, bram, internal_bram, array</column>
<column name="internal_bram_Dout_A">in, 32, bram, internal_bram, array</column>
<column name="internal_bram_Clk_A">out, 1, bram, internal_bram, array</column>
<column name="internal_bram_Rst_A">out, 1, bram, internal_bram, array</column>
</table>
</item>
</section>
</profile>
