{
  "Top": "Buffer_ADC",
  "RtlTop": "Buffer_ADC",
  "RtlPrefix": "",
  "RtlSubPrefix": "Buffer_ADC_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "DDR_size": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "DDR_size",
          "usage": "data",
          "direction": "in"
        }]
    },
    "DDR_cons_addr": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_uint<32>&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "DDR_cons_addr",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "DDR_cons_addr_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "DDR_prod_addr": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "DDR_prod_addr",
          "usage": "data",
          "direction": "in"
        }]
    },
    "DDR_Ready": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_uint<32>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "DDR_Ready",
          "usage": "data",
          "direction": "in"
        }]
    },
    "DDR_Master": {
      "index": "4",
      "direction": "in",
      "srcType": "ap_uint<64>*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "DDR_Master_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "DDR_Master_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "ADC_mem": {
      "index": "5",
      "direction": "out",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "ADC_mem_address1",
          "name": "ADC_mem_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "ADC_mem_ce1",
          "name": "ADC_mem_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "ADC_mem_we1",
          "name": "ADC_mem_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "ADC_mem_d1",
          "name": "ADC_mem_d1",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "ADC_Ready": {
      "index": "6",
      "direction": "in",
      "srcType": "ap_uint<1>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "ADC_Ready",
          "name": "ADC_Ready",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ADC_buffer_cons_addr": {
      "index": "7",
      "direction": "in",
      "srcType": "ap_uint<10>",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "ADC_buffer_cons_addr",
          "name": "ADC_buffer_cons_addr",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ADC_buffer_prod_addr": {
      "index": "8",
      "direction": "out",
      "srcType": "ap_uint<10>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "ADC_buffer_prod_addr",
          "name": "ADC_buffer_prod_addr",
          "usage": "data",
          "direction": "out"
        }]
    },
    "ADC_buffer_error": {
      "index": "9",
      "direction": "inout",
      "srcType": "ap_uint<1>&",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "ADC_buffer_error_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "ADC_buffer_error_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "ADC_buffer_error_o_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -display_name=Virtual_ADC",
      "config_export -format=ip_catalog",
      "config_export -output=\/home\/rrodrigu\/x-heep-femu\/imp\/hls\/ips",
      "config_export -rtl=verilog",
      "config_export -vendor=esl",
      "config_export -version=1.0"
    ],
    "DirectiveTcl": ["set_directive_top Buffer_ADC -name Buffer_ADC"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Buffer_ADC"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "3 ~ 13",
    "Latency": "2"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "esl",
    "Library": "hls",
    "Name": "Buffer_ADC",
    "Version": "1.0",
    "DisplayName": "Virtual_ADC",
    "Revision": "2113328457",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "esl_hls_Buffer_ADC_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/virtual_adc\/buffer_adc.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Buffer_ADC_control_s_axi.vhd",
      "impl\/vhdl\/Buffer_ADC_gmem_m_axi.vhd",
      "impl\/vhdl\/Buffer_ADC.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Buffer_ADC_control_s_axi.v",
      "impl\/verilog\/Buffer_ADC_gmem_m_axi.v",
      "impl\/verilog\/Buffer_ADC.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/Buffer_ADC_v1_0\/data\/Buffer_ADC.mdd",
      "impl\/misc\/drivers\/Buffer_ADC_v1_0\/data\/Buffer_ADC.tcl",
      "impl\/misc\/drivers\/Buffer_ADC_v1_0\/data\/Buffer_ADC.yaml",
      "impl\/misc\/drivers\/Buffer_ADC_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/Buffer_ADC_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/Buffer_ADC_v1_0\/src\/xbuffer_adc.c",
      "impl\/misc\/drivers\/Buffer_ADC_v1_0\/src\/xbuffer_adc.h",
      "impl\/misc\/drivers\/Buffer_ADC_v1_0\/src\/xbuffer_adc_hw.h",
      "impl\/misc\/drivers\/Buffer_ADC_v1_0\/src\/xbuffer_adc_linux.c",
      "impl\/misc\/drivers\/Buffer_ADC_v1_0\/src\/xbuffer_adc_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/Buffer_ADC.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "DDR_size",
          "access": "W",
          "description": "Data signal of DDR_size",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "DDR_size",
              "access": "W",
              "description": "Bit 31 to 0 of DDR_size"
            }]
        },
        {
          "offset": "0x18",
          "name": "DDR_cons_addr",
          "access": "R",
          "description": "Data signal of DDR_cons_addr",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "DDR_cons_addr",
              "access": "R",
              "description": "Bit 31 to 0 of DDR_cons_addr"
            }]
        },
        {
          "offset": "0x1c",
          "name": "DDR_cons_addr_ctrl",
          "access": "R",
          "description": "Control signal of DDR_cons_addr",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "DDR_cons_addr_ap_vld",
              "access": "R",
              "description": "Control signal DDR_cons_addr_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "DDR_prod_addr",
          "access": "W",
          "description": "Data signal of DDR_prod_addr",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "DDR_prod_addr",
              "access": "W",
              "description": "Bit 31 to 0 of DDR_prod_addr"
            }]
        },
        {
          "offset": "0x30",
          "name": "DDR_Ready",
          "access": "W",
          "description": "Data signal of DDR_Ready",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "DDR_Ready",
              "access": "W",
              "description": "Bit 31 to 0 of DDR_Ready"
            }]
        },
        {
          "offset": "0x38",
          "name": "DDR_Master_1",
          "access": "W",
          "description": "Data signal of DDR_Master",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "DDR_Master",
              "access": "W",
              "description": "Bit 31 to 0 of DDR_Master"
            }]
        },
        {
          "offset": "0x3c",
          "name": "DDR_Master_2",
          "access": "W",
          "description": "Data signal of DDR_Master",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "DDR_Master",
              "access": "W",
              "description": "Bit 63 to 32 of DDR_Master"
            }]
        },
        {
          "offset": "0x44",
          "name": "ADC_buffer_error_i",
          "access": "W",
          "description": "Data signal of ADC_buffer_error_i",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "ADC_buffer_error_i",
              "access": "W",
              "description": "Bit 0 to 0 of ADC_buffer_error_i"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x4c",
          "name": "ADC_buffer_error_o",
          "access": "R",
          "description": "Data signal of ADC_buffer_error_o",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "ADC_buffer_error_o",
              "access": "R",
              "description": "Bit 0 to 0 of ADC_buffer_error_o"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x50",
          "name": "ADC_buffer_error_o_ctrl",
          "access": "R",
          "description": "Control signal of ADC_buffer_error_o",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "ADC_buffer_error_o_ap_vld",
              "access": "R",
              "description": "Control signal ADC_buffer_error_o_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "DDR_size"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "DDR_cons_addr"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "DDR_prod_addr"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "DDR_Ready"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "DDR_Master"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "68",
          "argName": "ADC_buffer_error"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "64",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "DDR_Master"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "64",
          "argName": "DDR_Master"
        }
      ]
    },
    "ADC_mem_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"ADC_mem_address1": "DATA"},
      "ports": ["ADC_mem_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "ADC_mem"
        }]
    },
    "ADC_mem_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"ADC_mem_d1": "DATA"},
      "ports": ["ADC_mem_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "ADC_mem"
        }]
    },
    "ADC_Ready": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"ADC_Ready": "DATA"},
      "ports": ["ADC_Ready"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ADC_Ready"
        }]
    },
    "ADC_buffer_cons_addr": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "10",
      "portMap": {"ADC_buffer_cons_addr": "DATA"},
      "ports": ["ADC_buffer_cons_addr"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ADC_buffer_cons_addr"
        }]
    },
    "ADC_buffer_prod_addr": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"ADC_buffer_prod_addr": "DATA"},
      "ports": ["ADC_buffer_prod_addr"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ADC_buffer_prod_addr"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "64"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "ADC_mem_address1": {
      "dir": "out",
      "width": "11"
    },
    "ADC_mem_ce1": {
      "dir": "out",
      "width": "1"
    },
    "ADC_mem_we1": {
      "dir": "out",
      "width": "1"
    },
    "ADC_mem_d1": {
      "dir": "out",
      "width": "32"
    },
    "ADC_Ready": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "ADC_buffer_cons_addr": {
      "dir": "in",
      "width": "10"
    },
    "ADC_buffer_prod_addr": {
      "dir": "out",
      "width": "10"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "Buffer_ADC"},
    "Info": {"Buffer_ADC": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"Buffer_ADC": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "7",
          "LatencyWorst": "12",
          "PipelineIIMin": "3",
          "PipelineIIMax": "13",
          "PipelineII": "3 ~ 13",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "FF": "1651",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "2006",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-12-07 14:57:38 CET",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
