$date
	Thu Oct 26 09:50:47 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2_tb $end
$var wire 5 ! q [4:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module out $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 5 $ q [4:0] $end
$scope module stg1 $end
$var wire 1 " clk $end
$var wire 1 % d $end
$var wire 1 # reset $end
$var reg 1 & q $end
$upscope $end
$scope module stg2 $end
$var wire 1 " clk $end
$var wire 1 ' d $end
$var wire 1 # reset $end
$var reg 1 ( q $end
$upscope $end
$scope module stg3 $end
$var wire 1 " clk $end
$var wire 1 ) d $end
$var wire 1 # reset $end
$var reg 1 * q $end
$upscope $end
$scope module stg4 $end
$var wire 1 " clk $end
$var wire 1 + d $end
$var wire 1 # reset $end
$var reg 1 , q $end
$upscope $end
$scope module stg5 $end
$var wire 1 " clk $end
$var wire 1 - d $end
$var wire 1 # reset $end
$var reg 1 . q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
0,
0+
0*
0)
0(
0'
0&
1%
b0 $
1#
1"
b0 !
$end
#10
0"
#20
1'
b10000 !
b10000 $
1&
1"
0#
#30
0"
#40
1)
b11000 !
b11000 $
1(
1"
#50
0"
#60
1+
b11100 !
b11100 $
1*
1"
#70
0"
#80
1-
b11110 !
b11110 $
1,
1"
#90
0"
#100
0%
b11111 !
b11111 $
1.
1"
