<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2020.03.13.15:56:12"
 outputDirectory="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone 10 LP"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10CL016YU484C8G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="new_parameter_0"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <interface name="alt_vip_cl_cvo_0_clocked_video" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="alt_vip_cl_cvo_0_clocked_video_vid_clk"
       direction="input"
       role="vid_clk"
       width="1" />
   <port
       name="alt_vip_cl_cvo_0_clocked_video_vid_data"
       direction="output"
       role="vid_data"
       width="24" />
   <port
       name="alt_vip_cl_cvo_0_clocked_video_underflow"
       direction="output"
       role="underflow"
       width="1" />
   <port
       name="alt_vip_cl_cvo_0_clocked_video_vid_datavalid"
       direction="output"
       role="vid_datavalid"
       width="1" />
   <port
       name="alt_vip_cl_cvo_0_clocked_video_vid_v_sync"
       direction="output"
       role="vid_v_sync"
       width="1" />
   <port
       name="alt_vip_cl_cvo_0_clocked_video_vid_h_sync"
       direction="output"
       role="vid_h_sync"
       width="1" />
   <port
       name="alt_vip_cl_cvo_0_clocked_video_vid_f"
       direction="output"
       role="vid_f"
       width="1" />
   <port
       name="alt_vip_cl_cvo_0_clocked_video_vid_h"
       direction="output"
       role="vid_h"
       width="1" />
   <port
       name="alt_vip_cl_cvo_0_clocked_video_vid_v"
       direction="output"
       role="vid_v"
       width="1" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="125000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="pio_0_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pio_0_external_connection_export"
       direction="output"
       role="export"
       width="2" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="uart_0_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="uart_0_external_connection_rxd"
       direction="input"
       role="rxd"
       width="1" />
   <port
       name="uart_0_external_connection_txd"
       direction="output"
       role="txd"
       width="1" />
  </interface>
  <interface
     name="w9825g6kh_sdramcontroller_100mhz_cl3_0_conduit_end"
     kind="conduit"
     start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="w9825g6kh_sdramcontroller_100mhz_cl3_0_conduit_end_sdram_addr"
       direction="output"
       role="sdram_addr"
       width="13" />
   <port
       name="w9825g6kh_sdramcontroller_100mhz_cl3_0_conduit_end_sdram_ba"
       direction="output"
       role="sdram_ba"
       width="2" />
   <port
       name="w9825g6kh_sdramcontroller_100mhz_cl3_0_conduit_end_sdram_cas_n"
       direction="output"
       role="sdram_cas_n"
       width="1" />
   <port
       name="w9825g6kh_sdramcontroller_100mhz_cl3_0_conduit_end_sdram_cke"
       direction="output"
       role="sdram_cke"
       width="1" />
   <port
       name="w9825g6kh_sdramcontroller_100mhz_cl3_0_conduit_end_sdram_cs_n"
       direction="output"
       role="sdram_cs_n"
       width="1" />
   <port
       name="w9825g6kh_sdramcontroller_100mhz_cl3_0_conduit_end_sdram_dq"
       direction="bidir"
       role="sdram_dq"
       width="16" />
   <port
       name="w9825g6kh_sdramcontroller_100mhz_cl3_0_conduit_end_sdram_dqm"
       direction="output"
       role="sdram_dqm"
       width="2" />
   <port
       name="w9825g6kh_sdramcontroller_100mhz_cl3_0_conduit_end_sdram_ras_n"
       direction="output"
       role="sdram_ras_n"
       width="1" />
   <port
       name="w9825g6kh_sdramcontroller_100mhz_cl3_0_conduit_end_sdram_we_n"
       direction="output"
       role="sdram_we_n"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="mySystem:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=10CL016YU484C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1584111314,AUTO_UNIQUE_ID=,new_parameter_0=0(W9825G6KH_SDRAMController_100MHz_CL3:1.0:)(alt_vip_cl_cvo:18.1:ACCEPT_COLOURS_IN_SEQ=0,ACCEPT_SYNC=0,ANC_LINE=0,AP_LINE=0,AUTO_DEVICE=10CL016YU484C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=8,BPS=8,CLOCKS_ARE_SAME=0,COLOUR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,COUNT_STEP_IS_PIP_VALUE=0,DST_WIDTH=8,FIELD0_ANC_LINE=0,FIELD0_V_BACK_PORCH=0,FIELD0_V_BLANK=0,FIELD0_V_FRONT_PORCH=0,FIELD0_V_RISING_EDGE=0,FIELD0_V_SYNC_LENGTH=0,FIFO_DEPTH=640,F_FALLING_EDGE=0,F_RISING_EDGE=0,GENERATE_SYNC=0,H_ACTIVE_PIXELS=640,H_BACK_PORCH=48,H_BLANK=0,H_FRONT_PORCH=16,H_SYNC_LENGTH=96,INTERLACED=0,LOW_LATENCY=0,NO_OF_CHANNELS=1,NO_OF_MODES=1,NUMBER_OF_COLOUR_PLANES=3,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,STD_WIDTH=1,TASK_WIDTH=8,THRESHOLD=639,USE_CONTROL=0,USE_EMBEDDED_SYNCS=0,V_ACTIVE_LINES=480,V_BACK_PORCH=31,V_BLANK=0,V_FRONT_PORCH=11,V_SYNC_LENGTH=2(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge:18.1:AUTO_DEVICE=10CL016YU484C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=8,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=640,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LEGACY,VIDEO_PROTOCOL_NO=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=640,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LEGACY,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(avalon_streaming:18.1:))(alt_vip_cvo_scheduler:18.1:CONTEXT_WIDTH=8,DST_WIDTH=8,SRC_WIDTH=8,TASK_WIDTH=8,USE_CONTROL=0)(alt_vip_pip_sop_realign:18.1:CONTEXT_WIDTH=8,DST_WIDTH=8,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,PIXEL_WIDTH=24,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_cvo_core:18.1:ACCEPT_COLOURS_IN_SEQ=0,ACCEPT_SYNC=0,ANC_LINE=0,AP_LINE=0,BPS=8,CLOCKS_ARE_SAME=0,COLOUR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,COUNT_STEP_IS_PIP_VALUE=0,DST_WIDTH=8,FAMILY=Cyclone 10 LP,FIELD0_ANC_LINE=0,FIELD0_V_BACK_PORCH=0,FIELD0_V_BLANK=0,FIELD0_V_FRONT_PORCH=0,FIELD0_V_RISING_EDGE=0,FIELD0_V_SYNC_LENGTH=0,FIFO_DEPTH=640,F_FALLING_EDGE=0,F_RISING_EDGE=0,GENERATE_SYNC=0,H_ACTIVE_PIXELS=640,H_BACK_PORCH=48,H_BLANK=0,H_FRONT_PORCH=16,H_SYNC_LENGTH=96,INTERLACED=0,LOW_LATENCY=0,NO_OF_CHANNELS=1,NO_OF_MODES=1,NUMBER_OF_COLOUR_PLANES=3,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,STD_WIDTH=1,TASK_WIDTH=8,THRESHOLD=639,UHD_MODE=1,USE_CONTROL=0,USE_EMBEDDED_SYNCS=0,V_ACTIVE_LINES=480,V_BACK_PORCH=31,V_BLANK=0,V_FRONT_PORCH=11,V_SYNC_LENGTH=2)(clock:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(alt_vip_cl_mixer:18.1:ALPHA_ENABLE=0,ALPHA_STREAM_ENABLE0=0,ALPHA_STREAM_ENABLE1=0,ALPHA_STREAM_ENABLE10=0,ALPHA_STREAM_ENABLE11=0,ALPHA_STREAM_ENABLE12=0,ALPHA_STREAM_ENABLE13=0,ALPHA_STREAM_ENABLE14=0,ALPHA_STREAM_ENABLE15=0,ALPHA_STREAM_ENABLE16=0,ALPHA_STREAM_ENABLE17=0,ALPHA_STREAM_ENABLE18=0,ALPHA_STREAM_ENABLE19=0,ALPHA_STREAM_ENABLE2=0,ALPHA_STREAM_ENABLE3=0,ALPHA_STREAM_ENABLE4=0,ALPHA_STREAM_ENABLE5=0,ALPHA_STREAM_ENABLE6=0,ALPHA_STREAM_ENABLE7=0,ALPHA_STREAM_ENABLE8=0,ALPHA_STREAM_ENABLE9=0,AUTO_DEVICE=10CL016YU484C8G,AUTO_DEVICE_SPEEDGRADE=8,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,COLOR_SPACE=RGB,DATA_PIPELINE_STAGES=0,FAMILY=Cyclone 10 LP,IS_422=1,LAYER_POSITION_ENABLE=0,LIMITED_READBACK=0,LOW_LATENCY_MODE=0,MAX_HEIGHT=480,MAX_WIDTH=640,NO_OF_INPUTS=1,NUMBER_OF_COLOR_PLANES=2,PATTERN=colorbars,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,UNIFORM_VALUE_BCR=0,UNIFORM_VALUE_GCB=0,UNIFORM_VALUE_RY=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=DISCARD(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=640,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=1,MAX_HEIGHT=480,MAX_WIDTH=640,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_mixer_alpha_merge:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES_IN=3,NUMBER_OF_COLOR_PLANES_OUT=4,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_tpg_alg_core:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,COLOR_SPACE=RGB,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,INTERLACING=prog,MAX_HEIGHT=480,MAX_WIDTH=640,OUTPUT_FORMAT=4.4.4,PATTERN=colorbars,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8,UNIFORM_VALUE_BCR=0,UNIFORM_VALUE_GCB=0,UNIFORM_VALUE_RY=0,USE_BACKGROUND_AS_BORDER=0)(alt_vip_mix_alg_core:18.1:ALPHA_ENABLE=0,ALPHA_STREAM_ENABLE0=0,ALPHA_STREAM_ENABLE1=0,ALPHA_STREAM_ENABLE10=0,ALPHA_STREAM_ENABLE11=0,ALPHA_STREAM_ENABLE12=0,ALPHA_STREAM_ENABLE13=0,ALPHA_STREAM_ENABLE14=0,ALPHA_STREAM_ENABLE15=0,ALPHA_STREAM_ENABLE16=0,ALPHA_STREAM_ENABLE17=0,ALPHA_STREAM_ENABLE18=0,ALPHA_STREAM_ENABLE19=0,ALPHA_STREAM_ENABLE2=0,ALPHA_STREAM_ENABLE3=0,ALPHA_STREAM_ENABLE4=0,ALPHA_STREAM_ENABLE5=0,ALPHA_STREAM_ENABLE6=0,ALPHA_STREAM_ENABLE7=0,ALPHA_STREAM_ENABLE8=0,ALPHA_STREAM_ENABLE9=0,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_PIPELINE_STAGES=0,DATA_SRC_ADDRESS=2,DST_WIDTH=8,LAYER_POSITION_ENABLE=0,MAX_HEIGHT=480,MAX_WIDTH=640,NO_OF_INPUTS=1,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_video_output_bridge:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=0,SRC_WIDTH=8,TASK_WIDTH=8,TYPE_11_SUPPORT=0,VIDEO_PROTOCOL_NO=1)(alt_vip_mix_scheduler:18.1:ALPHA_ENABLE=0,CONTEXT_WIDTH=8,DST_WIDTH=8,FRAME_HEIGHT=480,FRAME_WIDTH=640,LAYER_POSITION_ENABLE=0,LIMITED_READBACK=0,LOW_LATENCY_MODE=0,NO_OF_INPUTS=1,PIPELINE_READY=0,RUNTIME_CONTROL=1,SRC_WIDTH=8,TASK_WIDTH=8,UNIFORM_VALUE_BCR=0,UNIFORM_VALUE_GCB=0,UNIFORM_VALUE_RY=0,USER_PACKETS_SUPPORTED=0)(alt_vip_message_sink_terminator:18.1:CONTEXT_WIDTH=8,DATA_WIDTH=32,DST_WIDTH=8,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(alt_vip_cl_tpg:18.1:AUTO_DEVICE=10CL016YU484C8G,AUTO_DEVICE_SPEEDGRADE=8,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,COLOR_SPACE_0=RGB_444,COLOR_SPACE_1=RGB_444,COLOR_SPACE_2=RGB_444,COLOR_SPACE_3=RGB_444,COLOR_SPACE_4=RGB_444,COLOR_SPACE_5=RGB_444,COLOR_SPACE_6=RGB_444,COLOR_SPACE_7=RGB_444,DEFAULT_BOARDER=1,FAMILY=Cyclone 10 LP,INTERLACING=PROGRESSIVE,LIMITED_READBACK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,NUMBER_OF_COLOR_PLANES=2,NUM_CORES=1,OUTPUT_FORMAT=4.4.4,PATTERN_0=colorbars,PATTERN_1=colorbars,PATTERN_2=colorbars,PATTERN_3=colorbars,PATTERN_4=colorbars,PATTERN_5=colorbars,PATTERN_6=colorbars,PATTERN_7=colorbars,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,RUNTIME_CONTROL=0,UNIFORM_VALUE_BCR=16,UNIFORM_VALUE_GCB=16,UNIFORM_VALUE_RY=16(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_output_bridge:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=1,SRC_WIDTH=8,TASK_WIDTH=8,TYPE_11_SUPPORT=0,VIDEO_PROTOCOL_NO=1)(alt_vip_tpg_multi_scheduler:18.1:BITS_PER_SYMBOL=8,CORE_SUBSAMP_0=0,CORE_SUBSAMP_1=0,CORE_SUBSAMP_10=0,CORE_SUBSAMP_11=0,CORE_SUBSAMP_12=0,CORE_SUBSAMP_13=0,CORE_SUBSAMP_14=0,CORE_SUBSAMP_15=0,CORE_SUBSAMP_2=0,CORE_SUBSAMP_3=0,CORE_SUBSAMP_4=0,CORE_SUBSAMP_5=0,CORE_SUBSAMP_6=0,CORE_SUBSAMP_7=0,CORE_SUBSAMP_8=0,CORE_SUBSAMP_9=0,CORE_TYPE_0=0,CORE_TYPE_1=0,CORE_TYPE_10=0,CORE_TYPE_11=0,CORE_TYPE_12=0,CORE_TYPE_13=0,CORE_TYPE_14=0,CORE_TYPE_15=0,CORE_TYPE_2=0,CORE_TYPE_3=0,CORE_TYPE_4=0,CORE_TYPE_5=0,CORE_TYPE_6=0,CORE_TYPE_7=0,CORE_TYPE_8=0,CORE_TYPE_9=0,DEFAULT_BOARDER=1,DEFAULT_B_CR=16,DEFAULT_G_CB=16,DEFAULT_INTERLACE=PROGRESSIVE,DEFAULT_R_Y=16,LIMITED_READBACK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,NUM_CORES=1,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,RUNTIME_CONTROL=0)(alt_vip_tpg_bars_alg_core:18.1:BITS_PER_SYMBOL=8,BW_ONLY=0,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,GREYSCALE=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,NUMBER_OF_COLOR_PLANES=3,PATTERN=COLOUR_BARS,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SOURCE_ID=0,SRC_WIDTH=8,TASK_WIDTH=8,TPG_CS=RGB_444)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(alt_vip_cl_vfb:18.1:ACTUAL_MAX_SYM_ANC_PACKET=12,ANC_BUFFER_LENGTH=128,AUTO_DEVICE=10CL016YU484C8G,AUTO_DEVICE_SPEEDGRADE=8,BITS_PER_SYMBOL=8,BURST_ALIGNMENT=1,CLOCKS_ARE_SEPARATE=1,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTROLLED_DROP_REPEAT=0,DROP_FRAMES=0,DROP_INVALID_FIELDS=0,DROP_REPEAT_USER=0,FAMILY=Cyclone 10 LP,FRAME_BUFFER_LENGTH=921600,INTERLACED_SUPPORT=0,IS_FRAME_READER=0,IS_FRAME_WRITER=0,IS_SYNC_MASTER=0,IS_SYNC_SLAVE=0,LINE_BASED_BUFFERING=0,MAX_HEIGHT=480,MAX_SYMBOLS_PER_PACKET=10,MAX_WIDTH=640,MEM_BASE_ADDR=0,MEM_BUFFER_OFFSET=16777216,MEM_PORT_WIDTH=32,MULTI_FRAME_DELAY=1,NUMBER_OF_COLOR_PLANES=3,NUM_BUFFERS=2,PIXELS_IN_PARALLEL=1,PRIORITIZE_FMAX=0,READER_RUNTIME_CONTROL=0,READY_LATENCY=1,READ_BURST_TARGET=32,READ_FIFO_DEPTH=64,REPEAT_FRAMES=0,TEST_INIT=0,USER_PACKETS_MAX_STORAGE=0,USE_BUFFER_OFFSET=0,WRITER_RUNTIME_CONTROL=0,WRITE_BURST_TARGET=32,WRITE_FIFO_DEPTH=64(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge:18.1:AUTO_DEVICE=10CL016YU484C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=8,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=640,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LITE,VIDEO_PROTOCOL_NO=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=640,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LITE,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(avalon_streaming:18.1:))(alt_vip_vfb_wr_ctrl:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,MAX_HEIGHT=480,MAX_SYMBOLS_IN_ANC_PACKET=12,MAX_WIDTH=640,NUMBER_OF_COLOR_PLANES=3,PIXELS_IN_PARALLEL=1,PRIORITIZE_FMAX=0,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_transfer:18.1:BURST_ALIGNMENT=1,BURST_TARGET_READ=8,BURST_TARGET_WRITE=32,CLOCKS_ARE_SEPARATE=1,COMB_OUTPUT_READ=0,COMB_OUTPUT_WRITE=0,CONTEXT_BUFFER_RATIO_READ=4,CONTEXT_BUFFER_RATIO_WRITE=2,CONTEXT_WIDTH=8,DATA_WIDTH=24,DOUT_MAX_DESTINATION_ID_NUM_READ=32,DOUT_SOURCE_ID_READ=0,DST_WIDTH=8,ELEMENTS_IN_PARALLEL=1,ENABLE_ADV_SETTING_READ=0,ENABLE_ADV_SETTING_WRITE=0,ENABLE_COMMAND_BUFFER_READ=0,ENABLE_MANY_COMMAND_READ=0,ENABLE_MANY_COMMAND_WRITE=0,ENABLE_MM_OUTPUT_REGISTER=1,ENABLE_PERIOD_MODE_READ=0,ENABLE_PERIOD_MODE_WRITE=0,FAMILY=Cyclone 10 LP,LOGIC_ONLY_SCFIFO_READ=1,MAX_CONTEXT_NUMBER_READ=1,MAX_CONTEXT_NUMBER_WRITE=1,MAX_PACKET_NUM_WRITE=1,MAX_PACKET_SIZE_READ=8192,MAX_PACKET_SIZE_WRITE=307200,MEM_ADDR_WIDTH=32,MEM_PORT_WIDTH=32,MM_MSG_QUEUE_DEPTH_READ=8,OUTPUT_MSG_QUEUE_DEPTH_READ=4,PIPELINE_READY_READ=0,PIPELINE_READY_WRITE=0,PREFETCH_THRESHOLD_READ=1,READ_ENABLE=0,RESPONSE_DETINATION_ID_WRITE=0,RESPONSE_SOURCE_ID_WRITE=0,SRC_WIDTH=8,SUPPORT_BEATS_OVERFLOW_PRETECTION=0,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,USE_RESPONSE_WRITE=0,WRITE_ENABLE=1,WRITE_HAS_PRIORITY=1)(alt_vip_vfb_rd_ctrl:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIXELS_IN_PARALLEL=1,PRIORITIZE_FMAX=0,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_video_output_bridge:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=1,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=1,SRC_WIDTH=8,TASK_WIDTH=8,TYPE_11_SUPPORT=0,VIDEO_PROTOCOL_NO=1)(alt_vip_packet_transfer:18.1:BURST_ALIGNMENT=1,BURST_TARGET_READ=32,BURST_TARGET_WRITE=8,CLOCKS_ARE_SEPARATE=1,COMB_OUTPUT_READ=0,COMB_OUTPUT_WRITE=0,CONTEXT_BUFFER_RATIO_READ=2,CONTEXT_BUFFER_RATIO_WRITE=4,CONTEXT_WIDTH=8,DATA_WIDTH=24,DOUT_MAX_DESTINATION_ID_NUM_READ=1,DOUT_SOURCE_ID_READ=1,DST_WIDTH=8,ELEMENTS_IN_PARALLEL=1,ENABLE_ADV_SETTING_READ=0,ENABLE_ADV_SETTING_WRITE=0,ENABLE_COMMAND_BUFFER_READ=1,ENABLE_MANY_COMMAND_READ=0,ENABLE_MANY_COMMAND_WRITE=0,ENABLE_MM_OUTPUT_REGISTER=0,ENABLE_PERIOD_MODE_READ=0,ENABLE_PERIOD_MODE_WRITE=0,FAMILY=Cyclone 10 LP,LOGIC_ONLY_SCFIFO_READ=0,MAX_CONTEXT_NUMBER_READ=1,MAX_CONTEXT_NUMBER_WRITE=1,MAX_PACKET_NUM_WRITE=16,MAX_PACKET_SIZE_READ=307200,MAX_PACKET_SIZE_WRITE=8192,MEM_ADDR_WIDTH=32,MEM_PORT_WIDTH=32,MM_MSG_QUEUE_DEPTH_READ=4,OUTPUT_MSG_QUEUE_DEPTH_READ=2,PIPELINE_READY_READ=1,PIPELINE_READY_WRITE=0,PREFETCH_THRESHOLD_READ=0,READ_ENABLE=1,RESPONSE_DETINATION_ID_WRITE=0,RESPONSE_SOURCE_ID_WRITE=0,SRC_WIDTH=8,SUPPORT_BEATS_OVERFLOW_PRETECTION=1,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,USE_RESPONSE_WRITE=0,WRITE_ENABLE=0,WRITE_HAS_PRIORITY=1)(alt_vip_vfb_sync_ctrl:18.1:ANC_BUFFER_LENGTH=128,CONTEXT_WIDTH=8,CONTROLLED_DROP_REPEAT=0,DROP_FRAMES=0,DROP_INVALID_FIELDS=0,DROP_REPEAT_USER=0,DST_WIDTH=8,FRAME_BUFFER_LENGTH=921600,INTERLACED_SUPPORT=0,IS_FRAME_READER=0,IS_FRAME_WRITER=0,IS_SYNC_MASTER=0,IS_SYNC_SLAVE=0,MAX_HEIGHT=480,MAX_SYMBOLS_PER_PACKET=12,MAX_WIDTH=640,MEM_BASE_ADDR=0,MULTI_FRAME_DELAY=1,NUM_BUFFERS=2,READER_RUNTIME_CONTROL=0,REPEAT_FRAMES=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_PACKETS_MAX_STORAGE=0,WRITER_RUNTIME_CONTROL=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(clock_source:18.1:clockFrequency=125000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(alt_vip_cl_scl:18.1:ALGORITHM_NAME=NEAREST_NEIGHBOUR,ALWAYS_DOWNSCALE=0,ARE_IDENTICAL=0,AUTO_DEVICE=10CL016YU484C8G,AUTO_DEVICE_SPEEDGRADE=8,BITS_PER_SYMBOL=8,DEFAULT_EDGE_THRESH=7,DEFAULT_LOWER_BLUR=0,DEFAULT_UPPER_BLUR=0,ENABLE_FIR=0,EXTRA_PIPELINING=0,FAMILY=Cyclone 10 LP,H_BANKS=1,H_COEFF_FILE=&lt;enter file name (including full path)&gt;,H_FRACTION_BITS=7,H_FUNCTION=LANCZOS_2,H_INTEGER_BITS=1,H_PHASES=16,H_SIGNED=1,H_SYMMETRIC=0,H_TAPS=8,IS_420=0,IS_422=0,LIMITED_READBACK=1,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=1920,MAX_OUT_HEIGHT=480,MAX_OUT_WIDTH=640,NO_BLANKING=0,PIXELS_IN_PARALLEL=1,PRESERVE_BITS=0,RUNTIME_CONTROL=1,SYMBOLS_IN_PAR=3,SYMBOLS_IN_SEQ=1,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=DISCARD,V_BANKS=1,V_COEFF_FILE=&lt;enter file name (including full path)&gt;,V_FRACTION_BITS=7,V_FUNCTION=LANCZOS_2,V_INTEGER_BITS=1,V_PHASES=16,V_SIGNED=1,V_SYMMETRIC=0,V_TAPS=8(alt_vip_video_input_bridge_resp:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=1920,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=1,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_output_bridge:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=1,SRC_WIDTH=8,TASK_WIDTH=8,TYPE_11_SUPPORT=0,VIDEO_PROTOCOL_NO=1)(alt_vip_line_buffer:18.1:CONTEXT_WIDTH=8,CONVERT_TO_1_PIP=0,DST_WIDTH=8,ENABLE_FIFOS=0,ENABLE_PIPELINE_REG=0,ENABLE_RECEIVE_ONLY_CMD=0,FAMILY=Cyclone 10 LP,FIFO_SIZE=4,KERNEL_CENTER_0=0,KERNEL_CENTER_1=3,KERNEL_CENTER_2=3,KERNEL_CENTER_3=3,KERNEL_CENTER_4=3,KERNEL_CENTER_5=3,KERNEL_CENTER_6=3,KERNEL_CENTER_7=3,KERNEL_SIZE_0=1,KERNEL_SIZE_1=8,KERNEL_SIZE_2=8,KERNEL_SIZE_3=8,KERNEL_SIZE_4=8,KERNEL_SIZE_5=8,KERNEL_SIZE_6=8,KERNEL_SIZE_7=8,KERNEL_START_1=0,KERNEL_START_2=0,KERNEL_START_3=0,KERNEL_START_4=0,KERNEL_START_5=0,KERNEL_START_6=0,KERNEL_START_7=0,MAX_LINE_LENGTH=1920,MODE=RATE_MATCHING,OUTPUT_MUX_SEL=OLD,OUTPUT_OPTION=UNPIPELINED,OUTPUT_PORTS=1,PIXELS_IN_PARALLEL=1,PIXEL_WIDTH=24,SOURCE_ADDRESS=0,SRC_WIDTH=8,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,TRACK_LINE_LENGTH=1)(alt_vip_scaler_scheduler:18.1:ALGORITHM=NEAREST_NEIGHBOUR,ARE_IDENTICAL=0,DEFAULT_EDGE_THRESH=7,H_BANKS=1,H_COEFF_WIDTH=1,H_PHASE_BITS=1,H_TAPS=1,LIMITED_READBACK=1,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=1920,MAX_OUT_HEIGHT=480,MAX_OUT_WIDTH=640,NO_BLANKING=0,PIPELINE_READY=0,RUNTIME_CONTROL=1,SEPARATE_V_H_CORE=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=DISCARD,V_BANKS=1,V_COEFF_WIDTH=1,V_PHASE_BITS=1,V_TAPS=1)(alt_vip_scaler_kernel_creator:18.1:ALGORITHM=BILINEAR,CONTEXT_WIDTH=8,DST_WIDTH=8,EXTRA_PIPELINE_REG=0,FIXED_SIZE=0,FRAC_BITS_H=1,FRAC_BITS_W=1,IS_422=0,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=1920,MAX_OUT_HEIGHT=480,MAX_OUT_WIDTH=640,PARTIAL_LINE_SCALING=0,RESP_SRC_ADDR=0,SRC_WIDTH=8,TASK_WIDTH=8)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_cmd:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_scaler_alg_core:18.1:ALGORITHM_NAME=NEAREST_NEIGHBOUR,ARE_IDENTICAL=0,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DOUT_SRC_ADDRESS=0,DST_WIDTH=8,EXTRA_PIPELINE_REG=1,FAMILY=Cyclone 10 LP,H_BANKS=1,H_COEFF_FILE=&lt;enter file name (including full path)&gt;,H_FRACTION_BITS=1,H_FUNCTION=LANCZOS_2,H_INTEGER_BITS=0,H_KERNEL_BITS=8,H_PHASES=1,H_SIGNED=0,H_SYMMETRIC=0,H_TAPS=1,IS_422=0,LEFT_MIRROR=1,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=1920,MAX_OUT_HEIGHT=1080,MAX_OUT_WIDTH=640,NUMBER_OF_COLOR_PLANES=3,PARTIAL_LINE_SCALING=0,RIGHT_MIRROR=1,RUNTIME_CONTROL=1,SHIFTED_MIRROR=0,SRC_WIDTH=8,TASK_WIDTH=8,V_BANKS=1,V_COEFF_FILE=&lt;enter file name (including full path)&gt;,V_FRACTION_BITS=7,V_FUNCTION=LANCZOS_2,V_INTEGER_BITS=0,V_PHASES=16,V_SIGNED=0,V_SYMMETRIC=0,V_TAPS=1)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(altera_nios2_gen2:18.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=10CL016YU484C8G,AUTO_DEVICE_SPEEDGRADE=8,bht_ramBlockType=Automatic,breakAbsoluteAddr=18464,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_gen2_0.debug_mem_slave,cdx_enabled=false,clockFrequency=125000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=15,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;alt_vip_cl_mixer_0.control&apos; start=&apos;0x0&apos; end=&apos;0x200&apos; type=&apos;alt_vip_cl_mixer.control&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0x4000&apos; end=&apos;0x4010&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;uart_0.s1&apos; start=&apos;0x4100&apos; end=&apos;0x4120&apos; type=&apos;altera_avalon_uart.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;main_scaler.control&apos; start=&apos;0x5000&apos; end=&apos;0x5200&apos; type=&apos;alt_vip_cl_scl.control&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone 10 LP,deviceFeaturesSystemInfo=ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=8224,exceptionOffset=32,exceptionSlave=onchip_memory2_0.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=15,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=8192,resetOffset=0,resetSlave=onchip_memory2_0.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=125000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:18.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=18464,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_gen2_0.debug_mem_slave,cdx_enabled=false,clockFrequency=125000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=15,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;alt_vip_cl_mixer_0.control&apos; start=&apos;0x0&apos; end=&apos;0x200&apos; type=&apos;alt_vip_cl_mixer.control&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0x4000&apos; end=&apos;0x4010&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;uart_0.s1&apos; start=&apos;0x4100&apos; end=&apos;0x4120&apos; type=&apos;altera_avalon_uart.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;main_scaler.control&apos; start=&apos;0x5000&apos; end=&apos;0x5200&apos; type=&apos;alt_vip_cl_scl.control&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone 10 LP,deviceFeaturesSystemInfo=ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=8224,exceptionOffset=32,exceptionSlave=onchip_memory2_0.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=15,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=8192,resetOffset=0,resetSlave=onchip_memory2_0.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:18.1:)(clock:18.1:)(reset:18.1:))(altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=mySystem_onchip_memory2_0,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/software/hallo1/mem_init/mySystem_onchip_memory2_0.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=11,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone 10 LP,deviceFeatures=ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/software/hallo1/mem_init/mySystem_onchip_memory2_0.hex,instanceID=NONE,memorySize=8192,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=true,useShallowMemBlocks=false,writable=true)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=125000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=2)(altera_avalon_uart:18.1:baud=9600,baudError=0.01,clockRate=125000000,dataBits=8,fixedBaud=true,parity=NONE,parityFisrtChar=N,simCharStream=,simInteractiveInputEnable=false,simInteractiveOutputEnable=false,simTrueBaud=false,stopBits=1,syncRegDepth=2,useCtsRts=false,useEopRegister=false,useRelativePathForSimFile=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x5000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x4800,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x4000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x4100,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x4800,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(interrupt:18.1:irqNumber=0)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="mySystem"
   kind="mySystem"
   version="1.0"
   name="mySystem">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1584111314" />
  <parameter name="AUTO_DEVICE" value="10CL016YU484C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="new_parameter_0" value="0" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/mySystem.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_alt_vip_cl_cvo_0.v"
       type="VERILOG" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_alt_vip_cl_cvo_0_video_in.v"
       type="VERILOG" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_pip_sop_realign.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_sync_compare.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/alt_vip_cvo_core.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_alt_vip_cl_mixer_0.v"
       type="VERILOG" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mixer_alpha_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_blend.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_switch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_align.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_blend.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_switch.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_message_sink_terminator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_alt_vip_cl_tpg_0.v"
       type="VERILOG" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_tpg_multi_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_alt_vip_cl_tpg_0_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_alt_vip_cl_vfb_0.v"
       type="VERILOG" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_alt_vip_cl_vfb_0_video_in.v"
       type="VERILOG" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/alt_vip_packet_transfer.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_main_scaler.v"
       type="VERILOG" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_line_buffer_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_line_buffer_multicaster.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_line_buffer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_step.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_div.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_non_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_edge_detect_chain/src_hdl/alt_vip_common_edge_detect_chain.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_scaler_edge_detect/src_hdl/alt_vip_common_scaler_edge_detect.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_step_coeff.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_step_line.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_realign.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_nn_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_horizontal_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_vertical_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_bilinear_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_bilinear_coeffs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_main_scaler_scaler_core.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_nios2_gen2_0.v"
       type="VERILOG" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_nios2_gen2_0_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_nios2_gen2_0_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_nios2_gen2_0_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_nios2_gen2_0_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_nios2_gen2_0_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_nios2_gen2_0_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_nios2_gen2_0_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_nios2_gen2_0_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_nios2_gen2_0_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_onchip_memory2_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_pio_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_uart_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_1_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_1_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/W9825G6KH_SDRAMController_100MHz_CL3_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/full_ip/alt_vip_cl_cvo/alt_vip_cl_cvo_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge/alt_vip_video_input_bridge_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_cvo_scheduler/alt_vip_cvo_scheduler_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_sop_realign/alt_vip_pip_sop_realign_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/alt_vip_cvo_core_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/full_ip/alt_vip_cl_mixer/alt_vip_cl_mixer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_mixer_alpha_merge/alt_vip_mixer_alpha_merge_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_alg_core/alt_vip_tpg_alg_core_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_mix_alg_core/alt_vip_mix_alg_core_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_mix_scheduler/alt_vip_mix_scheduler_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_message_sink_terminator/alt_vip_message_sink_terminator_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/full_ip/alt_vip_cl_tpg/alt_vip_cl_tpg_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_tpg_multi_scheduler/alt_vip_tpg_multi_scheduler_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_bars_alg_core/alt_vip_tpg_bars_alg_core_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/full_ip/alt_vip_cl_vfb/alt_vip_cl_vfb_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge/alt_vip_video_input_bridge_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_wr_ctrl/alt_vip_vfb_wr_ctrl_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_transfer/alt_vip_packet_transfer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_rd_ctrl/alt_vip_vfb_rd_ctrl_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_sync_ctrl/alt_vip_vfb_sync_ctrl_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/full_ip/alt_vip_cl_scl/alt_vip_cl_scl_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_buffer/alt_vip_line_buffer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_scaler_scheduler/alt_vip_scaler_scheduler_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_kernel_creator/alt_vip_scaler_kernel_creator_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_alg_core/alt_vip_scaler_alg_core_hw.tcl" />
   <file
       path="D:/intelFPGA_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_alg_core/scl_algo_core_helper.jar" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_uart/altera_avalon_uart_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 0 starting:mySystem "mySystem"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>11</b> modules, <b>37</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>7</b> modules, <b>20</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>15</b> modules, <b>44</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_gen2_0.data_master and nios2_gen2_0_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_gen2_0.instruction_master and nios2_gen2_0_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces alt_vip_cl_mixer_0_control_translator.avalon_anti_slave_0 and alt_vip_cl_mixer_0.control</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces main_scaler_control_translator.avalon_anti_slave_0 and main_scaler.control</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_gen2_0_debug_mem_slave_translator.avalon_anti_slave_0 and nios2_gen2_0.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_memory2_0_s1_translator.avalon_anti_slave_0 and onchip_memory2_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_0_s1_translator.avalon_anti_slave_0 and pio_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces uart_0_s1_translator.avalon_anti_slave_0 and uart_0.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>30</b> modules, <b>122</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>38</b> modules, <b>146</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>53</b> modules, <b>178</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>55</b> modules, <b>232</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>12</b> modules, <b>39</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>6</b> modules, <b>15</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces alt_vip_cl_vfb_0.mem_master_rd and alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces alt_vip_cl_vfb_0.mem_master_wr and alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator.avalon_anti_slave_0 and W9825G6KH_SDRAMController_100MHz_CL3_0.avalon_slave_0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>11</b> modules, <b>39</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>14</b> modules, <b>48</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>15</b> modules, <b>51</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>20</b> modules, <b>61</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>22</b> modules, <b>67</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>24</b> modules, <b>90</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>13</b> modules, <b>42</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>13</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>14</b> modules, <b>45</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>16</b> modules, <b>60</b> connections]]></message>
   <message level="Debug" culprit="mySystem"><![CDATA["<b>mySystem</b>" reuses <b>W9825G6KH_SDRAMController_100MHz_CL3</b> "<b>submodules/W9825G6KH_SDRAMController_100MHz_CL3</b>"]]></message>
   <message level="Debug" culprit="mySystem"><![CDATA["<b>mySystem</b>" reuses <b>alt_vip_cl_cvo</b> "<b>submodules/mySystem_alt_vip_cl_cvo_0</b>"]]></message>
   <message level="Debug" culprit="mySystem"><![CDATA["<b>mySystem</b>" reuses <b>alt_vip_cl_mixer</b> "<b>submodules/mySystem_alt_vip_cl_mixer_0</b>"]]></message>
   <message level="Debug" culprit="mySystem"><![CDATA["<b>mySystem</b>" reuses <b>alt_vip_cl_tpg</b> "<b>submodules/mySystem_alt_vip_cl_tpg_0</b>"]]></message>
   <message level="Debug" culprit="mySystem"><![CDATA["<b>mySystem</b>" reuses <b>alt_vip_cl_vfb</b> "<b>submodules/mySystem_alt_vip_cl_vfb_0</b>"]]></message>
   <message level="Debug" culprit="mySystem"><![CDATA["<b>mySystem</b>" reuses <b>alt_vip_cl_scl</b> "<b>submodules/mySystem_main_scaler</b>"]]></message>
   <message level="Debug" culprit="mySystem"><![CDATA["<b>mySystem</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/mySystem_nios2_gen2_0</b>"]]></message>
   <message level="Debug" culprit="mySystem"><![CDATA["<b>mySystem</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/mySystem_onchip_memory2_0</b>"]]></message>
   <message level="Debug" culprit="mySystem"><![CDATA["<b>mySystem</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/mySystem_pio_0</b>"]]></message>
   <message level="Debug" culprit="mySystem"><![CDATA["<b>mySystem</b>" reuses <b>altera_avalon_uart</b> "<b>submodules/mySystem_uart_0</b>"]]></message>
   <message level="Debug" culprit="mySystem"><![CDATA["<b>mySystem</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/mySystem_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="mySystem"><![CDATA["<b>mySystem</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/mySystem_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="mySystem"><![CDATA["<b>mySystem</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/mySystem_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="mySystem"><![CDATA["<b>mySystem</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 13 starting:W9825G6KH_SDRAMController_100MHz_CL3 "submodules/W9825G6KH_SDRAMController_100MHz_CL3"</message>
   <message level="Info" culprit="W9825G6KH_SDRAMController_100MHz_CL3_0"><![CDATA["<b>mySystem</b>" instantiated <b>W9825G6KH_SDRAMController_100MHz_CL3</b> "<b>W9825G6KH_SDRAMController_100MHz_CL3_0</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 12 starting:alt_vip_cl_cvo "submodules/mySystem_alt_vip_cl_cvo_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>16</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>alt_vip_cl_cvo_0</b>" reuses <b>alt_vip_video_input_bridge</b> "<b>submodules/mySystem_alt_vip_cl_cvo_0_video_in</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>alt_vip_cl_cvo_0</b>" reuses <b>alt_vip_cvo_scheduler</b> "<b>submodules/alt_vip_cvo_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>alt_vip_cl_cvo_0</b>" reuses <b>alt_vip_pip_sop_realign</b> "<b>submodules/alt_vip_pip_sop_realign</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>alt_vip_cl_cvo_0</b>" reuses <b>alt_vip_cvo_core</b> "<b>submodules/alt_vip_cvo_core</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>mySystem</b>" instantiated <b>alt_vip_cl_cvo</b> "<b>alt_vip_cl_cvo_0</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 101 starting:alt_vip_video_input_bridge "submodules/mySystem_alt_vip_cl_cvo_0_video_in"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Info" culprit="video_in"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_video_input_bridge</b> "<b>video_in</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 99 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="vib_resp0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>vib_resp0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 98 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="vib_cmd0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>vib_cmd0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 102 starting:alt_vip_cvo_scheduler "submodules/alt_vip_cvo_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_cvo_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 101 starting:alt_vip_pip_sop_realign "submodules/alt_vip_pip_sop_realign"</message>
   <message level="Info" culprit="sop_align"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_pip_sop_realign</b> "<b>sop_align</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 100 starting:alt_vip_cvo_core "submodules/alt_vip_cvo_core"</message>
   <message level="Info" culprit="cvo_core"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_cvo_core</b> "<b>cvo_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 15 starting:alt_vip_cl_mixer "submodules/mySystem_alt_vip_cl_mixer_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>28</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_mixer_alpha_merge</b> "<b>submodules/alt_vip_mixer_alpha_merge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_tpg_alg_core</b> "<b>submodules/alt_vip_tpg_alg_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_mix_alg_core</b> "<b>submodules/alt_vip_mix_alg_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_mix_scheduler</b> "<b>submodules/alt_vip_mix_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_message_sink_terminator</b> "<b>submodules/alt_vip_message_sink_terminator</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>mySystem</b>" instantiated <b>alt_vip_cl_mixer</b> "<b>alt_vip_cl_mixer_0</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 99 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="vib_resp0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>vib_resp0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 98 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="vib_cmd0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>vib_cmd0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 97 starting:alt_vip_mixer_alpha_merge "submodules/alt_vip_mixer_alpha_merge"</message>
   <message level="Info" culprit="alpha_merge0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_mixer_alpha_merge</b> "<b>alpha_merge0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 96 starting:alt_vip_tpg_alg_core "submodules/alt_vip_tpg_alg_core"</message>
   <message level="Info" culprit="tpg"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_tpg_alg_core</b> "<b>tpg</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 95 starting:alt_vip_mix_alg_core "submodules/alt_vip_mix_alg_core"</message>
   <message level="Info" culprit="mixer_core"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_mix_alg_core</b> "<b>mixer_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 94 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="vob"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>vob</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 93 starting:alt_vip_mix_scheduler "submodules/alt_vip_mix_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_mix_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 92 starting:alt_vip_message_sink_terminator "submodules/alt_vip_message_sink_terminator"</message>
   <message level="Info" culprit="cmd_mux_term"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_message_sink_terminator</b> "<b>cmd_mux_term</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 22 starting:alt_vip_cl_tpg "submodules/mySystem_alt_vip_cl_tpg_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_tpg_0"><![CDATA["<b>alt_vip_cl_tpg_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_tpg_0"><![CDATA["<b>alt_vip_cl_tpg_0</b>" reuses <b>alt_vip_tpg_multi_scheduler</b> "<b>submodules/mySystem_alt_vip_cl_tpg_0_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_tpg_0"><![CDATA["<b>alt_vip_cl_tpg_0</b>" reuses <b>alt_vip_tpg_bars_alg_core</b> "<b>submodules/alt_vip_tpg_bars_alg_core</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_tpg_0"><![CDATA["<b>mySystem</b>" instantiated <b>alt_vip_cl_tpg</b> "<b>alt_vip_cl_tpg_0</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 94 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="vob"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>vob</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 90 starting:alt_vip_tpg_multi_scheduler "submodules/mySystem_alt_vip_cl_tpg_0_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_tpg_0</b>" instantiated <b>alt_vip_tpg_multi_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 89 starting:alt_vip_tpg_bars_alg_core "submodules/alt_vip_tpg_bars_alg_core"</message>
   <message level="Info" culprit="core_0"><![CDATA["<b>alt_vip_cl_tpg_0</b>" instantiated <b>alt_vip_tpg_bars_alg_core</b> "<b>core_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 24 starting:alt_vip_cl_vfb "submodules/mySystem_alt_vip_cl_vfb_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>11</b> modules, <b>33</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_video_input_bridge</b> "<b>submodules/mySystem_alt_vip_cl_vfb_0_video_in</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_vfb_wr_ctrl</b> "<b>submodules/alt_vip_vfb_wr_ctrl</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_packet_transfer</b> "<b>submodules/alt_vip_packet_transfer</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_vfb_rd_ctrl</b> "<b>submodules/alt_vip_vfb_rd_ctrl</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_packet_transfer</b> "<b>submodules/alt_vip_packet_transfer</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_vfb_sync_ctrl</b> "<b>submodules/alt_vip_vfb_sync_ctrl</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>mySystem</b>" instantiated <b>alt_vip_cl_vfb</b> "<b>alt_vip_cl_vfb_0</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 88 starting:alt_vip_video_input_bridge "submodules/mySystem_alt_vip_cl_vfb_0_video_in"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Info" culprit="video_in"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_video_input_bridge</b> "<b>video_in</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 99 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="vib_resp0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>vib_resp0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 98 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="vib_cmd0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>vib_cmd0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 89 starting:alt_vip_vfb_wr_ctrl "submodules/alt_vip_vfb_wr_ctrl"</message>
   <message level="Info" culprit="wr_ctrl"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_vfb_wr_ctrl</b> "<b>wr_ctrl</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 88 starting:alt_vip_packet_transfer "submodules/alt_vip_packet_transfer"</message>
   <message level="Info" culprit="pkt_trans_wr"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_packet_transfer</b> "<b>pkt_trans_wr</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 87 starting:alt_vip_vfb_rd_ctrl "submodules/alt_vip_vfb_rd_ctrl"</message>
   <message level="Info" culprit="rd_ctrl"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_vfb_rd_ctrl</b> "<b>rd_ctrl</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 94 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="vob"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>vob</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 84 starting:alt_vip_vfb_sync_ctrl "submodules/alt_vip_vfb_sync_ctrl"</message>
   <message level="Info" culprit="sync_ctrl"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_vfb_sync_ctrl</b> "<b>sync_ctrl</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 30 starting:alt_vip_cl_scl "submodules/mySystem_main_scaler"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>9</b> modules, <b>27</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="main_scaler"><![CDATA["<b>main_scaler</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="main_scaler"><![CDATA["<b>main_scaler</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="main_scaler"><![CDATA["<b>main_scaler</b>" reuses <b>alt_vip_line_buffer</b> "<b>submodules/alt_vip_line_buffer</b>"]]></message>
   <message level="Debug" culprit="main_scaler"><![CDATA["<b>main_scaler</b>" reuses <b>alt_vip_scaler_scheduler</b> "<b>submodules/alt_vip_scaler_scheduler</b>"]]></message>
   <message level="Debug" culprit="main_scaler"><![CDATA["<b>main_scaler</b>" reuses <b>alt_vip_scaler_kernel_creator</b> "<b>submodules/alt_vip_scaler_kernel_creator</b>"]]></message>
   <message level="Debug" culprit="main_scaler"><![CDATA["<b>main_scaler</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="main_scaler"><![CDATA["<b>main_scaler</b>" reuses <b>alt_vip_scaler_alg_core</b> "<b>submodules/mySystem_main_scaler_scaler_core</b>"]]></message>
   <message level="Info" culprit="main_scaler"><![CDATA["<b>mySystem</b>" instantiated <b>alt_vip_cl_scl</b> "<b>main_scaler</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 99 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="vib_resp0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>vib_resp0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 94 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="vob"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>vob</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 81 starting:alt_vip_line_buffer "submodules/alt_vip_line_buffer"</message>
   <message level="Info" culprit="line_buffer"><![CDATA["<b>main_scaler</b>" instantiated <b>alt_vip_line_buffer</b> "<b>line_buffer</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 80 starting:alt_vip_scaler_scheduler "submodules/alt_vip_scaler_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>main_scaler</b>" instantiated <b>alt_vip_scaler_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 79 starting:alt_vip_scaler_kernel_creator "submodules/alt_vip_scaler_kernel_creator"</message>
   <message level="Info" culprit="kernel_creator"><![CDATA["<b>main_scaler</b>" instantiated <b>alt_vip_scaler_kernel_creator</b> "<b>kernel_creator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 98 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="vib_cmd0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>vib_cmd0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 77 starting:alt_vip_scaler_alg_core "submodules/mySystem_main_scaler_scaler_core"</message>
   <message level="Info" culprit="scaler_core"><![CDATA["<b>main_scaler</b>" instantiated <b>alt_vip_scaler_alg_core</b> "<b>scaler_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 36 starting:altera_nios2_gen2 "submodules/mySystem_nios2_gen2_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="nios2_gen2_0"><![CDATA["<b>nios2_gen2_0</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/mySystem_nios2_gen2_0_cpu</b>"]]></message>
   <message level="Info" culprit="nios2_gen2_0"><![CDATA["<b>mySystem</b>" instantiated <b>altera_nios2_gen2</b> "<b>nios2_gen2_0</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 76 starting:altera_nios2_gen2_unit "submodules/mySystem_nios2_gen2_0_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'mySystem_nios2_gen2_0_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec D:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=mySystem_nios2_gen2_0_cpu --dir=C:/Users/TWENTY~1/AppData/Local/Temp/alt8334_1246783718482348886.dir/0029_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/TWENTY~1/AppData/Local/Temp/alt8334_1246783718482348886.dir/0029_cpu_gen//mySystem_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:07 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:07 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:08 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:08 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:08 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:08 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:08 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:08 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:09 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:09 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:09 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'mySystem_nios2_gen2_0_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios2_gen2_0</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 36 starting:altera_avalon_onchip_memory2 "submodules/mySystem_onchip_memory2_0"</message>
   <message level="Info" culprit="onchip_memory2_0">Starting RTL generation for module 'mySystem_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0">  Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mySystem_onchip_memory2_0 --dir=C:/Users/TWENTY~1/AppData/Local/Temp/alt8334_1246783718482348886.dir/0003_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/TWENTY~1/AppData/Local/Temp/alt8334_1246783718482348886.dir/0003_onchip_memory2_0_gen//mySystem_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory2_0">Done RTL generation for module 'mySystem_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0"><![CDATA["<b>mySystem</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2_0</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 35 starting:altera_avalon_pio "submodules/mySystem_pio_0"</message>
   <message level="Info" culprit="pio_0">Starting RTL generation for module 'mySystem_pio_0'</message>
   <message level="Info" culprit="pio_0">  Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mySystem_pio_0 --dir=C:/Users/TWENTY~1/AppData/Local/Temp/alt8334_1246783718482348886.dir/0004_pio_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/TWENTY~1/AppData/Local/Temp/alt8334_1246783718482348886.dir/0004_pio_0_gen//mySystem_pio_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_0">Done RTL generation for module 'mySystem_pio_0'</message>
   <message level="Info" culprit="pio_0"><![CDATA["<b>mySystem</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_0</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 34 starting:altera_avalon_uart "submodules/mySystem_uart_0"</message>
   <message level="Info" culprit="uart_0">Starting RTL generation for module 'mySystem_uart_0'</message>
   <message level="Info" culprit="uart_0">  Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=mySystem_uart_0 --dir=C:/Users/TWENTY~1/AppData/Local/Temp/alt8334_1246783718482348886.dir/0005_uart_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/TWENTY~1/AppData/Local/Temp/alt8334_1246783718482348886.dir/0005_uart_0_gen//mySystem_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="uart_0">Done RTL generation for module 'mySystem_uart_0'</message>
   <message level="Info" culprit="uart_0"><![CDATA["<b>mySystem</b>" instantiated <b>altera_avalon_uart</b> "<b>uart_0</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 33 starting:altera_mm_interconnect "submodules/mySystem_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>48</b> modules, <b>159</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>48</b> modules, <b>159</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>48</b> modules, <b>159</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>48</b> modules, <b>159</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>48</b> modules, <b>159</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>48</b> modules, <b>159</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>48</b> modules, <b>159</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>48</b> modules, <b>159</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>48</b> modules, <b>159</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.032s/0.042s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.015s/0.018s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.019s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.019s/0.027s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.014s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.014s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.017s/0.019s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>54</b> modules, <b>177</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mySystem_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mySystem_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mySystem_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mySystem_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mySystem_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mySystem_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mySystem_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mySystem_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/mySystem_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/mySystem_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/mySystem_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/mySystem_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/mySystem_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/mySystem_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>mySystem</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 75 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_gen2_0_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 73 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="alt_vip_cl_mixer_0_control_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>alt_vip_cl_mixer_0_control_translator</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 67 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_gen2_0_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 65 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="alt_vip_cl_mixer_0_control_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>alt_vip_cl_mixer_0_control_agent</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 64 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="alt_vip_cl_mixer_0_control_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>alt_vip_cl_mixer_0_control_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 53 starting:altera_merlin_router "submodules/mySystem_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 52 starting:altera_merlin_router "submodules/mySystem_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 51 starting:altera_merlin_router "submodules/mySystem_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 49 starting:altera_merlin_router "submodules/mySystem_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 45 starting:altera_merlin_demultiplexer "submodules/mySystem_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 44 starting:altera_merlin_demultiplexer "submodules/mySystem_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 43 starting:altera_merlin_multiplexer "submodules/mySystem_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 41 starting:altera_merlin_multiplexer "submodules/mySystem_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 37 starting:altera_merlin_demultiplexer "submodules/mySystem_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 31 starting:altera_merlin_multiplexer "submodules/mySystem_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 30 starting:altera_merlin_multiplexer "submodules/mySystem_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 29 starting:altera_avalon_st_adapter "submodules/mySystem_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/mySystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 1 starting:error_adapter "submodules/mySystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 84 starting:altera_mm_interconnect "submodules/mySystem_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>21</b> modules, <b>61</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>61</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>61</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>61</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.012s/0.014s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>22</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mySystem_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mySystem_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mySystem_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mySystem_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mySystem_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mySystem_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mySystem_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mySystem_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mySystem_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/mySystem_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>mySystem</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 75 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_gen2_0_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 73 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="alt_vip_cl_mixer_0_control_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>alt_vip_cl_mixer_0_control_translator</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 67 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_gen2_0_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 65 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="alt_vip_cl_mixer_0_control_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>alt_vip_cl_mixer_0_control_agent</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 64 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="alt_vip_cl_mixer_0_control_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>alt_vip_cl_mixer_0_control_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 17 starting:altera_merlin_router "submodules/mySystem_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 15 starting:altera_merlin_router "submodules/mySystem_mm_interconnect_1_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 14 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message
       level="Info"
       culprit="W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 13 starting:altera_merlin_demultiplexer "submodules/mySystem_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 11 starting:altera_merlin_multiplexer "submodules/mySystem_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 10 starting:altera_merlin_demultiplexer "submodules/mySystem_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 9 starting:altera_merlin_multiplexer "submodules/mySystem_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 7 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 5 starting:altera_avalon_st_adapter "submodules/mySystem_mm_interconnect_1_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/mySystem_mm_interconnect_1_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 0 starting:error_adapter "submodules/mySystem_mm_interconnect_1_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 103 starting:altera_irq_mapper "submodules/mySystem_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>mySystem</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 102 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>mySystem</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="W9825G6KH_SDRAMController_100MHz_CL3:1.0:"
   instancePathKey="mySystem:.:W9825G6KH_SDRAMController_100MHz_CL3_0"
   kind="W9825G6KH_SDRAMController_100MHz_CL3"
   version="1.0"
   name="W9825G6KH_SDRAMController_100MHz_CL3">
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/W9825G6KH_SDRAMController_100MHz_CL3.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/W9825G6KH_SDRAMController_100MHz_CL3_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem" as="W9825G6KH_SDRAMController_100MHz_CL3_0" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 13 starting:W9825G6KH_SDRAMController_100MHz_CL3 "submodules/W9825G6KH_SDRAMController_100MHz_CL3"</message>
   <message level="Info" culprit="W9825G6KH_SDRAMController_100MHz_CL3_0"><![CDATA["<b>mySystem</b>" instantiated <b>W9825G6KH_SDRAMController_100MHz_CL3</b> "<b>W9825G6KH_SDRAMController_100MHz_CL3_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_cvo:18.1:ACCEPT_COLOURS_IN_SEQ=0,ACCEPT_SYNC=0,ANC_LINE=0,AP_LINE=0,AUTO_DEVICE=10CL016YU484C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=8,BPS=8,CLOCKS_ARE_SAME=0,COLOUR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,COUNT_STEP_IS_PIP_VALUE=0,DST_WIDTH=8,FIELD0_ANC_LINE=0,FIELD0_V_BACK_PORCH=0,FIELD0_V_BLANK=0,FIELD0_V_FRONT_PORCH=0,FIELD0_V_RISING_EDGE=0,FIELD0_V_SYNC_LENGTH=0,FIFO_DEPTH=640,F_FALLING_EDGE=0,F_RISING_EDGE=0,GENERATE_SYNC=0,H_ACTIVE_PIXELS=640,H_BACK_PORCH=48,H_BLANK=0,H_FRONT_PORCH=16,H_SYNC_LENGTH=96,INTERLACED=0,LOW_LATENCY=0,NO_OF_CHANNELS=1,NO_OF_MODES=1,NUMBER_OF_COLOUR_PLANES=3,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,STD_WIDTH=1,TASK_WIDTH=8,THRESHOLD=639,USE_CONTROL=0,USE_EMBEDDED_SYNCS=0,V_ACTIVE_LINES=480,V_BACK_PORCH=31,V_BLANK=0,V_FRONT_PORCH=11,V_SYNC_LENGTH=2(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge:18.1:AUTO_DEVICE=10CL016YU484C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=8,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=640,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LEGACY,VIDEO_PROTOCOL_NO=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=640,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LEGACY,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(avalon_streaming:18.1:))(alt_vip_cvo_scheduler:18.1:CONTEXT_WIDTH=8,DST_WIDTH=8,SRC_WIDTH=8,TASK_WIDTH=8,USE_CONTROL=0)(alt_vip_pip_sop_realign:18.1:CONTEXT_WIDTH=8,DST_WIDTH=8,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,PIXEL_WIDTH=24,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_cvo_core:18.1:ACCEPT_COLOURS_IN_SEQ=0,ACCEPT_SYNC=0,ANC_LINE=0,AP_LINE=0,BPS=8,CLOCKS_ARE_SAME=0,COLOUR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,COUNT_STEP_IS_PIP_VALUE=0,DST_WIDTH=8,FAMILY=Cyclone 10 LP,FIELD0_ANC_LINE=0,FIELD0_V_BACK_PORCH=0,FIELD0_V_BLANK=0,FIELD0_V_FRONT_PORCH=0,FIELD0_V_RISING_EDGE=0,FIELD0_V_SYNC_LENGTH=0,FIFO_DEPTH=640,F_FALLING_EDGE=0,F_RISING_EDGE=0,GENERATE_SYNC=0,H_ACTIVE_PIXELS=640,H_BACK_PORCH=48,H_BLANK=0,H_FRONT_PORCH=16,H_SYNC_LENGTH=96,INTERLACED=0,LOW_LATENCY=0,NO_OF_CHANNELS=1,NO_OF_MODES=1,NUMBER_OF_COLOUR_PLANES=3,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,STD_WIDTH=1,TASK_WIDTH=8,THRESHOLD=639,UHD_MODE=1,USE_CONTROL=0,USE_EMBEDDED_SYNCS=0,V_ACTIVE_LINES=480,V_BACK_PORCH=31,V_BLANK=0,V_FRONT_PORCH=11,V_SYNC_LENGTH=2)(clock:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)"
   instancePathKey="mySystem:.:alt_vip_cl_cvo_0"
   kind="alt_vip_cl_cvo"
   version="18.1"
   name="mySystem_alt_vip_cl_cvo_0">
  <parameter name="COUNT_STEP_IS_PIP_VALUE" value="0" />
  <parameter name="FIFO_DEPTH" value="640" />
  <parameter name="BPS" value="8" />
  <parameter name="FIELD0_V_SYNC_LENGTH" value="0" />
  <parameter name="F_FALLING_EDGE" value="0" />
  <parameter name="NO_OF_MODES" value="1" />
  <parameter name="FIELD0_V_BLANK" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="GENERATE_SYNC" value="0" />
  <parameter name="AP_LINE" value="0" />
  <parameter name="V_FRONT_PORCH" value="11" />
  <parameter name="ANC_LINE" value="0" />
  <parameter name="CLOCKS_ARE_SAME" value="0" />
  <parameter name="V_SYNC_LENGTH" value="2" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="F_RISING_EDGE" value="0" />
  <parameter name="FIELD0_ANC_LINE" value="0" />
  <parameter name="H_ACTIVE_PIXELS" value="640" />
  <parameter name="H_SYNC_LENGTH" value="96" />
  <parameter name="H_BLANK" value="0" />
  <parameter name="FIELD0_V_FRONT_PORCH" value="0" />
  <parameter name="USE_CONTROL" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="INTERLACED" value="0" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="H_FRONT_PORCH" value="16" />
  <parameter name="STD_WIDTH" value="1" />
  <parameter name="COLOUR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <parameter name="V_BACK_PORCH" value="31" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="THRESHOLD" value="639" />
  <parameter name="V_BLANK" value="0" />
  <parameter name="AUTO_DEVICE" value="10CL016YU484C8G" />
  <parameter name="LOW_LATENCY" value="0" />
  <parameter name="H_BACK_PORCH" value="48" />
  <parameter name="FIELD0_V_BACK_PORCH" value="0" />
  <parameter name="ACCEPT_COLOURS_IN_SEQ" value="0" />
  <parameter name="USE_EMBEDDED_SYNCS" value="0" />
  <parameter name="V_ACTIVE_LINES" value="480" />
  <parameter name="NO_OF_CHANNELS" value="1" />
  <parameter name="NUMBER_OF_COLOUR_PLANES" value="3" />
  <parameter name="ACCEPT_SYNC" value="0" />
  <parameter name="FIELD0_V_RISING_EDGE" value="0" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_alt_vip_cl_cvo_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_alt_vip_cl_cvo_0_video_in.v"
       type="VERILOG" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_pip_sop_realign.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_sync_compare.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/alt_vip_cvo_core.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_core.ocp"
       type="OTHER"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/full_ip/alt_vip_cl_cvo/alt_vip_cl_cvo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge/alt_vip_video_input_bridge_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_cvo_scheduler/alt_vip_cvo_scheduler_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_sop_realign/alt_vip_pip_sop_realign_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/alt_vip_cvo_core_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="mySystem" as="alt_vip_cl_cvo_0" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 12 starting:alt_vip_cl_cvo "submodules/mySystem_alt_vip_cl_cvo_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>16</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>alt_vip_cl_cvo_0</b>" reuses <b>alt_vip_video_input_bridge</b> "<b>submodules/mySystem_alt_vip_cl_cvo_0_video_in</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>alt_vip_cl_cvo_0</b>" reuses <b>alt_vip_cvo_scheduler</b> "<b>submodules/alt_vip_cvo_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>alt_vip_cl_cvo_0</b>" reuses <b>alt_vip_pip_sop_realign</b> "<b>submodules/alt_vip_pip_sop_realign</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>alt_vip_cl_cvo_0</b>" reuses <b>alt_vip_cvo_core</b> "<b>submodules/alt_vip_cvo_core</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_cvo_0"><![CDATA["<b>mySystem</b>" instantiated <b>alt_vip_cl_cvo</b> "<b>alt_vip_cl_cvo_0</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 101 starting:alt_vip_video_input_bridge "submodules/mySystem_alt_vip_cl_cvo_0_video_in"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Info" culprit="video_in"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_video_input_bridge</b> "<b>video_in</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 99 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="vib_resp0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>vib_resp0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 98 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="vib_cmd0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>vib_cmd0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 102 starting:alt_vip_cvo_scheduler "submodules/alt_vip_cvo_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_cvo_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 101 starting:alt_vip_pip_sop_realign "submodules/alt_vip_pip_sop_realign"</message>
   <message level="Info" culprit="sop_align"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_pip_sop_realign</b> "<b>sop_align</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 100 starting:alt_vip_cvo_core "submodules/alt_vip_cvo_core"</message>
   <message level="Info" culprit="cvo_core"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_cvo_core</b> "<b>cvo_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_mixer:18.1:ALPHA_ENABLE=0,ALPHA_STREAM_ENABLE0=0,ALPHA_STREAM_ENABLE1=0,ALPHA_STREAM_ENABLE10=0,ALPHA_STREAM_ENABLE11=0,ALPHA_STREAM_ENABLE12=0,ALPHA_STREAM_ENABLE13=0,ALPHA_STREAM_ENABLE14=0,ALPHA_STREAM_ENABLE15=0,ALPHA_STREAM_ENABLE16=0,ALPHA_STREAM_ENABLE17=0,ALPHA_STREAM_ENABLE18=0,ALPHA_STREAM_ENABLE19=0,ALPHA_STREAM_ENABLE2=0,ALPHA_STREAM_ENABLE3=0,ALPHA_STREAM_ENABLE4=0,ALPHA_STREAM_ENABLE5=0,ALPHA_STREAM_ENABLE6=0,ALPHA_STREAM_ENABLE7=0,ALPHA_STREAM_ENABLE8=0,ALPHA_STREAM_ENABLE9=0,AUTO_DEVICE=10CL016YU484C8G,AUTO_DEVICE_SPEEDGRADE=8,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,COLOR_SPACE=RGB,DATA_PIPELINE_STAGES=0,FAMILY=Cyclone 10 LP,IS_422=1,LAYER_POSITION_ENABLE=0,LIMITED_READBACK=0,LOW_LATENCY_MODE=0,MAX_HEIGHT=480,MAX_WIDTH=640,NO_OF_INPUTS=1,NUMBER_OF_COLOR_PLANES=2,PATTERN=colorbars,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,UNIFORM_VALUE_BCR=0,UNIFORM_VALUE_GCB=0,UNIFORM_VALUE_RY=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=DISCARD(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=640,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=1,MAX_HEIGHT=480,MAX_WIDTH=640,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_mixer_alpha_merge:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES_IN=3,NUMBER_OF_COLOR_PLANES_OUT=4,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_tpg_alg_core:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,COLOR_SPACE=RGB,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,INTERLACING=prog,MAX_HEIGHT=480,MAX_WIDTH=640,OUTPUT_FORMAT=4.4.4,PATTERN=colorbars,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8,UNIFORM_VALUE_BCR=0,UNIFORM_VALUE_GCB=0,UNIFORM_VALUE_RY=0,USE_BACKGROUND_AS_BORDER=0)(alt_vip_mix_alg_core:18.1:ALPHA_ENABLE=0,ALPHA_STREAM_ENABLE0=0,ALPHA_STREAM_ENABLE1=0,ALPHA_STREAM_ENABLE10=0,ALPHA_STREAM_ENABLE11=0,ALPHA_STREAM_ENABLE12=0,ALPHA_STREAM_ENABLE13=0,ALPHA_STREAM_ENABLE14=0,ALPHA_STREAM_ENABLE15=0,ALPHA_STREAM_ENABLE16=0,ALPHA_STREAM_ENABLE17=0,ALPHA_STREAM_ENABLE18=0,ALPHA_STREAM_ENABLE19=0,ALPHA_STREAM_ENABLE2=0,ALPHA_STREAM_ENABLE3=0,ALPHA_STREAM_ENABLE4=0,ALPHA_STREAM_ENABLE5=0,ALPHA_STREAM_ENABLE6=0,ALPHA_STREAM_ENABLE7=0,ALPHA_STREAM_ENABLE8=0,ALPHA_STREAM_ENABLE9=0,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_PIPELINE_STAGES=0,DATA_SRC_ADDRESS=2,DST_WIDTH=8,LAYER_POSITION_ENABLE=0,MAX_HEIGHT=480,MAX_WIDTH=640,NO_OF_INPUTS=1,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_video_output_bridge:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=0,SRC_WIDTH=8,TASK_WIDTH=8,TYPE_11_SUPPORT=0,VIDEO_PROTOCOL_NO=1)(alt_vip_mix_scheduler:18.1:ALPHA_ENABLE=0,CONTEXT_WIDTH=8,DST_WIDTH=8,FRAME_HEIGHT=480,FRAME_WIDTH=640,LAYER_POSITION_ENABLE=0,LIMITED_READBACK=0,LOW_LATENCY_MODE=0,NO_OF_INPUTS=1,PIPELINE_READY=0,RUNTIME_CONTROL=1,SRC_WIDTH=8,TASK_WIDTH=8,UNIFORM_VALUE_BCR=0,UNIFORM_VALUE_GCB=0,UNIFORM_VALUE_RY=0,USER_PACKETS_SUPPORTED=0)(alt_vip_message_sink_terminator:18.1:CONTEXT_WIDTH=8,DATA_WIDTH=32,DST_WIDTH=8,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)"
   instancePathKey="mySystem:.:alt_vip_cl_mixer_0"
   kind="alt_vip_cl_mixer"
   version="18.1"
   name="mySystem_alt_vip_cl_mixer_0">
  <parameter name="ALPHA_STREAM_ENABLE13" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE12" value="0" />
  <parameter name="USER_PACKET_SUPPORT" value="DISCARD" />
  <parameter name="ALPHA_STREAM_ENABLE11" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE10" value="0" />
  <parameter name="UNIFORM_VALUE_RY" value="0" />
  <parameter name="NO_OF_INPUTS" value="1" />
  <parameter name="ALPHA_STREAM_ENABLE17" value="0" />
  <parameter name="MAX_WIDTH" value="640" />
  <parameter name="ALPHA_STREAM_ENABLE16" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE15" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE14" value="0" />
  <parameter name="LAYER_POSITION_ENABLE" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE19" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE18" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="COLOR_SPACE" value="RGB" />
  <parameter name="FAMILY" value="Cyclone 10 LP" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="IS_422" value="1" />
  <parameter name="ALPHA_ENABLE" value="0" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="PATTERN" value="colorbars" />
  <parameter name="USER_PACKET_FIFO_DEPTH" value="0" />
  <parameter name="MAX_HEIGHT" value="480" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="2" />
  <parameter name="LIMITED_READBACK" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE7" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE8" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE5" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE6" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE3" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE4" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE1" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE2" value="0" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="DATA_PIPELINE_STAGES" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE9" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <parameter name="UNIFORM_VALUE_BCR" value="0" />
  <parameter name="AUTO_DEVICE" value="10CL016YU484C8G" />
  <parameter name="LOW_LATENCY_MODE" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE0" value="0" />
  <parameter name="UNIFORM_VALUE_GCB" value="0" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_alt_vip_cl_mixer_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mixer_alpha_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_blend.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_switch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_align.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_blend.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_switch.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_message_sink_terminator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/full_ip/alt_vip_cl_mixer/alt_vip_cl_mixer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_mixer_alpha_merge/alt_vip_mixer_alpha_merge_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_alg_core/alt_vip_tpg_alg_core_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_mix_alg_core/alt_vip_mix_alg_core_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_mix_scheduler/alt_vip_mix_scheduler_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_message_sink_terminator/alt_vip_message_sink_terminator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="mySystem" as="alt_vip_cl_mixer_0" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 15 starting:alt_vip_cl_mixer "submodules/mySystem_alt_vip_cl_mixer_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>28</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_mixer_alpha_merge</b> "<b>submodules/alt_vip_mixer_alpha_merge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_tpg_alg_core</b> "<b>submodules/alt_vip_tpg_alg_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_mix_alg_core</b> "<b>submodules/alt_vip_mix_alg_core</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_mix_scheduler</b> "<b>submodules/alt_vip_mix_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" reuses <b>alt_vip_message_sink_terminator</b> "<b>submodules/alt_vip_message_sink_terminator</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_mixer_0"><![CDATA["<b>mySystem</b>" instantiated <b>alt_vip_cl_mixer</b> "<b>alt_vip_cl_mixer_0</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 99 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="vib_resp0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>vib_resp0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 98 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="vib_cmd0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>vib_cmd0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 97 starting:alt_vip_mixer_alpha_merge "submodules/alt_vip_mixer_alpha_merge"</message>
   <message level="Info" culprit="alpha_merge0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_mixer_alpha_merge</b> "<b>alpha_merge0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 96 starting:alt_vip_tpg_alg_core "submodules/alt_vip_tpg_alg_core"</message>
   <message level="Info" culprit="tpg"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_tpg_alg_core</b> "<b>tpg</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 95 starting:alt_vip_mix_alg_core "submodules/alt_vip_mix_alg_core"</message>
   <message level="Info" culprit="mixer_core"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_mix_alg_core</b> "<b>mixer_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 94 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="vob"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>vob</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 93 starting:alt_vip_mix_scheduler "submodules/alt_vip_mix_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_mix_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 92 starting:alt_vip_message_sink_terminator "submodules/alt_vip_message_sink_terminator"</message>
   <message level="Info" culprit="cmd_mux_term"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_message_sink_terminator</b> "<b>cmd_mux_term</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_tpg:18.1:AUTO_DEVICE=10CL016YU484C8G,AUTO_DEVICE_SPEEDGRADE=8,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,COLOR_SPACE_0=RGB_444,COLOR_SPACE_1=RGB_444,COLOR_SPACE_2=RGB_444,COLOR_SPACE_3=RGB_444,COLOR_SPACE_4=RGB_444,COLOR_SPACE_5=RGB_444,COLOR_SPACE_6=RGB_444,COLOR_SPACE_7=RGB_444,DEFAULT_BOARDER=1,FAMILY=Cyclone 10 LP,INTERLACING=PROGRESSIVE,LIMITED_READBACK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,NUMBER_OF_COLOR_PLANES=2,NUM_CORES=1,OUTPUT_FORMAT=4.4.4,PATTERN_0=colorbars,PATTERN_1=colorbars,PATTERN_2=colorbars,PATTERN_3=colorbars,PATTERN_4=colorbars,PATTERN_5=colorbars,PATTERN_6=colorbars,PATTERN_7=colorbars,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,RUNTIME_CONTROL=0,UNIFORM_VALUE_BCR=16,UNIFORM_VALUE_GCB=16,UNIFORM_VALUE_RY=16(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_output_bridge:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=1,SRC_WIDTH=8,TASK_WIDTH=8,TYPE_11_SUPPORT=0,VIDEO_PROTOCOL_NO=1)(alt_vip_tpg_multi_scheduler:18.1:BITS_PER_SYMBOL=8,CORE_SUBSAMP_0=0,CORE_SUBSAMP_1=0,CORE_SUBSAMP_10=0,CORE_SUBSAMP_11=0,CORE_SUBSAMP_12=0,CORE_SUBSAMP_13=0,CORE_SUBSAMP_14=0,CORE_SUBSAMP_15=0,CORE_SUBSAMP_2=0,CORE_SUBSAMP_3=0,CORE_SUBSAMP_4=0,CORE_SUBSAMP_5=0,CORE_SUBSAMP_6=0,CORE_SUBSAMP_7=0,CORE_SUBSAMP_8=0,CORE_SUBSAMP_9=0,CORE_TYPE_0=0,CORE_TYPE_1=0,CORE_TYPE_10=0,CORE_TYPE_11=0,CORE_TYPE_12=0,CORE_TYPE_13=0,CORE_TYPE_14=0,CORE_TYPE_15=0,CORE_TYPE_2=0,CORE_TYPE_3=0,CORE_TYPE_4=0,CORE_TYPE_5=0,CORE_TYPE_6=0,CORE_TYPE_7=0,CORE_TYPE_8=0,CORE_TYPE_9=0,DEFAULT_BOARDER=1,DEFAULT_B_CR=16,DEFAULT_G_CB=16,DEFAULT_INTERLACE=PROGRESSIVE,DEFAULT_R_Y=16,LIMITED_READBACK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,NUM_CORES=1,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,RUNTIME_CONTROL=0)(alt_vip_tpg_bars_alg_core:18.1:BITS_PER_SYMBOL=8,BW_ONLY=0,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,GREYSCALE=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,NUMBER_OF_COLOR_PLANES=3,PATTERN=COLOUR_BARS,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SOURCE_ID=0,SRC_WIDTH=8,TASK_WIDTH=8,TPG_CS=RGB_444)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)"
   instancePathKey="mySystem:.:alt_vip_cl_tpg_0"
   kind="alt_vip_cl_tpg"
   version="18.1"
   name="mySystem_alt_vip_cl_tpg_0">
  <parameter name="PATTERN_3" value="colorbars" />
  <parameter name="PATTERN_4" value="colorbars" />
  <parameter name="RUNTIME_CONTROL" value="0" />
  <parameter name="PATTERN_5" value="colorbars" />
  <parameter name="UNIFORM_VALUE_RY" value="16" />
  <parameter name="PATTERN_6" value="colorbars" />
  <parameter name="MAX_WIDTH" value="1920" />
  <parameter name="PATTERN_0" value="colorbars" />
  <parameter name="PATTERN_1" value="colorbars" />
  <parameter name="PATTERN_2" value="colorbars" />
  <parameter name="PATTERN_7" value="colorbars" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="INTERLACING" value="PROGRESSIVE" />
  <parameter name="FAMILY" value="Cyclone 10 LP" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="OUTPUT_FORMAT" value="4.4.4" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="MAX_HEIGHT" value="1080" />
  <parameter name="COLOR_SPACE_0" value="RGB_444" />
  <parameter name="COLOR_SPACE_4" value="RGB_444" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="2" />
  <parameter name="COLOR_SPACE_3" value="RGB_444" />
  <parameter name="COLOR_SPACE_2" value="RGB_444" />
  <parameter name="LIMITED_READBACK" value="0" />
  <parameter name="COLOR_SPACE_1" value="RGB_444" />
  <parameter name="COLOR_SPACE_7" value="RGB_444" />
  <parameter name="COLOR_SPACE_6" value="RGB_444" />
  <parameter name="COLOR_SPACE_5" value="RGB_444" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <parameter name="UNIFORM_VALUE_BCR" value="16" />
  <parameter name="NUM_CORES" value="1" />
  <parameter name="AUTO_DEVICE" value="10CL016YU484C8G" />
  <parameter name="DEFAULT_BOARDER" value="1" />
  <parameter name="UNIFORM_VALUE_GCB" value="16" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_alt_vip_cl_tpg_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_tpg_multi_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_alt_vip_cl_tpg_0_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.ocp"
       type="OTHER"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/full_ip/alt_vip_cl_tpg/alt_vip_cl_tpg_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_tpg_multi_scheduler/alt_vip_tpg_multi_scheduler_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_bars_alg_core/alt_vip_tpg_bars_alg_core_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="mySystem" as="alt_vip_cl_tpg_0" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 22 starting:alt_vip_cl_tpg "submodules/mySystem_alt_vip_cl_tpg_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_tpg_0"><![CDATA["<b>alt_vip_cl_tpg_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_tpg_0"><![CDATA["<b>alt_vip_cl_tpg_0</b>" reuses <b>alt_vip_tpg_multi_scheduler</b> "<b>submodules/mySystem_alt_vip_cl_tpg_0_scheduler</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_tpg_0"><![CDATA["<b>alt_vip_cl_tpg_0</b>" reuses <b>alt_vip_tpg_bars_alg_core</b> "<b>submodules/alt_vip_tpg_bars_alg_core</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_tpg_0"><![CDATA["<b>mySystem</b>" instantiated <b>alt_vip_cl_tpg</b> "<b>alt_vip_cl_tpg_0</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 94 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="vob"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>vob</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 90 starting:alt_vip_tpg_multi_scheduler "submodules/mySystem_alt_vip_cl_tpg_0_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_tpg_0</b>" instantiated <b>alt_vip_tpg_multi_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 89 starting:alt_vip_tpg_bars_alg_core "submodules/alt_vip_tpg_bars_alg_core"</message>
   <message level="Info" culprit="core_0"><![CDATA["<b>alt_vip_cl_tpg_0</b>" instantiated <b>alt_vip_tpg_bars_alg_core</b> "<b>core_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_vfb:18.1:ACTUAL_MAX_SYM_ANC_PACKET=12,ANC_BUFFER_LENGTH=128,AUTO_DEVICE=10CL016YU484C8G,AUTO_DEVICE_SPEEDGRADE=8,BITS_PER_SYMBOL=8,BURST_ALIGNMENT=1,CLOCKS_ARE_SEPARATE=1,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTROLLED_DROP_REPEAT=0,DROP_FRAMES=0,DROP_INVALID_FIELDS=0,DROP_REPEAT_USER=0,FAMILY=Cyclone 10 LP,FRAME_BUFFER_LENGTH=921600,INTERLACED_SUPPORT=0,IS_FRAME_READER=0,IS_FRAME_WRITER=0,IS_SYNC_MASTER=0,IS_SYNC_SLAVE=0,LINE_BASED_BUFFERING=0,MAX_HEIGHT=480,MAX_SYMBOLS_PER_PACKET=10,MAX_WIDTH=640,MEM_BASE_ADDR=0,MEM_BUFFER_OFFSET=16777216,MEM_PORT_WIDTH=32,MULTI_FRAME_DELAY=1,NUMBER_OF_COLOR_PLANES=3,NUM_BUFFERS=2,PIXELS_IN_PARALLEL=1,PRIORITIZE_FMAX=0,READER_RUNTIME_CONTROL=0,READY_LATENCY=1,READ_BURST_TARGET=32,READ_FIFO_DEPTH=64,REPEAT_FRAMES=0,TEST_INIT=0,USER_PACKETS_MAX_STORAGE=0,USE_BUFFER_OFFSET=0,WRITER_RUNTIME_CONTROL=0,WRITE_BURST_TARGET=32,WRITE_FIFO_DEPTH=64(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge:18.1:AUTO_DEVICE=10CL016YU484C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=8,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=640,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LITE,VIDEO_PROTOCOL_NO=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=640,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LITE,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(avalon_streaming:18.1:))(alt_vip_vfb_wr_ctrl:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,MAX_HEIGHT=480,MAX_SYMBOLS_IN_ANC_PACKET=12,MAX_WIDTH=640,NUMBER_OF_COLOR_PLANES=3,PIXELS_IN_PARALLEL=1,PRIORITIZE_FMAX=0,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_packet_transfer:18.1:BURST_ALIGNMENT=1,BURST_TARGET_READ=8,BURST_TARGET_WRITE=32,CLOCKS_ARE_SEPARATE=1,COMB_OUTPUT_READ=0,COMB_OUTPUT_WRITE=0,CONTEXT_BUFFER_RATIO_READ=4,CONTEXT_BUFFER_RATIO_WRITE=2,CONTEXT_WIDTH=8,DATA_WIDTH=24,DOUT_MAX_DESTINATION_ID_NUM_READ=32,DOUT_SOURCE_ID_READ=0,DST_WIDTH=8,ELEMENTS_IN_PARALLEL=1,ENABLE_ADV_SETTING_READ=0,ENABLE_ADV_SETTING_WRITE=0,ENABLE_COMMAND_BUFFER_READ=0,ENABLE_MANY_COMMAND_READ=0,ENABLE_MANY_COMMAND_WRITE=0,ENABLE_MM_OUTPUT_REGISTER=1,ENABLE_PERIOD_MODE_READ=0,ENABLE_PERIOD_MODE_WRITE=0,FAMILY=Cyclone 10 LP,LOGIC_ONLY_SCFIFO_READ=1,MAX_CONTEXT_NUMBER_READ=1,MAX_CONTEXT_NUMBER_WRITE=1,MAX_PACKET_NUM_WRITE=1,MAX_PACKET_SIZE_READ=8192,MAX_PACKET_SIZE_WRITE=307200,MEM_ADDR_WIDTH=32,MEM_PORT_WIDTH=32,MM_MSG_QUEUE_DEPTH_READ=8,OUTPUT_MSG_QUEUE_DEPTH_READ=4,PIPELINE_READY_READ=0,PIPELINE_READY_WRITE=0,PREFETCH_THRESHOLD_READ=1,READ_ENABLE=0,RESPONSE_DETINATION_ID_WRITE=0,RESPONSE_SOURCE_ID_WRITE=0,SRC_WIDTH=8,SUPPORT_BEATS_OVERFLOW_PRETECTION=0,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,USE_RESPONSE_WRITE=0,WRITE_ENABLE=1,WRITE_HAS_PRIORITY=1)(alt_vip_vfb_rd_ctrl:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIXELS_IN_PARALLEL=1,PRIORITIZE_FMAX=0,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_video_output_bridge:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=1,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=1,SRC_WIDTH=8,TASK_WIDTH=8,TYPE_11_SUPPORT=0,VIDEO_PROTOCOL_NO=1)(alt_vip_packet_transfer:18.1:BURST_ALIGNMENT=1,BURST_TARGET_READ=32,BURST_TARGET_WRITE=8,CLOCKS_ARE_SEPARATE=1,COMB_OUTPUT_READ=0,COMB_OUTPUT_WRITE=0,CONTEXT_BUFFER_RATIO_READ=2,CONTEXT_BUFFER_RATIO_WRITE=4,CONTEXT_WIDTH=8,DATA_WIDTH=24,DOUT_MAX_DESTINATION_ID_NUM_READ=1,DOUT_SOURCE_ID_READ=1,DST_WIDTH=8,ELEMENTS_IN_PARALLEL=1,ENABLE_ADV_SETTING_READ=0,ENABLE_ADV_SETTING_WRITE=0,ENABLE_COMMAND_BUFFER_READ=1,ENABLE_MANY_COMMAND_READ=0,ENABLE_MANY_COMMAND_WRITE=0,ENABLE_MM_OUTPUT_REGISTER=0,ENABLE_PERIOD_MODE_READ=0,ENABLE_PERIOD_MODE_WRITE=0,FAMILY=Cyclone 10 LP,LOGIC_ONLY_SCFIFO_READ=0,MAX_CONTEXT_NUMBER_READ=1,MAX_CONTEXT_NUMBER_WRITE=1,MAX_PACKET_NUM_WRITE=16,MAX_PACKET_SIZE_READ=307200,MAX_PACKET_SIZE_WRITE=8192,MEM_ADDR_WIDTH=32,MEM_PORT_WIDTH=32,MM_MSG_QUEUE_DEPTH_READ=4,OUTPUT_MSG_QUEUE_DEPTH_READ=2,PIPELINE_READY_READ=1,PIPELINE_READY_WRITE=0,PREFETCH_THRESHOLD_READ=0,READ_ENABLE=1,RESPONSE_DETINATION_ID_WRITE=0,RESPONSE_SOURCE_ID_WRITE=0,SRC_WIDTH=8,SUPPORT_BEATS_OVERFLOW_PRETECTION=1,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,USE_RESPONSE_WRITE=0,WRITE_ENABLE=0,WRITE_HAS_PRIORITY=1)(alt_vip_vfb_sync_ctrl:18.1:ANC_BUFFER_LENGTH=128,CONTEXT_WIDTH=8,CONTROLLED_DROP_REPEAT=0,DROP_FRAMES=0,DROP_INVALID_FIELDS=0,DROP_REPEAT_USER=0,DST_WIDTH=8,FRAME_BUFFER_LENGTH=921600,INTERLACED_SUPPORT=0,IS_FRAME_READER=0,IS_FRAME_WRITER=0,IS_SYNC_MASTER=0,IS_SYNC_SLAVE=0,MAX_HEIGHT=480,MAX_SYMBOLS_PER_PACKET=12,MAX_WIDTH=640,MEM_BASE_ADDR=0,MULTI_FRAME_DELAY=1,NUM_BUFFERS=2,READER_RUNTIME_CONTROL=0,REPEAT_FRAMES=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_PACKETS_MAX_STORAGE=0,WRITER_RUNTIME_CONTROL=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)"
   instancePathKey="mySystem:.:alt_vip_cl_vfb_0"
   kind="alt_vip_cl_vfb"
   version="18.1"
   name="mySystem_alt_vip_cl_vfb_0">
  <parameter name="READER_RUNTIME_CONTROL" value="0" />
  <parameter name="CLOCKS_ARE_SEPARATE" value="1" />
  <parameter name="MAX_WIDTH" value="640" />
  <parameter name="USER_PACKETS_MAX_STORAGE" value="0" />
  <parameter name="IS_FRAME_READER" value="0" />
  <parameter name="INTERLACED_SUPPORT" value="0" />
  <parameter name="USE_BUFFER_OFFSET" value="0" />
  <parameter name="MEM_BUFFER_OFFSET" value="16777216" />
  <parameter name="PRIORITIZE_FMAX" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="BURST_ALIGNMENT" value="1" />
  <parameter name="DROP_INVALID_FIELDS" value="0" />
  <parameter name="FAMILY" value="Cyclone 10 LP" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="IS_SYNC_SLAVE" value="0" />
  <parameter name="ACTUAL_MAX_SYM_ANC_PACKET" value="12" />
  <parameter name="MAX_HEIGHT" value="480" />
  <parameter name="MAX_SYMBOLS_PER_PACKET" value="10" />
  <parameter name="FRAME_BUFFER_LENGTH" value="921600" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <parameter name="IS_SYNC_MASTER" value="0" />
  <parameter name="WRITE_BURST_TARGET" value="32" />
  <parameter name="NUM_BUFFERS" value="2" />
  <parameter name="TEST_INIT" value="0" />
  <parameter name="MULTI_FRAME_DELAY" value="1" />
  <parameter name="MEM_PORT_WIDTH" value="32" />
  <parameter name="READ_FIFO_DEPTH" value="64" />
  <parameter name="READY_LATENCY" value="1" />
  <parameter name="CONTROLLED_DROP_REPEAT" value="0" />
  <parameter name="ANC_BUFFER_LENGTH" value="128" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <parameter name="REPEAT_FRAMES" value="0" />
  <parameter name="DROP_FRAMES" value="0" />
  <parameter name="LINE_BASED_BUFFERING" value="0" />
  <parameter name="AUTO_DEVICE" value="10CL016YU484C8G" />
  <parameter name="MEM_BASE_ADDR" value="0" />
  <parameter name="READ_BURST_TARGET" value="32" />
  <parameter name="WRITE_FIFO_DEPTH" value="64" />
  <parameter name="WRITER_RUNTIME_CONTROL" value="0" />
  <parameter name="DROP_REPEAT_USER" value="0" />
  <parameter name="IS_FRAME_WRITER" value="0" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_alt_vip_cl_vfb_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_alt_vip_cl_vfb_0_video_in.v"
       type="VERILOG" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/alt_vip_packet_transfer.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.ocp"
       type="OTHER"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/full_ip/alt_vip_cl_vfb/alt_vip_cl_vfb_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge/alt_vip_video_input_bridge_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_wr_ctrl/alt_vip_vfb_wr_ctrl_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_transfer/alt_vip_packet_transfer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_rd_ctrl/alt_vip_vfb_rd_ctrl_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_sync_ctrl/alt_vip_vfb_sync_ctrl_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="mySystem" as="alt_vip_cl_vfb_0" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 24 starting:alt_vip_cl_vfb "submodules/mySystem_alt_vip_cl_vfb_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>11</b> modules, <b>33</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_video_input_bridge</b> "<b>submodules/mySystem_alt_vip_cl_vfb_0_video_in</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_vfb_wr_ctrl</b> "<b>submodules/alt_vip_vfb_wr_ctrl</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_packet_transfer</b> "<b>submodules/alt_vip_packet_transfer</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_vfb_rd_ctrl</b> "<b>submodules/alt_vip_vfb_rd_ctrl</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_packet_transfer</b> "<b>submodules/alt_vip_packet_transfer</b>"]]></message>
   <message level="Debug" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>alt_vip_cl_vfb_0</b>" reuses <b>alt_vip_vfb_sync_ctrl</b> "<b>submodules/alt_vip_vfb_sync_ctrl</b>"]]></message>
   <message level="Info" culprit="alt_vip_cl_vfb_0"><![CDATA["<b>mySystem</b>" instantiated <b>alt_vip_cl_vfb</b> "<b>alt_vip_cl_vfb_0</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 88 starting:alt_vip_video_input_bridge "submodules/mySystem_alt_vip_cl_vfb_0_video_in"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Info" culprit="video_in"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_video_input_bridge</b> "<b>video_in</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 99 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="vib_resp0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>vib_resp0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 98 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="vib_cmd0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>vib_cmd0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 89 starting:alt_vip_vfb_wr_ctrl "submodules/alt_vip_vfb_wr_ctrl"</message>
   <message level="Info" culprit="wr_ctrl"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_vfb_wr_ctrl</b> "<b>wr_ctrl</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 88 starting:alt_vip_packet_transfer "submodules/alt_vip_packet_transfer"</message>
   <message level="Info" culprit="pkt_trans_wr"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_packet_transfer</b> "<b>pkt_trans_wr</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 87 starting:alt_vip_vfb_rd_ctrl "submodules/alt_vip_vfb_rd_ctrl"</message>
   <message level="Info" culprit="rd_ctrl"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_vfb_rd_ctrl</b> "<b>rd_ctrl</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 94 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="vob"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>vob</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 84 starting:alt_vip_vfb_sync_ctrl "submodules/alt_vip_vfb_sync_ctrl"</message>
   <message level="Info" culprit="sync_ctrl"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_vfb_sync_ctrl</b> "<b>sync_ctrl</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cl_scl:18.1:ALGORITHM_NAME=NEAREST_NEIGHBOUR,ALWAYS_DOWNSCALE=0,ARE_IDENTICAL=0,AUTO_DEVICE=10CL016YU484C8G,AUTO_DEVICE_SPEEDGRADE=8,BITS_PER_SYMBOL=8,DEFAULT_EDGE_THRESH=7,DEFAULT_LOWER_BLUR=0,DEFAULT_UPPER_BLUR=0,ENABLE_FIR=0,EXTRA_PIPELINING=0,FAMILY=Cyclone 10 LP,H_BANKS=1,H_COEFF_FILE=&lt;enter file name (including full path)&gt;,H_FRACTION_BITS=7,H_FUNCTION=LANCZOS_2,H_INTEGER_BITS=1,H_PHASES=16,H_SIGNED=1,H_SYMMETRIC=0,H_TAPS=8,IS_420=0,IS_422=0,LIMITED_READBACK=1,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=1920,MAX_OUT_HEIGHT=480,MAX_OUT_WIDTH=640,NO_BLANKING=0,PIXELS_IN_PARALLEL=1,PRESERVE_BITS=0,RUNTIME_CONTROL=1,SYMBOLS_IN_PAR=3,SYMBOLS_IN_SEQ=1,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=DISCARD,V_BANKS=1,V_COEFF_FILE=&lt;enter file name (including full path)&gt;,V_FRACTION_BITS=7,V_FUNCTION=LANCZOS_2,V_INTEGER_BITS=1,V_PHASES=16,V_SIGNED=1,V_SYMMETRIC=0,V_TAPS=8(alt_vip_video_input_bridge_resp:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=1920,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=1,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1)(alt_vip_video_output_bridge:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=1,SRC_WIDTH=8,TASK_WIDTH=8,TYPE_11_SUPPORT=0,VIDEO_PROTOCOL_NO=1)(alt_vip_line_buffer:18.1:CONTEXT_WIDTH=8,CONVERT_TO_1_PIP=0,DST_WIDTH=8,ENABLE_FIFOS=0,ENABLE_PIPELINE_REG=0,ENABLE_RECEIVE_ONLY_CMD=0,FAMILY=Cyclone 10 LP,FIFO_SIZE=4,KERNEL_CENTER_0=0,KERNEL_CENTER_1=3,KERNEL_CENTER_2=3,KERNEL_CENTER_3=3,KERNEL_CENTER_4=3,KERNEL_CENTER_5=3,KERNEL_CENTER_6=3,KERNEL_CENTER_7=3,KERNEL_SIZE_0=1,KERNEL_SIZE_1=8,KERNEL_SIZE_2=8,KERNEL_SIZE_3=8,KERNEL_SIZE_4=8,KERNEL_SIZE_5=8,KERNEL_SIZE_6=8,KERNEL_SIZE_7=8,KERNEL_START_1=0,KERNEL_START_2=0,KERNEL_START_3=0,KERNEL_START_4=0,KERNEL_START_5=0,KERNEL_START_6=0,KERNEL_START_7=0,MAX_LINE_LENGTH=1920,MODE=RATE_MATCHING,OUTPUT_MUX_SEL=OLD,OUTPUT_OPTION=UNPIPELINED,OUTPUT_PORTS=1,PIXELS_IN_PARALLEL=1,PIXEL_WIDTH=24,SOURCE_ADDRESS=0,SRC_WIDTH=8,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,TRACK_LINE_LENGTH=1)(alt_vip_scaler_scheduler:18.1:ALGORITHM=NEAREST_NEIGHBOUR,ARE_IDENTICAL=0,DEFAULT_EDGE_THRESH=7,H_BANKS=1,H_COEFF_WIDTH=1,H_PHASE_BITS=1,H_TAPS=1,LIMITED_READBACK=1,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=1920,MAX_OUT_HEIGHT=480,MAX_OUT_WIDTH=640,NO_BLANKING=0,PIPELINE_READY=0,RUNTIME_CONTROL=1,SEPARATE_V_H_CORE=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=DISCARD,V_BANKS=1,V_COEFF_WIDTH=1,V_PHASE_BITS=1,V_TAPS=1)(alt_vip_scaler_kernel_creator:18.1:ALGORITHM=BILINEAR,CONTEXT_WIDTH=8,DST_WIDTH=8,EXTRA_PIPELINE_REG=0,FIXED_SIZE=0,FRAC_BITS_H=1,FRAC_BITS_W=1,IS_422=0,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=1920,MAX_OUT_HEIGHT=480,MAX_OUT_WIDTH=640,PARTIAL_LINE_SCALING=0,RESP_SRC_ADDR=0,SRC_WIDTH=8,TASK_WIDTH=8)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_cmd:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(alt_vip_scaler_alg_core:18.1:ALGORITHM_NAME=NEAREST_NEIGHBOUR,ARE_IDENTICAL=0,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DOUT_SRC_ADDRESS=0,DST_WIDTH=8,EXTRA_PIPELINE_REG=1,FAMILY=Cyclone 10 LP,H_BANKS=1,H_COEFF_FILE=&lt;enter file name (including full path)&gt;,H_FRACTION_BITS=1,H_FUNCTION=LANCZOS_2,H_INTEGER_BITS=0,H_KERNEL_BITS=8,H_PHASES=1,H_SIGNED=0,H_SYMMETRIC=0,H_TAPS=1,IS_422=0,LEFT_MIRROR=1,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=1920,MAX_OUT_HEIGHT=1080,MAX_OUT_WIDTH=640,NUMBER_OF_COLOR_PLANES=3,PARTIAL_LINE_SCALING=0,RIGHT_MIRROR=1,RUNTIME_CONTROL=1,SHIFTED_MIRROR=0,SRC_WIDTH=8,TASK_WIDTH=8,V_BANKS=1,V_COEFF_FILE=&lt;enter file name (including full path)&gt;,V_FRACTION_BITS=7,V_FUNCTION=LANCZOS_2,V_INTEGER_BITS=0,V_PHASES=16,V_SIGNED=0,V_SYMMETRIC=0,V_TAPS=1)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)"
   instancePathKey="mySystem:.:main_scaler"
   kind="alt_vip_cl_scl"
   version="18.1"
   name="mySystem_main_scaler">
  <parameter name="USER_PACKET_SUPPORT" value="DISCARD" />
  <parameter name="MAX_OUT_WIDTH" value="640" />
  <parameter name="RUNTIME_CONTROL" value="1" />
  <parameter name="DEFAULT_EDGE_THRESH" value="7" />
  <parameter name="ALGORITHM_NAME" value="NEAREST_NEIGHBOUR" />
  <parameter name="ARE_IDENTICAL" value="0" />
  <parameter name="H_SYMMETRIC" value="0" />
  <parameter name="V_FRACTION_BITS" value="7" />
  <parameter name="V_SYMMETRIC" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="V_PHASES" value="16" />
  <parameter name="FAMILY" value="Cyclone 10 LP" />
  <parameter name="IS_422" value="0" />
  <parameter name="IS_420" value="0" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="PRESERVE_BITS" value="0" />
  <parameter name="USER_PACKET_FIFO_DEPTH" value="0" />
  <parameter name="MAX_OUT_HEIGHT" value="480" />
  <parameter name="V_TAPS" value="8" />
  <parameter name="V_INTEGER_BITS" value="1" />
  <parameter name="V_BANKS" value="1" />
  <parameter name="H_FRACTION_BITS" value="7" />
  <parameter name="LIMITED_READBACK" value="1" />
  <parameter
     name="H_COEFF_FILE"
     value="&lt;enter file name (including full path)&gt;" />
  <parameter name="ENABLE_FIR" value="0" />
  <parameter name="V_FUNCTION" value="LANCZOS_2" />
  <parameter name="LOAD_AT_RUNTIME" value="0" />
  <parameter name="H_FUNCTION" value="LANCZOS_2" />
  <parameter name="DEFAULT_UPPER_BLUR" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <parameter name="MAX_IN_WIDTH" value="1920" />
  <parameter name="NO_BLANKING" value="0" />
  <parameter name="H_PHASES" value="16" />
  <parameter name="H_INTEGER_BITS" value="1" />
  <parameter name="AUTO_DEVICE" value="10CL016YU484C8G" />
  <parameter name="ALWAYS_DOWNSCALE" value="0" />
  <parameter name="V_SIGNED" value="1" />
  <parameter name="DEFAULT_LOWER_BLUR" value="0" />
  <parameter name="SYMBOLS_IN_SEQ" value="1" />
  <parameter name="H_TAPS" value="8" />
  <parameter name="SYMBOLS_IN_PAR" value="3" />
  <parameter name="MAX_IN_HEIGHT" value="1080" />
  <parameter
     name="V_COEFF_FILE"
     value="&lt;enter file name (including full path)&gt;" />
  <parameter name="H_BANKS" value="1" />
  <parameter name="EXTRA_PIPELINING" value="0" />
  <parameter name="H_SIGNED" value="1" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_main_scaler.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_line_buffer_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_line_buffer_multicaster.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_line_buffer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_step.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_div.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_non_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_edge_detect_chain/src_hdl/alt_vip_common_edge_detect_chain.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_scaler_edge_detect/src_hdl/alt_vip_common_scaler_edge_detect.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_step_coeff.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_step_line.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_realign.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_nn_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_horizontal_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_vertical_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_bilinear_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_bilinear_coeffs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_main_scaler_scaler_core.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/full_ip/alt_vip_cl_scl/alt_vip_cl_scl_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_buffer/alt_vip_line_buffer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_scaler_scheduler/alt_vip_scaler_scheduler_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_kernel_creator/alt_vip_scaler_kernel_creator_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_alg_core/alt_vip_scaler_alg_core_hw.tcl" />
   <file
       path="D:/intelFPGA_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_alg_core/scl_algo_core_helper.jar" />
  </childSourceFiles>
  <instantiator instantiator="mySystem" as="main_scaler" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 30 starting:alt_vip_cl_scl "submodules/mySystem_main_scaler"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>9</b> modules, <b>27</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="main_scaler"><![CDATA["<b>main_scaler</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="main_scaler"><![CDATA["<b>main_scaler</b>" reuses <b>alt_vip_video_output_bridge</b> "<b>submodules/alt_vip_video_output_bridge</b>"]]></message>
   <message level="Debug" culprit="main_scaler"><![CDATA["<b>main_scaler</b>" reuses <b>alt_vip_line_buffer</b> "<b>submodules/alt_vip_line_buffer</b>"]]></message>
   <message level="Debug" culprit="main_scaler"><![CDATA["<b>main_scaler</b>" reuses <b>alt_vip_scaler_scheduler</b> "<b>submodules/alt_vip_scaler_scheduler</b>"]]></message>
   <message level="Debug" culprit="main_scaler"><![CDATA["<b>main_scaler</b>" reuses <b>alt_vip_scaler_kernel_creator</b> "<b>submodules/alt_vip_scaler_kernel_creator</b>"]]></message>
   <message level="Debug" culprit="main_scaler"><![CDATA["<b>main_scaler</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Debug" culprit="main_scaler"><![CDATA["<b>main_scaler</b>" reuses <b>alt_vip_scaler_alg_core</b> "<b>submodules/mySystem_main_scaler_scaler_core</b>"]]></message>
   <message level="Info" culprit="main_scaler"><![CDATA["<b>mySystem</b>" instantiated <b>alt_vip_cl_scl</b> "<b>main_scaler</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 99 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="vib_resp0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>vib_resp0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 94 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="vob"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>vob</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 81 starting:alt_vip_line_buffer "submodules/alt_vip_line_buffer"</message>
   <message level="Info" culprit="line_buffer"><![CDATA["<b>main_scaler</b>" instantiated <b>alt_vip_line_buffer</b> "<b>line_buffer</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 80 starting:alt_vip_scaler_scheduler "submodules/alt_vip_scaler_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>main_scaler</b>" instantiated <b>alt_vip_scaler_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 79 starting:alt_vip_scaler_kernel_creator "submodules/alt_vip_scaler_kernel_creator"</message>
   <message level="Info" culprit="kernel_creator"><![CDATA["<b>main_scaler</b>" instantiated <b>alt_vip_scaler_kernel_creator</b> "<b>kernel_creator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 98 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="vib_cmd0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>vib_cmd0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 77 starting:alt_vip_scaler_alg_core "submodules/mySystem_main_scaler_scaler_core"</message>
   <message level="Info" culprit="scaler_core"><![CDATA["<b>main_scaler</b>" instantiated <b>alt_vip_scaler_alg_core</b> "<b>scaler_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2:18.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=10CL016YU484C8G,AUTO_DEVICE_SPEEDGRADE=8,bht_ramBlockType=Automatic,breakAbsoluteAddr=18464,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_gen2_0.debug_mem_slave,cdx_enabled=false,clockFrequency=125000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=15,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;alt_vip_cl_mixer_0.control&apos; start=&apos;0x0&apos; end=&apos;0x200&apos; type=&apos;alt_vip_cl_mixer.control&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0x4000&apos; end=&apos;0x4010&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;uart_0.s1&apos; start=&apos;0x4100&apos; end=&apos;0x4120&apos; type=&apos;altera_avalon_uart.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;main_scaler.control&apos; start=&apos;0x5000&apos; end=&apos;0x5200&apos; type=&apos;alt_vip_cl_scl.control&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone 10 LP,deviceFeaturesSystemInfo=ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=8224,exceptionOffset=32,exceptionSlave=onchip_memory2_0.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=15,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=8192,resetOffset=0,resetSlave=onchip_memory2_0.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=125000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:18.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=18464,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_gen2_0.debug_mem_slave,cdx_enabled=false,clockFrequency=125000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=15,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;alt_vip_cl_mixer_0.control&apos; start=&apos;0x0&apos; end=&apos;0x200&apos; type=&apos;alt_vip_cl_mixer.control&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0x4000&apos; end=&apos;0x4010&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;uart_0.s1&apos; start=&apos;0x4100&apos; end=&apos;0x4120&apos; type=&apos;altera_avalon_uart.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;main_scaler.control&apos; start=&apos;0x5000&apos; end=&apos;0x5200&apos; type=&apos;alt_vip_cl_scl.control&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone 10 LP,deviceFeaturesSystemInfo=ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=8224,exceptionOffset=32,exceptionSlave=onchip_memory2_0.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=15,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=8192,resetOffset=0,resetSlave=onchip_memory2_0.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="mySystem:.:nios2_gen2_0"
   kind="altera_nios2_gen2"
   version="18.1"
   name="mySystem_nios2_gen2_0">
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Tiny" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="AUTO_DEVICE" value="10CL016YU484C8G" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="1" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="exceptionAbsoluteAddr" value="8224" />
  <parameter name="icache_size" value="4096" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;alt_vip_cl_mixer_0.control&apos; start=&apos;0x0&apos; end=&apos;0x200&apos; type=&apos;alt_vip_cl_mixer.control&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0x4000&apos; end=&apos;0x4010&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;uart_0.s1&apos; start=&apos;0x4100&apos; end=&apos;0x4120&apos; type=&apos;altera_avalon_uart.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;main_scaler.control&apos; start=&apos;0x5000&apos; end=&apos;0x5200&apos; type=&apos;alt_vip_cl_scl.control&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="exceptionSlave" value="onchip_memory2_0.s1" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="15" />
  <parameter name="setting_bit31BypassDCache" value="false" />
  <parameter name="instAddrWidth" value="15" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="mul_64_impl" value="0" />
  <parameter name="clockFrequency" value="125000000" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="mul_shift_choice" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="resetSlave" value="onchip_memory2_0.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="no_mul" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="breakSlave_derived" value="nios2_gen2_0.debug_mem_slave" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="breakSlave" value="None" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="18464" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="resetAbsoluteAddr" value="8192" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone 10 LP" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="medium_le_shift" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_nios2_gen2_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_nios2_gen2_0_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_nios2_gen2_0_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_nios2_gen2_0_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_nios2_gen2_0_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_nios2_gen2_0_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_nios2_gen2_0_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_nios2_gen2_0_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_nios2_gen2_0_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_nios2_gen2_0_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="mySystem" as="nios2_gen2_0" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 36 starting:altera_nios2_gen2 "submodules/mySystem_nios2_gen2_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="nios2_gen2_0"><![CDATA["<b>nios2_gen2_0</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/mySystem_nios2_gen2_0_cpu</b>"]]></message>
   <message level="Info" culprit="nios2_gen2_0"><![CDATA["<b>mySystem</b>" instantiated <b>altera_nios2_gen2</b> "<b>nios2_gen2_0</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 76 starting:altera_nios2_gen2_unit "submodules/mySystem_nios2_gen2_0_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'mySystem_nios2_gen2_0_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec D:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=mySystem_nios2_gen2_0_cpu --dir=C:/Users/TWENTY~1/AppData/Local/Temp/alt8334_1246783718482348886.dir/0029_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/TWENTY~1/AppData/Local/Temp/alt8334_1246783718482348886.dir/0029_cpu_gen//mySystem_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:07 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:07 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:08 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:08 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:08 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:08 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:08 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:08 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:09 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:09 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:09 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'mySystem_nios2_gen2_0_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios2_gen2_0</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=mySystem_onchip_memory2_0,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/software/hallo1/mem_init/mySystem_onchip_memory2_0.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=11,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone 10 LP,deviceFeatures=ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/software/hallo1/mem_init/mySystem_onchip_memory2_0.hex,instanceID=NONE,memorySize=8192,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=true,useShallowMemBlocks=false,writable=true"
   instancePathKey="mySystem:.:onchip_memory2_0"
   kind="altera_avalon_onchip_memory2"
   version="18.1"
   name="mySystem_onchip_memory2_0">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="autoInitializationFileName" value="mySystem_onchip_memory2_0" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="11" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="11" />
  <parameter
     name="derived_init_file_name"
     value="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/software/hallo1/mem_init/mySystem_onchip_memory2_0.hex" />
  <parameter
     name="initializationFileName"
     value="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/software/hallo1/mem_init/mySystem_onchip_memory2_0.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="true" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone 10 LP" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="8192" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_onchip_memory2_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem" as="onchip_memory2_0" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 36 starting:altera_avalon_onchip_memory2 "submodules/mySystem_onchip_memory2_0"</message>
   <message level="Info" culprit="onchip_memory2_0">Starting RTL generation for module 'mySystem_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0">  Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mySystem_onchip_memory2_0 --dir=C:/Users/TWENTY~1/AppData/Local/Temp/alt8334_1246783718482348886.dir/0003_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/TWENTY~1/AppData/Local/Temp/alt8334_1246783718482348886.dir/0003_onchip_memory2_0_gen//mySystem_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory2_0">Done RTL generation for module 'mySystem_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0"><![CDATA["<b>mySystem</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=125000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=2"
   instancePathKey="mySystem:.:pio_0"
   kind="altera_avalon_pio"
   version="18.1"
   name="mySystem_pio_0">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="125000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="2" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_pio_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem" as="pio_0" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 35 starting:altera_avalon_pio "submodules/mySystem_pio_0"</message>
   <message level="Info" culprit="pio_0">Starting RTL generation for module 'mySystem_pio_0'</message>
   <message level="Info" culprit="pio_0">  Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mySystem_pio_0 --dir=C:/Users/TWENTY~1/AppData/Local/Temp/alt8334_1246783718482348886.dir/0004_pio_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/TWENTY~1/AppData/Local/Temp/alt8334_1246783718482348886.dir/0004_pio_0_gen//mySystem_pio_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_0">Done RTL generation for module 'mySystem_pio_0'</message>
   <message level="Info" culprit="pio_0"><![CDATA["<b>mySystem</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_uart:18.1:baud=9600,baudError=0.01,clockRate=125000000,dataBits=8,fixedBaud=true,parity=NONE,parityFisrtChar=N,simCharStream=,simInteractiveInputEnable=false,simInteractiveOutputEnable=false,simTrueBaud=false,stopBits=1,syncRegDepth=2,useCtsRts=false,useEopRegister=false,useRelativePathForSimFile=false"
   instancePathKey="mySystem:.:uart_0"
   kind="altera_avalon_uart"
   version="18.1"
   name="mySystem_uart_0">
  <parameter name="baud" value="9600" />
  <parameter name="simInteractiveInputEnable" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="stopBits" value="1" />
  <parameter name="parityFisrtChar" value="N" />
  <parameter name="parity" value="NONE" />
  <parameter name="useCtsRts" value="false" />
  <parameter name="fixedBaud" value="true" />
  <parameter name="dataBits" value="8" />
  <parameter name="clockRate" value="125000000" />
  <parameter name="simTrueBaud" value="false" />
  <parameter name="useEopRegister" value="false" />
  <parameter name="simInteractiveOutputEnable" value="false" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="simCharStream" value="" />
  <parameter name="baudError" value="0.01" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_uart_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_uart/altera_avalon_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem" as="uart_0" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 34 starting:altera_avalon_uart "submodules/mySystem_uart_0"</message>
   <message level="Info" culprit="uart_0">Starting RTL generation for module 'mySystem_uart_0'</message>
   <message level="Info" culprit="uart_0">  Generation command is [exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=mySystem_uart_0 --dir=C:/Users/TWENTY~1/AppData/Local/Temp/alt8334_1246783718482348886.dir/0005_uart_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/TWENTY~1/AppData/Local/Temp/alt8334_1246783718482348886.dir/0005_uart_0_gen//mySystem_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="uart_0">Done RTL generation for module 'mySystem_uart_0'</message>
   <message level="Info" culprit="uart_0"><![CDATA["<b>mySystem</b>" instantiated <b>altera_avalon_uart</b> "<b>uart_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=10CL016YU484C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {nios2_gen2_0_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {SYNC_RESET} {0};add_instance {nios2_gen2_0_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {SYNC_RESET} {0};add_instance {alt_vip_cl_mixer_0_control_translator} {altera_merlin_slave_translator};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {UAV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {main_scaler_control_translator} {altera_merlin_slave_translator};set_instance_parameter_value {main_scaler_control_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {main_scaler_control_translator} {AV_DATA_W} {32};set_instance_parameter_value {main_scaler_control_translator} {UAV_DATA_W} {32};set_instance_parameter_value {main_scaler_control_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {main_scaler_control_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {main_scaler_control_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {main_scaler_control_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {main_scaler_control_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {main_scaler_control_translator} {AV_READLATENCY} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {main_scaler_control_translator} {USE_READDATA} {1};set_instance_parameter_value {main_scaler_control_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {main_scaler_control_translator} {USE_READ} {1};set_instance_parameter_value {main_scaler_control_translator} {USE_WRITE} {1};set_instance_parameter_value {main_scaler_control_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {main_scaler_control_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {main_scaler_control_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {main_scaler_control_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {main_scaler_control_translator} {USE_ADDRESS} {1};set_instance_parameter_value {main_scaler_control_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {main_scaler_control_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {main_scaler_control_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {main_scaler_control_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {main_scaler_control_translator} {USE_LOCK} {0};set_instance_parameter_value {main_scaler_control_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {main_scaler_control_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {main_scaler_control_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {main_scaler_control_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {main_scaler_control_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {main_scaler_control_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {main_scaler_control_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {main_scaler_control_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {main_scaler_control_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {main_scaler_control_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {main_scaler_control_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {main_scaler_control_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_gen2_0_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_memory2_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_0_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_0_s1_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {pio_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {uart_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {uart_0_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {uart_0_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {uart_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {uart_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {uart_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {uart_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {uart_0_s1_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {uart_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {uart_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {uart_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {uart_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_READ} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_BEGINTRANSFER} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {uart_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {uart_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {uart_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {uart_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {uart_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {uart_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_gen2_0_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_QOS_H} {71};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_QOS_L} {71};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_SIDEBAND_H} {69};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_SIDEBAND_L} {69};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_SIDEBAND_H} {68};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_SIDEBAND_L} {68};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_TYPE_H} {67};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_TYPE_L} {66};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_CACHE_H} {85};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_CACHE_L} {82};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_THREAD_ID_H} {78};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_THREAD_ID_L} {78};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ST_DATA_W} {91};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;alt_vip_cl_mixer_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;main_scaler_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005000&quot;
   end=&quot;0x00000000000005200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004800&quot;
   end=&quot;0x00000000000005000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;pio_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000004010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;uart_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004100&quot;
   end=&quot;0x00000000000004120&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ID} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_gen2_0_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_QOS_H} {71};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_QOS_L} {71};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {69};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {69};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {68};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {68};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_TYPE_H} {67};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_TYPE_L} {66};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_CACHE_H} {85};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_CACHE_L} {82};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_THREAD_ID_H} {78};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_THREAD_ID_L} {78};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ST_DATA_W} {91};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004800&quot;
   end=&quot;0x00000000000005000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ID} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {alt_vip_cl_mixer_0_control_agent} {altera_merlin_slave_agent};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {ST_DATA_W} {91};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {ID} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {ECC_ENABLE} {0};add_instance {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {main_scaler_control_agent} {altera_merlin_slave_agent};set_instance_parameter_value {main_scaler_control_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {main_scaler_control_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {main_scaler_control_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {main_scaler_control_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {main_scaler_control_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {main_scaler_control_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {main_scaler_control_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {main_scaler_control_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {main_scaler_control_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {main_scaler_control_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {main_scaler_control_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {main_scaler_control_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {main_scaler_control_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {main_scaler_control_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {main_scaler_control_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {main_scaler_control_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {main_scaler_control_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {main_scaler_control_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {main_scaler_control_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {main_scaler_control_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {main_scaler_control_agent} {PKT_DATA_H} {31};set_instance_parameter_value {main_scaler_control_agent} {PKT_DATA_L} {0};set_instance_parameter_value {main_scaler_control_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {main_scaler_control_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {main_scaler_control_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {main_scaler_control_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {main_scaler_control_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {main_scaler_control_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {main_scaler_control_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {main_scaler_control_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {main_scaler_control_agent} {ST_DATA_W} {91};set_instance_parameter_value {main_scaler_control_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {main_scaler_control_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {main_scaler_control_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {main_scaler_control_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {main_scaler_control_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {main_scaler_control_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {main_scaler_control_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {main_scaler_control_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {main_scaler_control_agent} {ID} {1};set_instance_parameter_value {main_scaler_control_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {main_scaler_control_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {main_scaler_control_agent} {ECC_ENABLE} {0};add_instance {main_scaler_control_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {main_scaler_control_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {main_scaler_control_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {main_scaler_control_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {main_scaler_control_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {main_scaler_control_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {main_scaler_control_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {main_scaler_control_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {main_scaler_control_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {main_scaler_control_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {main_scaler_control_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {main_scaler_control_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {main_scaler_control_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {main_scaler_control_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {main_scaler_control_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {nios2_gen2_0_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ST_DATA_W} {91};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ID} {2};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_memory2_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_DATA_W} {91};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ID} {3};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_memory2_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {pio_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {pio_0_s1_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {pio_0_s1_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {pio_0_s1_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {pio_0_s1_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {pio_0_s1_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {pio_0_s1_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {pio_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {pio_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_0_s1_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {pio_0_s1_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {pio_0_s1_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {pio_0_s1_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {pio_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_0_s1_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {pio_0_s1_agent} {ST_DATA_W} {91};set_instance_parameter_value {pio_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pio_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {pio_0_s1_agent} {ID} {4};set_instance_parameter_value {pio_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_0_s1_agent} {ECC_ENABLE} {0};add_instance {pio_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {uart_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {uart_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {uart_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {uart_0_s1_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {uart_0_s1_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {uart_0_s1_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {uart_0_s1_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {uart_0_s1_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {uart_0_s1_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {uart_0_s1_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {uart_0_s1_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {uart_0_s1_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {uart_0_s1_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {uart_0_s1_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {uart_0_s1_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {uart_0_s1_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {uart_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {uart_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {uart_0_s1_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {uart_0_s1_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {uart_0_s1_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {uart_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {uart_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {uart_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {uart_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {uart_0_s1_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {uart_0_s1_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {uart_0_s1_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {uart_0_s1_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {uart_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {uart_0_s1_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {uart_0_s1_agent} {ST_DATA_W} {91};set_instance_parameter_value {uart_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {uart_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {uart_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {uart_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {uart_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {uart_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {uart_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {uart_0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {uart_0_s1_agent} {ID} {5};set_instance_parameter_value {uart_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {uart_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {uart_0_s1_agent} {ECC_ENABLE} {0};add_instance {uart_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 3 4 5 2 1 };set_instance_parameter_value {router} {CHANNEL_ID} {000001 001000 010000 100000 000100 000010 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x2000 0x4000 0x4100 0x4800 0x5000 };set_instance_parameter_value {router} {END_ADDRESS} {0x200 0x4000 0x4010 0x4120 0x5000 0x5200 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {50};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router} {PKT_TRANS_READ} {54};set_instance_parameter_value {router} {ST_DATA_W} {91};set_instance_parameter_value {router} {ST_CHANNEL_W} {6};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {3};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {3};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {3 2 };set_instance_parameter_value {router_001} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x2000 0x4800 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x4000 0x5000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {50};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_001} {ST_DATA_W} {91};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {50};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_002} {ST_DATA_W} {91};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {50};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_003} {ST_DATA_W} {91};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {50};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_004} {ST_DATA_W} {91};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {50};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_005} {ST_DATA_W} {91};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {50};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_006} {ST_DATA_W} {91};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {50};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_007} {ST_DATA_W} {91};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {91};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {6};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {91};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {91};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {6};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {91};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {nios2_gen2_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {nios2_gen2_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {nios2_gen2_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {nios2_gen2_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {nios2_gen2_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {nios2_gen2_0_data_master_translator.avalon_universal_master_0} {nios2_gen2_0_data_master_agent.av} {avalon};set_connection_parameter_value {nios2_gen2_0_data_master_translator.avalon_universal_master_0/nios2_gen2_0_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_0_data_master_translator.avalon_universal_master_0/nios2_gen2_0_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_0_data_master_translator.avalon_universal_master_0/nios2_gen2_0_data_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {nios2_gen2_0_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/nios2_gen2_0_data_master_agent.rp} {qsys_mm.response};add_connection {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0} {nios2_gen2_0_instruction_master_agent.av} {avalon};set_connection_parameter_value {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0/nios2_gen2_0_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0/nios2_gen2_0_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0/nios2_gen2_0_instruction_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {nios2_gen2_0_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/nios2_gen2_0_instruction_master_agent.rp} {qsys_mm.response};add_connection {alt_vip_cl_mixer_0_control_agent.m0} {alt_vip_cl_mixer_0_control_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {alt_vip_cl_mixer_0_control_agent.m0/alt_vip_cl_mixer_0_control_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_cl_mixer_0_control_agent.m0/alt_vip_cl_mixer_0_control_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_cl_mixer_0_control_agent.m0/alt_vip_cl_mixer_0_control_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {alt_vip_cl_mixer_0_control_agent.rf_source} {alt_vip_cl_mixer_0_control_agent_rsp_fifo.in} {avalon_streaming};add_connection {alt_vip_cl_mixer_0_control_agent_rsp_fifo.out} {alt_vip_cl_mixer_0_control_agent.rf_sink} {avalon_streaming};add_connection {alt_vip_cl_mixer_0_control_agent.rdata_fifo_src} {alt_vip_cl_mixer_0_control_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {alt_vip_cl_mixer_0_control_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/alt_vip_cl_mixer_0_control_agent.cp} {qsys_mm.command};add_connection {main_scaler_control_agent.m0} {main_scaler_control_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {main_scaler_control_agent.m0/main_scaler_control_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {main_scaler_control_agent.m0/main_scaler_control_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {main_scaler_control_agent.m0/main_scaler_control_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {main_scaler_control_agent.rf_source} {main_scaler_control_agent_rsp_fifo.in} {avalon_streaming};add_connection {main_scaler_control_agent_rsp_fifo.out} {main_scaler_control_agent.rf_sink} {avalon_streaming};add_connection {main_scaler_control_agent.rdata_fifo_src} {main_scaler_control_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {main_scaler_control_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/main_scaler_control_agent.cp} {qsys_mm.command};add_connection {nios2_gen2_0_debug_mem_slave_agent.m0} {nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {nios2_gen2_0_debug_mem_slave_agent.m0/nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_0_debug_mem_slave_agent.m0/nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_0_debug_mem_slave_agent.m0/nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {nios2_gen2_0_debug_mem_slave_agent.rf_source} {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.out} {nios2_gen2_0_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {nios2_gen2_0_debug_mem_slave_agent.rdata_fifo_src} {nios2_gen2_0_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {nios2_gen2_0_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/nios2_gen2_0_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {onchip_memory2_0_s1_agent.m0} {onchip_memory2_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory2_0_s1_agent.rf_source} {onchip_memory2_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent_rsp_fifo.out} {onchip_memory2_0_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent.rdata_fifo_src} {onchip_memory2_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {onchip_memory2_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/onchip_memory2_0_s1_agent.cp} {qsys_mm.command};add_connection {pio_0_s1_agent.m0} {pio_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_0_s1_agent.m0/pio_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_0_s1_agent.m0/pio_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_0_s1_agent.m0/pio_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_0_s1_agent.rf_source} {pio_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_0_s1_agent_rsp_fifo.out} {pio_0_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_0_s1_agent.rdata_fifo_src} {pio_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {pio_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/pio_0_s1_agent.cp} {qsys_mm.command};add_connection {uart_0_s1_agent.m0} {uart_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {uart_0_s1_agent.m0/uart_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {uart_0_s1_agent.m0/uart_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {uart_0_s1_agent.m0/uart_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {uart_0_s1_agent.rf_source} {uart_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {uart_0_s1_agent_rsp_fifo.out} {uart_0_s1_agent.rf_sink} {avalon_streaming};add_connection {uart_0_s1_agent.rdata_fifo_src} {uart_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {uart_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/uart_0_s1_agent.cp} {qsys_mm.command};add_connection {nios2_gen2_0_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {nios2_gen2_0_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {alt_vip_cl_mixer_0_control_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_cl_mixer_0_control_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {main_scaler_control_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {main_scaler_control_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {nios2_gen2_0_debug_mem_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_debug_mem_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {onchip_memory2_0_s1_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {pio_0_s1_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {pio_0_s1_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {uart_0_s1_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {uart_0_s1_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_002.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_003.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_data_master_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_instruction_master_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {alt_vip_cl_mixer_0_control_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {main_scaler_control_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_debug_mem_slave_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {pio_0_s1_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {uart_0_s1_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_data_master_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_instruction_master_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {alt_vip_cl_mixer_0_control_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {alt_vip_cl_mixer_0_control_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {main_scaler_control_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {main_scaler_control_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_debug_mem_slave_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {pio_0_s1_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {pio_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {uart_0_s1_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {uart_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {nios2_gen2_0_data_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {nios2_gen2_0_instruction_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_mixer_0_control_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {main_scaler_control_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {nios2_gen2_0_debug_mem_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_memory2_0_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_0_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {uart_0_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {nios2_gen2_0_data_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {nios2_gen2_0_instruction_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_mixer_0_control_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_mixer_0_control_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {main_scaler_control_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {main_scaler_control_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {nios2_gen2_0_debug_mem_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_memory2_0_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_memory2_0_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_0_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_0_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {uart_0_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {uart_0_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {nios2_gen2_0_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {nios2_gen2_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {nios2_gen2_0_reset_reset_bridge_in_reset} {EXPORT_OF} {nios2_gen2_0_reset_reset_bridge.in_reset};add_interface {nios2_gen2_0_data_master} {avalon} {slave};set_interface_property {nios2_gen2_0_data_master} {EXPORT_OF} {nios2_gen2_0_data_master_translator.avalon_anti_master_0};add_interface {nios2_gen2_0_instruction_master} {avalon} {slave};set_interface_property {nios2_gen2_0_instruction_master} {EXPORT_OF} {nios2_gen2_0_instruction_master_translator.avalon_anti_master_0};add_interface {alt_vip_cl_mixer_0_control} {avalon} {master};set_interface_property {alt_vip_cl_mixer_0_control} {EXPORT_OF} {alt_vip_cl_mixer_0_control_translator.avalon_anti_slave_0};add_interface {main_scaler_control} {avalon} {master};set_interface_property {main_scaler_control} {EXPORT_OF} {main_scaler_control_translator.avalon_anti_slave_0};add_interface {nios2_gen2_0_debug_mem_slave} {avalon} {master};set_interface_property {nios2_gen2_0_debug_mem_slave} {EXPORT_OF} {nios2_gen2_0_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {onchip_memory2_0_s1} {avalon} {master};set_interface_property {onchip_memory2_0_s1} {EXPORT_OF} {onchip_memory2_0_s1_translator.avalon_anti_slave_0};add_interface {pio_0_s1} {avalon} {master};set_interface_property {pio_0_s1} {EXPORT_OF} {pio_0_s1_translator.avalon_anti_slave_0};add_interface {uart_0_s1} {avalon} {master};set_interface_property {uart_0_s1} {EXPORT_OF} {uart_0_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.alt_vip_cl_mixer_0.control} {0};set_module_assignment {interconnect_id.main_scaler.control} {1};set_module_assignment {interconnect_id.nios2_gen2_0.data_master} {0};set_module_assignment {interconnect_id.nios2_gen2_0.debug_mem_slave} {2};set_module_assignment {interconnect_id.nios2_gen2_0.instruction_master} {1};set_module_assignment {interconnect_id.onchip_memory2_0.s1} {3};set_module_assignment {interconnect_id.pio_0.s1} {4};set_module_assignment {interconnect_id.uart_0.s1} {5};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=15,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=15,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=7,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=2,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=7,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=2,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=11,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=1,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;alt_vip_cl_mixer_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;main_scaler_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005000&quot;
   end=&quot;0x00000000000005200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004800&quot;
   end=&quot;0x00000000000005000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;pio_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000004010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;uart_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004100&quot;
   end=&quot;0x00000000000004120&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=68,PKT_ADDR_SIDEBAND_L=68,PKT_BEGIN_BURST=70,PKT_BURSTWRAP_H=62,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=65,PKT_BURST_SIZE_L=63,PKT_BURST_TYPE_H=67,PKT_BURST_TYPE_L=66,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_CACHE_H=85,PKT_CACHE_L=82,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=69,PKT_DATA_SIDEBAND_L=69,PKT_DEST_ID_H=77,PKT_DEST_ID_L=75,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_QOS_H=71,PKT_QOS_L=71,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=74,PKT_SRC_ID_L=72,PKT_THREAD_ID_H=78,PKT_THREAD_ID_L=78,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_EXCLUSIVE=56,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=6,ST_DATA_W=91,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004800&quot;
   end=&quot;0x00000000000005000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=68,PKT_ADDR_SIDEBAND_L=68,PKT_BEGIN_BURST=70,PKT_BURSTWRAP_H=62,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=65,PKT_BURST_SIZE_L=63,PKT_BURST_TYPE_H=67,PKT_BURST_TYPE_L=66,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_CACHE_H=85,PKT_CACHE_L=82,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=69,PKT_DATA_SIDEBAND_L=69,PKT_DEST_ID_H=77,PKT_DEST_ID_L=75,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_QOS_H=71,PKT_QOS_L=71,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=74,PKT_SRC_ID_L=72,PKT_THREAD_ID_H=78,PKT_THREAD_ID_L=78,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_EXCLUSIVE=56,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=6,ST_DATA_W=91,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=70,PKT_BURSTWRAP_H=62,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=65,PKT_BURST_SIZE_L=63,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=77,PKT_DEST_ID_L=75,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=74,PKT_SRC_ID_L=72,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=91,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=92,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=70,PKT_BURSTWRAP_H=62,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=65,PKT_BURST_SIZE_L=63,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=77,PKT_DEST_ID_L=75,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=74,PKT_SRC_ID_L=72,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=91,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=92,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=70,PKT_BURSTWRAP_H=62,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=65,PKT_BURST_SIZE_L=63,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=77,PKT_DEST_ID_L=75,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=74,PKT_SRC_ID_L=72,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=91,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=92,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=70,PKT_BURSTWRAP_H=62,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=65,PKT_BURST_SIZE_L=63,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=77,PKT_DEST_ID_L=75,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=74,PKT_SRC_ID_L=72,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=91,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=92,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=70,PKT_BURSTWRAP_H=62,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=65,PKT_BURST_SIZE_L=63,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=77,PKT_DEST_ID_L=75,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=74,PKT_SRC_ID_L=72,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=91,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=92,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=70,PKT_BURSTWRAP_H=62,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=65,PKT_BURST_SIZE_L=63,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=77,PKT_DEST_ID_L=75,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=74,PKT_SRC_ID_L=72,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=91,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=92,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:18.1:CHANNEL_ID=000001,001000,010000,100000,000100,000010,DECODER_TYPE=0,DEFAULT_CHANNEL=3,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,3,4,5,2,1,END_ADDRESS=0x200,0x4000,0x4010,0x4120,0x5000,0x5200,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=75,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,SLAVES_INFO=0:000001:0x0:0x200:both:1:0:0:1,3:001000:0x2000:0x4000:both:1:0:0:1,4:010000:0x4000:0x4010:both:1:0:0:1,5:100000:0x4100:0x4120:both:1:0:0:1,2:000100:0x4800:0x5000:both:1:0:0:1,1:000010:0x5000:0x5200:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x2000,0x4000,0x4100,0x4800,0x5000,ST_CHANNEL_W=6,ST_DATA_W=91,TYPE_OF_TRANSACTION=both,both,both,both,both,both)(altera_merlin_router:18.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,2,END_ADDRESS=0x4000,0x5000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=75,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=3:10:0x2000:0x4000:both:1:0:0:1,2:01:0x4800:0x5000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x2000,0x4800,ST_CHANNEL_W=6,ST_DATA_W=91,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=75,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=6,ST_DATA_W=91,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=75,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=6,ST_DATA_W=91,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=75,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=6,ST_DATA_W=91,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=75,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=6,ST_DATA_W=91,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=75,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=6,ST_DATA_W=91,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=75,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=6,ST_DATA_W=91,TYPE_OF_TRANSACTION=both)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=6,ST_CHANNEL_W=6,ST_DATA_W=91,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=6,ST_DATA_W=91,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=55,ST_CHANNEL_W=6,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=55,ST_CHANNEL_W=6,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=55,ST_CHANNEL_W=6,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=55,ST_CHANNEL_W=6,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=55,ST_CHANNEL_W=6,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=55,ST_CHANNEL_W=6,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=91,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=91,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=6,ST_DATA_W=91,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=6,ST_DATA_W=91,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=91,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=91,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=6,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=6,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=6,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=125000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="mySystem:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="18.1"
   name="mySystem_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="10CL016YU484C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {nios2_gen2_0_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_0_data_master_translator} {SYNC_RESET} {0};add_instance {nios2_gen2_0_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_translator} {SYNC_RESET} {0};add_instance {alt_vip_cl_mixer_0_control_translator} {altera_merlin_slave_translator};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {UAV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {main_scaler_control_translator} {altera_merlin_slave_translator};set_instance_parameter_value {main_scaler_control_translator} {AV_ADDRESS_W} {7};set_instance_parameter_value {main_scaler_control_translator} {AV_DATA_W} {32};set_instance_parameter_value {main_scaler_control_translator} {UAV_DATA_W} {32};set_instance_parameter_value {main_scaler_control_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {main_scaler_control_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {main_scaler_control_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {main_scaler_control_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {main_scaler_control_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {main_scaler_control_translator} {AV_READLATENCY} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {main_scaler_control_translator} {USE_READDATA} {1};set_instance_parameter_value {main_scaler_control_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {main_scaler_control_translator} {USE_READ} {1};set_instance_parameter_value {main_scaler_control_translator} {USE_WRITE} {1};set_instance_parameter_value {main_scaler_control_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {main_scaler_control_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {main_scaler_control_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {main_scaler_control_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {main_scaler_control_translator} {USE_ADDRESS} {1};set_instance_parameter_value {main_scaler_control_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {main_scaler_control_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {main_scaler_control_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {main_scaler_control_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {main_scaler_control_translator} {USE_LOCK} {0};set_instance_parameter_value {main_scaler_control_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {main_scaler_control_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {main_scaler_control_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {main_scaler_control_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {main_scaler_control_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {main_scaler_control_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {main_scaler_control_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {main_scaler_control_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {main_scaler_control_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {main_scaler_control_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {main_scaler_control_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {main_scaler_control_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {main_scaler_control_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_gen2_0_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_memory2_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_0_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_0_s1_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {pio_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {uart_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {uart_0_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {uart_0_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {uart_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {uart_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {uart_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {uart_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {uart_0_s1_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {uart_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {uart_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {uart_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {uart_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_READ} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_BEGINTRANSFER} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {uart_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {uart_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {uart_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {uart_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {uart_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {uart_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_gen2_0_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_QOS_H} {71};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_QOS_L} {71};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_SIDEBAND_H} {69};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_SIDEBAND_L} {69};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_SIDEBAND_H} {68};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_SIDEBAND_L} {68};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_TYPE_H} {67};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_TYPE_L} {66};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_CACHE_H} {85};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_CACHE_L} {82};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_THREAD_ID_H} {78};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_THREAD_ID_L} {78};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ST_DATA_W} {91};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;alt_vip_cl_mixer_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;main_scaler_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005000&quot;
   end=&quot;0x00000000000005200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004800&quot;
   end=&quot;0x00000000000005000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;pio_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000004010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;uart_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004100&quot;
   end=&quot;0x00000000000004120&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {ID} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_gen2_0_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_QOS_H} {71};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_QOS_L} {71};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {69};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {69};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {68};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {68};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_TYPE_H} {67};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_TYPE_L} {66};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_CACHE_H} {85};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_CACHE_L} {82};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_THREAD_ID_H} {78};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_THREAD_ID_L} {78};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ST_DATA_W} {91};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004800&quot;
   end=&quot;0x00000000000005000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {ID} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {alt_vip_cl_mixer_0_control_agent} {altera_merlin_slave_agent};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {ST_DATA_W} {91};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {ID} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent} {ECC_ENABLE} {0};add_instance {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {alt_vip_cl_mixer_0_control_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {main_scaler_control_agent} {altera_merlin_slave_agent};set_instance_parameter_value {main_scaler_control_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {main_scaler_control_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {main_scaler_control_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {main_scaler_control_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {main_scaler_control_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {main_scaler_control_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {main_scaler_control_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {main_scaler_control_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {main_scaler_control_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {main_scaler_control_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {main_scaler_control_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {main_scaler_control_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {main_scaler_control_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {main_scaler_control_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {main_scaler_control_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {main_scaler_control_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {main_scaler_control_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {main_scaler_control_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {main_scaler_control_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {main_scaler_control_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {main_scaler_control_agent} {PKT_DATA_H} {31};set_instance_parameter_value {main_scaler_control_agent} {PKT_DATA_L} {0};set_instance_parameter_value {main_scaler_control_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {main_scaler_control_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {main_scaler_control_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {main_scaler_control_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {main_scaler_control_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {main_scaler_control_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {main_scaler_control_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {main_scaler_control_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {main_scaler_control_agent} {ST_DATA_W} {91};set_instance_parameter_value {main_scaler_control_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {main_scaler_control_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {main_scaler_control_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {main_scaler_control_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {main_scaler_control_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {main_scaler_control_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {main_scaler_control_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {main_scaler_control_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {main_scaler_control_agent} {ID} {1};set_instance_parameter_value {main_scaler_control_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {main_scaler_control_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {main_scaler_control_agent} {ECC_ENABLE} {0};add_instance {main_scaler_control_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {main_scaler_control_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {main_scaler_control_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {main_scaler_control_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {main_scaler_control_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {main_scaler_control_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {main_scaler_control_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {main_scaler_control_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {main_scaler_control_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {main_scaler_control_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {main_scaler_control_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {main_scaler_control_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {main_scaler_control_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {main_scaler_control_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {main_scaler_control_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {nios2_gen2_0_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ST_DATA_W} {91};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ID} {2};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_memory2_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_DATA_W} {91};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ID} {3};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_memory2_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {pio_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {pio_0_s1_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {pio_0_s1_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {pio_0_s1_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {pio_0_s1_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {pio_0_s1_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {pio_0_s1_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {pio_0_s1_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {pio_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {pio_0_s1_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {pio_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_0_s1_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {pio_0_s1_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {pio_0_s1_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {pio_0_s1_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {pio_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_0_s1_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {pio_0_s1_agent} {ST_DATA_W} {91};set_instance_parameter_value {pio_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pio_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {pio_0_s1_agent} {ID} {4};set_instance_parameter_value {pio_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_0_s1_agent} {ECC_ENABLE} {0};add_instance {pio_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {uart_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {uart_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {uart_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {uart_0_s1_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {uart_0_s1_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {uart_0_s1_agent} {PKT_BURST_SIZE_H} {65};set_instance_parameter_value {uart_0_s1_agent} {PKT_BURST_SIZE_L} {63};set_instance_parameter_value {uart_0_s1_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {uart_0_s1_agent} {PKT_BEGIN_BURST} {70};set_instance_parameter_value {uart_0_s1_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {uart_0_s1_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {uart_0_s1_agent} {PKT_BURSTWRAP_H} {62};set_instance_parameter_value {uart_0_s1_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {uart_0_s1_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {uart_0_s1_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {uart_0_s1_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {uart_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {uart_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {uart_0_s1_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {uart_0_s1_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {uart_0_s1_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {uart_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {uart_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {uart_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {uart_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {uart_0_s1_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {uart_0_s1_agent} {PKT_SRC_ID_L} {72};set_instance_parameter_value {uart_0_s1_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {uart_0_s1_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {uart_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {uart_0_s1_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {uart_0_s1_agent} {ST_DATA_W} {91};set_instance_parameter_value {uart_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {uart_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {uart_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {uart_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {uart_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {uart_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {uart_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {uart_0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {uart_0_s1_agent} {ID} {5};set_instance_parameter_value {uart_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {uart_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {uart_0_s1_agent} {ECC_ENABLE} {0};add_instance {uart_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 3 4 5 2 1 };set_instance_parameter_value {router} {CHANNEL_ID} {000001 001000 010000 100000 000100 000010 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x2000 0x4000 0x4100 0x4800 0x5000 };set_instance_parameter_value {router} {END_ADDRESS} {0x200 0x4000 0x4010 0x4120 0x5000 0x5200 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {50};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router} {PKT_TRANS_READ} {54};set_instance_parameter_value {router} {ST_DATA_W} {91};set_instance_parameter_value {router} {ST_CHANNEL_W} {6};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {3};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {3};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {3 2 };set_instance_parameter_value {router_001} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x2000 0x4800 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x4000 0x5000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {50};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_001} {ST_DATA_W} {91};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {50};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_002} {ST_DATA_W} {91};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {50};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_003} {ST_DATA_W} {91};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {50};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_004} {ST_DATA_W} {91};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {50};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_005} {ST_DATA_W} {91};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {50};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_006} {ST_DATA_W} {91};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {50};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_007} {ST_DATA_W} {91};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {91};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {6};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {91};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {91};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {6};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {91};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {nios2_gen2_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {nios2_gen2_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {nios2_gen2_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {nios2_gen2_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {nios2_gen2_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {nios2_gen2_0_data_master_translator.avalon_universal_master_0} {nios2_gen2_0_data_master_agent.av} {avalon};set_connection_parameter_value {nios2_gen2_0_data_master_translator.avalon_universal_master_0/nios2_gen2_0_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_0_data_master_translator.avalon_universal_master_0/nios2_gen2_0_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_0_data_master_translator.avalon_universal_master_0/nios2_gen2_0_data_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {nios2_gen2_0_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/nios2_gen2_0_data_master_agent.rp} {qsys_mm.response};add_connection {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0} {nios2_gen2_0_instruction_master_agent.av} {avalon};set_connection_parameter_value {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0/nios2_gen2_0_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0/nios2_gen2_0_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_0_instruction_master_translator.avalon_universal_master_0/nios2_gen2_0_instruction_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {nios2_gen2_0_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/nios2_gen2_0_instruction_master_agent.rp} {qsys_mm.response};add_connection {alt_vip_cl_mixer_0_control_agent.m0} {alt_vip_cl_mixer_0_control_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {alt_vip_cl_mixer_0_control_agent.m0/alt_vip_cl_mixer_0_control_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_cl_mixer_0_control_agent.m0/alt_vip_cl_mixer_0_control_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_cl_mixer_0_control_agent.m0/alt_vip_cl_mixer_0_control_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {alt_vip_cl_mixer_0_control_agent.rf_source} {alt_vip_cl_mixer_0_control_agent_rsp_fifo.in} {avalon_streaming};add_connection {alt_vip_cl_mixer_0_control_agent_rsp_fifo.out} {alt_vip_cl_mixer_0_control_agent.rf_sink} {avalon_streaming};add_connection {alt_vip_cl_mixer_0_control_agent.rdata_fifo_src} {alt_vip_cl_mixer_0_control_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {alt_vip_cl_mixer_0_control_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/alt_vip_cl_mixer_0_control_agent.cp} {qsys_mm.command};add_connection {main_scaler_control_agent.m0} {main_scaler_control_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {main_scaler_control_agent.m0/main_scaler_control_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {main_scaler_control_agent.m0/main_scaler_control_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {main_scaler_control_agent.m0/main_scaler_control_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {main_scaler_control_agent.rf_source} {main_scaler_control_agent_rsp_fifo.in} {avalon_streaming};add_connection {main_scaler_control_agent_rsp_fifo.out} {main_scaler_control_agent.rf_sink} {avalon_streaming};add_connection {main_scaler_control_agent.rdata_fifo_src} {main_scaler_control_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {main_scaler_control_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/main_scaler_control_agent.cp} {qsys_mm.command};add_connection {nios2_gen2_0_debug_mem_slave_agent.m0} {nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {nios2_gen2_0_debug_mem_slave_agent.m0/nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {nios2_gen2_0_debug_mem_slave_agent.m0/nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {nios2_gen2_0_debug_mem_slave_agent.m0/nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {nios2_gen2_0_debug_mem_slave_agent.rf_source} {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.out} {nios2_gen2_0_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {nios2_gen2_0_debug_mem_slave_agent.rdata_fifo_src} {nios2_gen2_0_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {nios2_gen2_0_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/nios2_gen2_0_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {onchip_memory2_0_s1_agent.m0} {onchip_memory2_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory2_0_s1_agent.rf_source} {onchip_memory2_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent_rsp_fifo.out} {onchip_memory2_0_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent.rdata_fifo_src} {onchip_memory2_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {onchip_memory2_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/onchip_memory2_0_s1_agent.cp} {qsys_mm.command};add_connection {pio_0_s1_agent.m0} {pio_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_0_s1_agent.m0/pio_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_0_s1_agent.m0/pio_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_0_s1_agent.m0/pio_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_0_s1_agent.rf_source} {pio_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_0_s1_agent_rsp_fifo.out} {pio_0_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_0_s1_agent.rdata_fifo_src} {pio_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {pio_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/pio_0_s1_agent.cp} {qsys_mm.command};add_connection {uart_0_s1_agent.m0} {uart_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {uart_0_s1_agent.m0/uart_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {uart_0_s1_agent.m0/uart_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {uart_0_s1_agent.m0/uart_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {uart_0_s1_agent.rf_source} {uart_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {uart_0_s1_agent_rsp_fifo.out} {uart_0_s1_agent.rf_sink} {avalon_streaming};add_connection {uart_0_s1_agent.rdata_fifo_src} {uart_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {uart_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/uart_0_s1_agent.cp} {qsys_mm.command};add_connection {nios2_gen2_0_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {nios2_gen2_0_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {alt_vip_cl_mixer_0_control_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_cl_mixer_0_control_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {main_scaler_control_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {main_scaler_control_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {nios2_gen2_0_debug_mem_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {nios2_gen2_0_debug_mem_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {onchip_memory2_0_s1_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {pio_0_s1_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {pio_0_s1_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {uart_0_s1_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {uart_0_s1_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_002.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_003.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_data_master_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_instruction_master_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {alt_vip_cl_mixer_0_control_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {main_scaler_control_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_debug_mem_slave_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {pio_0_s1_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {uart_0_s1_translator.reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_data_master_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_instruction_master_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {alt_vip_cl_mixer_0_control_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {alt_vip_cl_mixer_0_control_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {main_scaler_control_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {main_scaler_control_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_debug_mem_slave_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {pio_0_s1_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {pio_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {uart_0_s1_agent.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {uart_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {nios2_gen2_0_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {nios2_gen2_0_data_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {nios2_gen2_0_instruction_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_mixer_0_control_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {main_scaler_control_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {nios2_gen2_0_debug_mem_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_memory2_0_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_0_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {uart_0_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {nios2_gen2_0_data_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {nios2_gen2_0_instruction_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_mixer_0_control_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_mixer_0_control_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {main_scaler_control_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {main_scaler_control_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {nios2_gen2_0_debug_mem_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {nios2_gen2_0_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_memory2_0_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {onchip_memory2_0_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_0_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {pio_0_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {uart_0_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {uart_0_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {nios2_gen2_0_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {nios2_gen2_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {nios2_gen2_0_reset_reset_bridge_in_reset} {EXPORT_OF} {nios2_gen2_0_reset_reset_bridge.in_reset};add_interface {nios2_gen2_0_data_master} {avalon} {slave};set_interface_property {nios2_gen2_0_data_master} {EXPORT_OF} {nios2_gen2_0_data_master_translator.avalon_anti_master_0};add_interface {nios2_gen2_0_instruction_master} {avalon} {slave};set_interface_property {nios2_gen2_0_instruction_master} {EXPORT_OF} {nios2_gen2_0_instruction_master_translator.avalon_anti_master_0};add_interface {alt_vip_cl_mixer_0_control} {avalon} {master};set_interface_property {alt_vip_cl_mixer_0_control} {EXPORT_OF} {alt_vip_cl_mixer_0_control_translator.avalon_anti_slave_0};add_interface {main_scaler_control} {avalon} {master};set_interface_property {main_scaler_control} {EXPORT_OF} {main_scaler_control_translator.avalon_anti_slave_0};add_interface {nios2_gen2_0_debug_mem_slave} {avalon} {master};set_interface_property {nios2_gen2_0_debug_mem_slave} {EXPORT_OF} {nios2_gen2_0_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {onchip_memory2_0_s1} {avalon} {master};set_interface_property {onchip_memory2_0_s1} {EXPORT_OF} {onchip_memory2_0_s1_translator.avalon_anti_slave_0};add_interface {pio_0_s1} {avalon} {master};set_interface_property {pio_0_s1} {EXPORT_OF} {pio_0_s1_translator.avalon_anti_slave_0};add_interface {uart_0_s1} {avalon} {master};set_interface_property {uart_0_s1} {EXPORT_OF} {uart_0_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.alt_vip_cl_mixer_0.control} {0};set_module_assignment {interconnect_id.main_scaler.control} {1};set_module_assignment {interconnect_id.nios2_gen2_0.data_master} {0};set_module_assignment {interconnect_id.nios2_gen2_0.debug_mem_slave} {2};set_module_assignment {interconnect_id.nios2_gen2_0.instruction_master} {1};set_module_assignment {interconnect_id.onchip_memory2_0.s1} {3};set_module_assignment {interconnect_id.pio_0.s1} {4};set_module_assignment {interconnect_id.uart_0.s1} {5};" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="mySystem" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 33 starting:altera_mm_interconnect "submodules/mySystem_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>48</b> modules, <b>159</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>48</b> modules, <b>159</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>48</b> modules, <b>159</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>48</b> modules, <b>159</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>48</b> modules, <b>159</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>48</b> modules, <b>159</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>48</b> modules, <b>159</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>48</b> modules, <b>159</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>48</b> modules, <b>159</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.032s/0.042s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.015s/0.018s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.019s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.019s/0.027s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.014s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.014s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.017s/0.019s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>54</b> modules, <b>177</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mySystem_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mySystem_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mySystem_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mySystem_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mySystem_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mySystem_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mySystem_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mySystem_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mySystem_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/mySystem_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/mySystem_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/mySystem_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/mySystem_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/mySystem_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/mySystem_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>mySystem</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 75 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_gen2_0_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 73 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="alt_vip_cl_mixer_0_control_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>alt_vip_cl_mixer_0_control_translator</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 67 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_gen2_0_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 65 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="alt_vip_cl_mixer_0_control_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>alt_vip_cl_mixer_0_control_agent</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 64 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="alt_vip_cl_mixer_0_control_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>alt_vip_cl_mixer_0_control_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 53 starting:altera_merlin_router "submodules/mySystem_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 52 starting:altera_merlin_router "submodules/mySystem_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 51 starting:altera_merlin_router "submodules/mySystem_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 49 starting:altera_merlin_router "submodules/mySystem_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 45 starting:altera_merlin_demultiplexer "submodules/mySystem_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 44 starting:altera_merlin_demultiplexer "submodules/mySystem_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 43 starting:altera_merlin_multiplexer "submodules/mySystem_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 41 starting:altera_merlin_multiplexer "submodules/mySystem_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 37 starting:altera_merlin_demultiplexer "submodules/mySystem_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 31 starting:altera_merlin_multiplexer "submodules/mySystem_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 30 starting:altera_merlin_multiplexer "submodules/mySystem_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 29 starting:altera_avalon_st_adapter "submodules/mySystem_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/mySystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 1 starting:error_adapter "submodules/mySystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=10CL016YU484C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {alt_vip_cl_vfb_0_mem_master_rd_translator} {altera_merlin_master_translator};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BURSTCOUNT_W} {6};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {UAV_BURSTCOUNT_W} {8};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_WRITE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {SYNC_RESET} {0};add_instance {alt_vip_cl_vfb_0_mem_master_wr_translator} {altera_merlin_master_translator};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BURSTCOUNT_W} {6};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {UAV_BURSTCOUNT_W} {8};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_READDATA} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_READ} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {SYNC_RESET} {0};add_instance {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_DATA_W} {16};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {UAV_DATA_W} {16};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_READDATA} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_READ} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_WRITE} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_LOCK} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {alt_vip_cl_vfb_0_mem_master_rd_agent} {altera_merlin_master_agent};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_QOS_H} {91};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_QOS_L} {91};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DATA_SIDEBAND_H} {89};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DATA_SIDEBAND_L} {89};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ADDR_SIDEBAND_H} {88};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ADDR_SIDEBAND_L} {88};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURST_TYPE_H} {87};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURST_TYPE_L} {86};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_CACHE_H} {101};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_CACHE_L} {98};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURST_SIZE_H} {85};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURST_SIZE_L} {83};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BEGIN_BURST} {90};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURSTWRAP_H} {82};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_SRC_ID_L} {92};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {ST_DATA_W} {107};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {ID} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {CACHE_VALUE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {USE_WRITERESPONSE} {0};add_instance {alt_vip_cl_vfb_0_mem_master_wr_agent} {altera_merlin_master_agent};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_QOS_H} {91};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_QOS_L} {91};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DATA_SIDEBAND_H} {89};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DATA_SIDEBAND_L} {89};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ADDR_SIDEBAND_H} {88};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ADDR_SIDEBAND_L} {88};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURST_TYPE_H} {87};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURST_TYPE_L} {86};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_CACHE_H} {101};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_CACHE_L} {98};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURST_SIZE_H} {85};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURST_SIZE_L} {83};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BEGIN_BURST} {90};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURSTWRAP_H} {82};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_SRC_ID_L} {92};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {ST_DATA_W} {107};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {ID} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {CACHE_VALUE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {USE_WRITERESPONSE} {0};add_instance {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_BURST_SIZE_H} {67};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_BURST_SIZE_L} {65};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_BEGIN_BURST} {72};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_BURSTWRAP_H} {64};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_BURSTWRAP_L} {64};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_BYTE_CNT_H} {63};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_DATA_H} {15};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_SRC_ID_L} {74};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {ST_DATA_W} {89};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75) src_id(74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {ID} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {ECC_ENABLE} {0};add_instance {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {90};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x2000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {107};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x2000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {107};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {read write };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {49};set_instance_parameter_value {router_002} {PKT_ADDR_L} {18};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_002} {ST_DATA_W} {89};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75) src_id(74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_BEGIN_BURST} {72};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_BYTE_CNT_H} {63};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_BURST_SIZE_H} {67};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_BURST_SIZE_L} {65};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_BURST_TYPE_H} {69};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_BURST_TYPE_L} {68};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_BURSTWRAP_H} {64};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_BURSTWRAP_L} {64};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {ST_DATA_W} {89};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {OUT_BURSTWRAP_H} {64};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75) src_id(74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {107};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {107};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {107};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {107};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {63};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {64};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {64};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {67};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {65};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {69};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {68};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_ST_DATA_W} {89};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {81};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {85};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {83};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {87};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {86};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_ST_DATA_W} {107};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75) src_id(74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {81};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {82};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {82};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {85};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {83};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {87};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {86};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_ST_DATA_W} {107};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {63};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {67};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {65};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {69};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {68};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_ST_DATA_W} {89};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75) src_id(74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {alt_vip_cl_vfb_0_mem_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_universal_master_0} {alt_vip_cl_vfb_0_mem_master_rd_agent.av} {avalon};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_rd_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_rd_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_rd_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {alt_vip_cl_vfb_0_mem_master_rd_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/alt_vip_cl_vfb_0_mem_master_rd_agent.rp} {qsys_mm.response};add_connection {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_universal_master_0} {alt_vip_cl_vfb_0_mem_master_wr_agent.av} {avalon};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_wr_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_wr_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_wr_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {alt_vip_cl_vfb_0_mem_master_wr_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/alt_vip_cl_vfb_0_mem_master_wr_agent.rp} {qsys_mm.response};add_connection {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent.m0} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent.m0/W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent.m0/W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent.m0/W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent.rf_source} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo.out} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent.rf_sink} {avalon_streaming};add_connection {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent.rdata_fifo_src} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {alt_vip_cl_vfb_0_mem_master_rd_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_cl_vfb_0_mem_master_rd_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {alt_vip_cl_vfb_0_mem_master_wr_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_cl_vfb_0_mem_master_wr_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent.rp/router_002.sink} {qsys_mm.response};add_connection {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter.source0} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter.source0/W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {router_002.src} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter.src} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter.src/W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter.sink0} {qsys_mm.command};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {alt_vip_cl_vfb_0_mem_master_rd_translator.reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {alt_vip_cl_vfb_0_mem_master_wr_translator.reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator.reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {alt_vip_cl_vfb_0_mem_master_rd_agent.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {alt_vip_cl_vfb_0_mem_master_wr_agent.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter.cr0_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_vfb_0_mem_master_rd_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_vfb_0_mem_master_wr_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_vfb_0_mem_master_rd_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_vfb_0_mem_master_wr_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_vfb_0_mem_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {alt_vip_cl_vfb_0_mem_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {alt_vip_cl_vfb_0_mem_reset_reset_bridge_in_reset} {EXPORT_OF} {alt_vip_cl_vfb_0_mem_reset_reset_bridge.in_reset};add_interface {alt_vip_cl_vfb_0_mem_master_rd} {avalon} {slave};set_interface_property {alt_vip_cl_vfb_0_mem_master_rd} {EXPORT_OF} {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_anti_master_0};add_interface {alt_vip_cl_vfb_0_mem_master_wr} {avalon} {slave};set_interface_property {alt_vip_cl_vfb_0_mem_master_wr} {EXPORT_OF} {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_anti_master_0};add_interface {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0} {avalon} {master};set_interface_property {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0} {EXPORT_OF} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.W9825G6KH_SDRAMController_100MHz_CL3_0.avalon_slave_0} {0};set_module_assignment {interconnect_id.alt_vip_cl_vfb_0.mem_master_rd} {0};set_module_assignment {interconnect_id.alt_vip_cl_vfb_0.mem_master_wr} {1};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=6,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=8,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=6,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=8,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=24,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=8,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=88,PKT_ADDR_SIDEBAND_L=88,PKT_BEGIN_BURST=90,PKT_BURSTWRAP_H=82,PKT_BURSTWRAP_L=82,PKT_BURST_SIZE_H=85,PKT_BURST_SIZE_L=83,PKT_BURST_TYPE_H=87,PKT_BURST_TYPE_L=86,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=81,PKT_BYTE_CNT_L=74,PKT_CACHE_H=101,PKT_CACHE_L=98,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=89,PKT_DATA_SIDEBAND_L=89,PKT_DEST_ID_H=93,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_QOS_H=91,PKT_QOS_L=91,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=92,PKT_SRC_ID_L=92,PKT_THREAD_ID_H=94,PKT_THREAD_ID_L=94,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=107,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=8,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=88,PKT_ADDR_SIDEBAND_L=88,PKT_BEGIN_BURST=90,PKT_BURSTWRAP_H=82,PKT_BURSTWRAP_L=82,PKT_BURST_SIZE_H=85,PKT_BURST_SIZE_L=83,PKT_BURST_TYPE_H=87,PKT_BURST_TYPE_L=86,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=81,PKT_BYTE_CNT_L=74,PKT_CACHE_H=101,PKT_CACHE_L=98,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=89,PKT_DATA_SIDEBAND_L=89,PKT_DEST_ID_H=93,PKT_DEST_ID_L=93,PKT_ORI_BURST_SIZE_H=106,PKT_ORI_BURST_SIZE_L=104,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_QOS_H=91,PKT_QOS_L=91,PKT_RESPONSE_STATUS_H=103,PKT_RESPONSE_STATUS_L=102,PKT_SRC_ID_H=92,PKT_SRC_ID_L=92,PKT_THREAD_ID_H=94,PKT_THREAD_ID_L=94,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=107,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75) src_id(74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=72,PKT_BURSTWRAP_H=64,PKT_BURSTWRAP_L=64,PKT_BURST_SIZE_H=67,PKT_BURST_SIZE_L=65,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=63,PKT_BYTE_CNT_L=56,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=75,PKT_DEST_ID_L=75,PKT_ORI_BURST_SIZE_H=88,PKT_ORI_BURST_SIZE_L=86,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_RESPONSE_STATUS_H=85,PKT_RESPONSE_STATUS_L=84,PKT_SRC_ID_H=74,PKT_SRC_ID_L=74,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=89,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=90,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x2000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=93,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x2000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=107,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x2000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=93,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x2000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=107,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75) src_id(74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=75,PKT_DEST_ID_L=75,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:read:1:0:0:1,1:10:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=89,TYPE_OF_TRANSACTION=read,write)(altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75) src_id(74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=64,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=72,PKT_BURSTWRAP_H=64,PKT_BURSTWRAP_L=64,PKT_BURST_SIZE_H=67,PKT_BURST_SIZE_L=65,PKT_BURST_TYPE_H=69,PKT_BURST_TYPE_L=68,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=63,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=2,ST_DATA_W=89)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=107,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=107,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75) src_id(74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=64,IN_PKT_BURSTWRAP_L=64,IN_PKT_BURST_SIZE_H=67,IN_PKT_BURST_SIZE_L=65,IN_PKT_BURST_TYPE_H=69,IN_PKT_BURST_TYPE_L=68,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=63,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=88,IN_PKT_ORI_BURST_SIZE_L=86,IN_PKT_RESPONSE_STATUS_H=85,IN_PKT_RESPONSE_STATUS_L=84,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=89,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=85,OUT_PKT_BURST_SIZE_L=83,OUT_PKT_BURST_TYPE_H=87,OUT_PKT_BURST_TYPE_L=86,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=81,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=106,OUT_PKT_ORI_BURST_SIZE_L=104,OUT_PKT_RESPONSE_STATUS_H=103,OUT_PKT_RESPONSE_STATUS_L=102,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=107,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=2)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=82,IN_PKT_BURSTWRAP_L=82,IN_PKT_BURST_SIZE_H=85,IN_PKT_BURST_SIZE_L=83,IN_PKT_BURST_TYPE_H=87,IN_PKT_BURST_TYPE_L=86,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=81,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=106,IN_PKT_ORI_BURST_SIZE_L=104,IN_PKT_RESPONSE_STATUS_H=103,IN_PKT_RESPONSE_STATUS_L=102,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=107,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75) src_id(74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=67,OUT_PKT_BURST_SIZE_L=65,OUT_PKT_BURST_TYPE_H=69,OUT_PKT_BURST_TYPE_L=68,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=63,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=88,OUT_PKT_ORI_BURST_SIZE_L=86,OUT_PKT_RESPONSE_STATUS_H=85,OUT_PKT_RESPONSE_STATUS_L=84,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=89,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=2)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=125000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="mySystem:.:mm_interconnect_1"
   kind="altera_mm_interconnect"
   version="18.1"
   name="mySystem_mm_interconnect_1">
  <parameter name="AUTO_DEVICE" value="10CL016YU484C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {alt_vip_cl_vfb_0_mem_master_rd_translator} {altera_merlin_master_translator};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BURSTCOUNT_W} {6};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {UAV_BURSTCOUNT_W} {8};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_READDATA} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_READ} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_WRITE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator} {SYNC_RESET} {0};add_instance {alt_vip_cl_vfb_0_mem_master_wr_translator} {altera_merlin_master_translator};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_DATA_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BURSTCOUNT_W} {6};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {UAV_BURSTCOUNT_W} {8};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_READDATA} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_READ} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_WRITE} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_CLKEN} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_LOCK} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator} {SYNC_RESET} {0};add_instance {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_DATA_W} {16};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {UAV_DATA_W} {16};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_READDATA} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_READ} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_WRITE} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_LOCK} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {alt_vip_cl_vfb_0_mem_master_rd_agent} {altera_merlin_master_agent};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_QOS_H} {91};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_QOS_L} {91};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DATA_SIDEBAND_H} {89};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DATA_SIDEBAND_L} {89};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ADDR_SIDEBAND_H} {88};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ADDR_SIDEBAND_L} {88};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURST_TYPE_H} {87};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURST_TYPE_L} {86};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_CACHE_H} {101};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_CACHE_L} {98};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURST_SIZE_H} {85};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURST_SIZE_L} {83};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BEGIN_BURST} {90};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURSTWRAP_H} {82};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_SRC_ID_L} {92};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {ST_DATA_W} {107};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {ID} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {CACHE_VALUE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_agent} {USE_WRITERESPONSE} {0};add_instance {alt_vip_cl_vfb_0_mem_master_wr_agent} {altera_merlin_master_agent};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_QOS_H} {91};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_QOS_L} {91};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DATA_SIDEBAND_H} {89};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DATA_SIDEBAND_L} {89};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ADDR_SIDEBAND_H} {88};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ADDR_SIDEBAND_L} {88};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURST_TYPE_H} {87};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURST_TYPE_L} {86};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_CACHE_H} {101};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_CACHE_L} {98};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_THREAD_ID_H} {94};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_THREAD_ID_L} {94};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURST_SIZE_H} {85};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURST_SIZE_L} {83};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BEGIN_BURST} {90};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_PROTECTION_H} {97};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_PROTECTION_L} {95};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURSTWRAP_H} {82};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_SRC_ID_H} {92};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_SRC_ID_L} {92};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DEST_ID_H} {93};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {PKT_DEST_ID_L} {93};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {ST_DATA_W} {107};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {ID} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {CACHE_VALUE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_agent} {USE_WRITERESPONSE} {0};add_instance {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_BURST_SIZE_H} {67};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_BURST_SIZE_L} {65};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_BEGIN_BURST} {72};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_PROTECTION_H} {79};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_PROTECTION_L} {77};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_BURSTWRAP_H} {64};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_BURSTWRAP_L} {64};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_BYTE_CNT_H} {63};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_DATA_H} {15};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_SRC_ID_H} {74};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_SRC_ID_L} {74};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_DEST_ID_H} {75};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_DEST_ID_L} {75};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {ST_DATA_W} {89};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75) src_id(74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {ID} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent} {ECC_ENABLE} {0};add_instance {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {90};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x2000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {107};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x2000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {97};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {95};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {93};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {93};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {107};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {read write };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {49};set_instance_parameter_value {router_002} {PKT_ADDR_L} {18};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {79};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {77};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {75};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {75};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_002} {ST_DATA_W} {89};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75) src_id(74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_BEGIN_BURST} {72};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_BYTE_CNT_H} {63};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_BURST_SIZE_H} {67};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_BURST_SIZE_L} {65};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_BURST_TYPE_H} {69};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_BURST_TYPE_L} {68};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_BURSTWRAP_H} {64};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_BURSTWRAP_L} {64};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {ST_DATA_W} {89};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {OUT_BURSTWRAP_H} {64};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75) src_id(74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {107};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {107};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {107};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {107};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {107};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {107};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {63};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {64};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {64};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {67};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {65};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {69};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {68};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_ST_DATA_W} {89};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {81};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {85};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {83};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {87};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {86};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_ST_DATA_W} {107};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75) src_id(74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {81};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {82};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {82};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {85};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {83};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {103};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {102};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {87};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {86};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {104};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {106};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_ST_DATA_W} {107};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {63};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {67};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {65};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {85};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {84};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {69};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {68};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {86};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {88};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_ST_DATA_W} {89};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75) src_id(74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {alt_vip_cl_vfb_0_mem_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {alt_vip_cl_vfb_0_mem_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_universal_master_0} {alt_vip_cl_vfb_0_mem_master_rd_agent.av} {avalon};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_rd_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_rd_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_rd_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {alt_vip_cl_vfb_0_mem_master_rd_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/alt_vip_cl_vfb_0_mem_master_rd_agent.rp} {qsys_mm.response};add_connection {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_universal_master_0} {alt_vip_cl_vfb_0_mem_master_wr_agent.av} {avalon};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_wr_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_wr_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_universal_master_0/alt_vip_cl_vfb_0_mem_master_wr_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {alt_vip_cl_vfb_0_mem_master_wr_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/alt_vip_cl_vfb_0_mem_master_wr_agent.rp} {qsys_mm.response};add_connection {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent.m0} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent.m0/W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent.m0/W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent.m0/W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent.rf_source} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo.out} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent.rf_sink} {avalon_streaming};add_connection {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent.rdata_fifo_src} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {alt_vip_cl_vfb_0_mem_master_rd_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_cl_vfb_0_mem_master_rd_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {alt_vip_cl_vfb_0_mem_master_wr_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {alt_vip_cl_vfb_0_mem_master_wr_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent.rp/router_002.sink} {qsys_mm.response};add_connection {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter.source0} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter.source0/W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {router_002.src} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter.sink} {qsys_mm.response};add_connection {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter.sink} {qsys_mm.command};add_connection {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter.src} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter.src/W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter.sink0} {qsys_mm.command};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {alt_vip_cl_vfb_0_mem_master_rd_translator.reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {alt_vip_cl_vfb_0_mem_master_wr_translator.reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator.reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {alt_vip_cl_vfb_0_mem_master_rd_agent.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {alt_vip_cl_vfb_0_mem_master_wr_agent.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter.cr0_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter.clk_reset} {reset};add_connection {alt_vip_cl_vfb_0_mem_reset_reset_bridge.out_reset} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_vfb_0_mem_master_rd_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_vfb_0_mem_master_wr_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_vfb_0_mem_master_rd_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_vfb_0_mem_master_wr_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {alt_vip_cl_vfb_0_mem_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {alt_vip_cl_vfb_0_mem_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {alt_vip_cl_vfb_0_mem_reset_reset_bridge_in_reset} {EXPORT_OF} {alt_vip_cl_vfb_0_mem_reset_reset_bridge.in_reset};add_interface {alt_vip_cl_vfb_0_mem_master_rd} {avalon} {slave};set_interface_property {alt_vip_cl_vfb_0_mem_master_rd} {EXPORT_OF} {alt_vip_cl_vfb_0_mem_master_rd_translator.avalon_anti_master_0};add_interface {alt_vip_cl_vfb_0_mem_master_wr} {avalon} {slave};set_interface_property {alt_vip_cl_vfb_0_mem_master_wr} {EXPORT_OF} {alt_vip_cl_vfb_0_mem_master_wr_translator.avalon_anti_master_0};add_interface {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0} {avalon} {master};set_interface_property {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0} {EXPORT_OF} {W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.W9825G6KH_SDRAMController_100MHz_CL3_0.avalon_slave_0} {0};set_module_assignment {interconnect_id.alt_vip_cl_vfb_0.mem_master_rd} {0};set_module_assignment {interconnect_id.alt_vip_cl_vfb_0.mem_master_wr} {1};" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_1_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_1_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="mySystem" as="mm_interconnect_1" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 84 starting:altera_mm_interconnect "submodules/mySystem_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>21</b> modules, <b>61</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>61</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>61</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>61</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.012s/0.014s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>22</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mySystem_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mySystem_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/mySystem_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mySystem_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mySystem_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mySystem_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/mySystem_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mySystem_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/mySystem_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/mySystem_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>mySystem</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 75 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_gen2_0_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 73 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="alt_vip_cl_mixer_0_control_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>alt_vip_cl_mixer_0_control_translator</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 67 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_gen2_0_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 65 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="alt_vip_cl_mixer_0_control_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>alt_vip_cl_mixer_0_control_agent</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 64 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="alt_vip_cl_mixer_0_control_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>alt_vip_cl_mixer_0_control_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 17 starting:altera_merlin_router "submodules/mySystem_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 15 starting:altera_merlin_router "submodules/mySystem_mm_interconnect_1_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 14 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message
       level="Info"
       culprit="W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 13 starting:altera_merlin_demultiplexer "submodules/mySystem_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 11 starting:altera_merlin_multiplexer "submodules/mySystem_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 10 starting:altera_merlin_demultiplexer "submodules/mySystem_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 9 starting:altera_merlin_multiplexer "submodules/mySystem_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 7 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 5 starting:altera_avalon_st_adapter "submodules/mySystem_mm_interconnect_1_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/mySystem_mm_interconnect_1_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 0 starting:error_adapter "submodules/mySystem_mm_interconnect_1_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:18.1:AUTO_DEVICE_FAMILY=Cyclone 10 LP,IRQ_MAP=0:0,NUM_RCVRS=1,SENDER_IRQ_WIDTH=32"
   instancePathKey="mySystem:.:irq_mapper"
   kind="altera_irq_mapper"
   version="18.1"
   name="mySystem_irq_mapper">
  <parameter name="NUM_RCVRS" value="1" />
  <parameter name="IRQ_MAP" value="0:0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 103 starting:altera_irq_mapper "submodules/mySystem_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>mySystem</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:18.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=1,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="mySystem:.:rst_controller"
   kind="altera_reset_controller"
   version="18.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 102 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>mySystem</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_video_input_bridge:18.1:AUTO_DEVICE=10CL016YU484C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=8,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=640,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LEGACY,VIDEO_PROTOCOL_NO=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=640,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LEGACY,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(avalon_streaming:18.1:)"
   instancePathKey="mySystem:.:alt_vip_cl_cvo_0:.:video_in"
   kind="alt_vip_video_input_bridge"
   version="18.1"
   name="mySystem_alt_vip_cl_cvo_0_video_in">
  <parameter name="RESP_SRC_ADDRESS" value="0" />
  <parameter name="MAX_WIDTH" value="1920" />
  <parameter name="MULTI_CONTEXT_SUPPORT" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="DEFAULT_LINE_LENGTH" value="640" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="READY_LATENCY_1" value="1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="DATA_SRC_ADDRESS" value="0" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="RESP_DST_ADDRESS" value="0" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="VIDEO_PROTOCOL_NO" value="1" />
  <parameter name="AUTO_DEVICE" value="10CL016YU484C8G" />
  <parameter name="MAX_HEIGHT" value="1080" />
  <parameter name="VIB_MODE" value="LEGACY" />
  <parameter name="ENABLE_RESOLUTION_CHECK" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_alt_vip_cl_cvo_0_video_in.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge/alt_vip_video_input_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="mySystem_alt_vip_cl_cvo_0" as="video_in" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 101 starting:alt_vip_video_input_bridge "submodules/mySystem_alt_vip_cl_cvo_0_video_in"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Info" culprit="video_in"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_video_input_bridge</b> "<b>video_in</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 99 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="vib_resp0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>vib_resp0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 98 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="vib_cmd0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>vib_cmd0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cvo_scheduler:18.1:CONTEXT_WIDTH=8,DST_WIDTH=8,SRC_WIDTH=8,TASK_WIDTH=8,USE_CONTROL=0"
   instancePathKey="mySystem:.:alt_vip_cl_cvo_0:.:scheduler"
   kind="alt_vip_cvo_scheduler"
   version="18.1"
   name="alt_vip_cvo_scheduler">
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="USE_CONTROL" value="0" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_cvo_scheduler/alt_vip_cvo_scheduler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_alt_vip_cl_cvo_0" as="scheduler" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 102 starting:alt_vip_cvo_scheduler "submodules/alt_vip_cvo_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_cvo_scheduler</b> "<b>scheduler</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_pip_sop_realign:18.1:CONTEXT_WIDTH=8,DST_WIDTH=8,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,PIXEL_WIDTH=24,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="mySystem:.:alt_vip_cl_cvo_0:.:sop_align"
   kind="alt_vip_pip_sop_realign"
   version="18.1"
   name="alt_vip_pip_sop_realign">
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="PIXEL_WIDTH" value="24" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_pip_sop_realign.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_pip_sop_realign/alt_vip_pip_sop_realign_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_alt_vip_cl_cvo_0" as="sop_align" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 101 starting:alt_vip_pip_sop_realign "submodules/alt_vip_pip_sop_realign"</message>
   <message level="Info" culprit="sop_align"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_pip_sop_realign</b> "<b>sop_align</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_cvo_core:18.1:ACCEPT_COLOURS_IN_SEQ=0,ACCEPT_SYNC=0,ANC_LINE=0,AP_LINE=0,BPS=8,CLOCKS_ARE_SAME=0,COLOUR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,COUNT_STEP_IS_PIP_VALUE=0,DST_WIDTH=8,FAMILY=Cyclone 10 LP,FIELD0_ANC_LINE=0,FIELD0_V_BACK_PORCH=0,FIELD0_V_BLANK=0,FIELD0_V_FRONT_PORCH=0,FIELD0_V_RISING_EDGE=0,FIELD0_V_SYNC_LENGTH=0,FIFO_DEPTH=640,F_FALLING_EDGE=0,F_RISING_EDGE=0,GENERATE_SYNC=0,H_ACTIVE_PIXELS=640,H_BACK_PORCH=48,H_BLANK=0,H_FRONT_PORCH=16,H_SYNC_LENGTH=96,INTERLACED=0,LOW_LATENCY=0,NO_OF_CHANNELS=1,NO_OF_MODES=1,NUMBER_OF_COLOUR_PLANES=3,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,STD_WIDTH=1,TASK_WIDTH=8,THRESHOLD=639,UHD_MODE=1,USE_CONTROL=0,USE_EMBEDDED_SYNCS=0,V_ACTIVE_LINES=480,V_BACK_PORCH=31,V_BLANK=0,V_FRONT_PORCH=11,V_SYNC_LENGTH=2"
   instancePathKey="mySystem:.:alt_vip_cl_cvo_0:.:cvo_core"
   kind="alt_vip_cvo_core"
   version="18.1"
   name="alt_vip_cvo_core">
  <parameter name="COUNT_STEP_IS_PIP_VALUE" value="0" />
  <parameter name="FIFO_DEPTH" value="640" />
  <parameter name="BPS" value="8" />
  <parameter name="FIELD0_V_SYNC_LENGTH" value="0" />
  <parameter name="F_FALLING_EDGE" value="0" />
  <parameter name="NO_OF_MODES" value="1" />
  <parameter name="FIELD0_V_BLANK" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="FAMILY" value="Cyclone 10 LP" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="GENERATE_SYNC" value="0" />
  <parameter name="AP_LINE" value="0" />
  <parameter name="V_FRONT_PORCH" value="11" />
  <parameter name="ANC_LINE" value="0" />
  <parameter name="CLOCKS_ARE_SAME" value="0" />
  <parameter name="V_SYNC_LENGTH" value="2" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="F_RISING_EDGE" value="0" />
  <parameter name="FIELD0_ANC_LINE" value="0" />
  <parameter name="H_ACTIVE_PIXELS" value="640" />
  <parameter name="H_SYNC_LENGTH" value="96" />
  <parameter name="H_BLANK" value="0" />
  <parameter name="FIELD0_V_FRONT_PORCH" value="0" />
  <parameter name="USE_CONTROL" value="0" />
  <parameter name="INTERLACED" value="0" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="H_FRONT_PORCH" value="16" />
  <parameter name="STD_WIDTH" value="1" />
  <parameter name="COLOUR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="V_BACK_PORCH" value="31" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="THRESHOLD" value="639" />
  <parameter name="V_BLANK" value="0" />
  <parameter name="LOW_LATENCY" value="0" />
  <parameter name="H_BACK_PORCH" value="48" />
  <parameter name="FIELD0_V_BACK_PORCH" value="0" />
  <parameter name="ACCEPT_COLOURS_IN_SEQ" value="0" />
  <parameter name="USE_EMBEDDED_SYNCS" value="0" />
  <parameter name="V_ACTIVE_LINES" value="480" />
  <parameter name="NO_OF_CHANNELS" value="1" />
  <parameter name="UHD_MODE" value="1" />
  <parameter name="NUMBER_OF_COLOUR_PLANES" value="3" />
  <parameter name="ACCEPT_SYNC" value="0" />
  <parameter name="FIELD0_V_RISING_EDGE" value="0" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_sync_compare.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/alt_vip_cvo_core.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_cvo_core.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/alt_vip_cvo_core/alt_vip_cvo_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_alt_vip_cl_cvo_0" as="cvo_core" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 100 starting:alt_vip_cvo_core "submodules/alt_vip_cvo_core"</message>
   <message level="Info" culprit="cvo_core"><![CDATA["<b>alt_vip_cl_cvo_0</b>" instantiated <b>alt_vip_cvo_core</b> "<b>cvo_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_video_input_bridge_resp:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=640,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=1,MAX_HEIGHT=480,MAX_WIDTH=640,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=FULL,VIDEO_PROTOCOL_NO=1"
   instancePathKey="mySystem:.:alt_vip_cl_mixer_0:.:vib_resp0"
   kind="alt_vip_video_input_bridge_resp"
   version="18.1"
   name="alt_vip_video_input_bridge_resp">
  <parameter name="RESP_SRC_ADDRESS" value="0" />
  <parameter name="MAX_WIDTH" value="640" />
  <parameter name="MULTI_CONTEXT_SUPPORT" value="0" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="DEFAULT_LINE_LENGTH" value="640" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="READY_LATENCY_1" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="DATA_SRC_ADDRESS" value="0" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="RESP_DST_ADDRESS" value="0" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="VIDEO_PROTOCOL_NO" value="1" />
  <parameter name="MAX_HEIGHT" value="480" />
  <parameter name="VIB_MODE" value="FULL" />
  <parameter name="ENABLE_RESOLUTION_CHECK" value="1" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_alt_vip_cl_mixer_0" as="vib_resp0" />
  <instantiator instantiator="mySystem_main_scaler" as="video_in_resp" />
  <instantiator instantiator="mySystem_alt_vip_cl_cvo_0_video_in" as="vid_front" />
  <instantiator instantiator="mySystem_alt_vip_cl_vfb_0_video_in" as="vid_front" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 99 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="vib_resp0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>vib_resp0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_video_input_bridge_cmd:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="mySystem:.:alt_vip_cl_mixer_0:.:vib_cmd0"
   kind="alt_vip_video_input_bridge_cmd"
   version="18.1"
   name="alt_vip_video_input_bridge_cmd">
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="DATA_SRC_ADDRESS" value="0" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_alt_vip_cl_mixer_0" as="vib_cmd0" />
  <instantiator instantiator="mySystem_main_scaler" as="video_in_cmd" />
  <instantiator instantiator="mySystem_alt_vip_cl_cvo_0_video_in" as="vid_back" />
  <instantiator instantiator="mySystem_alt_vip_cl_vfb_0_video_in" as="vid_back" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 98 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="vib_cmd0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>vib_cmd0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_mixer_alpha_merge:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES_IN=3,NUMBER_OF_COLOR_PLANES_OUT=4,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="mySystem:.:alt_vip_cl_mixer_0:.:alpha_merge0"
   kind="alt_vip_mixer_alpha_merge"
   version="18.1"
   name="alt_vip_mixer_alpha_merge">
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES_IN" value="3" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES_OUT" value="4" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mixer_alpha_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_mixer_alpha_merge/alt_vip_mixer_alpha_merge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_alt_vip_cl_mixer_0" as="alpha_merge0" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 97 starting:alt_vip_mixer_alpha_merge "submodules/alt_vip_mixer_alpha_merge"</message>
   <message level="Info" culprit="alpha_merge0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_mixer_alpha_merge</b> "<b>alpha_merge0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_tpg_alg_core:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,COLOR_SPACE=RGB,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,INTERLACING=prog,MAX_HEIGHT=480,MAX_WIDTH=640,OUTPUT_FORMAT=4.4.4,PATTERN=colorbars,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8,UNIFORM_VALUE_BCR=0,UNIFORM_VALUE_GCB=0,UNIFORM_VALUE_RY=0,USE_BACKGROUND_AS_BORDER=0"
   instancePathKey="mySystem:.:alt_vip_cl_mixer_0:.:tpg"
   kind="alt_vip_tpg_alg_core"
   version="18.1"
   name="alt_vip_tpg_alg_core">
  <parameter name="UNIFORM_VALUE_RY" value="0" />
  <parameter name="MAX_WIDTH" value="640" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="COLOR_SPACE" value="RGB" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="INTERLACING" value="prog" />
  <parameter name="UNIFORM_VALUE_BCR" value="0" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="OUTPUT_FORMAT" value="4.4.4" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="PATTERN" value="colorbars" />
  <parameter name="USE_BACKGROUND_AS_BORDER" value="0" />
  <parameter name="MAX_HEIGHT" value="480" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="UNIFORM_VALUE_GCB" value="0" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_alg_core/alt_vip_tpg_alg_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_alt_vip_cl_mixer_0" as="tpg" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 96 starting:alt_vip_tpg_alg_core "submodules/alt_vip_tpg_alg_core"</message>
   <message level="Info" culprit="tpg"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_tpg_alg_core</b> "<b>tpg</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_mix_alg_core:18.1:ALPHA_ENABLE=0,ALPHA_STREAM_ENABLE0=0,ALPHA_STREAM_ENABLE1=0,ALPHA_STREAM_ENABLE10=0,ALPHA_STREAM_ENABLE11=0,ALPHA_STREAM_ENABLE12=0,ALPHA_STREAM_ENABLE13=0,ALPHA_STREAM_ENABLE14=0,ALPHA_STREAM_ENABLE15=0,ALPHA_STREAM_ENABLE16=0,ALPHA_STREAM_ENABLE17=0,ALPHA_STREAM_ENABLE18=0,ALPHA_STREAM_ENABLE19=0,ALPHA_STREAM_ENABLE2=0,ALPHA_STREAM_ENABLE3=0,ALPHA_STREAM_ENABLE4=0,ALPHA_STREAM_ENABLE5=0,ALPHA_STREAM_ENABLE6=0,ALPHA_STREAM_ENABLE7=0,ALPHA_STREAM_ENABLE8=0,ALPHA_STREAM_ENABLE9=0,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_PIPELINE_STAGES=0,DATA_SRC_ADDRESS=2,DST_WIDTH=8,LAYER_POSITION_ENABLE=0,MAX_HEIGHT=480,MAX_WIDTH=640,NO_OF_INPUTS=1,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="mySystem:.:alt_vip_cl_mixer_0:.:mixer_core"
   kind="alt_vip_mix_alg_core"
   version="18.1"
   name="alt_vip_mix_alg_core">
  <parameter name="ALPHA_STREAM_ENABLE13" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE12" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE11" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE10" value="0" />
  <parameter name="NO_OF_INPUTS" value="1" />
  <parameter name="ALPHA_STREAM_ENABLE17" value="0" />
  <parameter name="MAX_WIDTH" value="640" />
  <parameter name="ALPHA_STREAM_ENABLE16" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE15" value="0" />
  <parameter name="LAYER_POSITION_ENABLE" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE14" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE19" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE18" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="ALPHA_ENABLE" value="0" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="MAX_HEIGHT" value="480" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <parameter name="ALPHA_STREAM_ENABLE7" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE8" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE5" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE6" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE3" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE4" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE1" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE2" value="0" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="DATA_PIPELINE_STAGES" value="0" />
  <parameter name="ALPHA_STREAM_ENABLE9" value="0" />
  <parameter name="DATA_SRC_ADDRESS" value="2" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="ALPHA_STREAM_ENABLE0" value="0" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_blend.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_switch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_align.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_blend.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_switch.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_mix_alg_core/alt_vip_mix_alg_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_alt_vip_cl_mixer_0" as="mixer_core" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 95 starting:alt_vip_mix_alg_core "submodules/alt_vip_mix_alg_core"</message>
   <message level="Info" culprit="mixer_core"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_mix_alg_core</b> "<b>mixer_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_video_output_bridge:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,LOW_LATENCY_COMMAND_MODE=0,MULTI_CONTEXT_SUPPORT=0,NO_CONCATENATION=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,SOP_PRE_ALIGNED=0,SRC_WIDTH=8,TASK_WIDTH=8,TYPE_11_SUPPORT=0,VIDEO_PROTOCOL_NO=1"
   instancePathKey="mySystem:.:alt_vip_cl_mixer_0:.:vob"
   kind="alt_vip_video_output_bridge"
   version="18.1"
   name="alt_vip_video_output_bridge">
  <parameter name="LOW_LATENCY_COMMAND_MODE" value="0" />
  <parameter name="SOP_PRE_ALIGNED" value="0" />
  <parameter name="MULTI_CONTEXT_SUPPORT" value="0" />
  <parameter name="NO_CONCATENATION" value="0" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="READY_LATENCY_1" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="TYPE_11_SUPPORT" value="0" />
  <parameter name="VIDEO_PROTOCOL_NO" value="1" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_output_bridge/alt_vip_video_output_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_alt_vip_cl_mixer_0" as="vob" />
  <instantiator instantiator="mySystem_alt_vip_cl_tpg_0" as="video_out" />
  <instantiator instantiator="mySystem_alt_vip_cl_vfb_0" as="video_out" />
  <instantiator instantiator="mySystem_main_scaler" as="video_out" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 94 starting:alt_vip_video_output_bridge "submodules/alt_vip_video_output_bridge"</message>
   <message level="Info" culprit="vob"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_output_bridge</b> "<b>vob</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_mix_scheduler:18.1:ALPHA_ENABLE=0,CONTEXT_WIDTH=8,DST_WIDTH=8,FRAME_HEIGHT=480,FRAME_WIDTH=640,LAYER_POSITION_ENABLE=0,LIMITED_READBACK=0,LOW_LATENCY_MODE=0,NO_OF_INPUTS=1,PIPELINE_READY=0,RUNTIME_CONTROL=1,SRC_WIDTH=8,TASK_WIDTH=8,UNIFORM_VALUE_BCR=0,UNIFORM_VALUE_GCB=0,UNIFORM_VALUE_RY=0,USER_PACKETS_SUPPORTED=0"
   instancePathKey="mySystem:.:alt_vip_cl_mixer_0:.:scheduler"
   kind="alt_vip_mix_scheduler"
   version="18.1"
   name="alt_vip_mix_scheduler">
  <parameter name="RUNTIME_CONTROL" value="1" />
  <parameter name="USER_PACKETS_SUPPORTED" value="0" />
  <parameter name="UNIFORM_VALUE_RY" value="0" />
  <parameter name="NO_OF_INPUTS" value="1" />
  <parameter name="FRAME_HEIGHT" value="480" />
  <parameter name="LAYER_POSITION_ENABLE" value="0" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="UNIFORM_VALUE_BCR" value="0" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="ALPHA_ENABLE" value="0" />
  <parameter name="FRAME_WIDTH" value="640" />
  <parameter name="LOW_LATENCY_MODE" value="0" />
  <parameter name="UNIFORM_VALUE_GCB" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="LIMITED_READBACK" value="0" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_mix_scheduler/alt_vip_mix_scheduler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_alt_vip_cl_mixer_0" as="scheduler" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 93 starting:alt_vip_mix_scheduler "submodules/alt_vip_mix_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_mix_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_message_sink_terminator:18.1:CONTEXT_WIDTH=8,DATA_WIDTH=32,DST_WIDTH=8,SRC_WIDTH=8,TASK_WIDTH=8,USER_WIDTH=0"
   instancePathKey="mySystem:.:alt_vip_cl_mixer_0:.:cmd_mux_term"
   kind="alt_vip_message_sink_terminator"
   version="18.1"
   name="alt_vip_message_sink_terminator">
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="USER_WIDTH" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_message_sink_terminator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_message_sink_terminator/alt_vip_message_sink_terminator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_alt_vip_cl_mixer_0" as="cmd_mux_term" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 92 starting:alt_vip_message_sink_terminator "submodules/alt_vip_message_sink_terminator"</message>
   <message level="Info" culprit="cmd_mux_term"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_message_sink_terminator</b> "<b>cmd_mux_term</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_tpg_multi_scheduler:18.1:BITS_PER_SYMBOL=8,CORE_SUBSAMP_0=0,CORE_SUBSAMP_1=0,CORE_SUBSAMP_10=0,CORE_SUBSAMP_11=0,CORE_SUBSAMP_12=0,CORE_SUBSAMP_13=0,CORE_SUBSAMP_14=0,CORE_SUBSAMP_15=0,CORE_SUBSAMP_2=0,CORE_SUBSAMP_3=0,CORE_SUBSAMP_4=0,CORE_SUBSAMP_5=0,CORE_SUBSAMP_6=0,CORE_SUBSAMP_7=0,CORE_SUBSAMP_8=0,CORE_SUBSAMP_9=0,CORE_TYPE_0=0,CORE_TYPE_1=0,CORE_TYPE_10=0,CORE_TYPE_11=0,CORE_TYPE_12=0,CORE_TYPE_13=0,CORE_TYPE_14=0,CORE_TYPE_15=0,CORE_TYPE_2=0,CORE_TYPE_3=0,CORE_TYPE_4=0,CORE_TYPE_5=0,CORE_TYPE_6=0,CORE_TYPE_7=0,CORE_TYPE_8=0,CORE_TYPE_9=0,DEFAULT_BOARDER=1,DEFAULT_B_CR=16,DEFAULT_G_CB=16,DEFAULT_INTERLACE=PROGRESSIVE,DEFAULT_R_Y=16,LIMITED_READBACK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,NUM_CORES=1,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,RUNTIME_CONTROL=0"
   instancePathKey="mySystem:.:alt_vip_cl_tpg_0:.:scheduler"
   kind="alt_vip_tpg_multi_scheduler"
   version="18.1"
   name="mySystem_alt_vip_cl_tpg_0_scheduler">
  <parameter name="RUNTIME_CONTROL" value="0" />
  <parameter name="MAX_WIDTH" value="1920" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="CORE_SUBSAMP_0" value="0" />
  <parameter name="CORE_SUBSAMP_1" value="0" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="CORE_SUBSAMP_2" value="0" />
  <parameter name="DEFAULT_R_Y" value="16" />
  <parameter name="CORE_SUBSAMP_3" value="0" />
  <parameter name="CORE_SUBSAMP_4" value="0" />
  <parameter name="CORE_SUBSAMP_5" value="0" />
  <parameter name="MAX_HEIGHT" value="1080" />
  <parameter name="CORE_SUBSAMP_6" value="0" />
  <parameter name="CORE_SUBSAMP_7" value="0" />
  <parameter name="CORE_SUBSAMP_8" value="0" />
  <parameter name="CORE_SUBSAMP_9" value="0" />
  <parameter name="LIMITED_READBACK" value="0" />
  <parameter name="CORE_TYPE_9" value="0" />
  <parameter name="CORE_TYPE_5" value="0" />
  <parameter name="CORE_TYPE_14" value="0" />
  <parameter name="CORE_TYPE_6" value="0" />
  <parameter name="CORE_TYPE_15" value="0" />
  <parameter name="CORE_TYPE_7" value="0" />
  <parameter name="CORE_TYPE_8" value="0" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="CORE_TYPE_10" value="0" />
  <parameter name="CORE_TYPE_11" value="0" />
  <parameter name="CORE_TYPE_12" value="0" />
  <parameter name="CORE_TYPE_13" value="0" />
  <parameter name="DEFAULT_INTERLACE" value="PROGRESSIVE" />
  <parameter name="CORE_SUBSAMP_15" value="0" />
  <parameter name="CORE_SUBSAMP_14" value="0" />
  <parameter name="DEFAULT_G_CB" value="16" />
  <parameter name="CORE_SUBSAMP_13" value="0" />
  <parameter name="CORE_SUBSAMP_12" value="0" />
  <parameter name="CORE_SUBSAMP_11" value="0" />
  <parameter name="CORE_SUBSAMP_10" value="0" />
  <parameter name="NUM_CORES" value="1" />
  <parameter name="DEFAULT_BOARDER" value="1" />
  <parameter name="CORE_TYPE_1" value="0" />
  <parameter name="CORE_TYPE_2" value="0" />
  <parameter name="CORE_TYPE_3" value="0" />
  <parameter name="CORE_TYPE_4" value="0" />
  <parameter name="DEFAULT_B_CR" value="16" />
  <parameter name="CORE_TYPE_0" value="0" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_tpg_multi_scheduler.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_alt_vip_cl_tpg_0_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_tpg_multi_scheduler/alt_vip_tpg_multi_scheduler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_alt_vip_cl_tpg_0" as="scheduler" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 90 starting:alt_vip_tpg_multi_scheduler "submodules/mySystem_alt_vip_cl_tpg_0_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>alt_vip_cl_tpg_0</b>" instantiated <b>alt_vip_tpg_multi_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_tpg_bars_alg_core:18.1:BITS_PER_SYMBOL=8,BW_ONLY=0,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,GREYSCALE=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,NUMBER_OF_COLOR_PLANES=3,PATTERN=COLOUR_BARS,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SOURCE_ID=0,SRC_WIDTH=8,TASK_WIDTH=8,TPG_CS=RGB_444"
   instancePathKey="mySystem:.:alt_vip_cl_tpg_0:.:core_0"
   kind="alt_vip_tpg_bars_alg_core"
   version="18.1"
   name="alt_vip_tpg_bars_alg_core">
  <parameter name="SOURCE_ID" value="0" />
  <parameter name="TPG_CS" value="RGB_444" />
  <parameter name="MAX_WIDTH" value="1920" />
  <parameter name="BW_ONLY" value="0" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="GREYSCALE" value="0" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="PATTERN" value="COLOUR_BARS" />
  <parameter name="MAX_HEIGHT" value="1080" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_tpg_bars_alg_core/alt_vip_tpg_bars_alg_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_alt_vip_cl_tpg_0" as="core_0" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 89 starting:alt_vip_tpg_bars_alg_core "submodules/alt_vip_tpg_bars_alg_core"</message>
   <message level="Info" culprit="core_0"><![CDATA["<b>alt_vip_cl_tpg_0</b>" instantiated <b>alt_vip_tpg_bars_alg_core</b> "<b>core_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_video_input_bridge:18.1:AUTO_DEVICE=10CL016YU484C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=8,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=640,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LITE,VIDEO_PROTOCOL_NO=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(alt_vip_video_input_bridge_resp:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DEFAULT_LINE_LENGTH=640,DST_WIDTH=8,ENABLE_RESOLUTION_CHECK=0,MAX_HEIGHT=1080,MAX_WIDTH=1920,MULTI_CONTEXT_SUPPORT=0,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,READY_LATENCY_1=1,RESP_DST_ADDRESS=0,RESP_SRC_ADDRESS=0,SRC_WIDTH=8,TASK_WIDTH=8,VIB_MODE=LITE,VIDEO_PROTOCOL_NO=1)(alt_vip_video_input_bridge_cmd:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DATA_SRC_ADDRESS=0,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIPELINE_READY=0,PIXELS_IN_PARALLEL=1,SRC_WIDTH=8,TASK_WIDTH=8)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(avalon_streaming:18.1:)"
   instancePathKey="mySystem:.:alt_vip_cl_vfb_0:.:video_in"
   kind="alt_vip_video_input_bridge"
   version="18.1"
   name="mySystem_alt_vip_cl_vfb_0_video_in">
  <parameter name="RESP_SRC_ADDRESS" value="0" />
  <parameter name="MAX_WIDTH" value="1920" />
  <parameter name="MULTI_CONTEXT_SUPPORT" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="DEFAULT_LINE_LENGTH" value="640" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="READY_LATENCY_1" value="1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="DATA_SRC_ADDRESS" value="0" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="RESP_DST_ADDRESS" value="0" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="VIDEO_PROTOCOL_NO" value="1" />
  <parameter name="AUTO_DEVICE" value="10CL016YU484C8G" />
  <parameter name="MAX_HEIGHT" value="1080" />
  <parameter name="VIB_MODE" value="LITE" />
  <parameter name="ENABLE_RESOLUTION_CHECK" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_alt_vip_cl_vfb_0_video_in.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge/alt_vip_video_input_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_resp/alt_vip_video_input_bridge_resp_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_video_input_bridge_cmd/alt_vip_video_input_bridge_cmd_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="mySystem_alt_vip_cl_vfb_0" as="video_in" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 88 starting:alt_vip_video_input_bridge "submodules/mySystem_alt_vip_cl_vfb_0_video_in"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_resp</b> "<b>submodules/alt_vip_video_input_bridge_resp</b>"]]></message>
   <message level="Debug" culprit="video_in"><![CDATA["<b>video_in</b>" reuses <b>alt_vip_video_input_bridge_cmd</b> "<b>submodules/alt_vip_video_input_bridge_cmd</b>"]]></message>
   <message level="Info" culprit="video_in"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_video_input_bridge</b> "<b>video_in</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 99 starting:alt_vip_video_input_bridge_resp "submodules/alt_vip_video_input_bridge_resp"</message>
   <message level="Info" culprit="vib_resp0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_input_bridge_resp</b> "<b>vib_resp0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Debug" culprit="mySystem">queue size: 98 starting:alt_vip_video_input_bridge_cmd "submodules/alt_vip_video_input_bridge_cmd"</message>
   <message level="Info" culprit="vib_cmd0"><![CDATA["<b>alt_vip_cl_mixer_0</b>" instantiated <b>alt_vip_video_input_bridge_cmd</b> "<b>vib_cmd0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_vfb_wr_ctrl:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,MAX_HEIGHT=480,MAX_SYMBOLS_IN_ANC_PACKET=12,MAX_WIDTH=640,NUMBER_OF_COLOR_PLANES=3,PIXELS_IN_PARALLEL=1,PRIORITIZE_FMAX=0,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="mySystem:.:alt_vip_cl_vfb_0:.:wr_ctrl"
   kind="alt_vip_vfb_wr_ctrl"
   version="18.1"
   name="alt_vip_vfb_wr_ctrl">
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="MAX_WIDTH" value="640" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="MAX_SYMBOLS_IN_ANC_PACKET" value="12" />
  <parameter name="MAX_HEIGHT" value="480" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="PRIORITIZE_FMAX" value="0" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_wr_ctrl/alt_vip_vfb_wr_ctrl_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_alt_vip_cl_vfb_0" as="wr_ctrl" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 89 starting:alt_vip_vfb_wr_ctrl "submodules/alt_vip_vfb_wr_ctrl"</message>
   <message level="Info" culprit="wr_ctrl"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_vfb_wr_ctrl</b> "<b>wr_ctrl</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_packet_transfer:18.1:BURST_ALIGNMENT=1,BURST_TARGET_READ=8,BURST_TARGET_WRITE=32,CLOCKS_ARE_SEPARATE=1,COMB_OUTPUT_READ=0,COMB_OUTPUT_WRITE=0,CONTEXT_BUFFER_RATIO_READ=4,CONTEXT_BUFFER_RATIO_WRITE=2,CONTEXT_WIDTH=8,DATA_WIDTH=24,DOUT_MAX_DESTINATION_ID_NUM_READ=32,DOUT_SOURCE_ID_READ=0,DST_WIDTH=8,ELEMENTS_IN_PARALLEL=1,ENABLE_ADV_SETTING_READ=0,ENABLE_ADV_SETTING_WRITE=0,ENABLE_COMMAND_BUFFER_READ=0,ENABLE_MANY_COMMAND_READ=0,ENABLE_MANY_COMMAND_WRITE=0,ENABLE_MM_OUTPUT_REGISTER=1,ENABLE_PERIOD_MODE_READ=0,ENABLE_PERIOD_MODE_WRITE=0,FAMILY=Cyclone 10 LP,LOGIC_ONLY_SCFIFO_READ=1,MAX_CONTEXT_NUMBER_READ=1,MAX_CONTEXT_NUMBER_WRITE=1,MAX_PACKET_NUM_WRITE=1,MAX_PACKET_SIZE_READ=8192,MAX_PACKET_SIZE_WRITE=307200,MEM_ADDR_WIDTH=32,MEM_PORT_WIDTH=32,MM_MSG_QUEUE_DEPTH_READ=8,OUTPUT_MSG_QUEUE_DEPTH_READ=4,PIPELINE_READY_READ=0,PIPELINE_READY_WRITE=0,PREFETCH_THRESHOLD_READ=1,READ_ENABLE=0,RESPONSE_DETINATION_ID_WRITE=0,RESPONSE_SOURCE_ID_WRITE=0,SRC_WIDTH=8,SUPPORT_BEATS_OVERFLOW_PRETECTION=0,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,USE_RESPONSE_WRITE=0,WRITE_ENABLE=1,WRITE_HAS_PRIORITY=1"
   instancePathKey="mySystem:.:alt_vip_cl_vfb_0:.:pkt_trans_wr"
   kind="alt_vip_packet_transfer"
   version="18.1"
   name="alt_vip_packet_transfer">
  <parameter name="CLOCKS_ARE_SEPARATE" value="1" />
  <parameter name="MAX_CONTEXT_NUMBER_WRITE" value="1" />
  <parameter name="CONTEXT_BUFFER_RATIO_READ" value="4" />
  <parameter name="MAX_PACKET_SIZE_READ" value="8192" />
  <parameter name="ENABLE_MM_OUTPUT_REGISTER" value="1" />
  <parameter name="RESPONSE_DETINATION_ID_WRITE" value="0" />
  <parameter name="RESPONSE_SOURCE_ID_WRITE" value="0" />
  <parameter name="WRITE_ENABLE" value="1" />
  <parameter name="BURST_ALIGNMENT" value="1" />
  <parameter name="ENABLE_MANY_COMMAND_WRITE" value="0" />
  <parameter name="FAMILY" value="Cyclone 10 LP" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="LOGIC_ONLY_SCFIFO_READ" value="1" />
  <parameter name="DOUT_MAX_DESTINATION_ID_NUM_READ" value="32" />
  <parameter name="ENABLE_ADV_SETTING_READ" value="0" />
  <parameter name="DATA_WIDTH" value="24" />
  <parameter name="USE_RESPONSE_WRITE" value="0" />
  <parameter name="PIPELINE_READY_READ" value="0" />
  <parameter name="READ_ENABLE" value="0" />
  <parameter name="ENABLE_PERIOD_MODE_READ" value="0" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="BURST_TARGET_WRITE" value="32" />
  <parameter name="MEM_ADDR_WIDTH" value="32" />
  <parameter name="SUPPORT_BEATS_OVERFLOW_PRETECTION" value="0" />
  <parameter name="DOUT_SOURCE_ID_READ" value="0" />
  <parameter name="COMB_OUTPUT_WRITE" value="0" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="COMB_OUTPUT_READ" value="0" />
  <parameter name="PIPELINE_READY_WRITE" value="0" />
  <parameter name="MEM_PORT_WIDTH" value="32" />
  <parameter name="CONTEXT_BUFFER_RATIO_WRITE" value="2" />
  <parameter name="MM_MSG_QUEUE_DEPTH_READ" value="8" />
  <parameter name="WRITE_HAS_PRIORITY" value="1" />
  <parameter name="ENABLE_COMMAND_BUFFER_READ" value="0" />
  <parameter name="PREFETCH_THRESHOLD_READ" value="1" />
  <parameter name="BURST_TARGET_READ" value="8" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="ELEMENTS_IN_PARALLEL" value="1" />
  <parameter name="OUTPUT_MSG_QUEUE_DEPTH_READ" value="4" />
  <parameter name="ENABLE_PERIOD_MODE_WRITE" value="0" />
  <parameter name="MAX_CONTEXT_NUMBER_READ" value="1" />
  <parameter name="SYMBOLS_IN_SEQ" value="1" />
  <parameter name="MAX_PACKET_SIZE_WRITE" value="307200" />
  <parameter name="ENABLE_ADV_SETTING_WRITE" value="0" />
  <parameter name="ENABLE_MANY_COMMAND_READ" value="0" />
  <parameter name="MAX_PACKET_NUM_WRITE" value="1" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/alt_vip_packet_transfer.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_packet_transfer/alt_vip_packet_transfer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mySystem_alt_vip_cl_vfb_0"
     as="pkt_trans_wr,pkt_trans_rd" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 88 starting:alt_vip_packet_transfer "submodules/alt_vip_packet_transfer"</message>
   <message level="Info" culprit="pkt_trans_wr"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_packet_transfer</b> "<b>pkt_trans_wr</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_vfb_rd_ctrl:18.1:BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DST_WIDTH=8,NUMBER_OF_COLOR_PLANES=3,PIXELS_IN_PARALLEL=1,PRIORITIZE_FMAX=0,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="mySystem:.:alt_vip_cl_vfb_0:.:rd_ctrl"
   kind="alt_vip_vfb_rd_ctrl"
   version="18.1"
   name="alt_vip_vfb_rd_ctrl">
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="PRIORITIZE_FMAX" value="0" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="DST_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_rd_ctrl/alt_vip_vfb_rd_ctrl_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_alt_vip_cl_vfb_0" as="rd_ctrl" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 87 starting:alt_vip_vfb_rd_ctrl "submodules/alt_vip_vfb_rd_ctrl"</message>
   <message level="Info" culprit="rd_ctrl"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_vfb_rd_ctrl</b> "<b>rd_ctrl</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_vfb_sync_ctrl:18.1:ANC_BUFFER_LENGTH=128,CONTEXT_WIDTH=8,CONTROLLED_DROP_REPEAT=0,DROP_FRAMES=0,DROP_INVALID_FIELDS=0,DROP_REPEAT_USER=0,DST_WIDTH=8,FRAME_BUFFER_LENGTH=921600,INTERLACED_SUPPORT=0,IS_FRAME_READER=0,IS_FRAME_WRITER=0,IS_SYNC_MASTER=0,IS_SYNC_SLAVE=0,MAX_HEIGHT=480,MAX_SYMBOLS_PER_PACKET=12,MAX_WIDTH=640,MEM_BASE_ADDR=0,MULTI_FRAME_DELAY=1,NUM_BUFFERS=2,READER_RUNTIME_CONTROL=0,REPEAT_FRAMES=0,SRC_WIDTH=8,TASK_WIDTH=8,USER_PACKETS_MAX_STORAGE=0,WRITER_RUNTIME_CONTROL=0"
   instancePathKey="mySystem:.:alt_vip_cl_vfb_0:.:sync_ctrl"
   kind="alt_vip_vfb_sync_ctrl"
   version="18.1"
   name="alt_vip_vfb_sync_ctrl">
  <parameter name="READER_RUNTIME_CONTROL" value="0" />
  <parameter name="MAX_WIDTH" value="640" />
  <parameter name="USER_PACKETS_MAX_STORAGE" value="0" />
  <parameter name="IS_FRAME_READER" value="0" />
  <parameter name="INTERLACED_SUPPORT" value="0" />
  <parameter name="DROP_INVALID_FIELDS" value="0" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="IS_SYNC_SLAVE" value="0" />
  <parameter name="MAX_HEIGHT" value="480" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="FRAME_BUFFER_LENGTH" value="921600" />
  <parameter name="MAX_SYMBOLS_PER_PACKET" value="12" />
  <parameter name="IS_SYNC_MASTER" value="0" />
  <parameter name="NUM_BUFFERS" value="2" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="MULTI_FRAME_DELAY" value="1" />
  <parameter name="ANC_BUFFER_LENGTH" value="128" />
  <parameter name="CONTROLLED_DROP_REPEAT" value="0" />
  <parameter name="REPEAT_FRAMES" value="0" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="DROP_FRAMES" value="0" />
  <parameter name="MEM_BASE_ADDR" value="0" />
  <parameter name="WRITER_RUNTIME_CONTROL" value="0" />
  <parameter name="DROP_REPEAT_USER" value="0" />
  <parameter name="IS_FRAME_WRITER" value="0" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_vfb_sync_ctrl/alt_vip_vfb_sync_ctrl_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_alt_vip_cl_vfb_0" as="sync_ctrl" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 84 starting:alt_vip_vfb_sync_ctrl "submodules/alt_vip_vfb_sync_ctrl"</message>
   <message level="Info" culprit="sync_ctrl"><![CDATA["<b>alt_vip_cl_vfb_0</b>" instantiated <b>alt_vip_vfb_sync_ctrl</b> "<b>sync_ctrl</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_line_buffer:18.1:CONTEXT_WIDTH=8,CONVERT_TO_1_PIP=0,DST_WIDTH=8,ENABLE_FIFOS=0,ENABLE_PIPELINE_REG=0,ENABLE_RECEIVE_ONLY_CMD=0,FAMILY=Cyclone 10 LP,FIFO_SIZE=4,KERNEL_CENTER_0=0,KERNEL_CENTER_1=3,KERNEL_CENTER_2=3,KERNEL_CENTER_3=3,KERNEL_CENTER_4=3,KERNEL_CENTER_5=3,KERNEL_CENTER_6=3,KERNEL_CENTER_7=3,KERNEL_SIZE_0=1,KERNEL_SIZE_1=8,KERNEL_SIZE_2=8,KERNEL_SIZE_3=8,KERNEL_SIZE_4=8,KERNEL_SIZE_5=8,KERNEL_SIZE_6=8,KERNEL_SIZE_7=8,KERNEL_START_1=0,KERNEL_START_2=0,KERNEL_START_3=0,KERNEL_START_4=0,KERNEL_START_5=0,KERNEL_START_6=0,KERNEL_START_7=0,MAX_LINE_LENGTH=1920,MODE=RATE_MATCHING,OUTPUT_MUX_SEL=OLD,OUTPUT_OPTION=UNPIPELINED,OUTPUT_PORTS=1,PIXELS_IN_PARALLEL=1,PIXEL_WIDTH=24,SOURCE_ADDRESS=0,SRC_WIDTH=8,SYMBOLS_IN_SEQ=1,TASK_WIDTH=8,TRACK_LINE_LENGTH=1"
   instancePathKey="mySystem:.:main_scaler:.:line_buffer"
   kind="alt_vip_line_buffer"
   version="18.1"
   name="alt_vip_line_buffer">
  <parameter name="OUTPUT_PORTS" value="1" />
  <parameter name="SOURCE_ADDRESS" value="0" />
  <parameter name="TRACK_LINE_LENGTH" value="1" />
  <parameter name="FIFO_SIZE" value="4" />
  <parameter name="KERNEL_SIZE_2" value="8" />
  <parameter name="KERNEL_SIZE_3" value="8" />
  <parameter name="OUTPUT_MUX_SEL" value="OLD" />
  <parameter name="KERNEL_SIZE_0" value="1" />
  <parameter name="MODE" value="RATE_MATCHING" />
  <parameter name="KERNEL_SIZE_1" value="8" />
  <parameter name="KERNEL_SIZE_6" value="8" />
  <parameter name="KERNEL_SIZE_7" value="8" />
  <parameter name="KERNEL_SIZE_4" value="8" />
  <parameter name="ENABLE_PIPELINE_REG" value="0" />
  <parameter name="KERNEL_SIZE_5" value="8" />
  <parameter name="PIXELS_IN_PARALLEL" value="1" />
  <parameter name="PIXEL_WIDTH" value="24" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="FAMILY" value="Cyclone 10 LP" />
  <parameter name="ENABLE_FIFOS" value="0" />
  <parameter name="CONVERT_TO_1_PIP" value="0" />
  <parameter name="ENABLE_RECEIVE_ONLY_CMD" value="0" />
  <parameter name="KERNEL_CENTER_5" value="3" />
  <parameter name="KERNEL_CENTER_4" value="3" />
  <parameter name="KERNEL_CENTER_7" value="3" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="KERNEL_CENTER_6" value="3" />
  <parameter name="KERNEL_CENTER_1" value="3" />
  <parameter name="KERNEL_CENTER_0" value="0" />
  <parameter name="KERNEL_CENTER_3" value="3" />
  <parameter name="KERNEL_CENTER_2" value="3" />
  <parameter name="OUTPUT_OPTION" value="UNPIPELINED" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="KERNEL_START_2" value="0" />
  <parameter name="KERNEL_START_1" value="0" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="KERNEL_START_6" value="0" />
  <parameter name="KERNEL_START_5" value="0" />
  <parameter name="KERNEL_START_4" value="0" />
  <parameter name="KERNEL_START_3" value="0" />
  <parameter name="SYMBOLS_IN_SEQ" value="1" />
  <parameter name="KERNEL_START_7" value="0" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_line_buffer_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_line_buffer_mem_block.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_line_buffer_multicaster.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_line_buffer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/utility/alt_vip_line_buffer/alt_vip_line_buffer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_main_scaler" as="line_buffer" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 81 starting:alt_vip_line_buffer "submodules/alt_vip_line_buffer"</message>
   <message level="Info" culprit="line_buffer"><![CDATA["<b>main_scaler</b>" instantiated <b>alt_vip_line_buffer</b> "<b>line_buffer</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_scaler_scheduler:18.1:ALGORITHM=NEAREST_NEIGHBOUR,ARE_IDENTICAL=0,DEFAULT_EDGE_THRESH=7,H_BANKS=1,H_COEFF_WIDTH=1,H_PHASE_BITS=1,H_TAPS=1,LIMITED_READBACK=1,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=1920,MAX_OUT_HEIGHT=480,MAX_OUT_WIDTH=640,NO_BLANKING=0,PIPELINE_READY=0,RUNTIME_CONTROL=1,SEPARATE_V_H_CORE=0,USER_PACKET_FIFO_DEPTH=0,USER_PACKET_SUPPORT=DISCARD,V_BANKS=1,V_COEFF_WIDTH=1,V_PHASE_BITS=1,V_TAPS=1"
   instancePathKey="mySystem:.:main_scaler:.:scheduler"
   kind="alt_vip_scaler_scheduler"
   version="18.1"
   name="alt_vip_scaler_scheduler">
  <parameter name="V_COEFF_WIDTH" value="1" />
  <parameter name="USER_PACKET_SUPPORT" value="DISCARD" />
  <parameter name="DEFAULT_EDGE_THRESH" value="7" />
  <parameter name="MAX_OUT_WIDTH" value="640" />
  <parameter name="RUNTIME_CONTROL" value="1" />
  <parameter name="H_COEFF_WIDTH" value="1" />
  <parameter name="SEPARATE_V_H_CORE" value="0" />
  <parameter name="ARE_IDENTICAL" value="0" />
  <parameter name="ALGORITHM" value="NEAREST_NEIGHBOUR" />
  <parameter name="PIPELINE_READY" value="0" />
  <parameter name="LOAD_AT_RUNTIME" value="0" />
  <parameter name="MAX_IN_WIDTH" value="1920" />
  <parameter name="H_PHASE_BITS" value="1" />
  <parameter name="NO_BLANKING" value="0" />
  <parameter name="USER_PACKET_FIFO_DEPTH" value="0" />
  <parameter name="MAX_OUT_HEIGHT" value="480" />
  <parameter name="H_TAPS" value="1" />
  <parameter name="MAX_IN_HEIGHT" value="1080" />
  <parameter name="V_BANKS" value="1" />
  <parameter name="V_PHASE_BITS" value="1" />
  <parameter name="V_TAPS" value="1" />
  <parameter name="H_BANKS" value="1" />
  <parameter name="LIMITED_READBACK" value="1" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_scheduler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_scheduler.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/schedulers/alt_vip_scaler_scheduler/alt_vip_scaler_scheduler_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_main_scaler" as="scheduler" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 80 starting:alt_vip_scaler_scheduler "submodules/alt_vip_scaler_scheduler"</message>
   <message level="Info" culprit="scheduler"><![CDATA["<b>main_scaler</b>" instantiated <b>alt_vip_scaler_scheduler</b> "<b>scheduler</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_scaler_kernel_creator:18.1:ALGORITHM=BILINEAR,CONTEXT_WIDTH=8,DST_WIDTH=8,EXTRA_PIPELINE_REG=0,FIXED_SIZE=0,FRAC_BITS_H=1,FRAC_BITS_W=1,IS_422=0,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=1920,MAX_OUT_HEIGHT=480,MAX_OUT_WIDTH=640,PARTIAL_LINE_SCALING=0,RESP_SRC_ADDR=0,SRC_WIDTH=8,TASK_WIDTH=8"
   instancePathKey="mySystem:.:main_scaler:.:kernel_creator"
   kind="alt_vip_scaler_kernel_creator"
   version="18.1"
   name="alt_vip_scaler_kernel_creator">
  <parameter name="PARTIAL_LINE_SCALING" value="0" />
  <parameter name="MAX_OUT_WIDTH" value="640" />
  <parameter name="ALGORITHM" value="BILINEAR" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="MAX_IN_WIDTH" value="1920" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="IS_422" value="0" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="FRAC_BITS_W" value="1" />
  <parameter name="FIXED_SIZE" value="0" />
  <parameter name="MAX_OUT_HEIGHT" value="480" />
  <parameter name="FRAC_BITS_H" value="1" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="MAX_IN_HEIGHT" value="1080" />
  <parameter name="EXTRA_PIPELINE_REG" value="0" />
  <parameter name="RESP_SRC_ADDR" value="0" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_step.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_div.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator_non_nn.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_kernel_creator.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_kernel_creator/alt_vip_scaler_kernel_creator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_main_scaler" as="kernel_creator" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 79 starting:alt_vip_scaler_kernel_creator "submodules/alt_vip_scaler_kernel_creator"</message>
   <message level="Info" culprit="kernel_creator"><![CDATA["<b>main_scaler</b>" instantiated <b>alt_vip_scaler_kernel_creator</b> "<b>kernel_creator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_vip_scaler_alg_core:18.1:ALGORITHM_NAME=NEAREST_NEIGHBOUR,ARE_IDENTICAL=0,BITS_PER_SYMBOL=8,COLOR_PLANES_ARE_IN_PARALLEL=1,CONTEXT_WIDTH=8,DOUT_SRC_ADDRESS=0,DST_WIDTH=8,EXTRA_PIPELINE_REG=1,FAMILY=Cyclone 10 LP,H_BANKS=1,H_COEFF_FILE=&lt;enter file name (including full path)&gt;,H_FRACTION_BITS=1,H_FUNCTION=LANCZOS_2,H_INTEGER_BITS=0,H_KERNEL_BITS=8,H_PHASES=1,H_SIGNED=0,H_SYMMETRIC=0,H_TAPS=1,IS_422=0,LEFT_MIRROR=1,LOAD_AT_RUNTIME=0,MAX_IN_HEIGHT=1080,MAX_IN_WIDTH=1920,MAX_OUT_HEIGHT=1080,MAX_OUT_WIDTH=640,NUMBER_OF_COLOR_PLANES=3,PARTIAL_LINE_SCALING=0,RIGHT_MIRROR=1,RUNTIME_CONTROL=1,SHIFTED_MIRROR=0,SRC_WIDTH=8,TASK_WIDTH=8,V_BANKS=1,V_COEFF_FILE=&lt;enter file name (including full path)&gt;,V_FRACTION_BITS=7,V_FUNCTION=LANCZOS_2,V_INTEGER_BITS=0,V_PHASES=16,V_SIGNED=0,V_SYMMETRIC=0,V_TAPS=1"
   instancePathKey="mySystem:.:main_scaler:.:scaler_core"
   kind="alt_vip_scaler_alg_core"
   version="18.1"
   name="mySystem_main_scaler_scaler_core">
  <parameter name="MAX_OUT_WIDTH" value="640" />
  <parameter name="RUNTIME_CONTROL" value="1" />
  <parameter name="ALGORITHM_NAME" value="NEAREST_NEIGHBOUR" />
  <parameter name="ARE_IDENTICAL" value="0" />
  <parameter name="H_SYMMETRIC" value="0" />
  <parameter name="V_FRACTION_BITS" value="7" />
  <parameter name="V_SYMMETRIC" value="0" />
  <parameter name="V_PHASES" value="16" />
  <parameter name="DST_WIDTH" value="8" />
  <parameter name="DOUT_SRC_ADDRESS" value="0" />
  <parameter name="FAMILY" value="Cyclone 10 LP" />
  <parameter name="COLOR_PLANES_ARE_IN_PARALLEL" value="1" />
  <parameter name="IS_422" value="0" />
  <parameter name="BITS_PER_SYMBOL" value="8" />
  <parameter name="MAX_OUT_HEIGHT" value="1080" />
  <parameter name="TASK_WIDTH" value="8" />
  <parameter name="V_TAPS" value="1" />
  <parameter name="V_INTEGER_BITS" value="0" />
  <parameter name="V_BANKS" value="1" />
  <parameter name="NUMBER_OF_COLOR_PLANES" value="3" />
  <parameter name="H_FRACTION_BITS" value="1" />
  <parameter name="PARTIAL_LINE_SCALING" value="0" />
  <parameter name="H_KERNEL_BITS" value="8" />
  <parameter
     name="H_COEFF_FILE"
     value="&lt;enter file name (including full path)&gt;" />
  <parameter name="V_FUNCTION" value="LANCZOS_2" />
  <parameter name="CONTEXT_WIDTH" value="8" />
  <parameter name="LOAD_AT_RUNTIME" value="0" />
  <parameter name="H_FUNCTION" value="LANCZOS_2" />
  <parameter name="MAX_IN_WIDTH" value="1920" />
  <parameter name="SRC_WIDTH" value="8" />
  <parameter name="H_PHASES" value="1" />
  <parameter name="SHIFTED_MIRROR" value="0" />
  <parameter name="H_INTEGER_BITS" value="0" />
  <parameter name="V_SIGNED" value="0" />
  <parameter name="H_TAPS" value="1" />
  <parameter name="MAX_IN_HEIGHT" value="1080" />
  <parameter name="EXTRA_PIPELINE_REG" value="1" />
  <parameter name="RIGHT_MIRROR" value="1" />
  <parameter
     name="V_COEFF_FILE"
     value="&lt;enter file name (including full path)&gt;" />
  <parameter name="H_BANKS" value="1" />
  <parameter name="LEFT_MIRROR" value="1" />
  <parameter name="H_SIGNED" value="0" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_par.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_h_kernel/src_hdl/alt_vip_common_h_kernel_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_mirror/src_hdl/alt_vip_common_mirror.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_edge_detect_chain/src_hdl/alt_vip_common_edge_detect_chain.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_scaler_edge_detect/src_hdl/alt_vip_common_scaler_edge_detect.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_step_coeff.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_step_line.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_realign.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_nn_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_horizontal_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_vertical_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_bilinear_channel.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core_bilinear_coeffs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/src_hdl/alt_vip_scaler_alg_core.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_main_scaler_scaler_core.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_alg_core/alt_vip_scaler_alg_core_hw.tcl" />
   <file
       path="D:/intelFPGA_lite/18.1/ip/altera/vip/ip_library/component_ip/processing/alt_vip_scaler_alg_core/scl_algo_core_helper.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_main_scaler" as="scaler_core" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 77 starting:alt_vip_scaler_alg_core "submodules/mySystem_main_scaler_scaler_core"</message>
   <message level="Info" culprit="scaler_core"><![CDATA["<b>main_scaler</b>" instantiated <b>alt_vip_scaler_alg_core</b> "<b>scaler_core</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/common/alt_vip_common_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2_unit:18.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=18464,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_gen2_0.debug_mem_slave,cdx_enabled=false,clockFrequency=125000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=15,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;alt_vip_cl_mixer_0.control&apos; start=&apos;0x0&apos; end=&apos;0x200&apos; type=&apos;alt_vip_cl_mixer.control&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0x4000&apos; end=&apos;0x4010&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;uart_0.s1&apos; start=&apos;0x4100&apos; end=&apos;0x4120&apos; type=&apos;altera_avalon_uart.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;main_scaler.control&apos; start=&apos;0x5000&apos; end=&apos;0x5200&apos; type=&apos;alt_vip_cl_scl.control&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone 10 LP,deviceFeaturesSystemInfo=ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=8224,exceptionOffset=32,exceptionSlave=onchip_memory2_0.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Tiny,instAddrWidth=15,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=no_mul,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=8192,resetOffset=0,resetSlave=onchip_memory2_0.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=false,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=medium_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="mySystem:.:nios2_gen2_0:.:cpu"
   kind="altera_nios2_gen2_unit"
   version="18.1"
   name="mySystem_nios2_gen2_0_cpu">
  <parameter name="icache_burstType" value="None" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_top" value="0" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Tiny" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="tightly_coupled_data_master_0_paddr_top" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="None" />
  <parameter name="setting_branchPredictionType" value="Dynamic" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="flash_instruction_master_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="cpu_name" value="cpu" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="18464" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="8192" />
  <parameter name="tightly_coupled_data_master_1_paddr_top" value="0" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="1" />
  <parameter name="instruction_master_paddr_top" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="exceptionAbsoluteAddr" value="8224" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="icache_size" value="4096" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;alt_vip_cl_mixer_0.control&apos; start=&apos;0x0&apos; end=&apos;0x200&apos; type=&apos;alt_vip_cl_mixer.control&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;pio_0.s1&apos; start=&apos;0x4000&apos; end=&apos;0x4010&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;uart_0.s1&apos; start=&apos;0x4100&apos; end=&apos;0x4120&apos; type=&apos;altera_avalon_uart.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;main_scaler.control&apos; start=&apos;0x5000&apos; end=&apos;0x5200&apos; type=&apos;alt_vip_cl_scl.control&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_top" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightly_coupled_data_master_3_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="exceptionSlave" value="onchip_memory2_0.s1" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="15" />
  <parameter name="setting_bit31BypassDCache" value="false" />
  <parameter name="instAddrWidth" value="15" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_top" value="0" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="data_master_paddr_top" value="0" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="clockFrequency" value="125000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_top" value="0" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="onchip_memory2_0.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="no_mul" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_data_master_2_paddr_top" value="0" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_top" value="0" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_top" value="0" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone 10 LP" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x2000&apos; end=&apos;0x4000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;nios2_gen2_0.debug_mem_slave&apos; start=&apos;0x4800&apos; end=&apos;0x5000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="breakSlave_derived" value="nios2_gen2_0.debug_mem_slave" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="medium_le_shift" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_nios2_gen2_0_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_nios2_gen2_0_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_nios2_gen2_0_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_nios2_gen2_0_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_nios2_gen2_0_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_nios2_gen2_0_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_nios2_gen2_0_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_nios2_gen2_0_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_nios2_gen2_0_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_nios2_gen2_0" as="cpu" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 76 starting:altera_nios2_gen2_unit "submodules/mySystem_nios2_gen2_0_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'mySystem_nios2_gen2_0_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec D:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=mySystem_nios2_gen2_0_cpu --dir=C:/Users/TWENTY~1/AppData/Local/Temp/alt8334_1246783718482348886.dir/0029_cpu_gen/ --quartus_bindir=D:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/TWENTY~1/AppData/Local/Temp/alt8334_1246783718482348886.dir/0029_cpu_gen//mySystem_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:07 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:07 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:08 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA_lite/18.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:08 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:08 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:08 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:08 (*)   No license required to generate encrypted Nios II/e.</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:08 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:08 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:09 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:09 (*)   Creating plain-text RTL</message>
   <message level="Info" culprit="cpu"># 2020.03.13 15:56:09 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'mySystem_nios2_gen2_0_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios2_gen2_0</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=15,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="mySystem:.:mm_interconnect_0:.:nios2_gen2_0_data_master_translator"
   kind="altera_merlin_master_translator"
   version="18.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mySystem_mm_interconnect_0"
     as="nios2_gen2_0_data_master_translator,nios2_gen2_0_instruction_master_translator" />
  <instantiator
     instantiator="mySystem_mm_interconnect_1"
     as="alt_vip_cl_vfb_0_mem_master_rd_translator,alt_vip_cl_vfb_0_mem_master_wr_translator" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 75 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>nios2_gen2_0_data_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=7,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=2,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="mySystem:.:mm_interconnect_0:.:alt_vip_cl_mixer_0_control_translator"
   kind="altera_merlin_slave_translator"
   version="18.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mySystem_mm_interconnect_0"
     as="alt_vip_cl_mixer_0_control_translator,main_scaler_control_translator,nios2_gen2_0_debug_mem_slave_translator,onchip_memory2_0_s1_translator,pio_0_s1_translator,uart_0_s1_translator" />
  <instantiator
     instantiator="mySystem_mm_interconnect_1"
     as="W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_translator" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 73 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="alt_vip_cl_mixer_0_control_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>alt_vip_cl_mixer_0_control_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;alt_vip_cl_mixer_0_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;main_scaler_control_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000005000&quot;
   end=&quot;0x00000000000005200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;nios2_gen2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004800&quot;
   end=&quot;0x00000000000005000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000004000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;pio_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000004010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;uart_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004100&quot;
   end=&quot;0x00000000000004120&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=68,PKT_ADDR_SIDEBAND_L=68,PKT_BEGIN_BURST=70,PKT_BURSTWRAP_H=62,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=65,PKT_BURST_SIZE_L=63,PKT_BURST_TYPE_H=67,PKT_BURST_TYPE_L=66,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_CACHE_H=85,PKT_CACHE_L=82,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=69,PKT_DATA_SIDEBAND_L=69,PKT_DEST_ID_H=77,PKT_DEST_ID_L=75,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_QOS_H=71,PKT_QOS_L=71,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=74,PKT_SRC_ID_L=72,PKT_THREAD_ID_H=78,PKT_THREAD_ID_L=78,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_EXCLUSIVE=56,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=6,ST_DATA_W=91,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="mySystem:.:mm_interconnect_0:.:nios2_gen2_0_data_master_agent"
   kind="altera_merlin_master_agent"
   version="18.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mySystem_mm_interconnect_0"
     as="nios2_gen2_0_data_master_agent,nios2_gen2_0_instruction_master_agent" />
  <instantiator
     instantiator="mySystem_mm_interconnect_1"
     as="alt_vip_cl_vfb_0_mem_master_rd_agent,alt_vip_cl_vfb_0_mem_master_wr_agent" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 67 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="nios2_gen2_0_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>nios2_gen2_0_data_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=70,PKT_BURSTWRAP_H=62,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=65,PKT_BURST_SIZE_L=63,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=77,PKT_DEST_ID_L=75,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=74,PKT_SRC_ID_L=72,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=91,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="mySystem:.:mm_interconnect_0:.:alt_vip_cl_mixer_0_control_agent"
   kind="altera_merlin_slave_agent"
   version="18.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mySystem_mm_interconnect_0"
     as="alt_vip_cl_mixer_0_control_agent,main_scaler_control_agent,nios2_gen2_0_debug_mem_slave_agent,onchip_memory2_0_s1_agent,pio_0_s1_agent,uart_0_s1_agent" />
  <instantiator
     instantiator="mySystem_mm_interconnect_1"
     as="W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 65 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="alt_vip_cl_mixer_0_control_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>alt_vip_cl_mixer_0_control_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=92,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="mySystem:.:mm_interconnect_0:.:alt_vip_cl_mixer_0_control_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="18.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mySystem_mm_interconnect_0"
     as="alt_vip_cl_mixer_0_control_agent_rsp_fifo,main_scaler_control_agent_rsp_fifo,nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,onchip_memory2_0_s1_agent_rsp_fifo,pio_0_s1_agent_rsp_fifo,uart_0_s1_agent_rsp_fifo" />
  <instantiator
     instantiator="mySystem_mm_interconnect_1"
     as="W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 64 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="alt_vip_cl_mixer_0_control_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>alt_vip_cl_mixer_0_control_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=000001,001000,010000,100000,000100,000010,DECODER_TYPE=0,DEFAULT_CHANNEL=3,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,3,4,5,2,1,END_ADDRESS=0x200,0x4000,0x4010,0x4120,0x5000,0x5200,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=75,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,SLAVES_INFO=0:000001:0x0:0x200:both:1:0:0:1,3:001000:0x2000:0x4000:both:1:0:0:1,4:010000:0x4000:0x4010:both:1:0:0:1,5:100000:0x4100:0x4120:both:1:0:0:1,2:000100:0x4800:0x5000:both:1:0:0:1,1:000010:0x5000:0x5200:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x2000,0x4000,0x4100,0x4800,0x5000,ST_CHANNEL_W=6,ST_DATA_W=91,TYPE_OF_TRANSACTION=both,both,both,both,both,both"
   instancePathKey="mySystem:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="18.1"
   name="mySystem_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="54" />
  <parameter name="START_ADDRESS" value="0x0,0x2000,0x4000,0x4100,0x4800,0x5000" />
  <parameter name="DEFAULT_CHANNEL" value="3" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:000001:0x0:0x200:both:1:0:0:1,3:001000:0x2000:0x4000:both:1:0:0:1,4:010000:0x4000:0x4010:both:1:0:0:1,5:100000:0x4100:0x4120:both:1:0:0:1,2:000100:0x4800:0x5000:both:1:0:0:1,1:000010:0x5000:0x5200:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="50" />
  <parameter name="PKT_DEST_ID_H" value="77" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="75" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="000001,001000,010000,100000,000100,000010" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="91" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="81" />
  <parameter name="END_ADDRESS" value="0x200,0x4000,0x4010,0x4120,0x5000,0x5200" />
  <parameter name="PKT_PROTECTION_L" value="79" />
  <parameter name="PKT_TRANS_WRITE" value="53" />
  <parameter name="DEFAULT_DESTID" value="3" />
  <parameter name="DESTINATION_ID" value="0,3,4,5,2,1" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 53 starting:altera_merlin_router "submodules/mySystem_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,2,END_ADDRESS=0x4000,0x5000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=75,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=3:10:0x2000:0x4000:both:1:0:0:1,2:01:0x4800:0x5000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x2000,0x4800,ST_CHANNEL_W=6,ST_DATA_W=91,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="mySystem:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="18.1"
   name="mySystem_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="54" />
  <parameter name="START_ADDRESS" value="0x2000,0x4800" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="3:10:0x2000:0x4000:both:1:0:0:1,2:01:0x4800:0x5000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="50" />
  <parameter name="PKT_DEST_ID_H" value="77" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="75" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="10,01" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="91" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="81" />
  <parameter name="END_ADDRESS" value="0x4000,0x5000" />
  <parameter name="PKT_PROTECTION_L" value="79" />
  <parameter name="PKT_TRANS_WRITE" value="53" />
  <parameter name="DEFAULT_DESTID" value="3" />
  <parameter name="DESTINATION_ID" value="3,2" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 52 starting:altera_merlin_router "submodules/mySystem_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=75,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=6,ST_DATA_W=91,TYPE_OF_TRANSACTION=both"
   instancePathKey="mySystem:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="18.1"
   name="mySystem_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="54" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="50" />
  <parameter name="PKT_DEST_ID_H" value="77" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="75" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="91" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="81" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="79" />
  <parameter name="PKT_TRANS_WRITE" value="53" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mySystem_mm_interconnect_0"
     as="router_002,router_003,router_006,router_007" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 51 starting:altera_merlin_router "submodules/mySystem_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=75,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=6,ST_DATA_W=91,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="mySystem:.:mm_interconnect_0:.:router_004"
   kind="altera_merlin_router"
   version="18.1"
   name="mySystem_mm_interconnect_0_router_004">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="54" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="50" />
  <parameter name="PKT_DEST_ID_H" value="77" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="75" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="91" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="81" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="79" />
  <parameter name="PKT_TRANS_WRITE" value="53" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_mm_interconnect_0" as="router_004,router_005" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 49 starting:altera_merlin_router "submodules/mySystem_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=6,ST_CHANNEL_W=6,ST_DATA_W=91,VALID_WIDTH=1"
   instancePathKey="mySystem:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="mySystem_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="91" />
  <parameter name="NUM_OUTPUTS" value="6" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 45 starting:altera_merlin_demultiplexer "submodules/mySystem_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=6,ST_DATA_W=91,VALID_WIDTH=1"
   instancePathKey="mySystem:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="mySystem_mm_interconnect_0_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="91" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mySystem_mm_interconnect_0"
     as="cmd_demux_001,rsp_demux_002,rsp_demux_003" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 44 starting:altera_merlin_demultiplexer "submodules/mySystem_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=55,ST_CHANNEL_W=6,ST_DATA_W=91,USE_EXTERNAL_ARB=0"
   instancePathKey="mySystem:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="mySystem_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="91" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="55" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mySystem_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001,cmd_mux_004,cmd_mux_005" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 43 starting:altera_merlin_multiplexer "submodules/mySystem_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=55,ST_CHANNEL_W=6,ST_DATA_W=91,USE_EXTERNAL_ARB=0"
   instancePathKey="mySystem:.:mm_interconnect_0:.:cmd_mux_002"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="mySystem_mm_interconnect_0_cmd_mux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="91" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="55" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mySystem_mm_interconnect_0"
     as="cmd_mux_002,cmd_mux_003" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 41 starting:altera_merlin_multiplexer "submodules/mySystem_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=91,VALID_WIDTH=1"
   instancePathKey="mySystem:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="mySystem_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="91" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mySystem_mm_interconnect_0"
     as="rsp_demux,rsp_demux_001,rsp_demux_004,rsp_demux_005" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 37 starting:altera_merlin_demultiplexer "submodules/mySystem_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=6,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=6,ST_DATA_W=91,USE_EXTERNAL_ARB=0"
   instancePathKey="mySystem:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="mySystem_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="6" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="91" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="55" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 31 starting:altera_merlin_multiplexer "submodules/mySystem_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=6,ST_DATA_W=91,USE_EXTERNAL_ARB=0"
   instancePathKey="mySystem:.:mm_interconnect_0:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="mySystem_mm_interconnect_0_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:75) src_id(74:72) qos(71) begin_burst(70) data_sideband(69) addr_sideband(68) burst_type(67:66) burst_size(65:63) burstwrap(62:60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="91" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="55" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_mm_interconnect_0" as="rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 30 starting:altera_merlin_multiplexer "submodules/mySystem_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=10CL016YU484C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="mySystem:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="mySystem_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10CL016YU484C8G" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="mySystem_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_005" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 29 starting:altera_avalon_st_adapter "submodules/mySystem_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/mySystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 1 starting:error_adapter "submodules/mySystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x2000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=93,PKT_DEST_ID_L=93,PKT_PROTECTION_H=97,PKT_PROTECTION_L=95,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x2000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=107,TYPE_OF_TRANSACTION=both"
   instancePathKey="mySystem:.:mm_interconnect_1:.:router"
   kind="altera_merlin_router"
   version="18.1"
   name="mySystem_mm_interconnect_1_router">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x2000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="93" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="93" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="97" />
  <parameter name="END_ADDRESS" value="0x2000000" />
  <parameter name="PKT_PROTECTION_L" value="95" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_mm_interconnect_1" as="router,router_001" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 17 starting:altera_merlin_router "submodules/mySystem_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75) src_id(74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=75,PKT_DEST_ID_L=75,PKT_PROTECTION_H=79,PKT_PROTECTION_L=77,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:read:1:0:0:1,1:10:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=89,TYPE_OF_TRANSACTION=read,write"
   instancePathKey="mySystem:.:mm_interconnect_1:.:router_002"
   kind="altera_merlin_router"
   version="18.1"
   name="mySystem_mm_interconnect_1_router_002">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:read:1:0:0:1,1:10:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="PKT_DEST_ID_H" value="75" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="75" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75) src_id(74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="89" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="79" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="77" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_1_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_mm_interconnect_1" as="router_002" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 15 starting:altera_merlin_router "submodules/mySystem_mm_interconnect_1_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75) src_id(74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=64,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=72,PKT_BURSTWRAP_H=64,PKT_BURSTWRAP_L=64,PKT_BURST_SIZE_H=67,PKT_BURST_SIZE_L=65,PKT_BURST_TYPE_H=69,PKT_BURST_TYPE_L=68,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=63,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=2,ST_DATA_W=89"
   instancePathKey="mySystem:.:mm_interconnect_1:.:W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="18.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75) src_id(74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="50" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mySystem_mm_interconnect_1"
     as="W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 14 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message
       level="Info"
       culprit="W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_burst_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=107,VALID_WIDTH=1"
   instancePathKey="mySystem:.:mm_interconnect_1:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="mySystem_mm_interconnect_1_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mySystem_mm_interconnect_1"
     as="cmd_demux,cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 13 starting:altera_merlin_demultiplexer "submodules/mySystem_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=107,USE_EXTERNAL_ARB=0"
   instancePathKey="mySystem:.:mm_interconnect_1:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="mySystem_mm_interconnect_1_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_mm_interconnect_1" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 11 starting:altera_merlin_multiplexer "submodules/mySystem_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=107,VALID_WIDTH=1"
   instancePathKey="mySystem:.:mm_interconnect_1:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="mySystem_mm_interconnect_1_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_mm_interconnect_1" as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 10 starting:altera_merlin_demultiplexer "submodules/mySystem_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=2,ST_DATA_W=107,USE_EXTERNAL_ARB=0"
   instancePathKey="mySystem:.:mm_interconnect_1:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="mySystem_mm_interconnect_1_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="107" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="mySystem_mm_interconnect_1" as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 9 starting:altera_merlin_multiplexer "submodules/mySystem_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75) src_id(74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=64,IN_PKT_BURSTWRAP_L=64,IN_PKT_BURST_SIZE_H=67,IN_PKT_BURST_SIZE_L=65,IN_PKT_BURST_TYPE_H=69,IN_PKT_BURST_TYPE_L=68,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=63,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=88,IN_PKT_ORI_BURST_SIZE_L=86,IN_PKT_RESPONSE_STATUS_H=85,IN_PKT_RESPONSE_STATUS_L=84,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=89,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=85,OUT_PKT_BURST_SIZE_L=83,OUT_PKT_BURST_TYPE_H=87,OUT_PKT_BURST_TYPE_L=86,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=81,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=106,OUT_PKT_ORI_BURST_SIZE_L=104,OUT_PKT_RESPONSE_STATUS_H=103,OUT_PKT_RESPONSE_STATUS_L=102,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=107,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=2"
   instancePathKey="mySystem:.:mm_interconnect_1:.:W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="18.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="106" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="104" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="88" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(106:104) response_status(103:102) cache(101:98) protection(97:95) thread_id(94) dest_id(93) src_id(92) qos(91) begin_burst(90) data_sideband(89) addr_sideband(88) burst_type(87:86) burst_size(85:83) burstwrap(82) byte_cnt(81:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(88:86) response_status(85:84) cache(83:80) protection(79:77) thread_id(76) dest_id(75) src_id(74) qos(73) begin_burst(72) data_sideband(71) addr_sideband(70) burst_type(69:68) burst_size(67:65) burstwrap(64) byte_cnt(63:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="86" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mySystem_mm_interconnect_1"
     as="W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter,W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 7 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>W9825G6KH_SDRAMController_100MHz_CL3_0_avalon_slave_0_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=10CL016YU484C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=18,inChannelWidth=0,inDataWidth=18,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=18,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="mySystem:.:mm_interconnect_1:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="mySystem_mm_interconnect_1_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="outDataWidth" value="18" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10CL016YU484C8G" />
  <parameter name="inDataWidth" value="18" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_1_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="mySystem_mm_interconnect_1" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 5 starting:altera_avalon_st_adapter "submodules/mySystem_mm_interconnect_1_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/mySystem_mm_interconnect_1_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mySystem">queue size: 0 starting:error_adapter "submodules/mySystem_mm_interconnect_1_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="mySystem:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="mySystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mySystem_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 1 starting:error_adapter "submodules/mySystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="mySystem:.:mm_interconnect_1:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="mySystem_mm_interconnect_1_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/Users/Frederic/IntelFPGA/Sources/Cyclone10_TPG_speel/mySystem/synthesis/submodules/mySystem_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="mySystem_mm_interconnect_1_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="mySystem">queue size: 0 starting:error_adapter "submodules/mySystem_mm_interconnect_1_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
