$comment
	File created using the following command:
		vcd file Lab5.msim.vcd -direction
$end
$date
	Thu Oct 07 18:52:29 2021
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module adder4b_vlg_vec_tst $end
$var reg 1 ! Cin $end
$var reg 4 " X [3:0] $end
$var reg 4 # Y [3:0] $end
$var wire 1 $ Cout $end
$var wire 1 % Over $end
$var wire 1 & S [3] $end
$var wire 1 ' S [2] $end
$var wire 1 ( S [1] $end
$var wire 1 ) S [0] $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 1 X[0]~input_o $end
$var wire 1 2 Y[0]~input_o $end
$var wire 1 3 Cin~input_o $end
$var wire 1 4 add1|s~combout $end
$var wire 1 5 X[1]~input_o $end
$var wire 1 6 Y[1]~input_o $end
$var wire 1 7 add2|s~combout $end
$var wire 1 8 X[2]~input_o $end
$var wire 1 9 Y[2]~input_o $end
$var wire 1 : add2|COUT~0_combout $end
$var wire 1 ; add3|s~combout $end
$var wire 1 < X[3]~input_o $end
$var wire 1 = Y[3]~input_o $end
$var wire 1 > add4|s~combout $end
$var wire 1 ? add4|COUT~0_combout $end
$var wire 1 @ Over~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
b10 "
b11 #
0$
0%
0)
1(
1'
0&
0*
1+
x,
1-
1.
1/
00
01
12
13
04
15
16
17
08
09
1:
1;
0<
0=
0>
0?
0@
$end
#20000
b1010 "
b1110 "
b1100 "
b10 #
02
05
18
1<
0:
1?
0;
14
1)
0'
1$
0?
1>
1;
1'
1&
0$
#40000
b1101 "
b101 "
b111 "
11
15
0<
1:
0>
04
0)
0&
1@
1>
0;
0'
1&
1%
#60000
b11 "
b1011 "
b1001 "
05
08
1<
0@
1;
07
0(
1'
0%
#80000
0!
b1010 #
b1110 #
b1101 "
b101 "
b111 "
03
15
18
0<
19
1=
1?
0>
14
1)
0&
1$
#100000
b11 "
b1011 "
08
1<
1>
0;
0'
1&
#120000
b1111 "
b111 "
18
0<
0>
1;
1'
0&
#140000
b101 "
b1 "
b1001 "
05
08
1<
0:
1>
0;
17
1(
0'
1&
1@
0>
1;
1'
0&
1%
#160000
