$date
	Thu Oct 01 12:49:49 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module BancoDePrueba $end
$var wire 3 ! IND [2:0] $end
$var wire 1 " Li $end
$var wire 2 # M1 [1:0] $end
$var wire 2 $ M2 [1:0] $end
$var wire 1 % M3 $end
$var wire 4 & Sfuturo [3:0] $end
$var wire 4 ' Sactual [3:0] $end
$var reg 1 ( A $end
$var reg 1 ) B $end
$var reg 1 * C $end
$var reg 3 + CIN [2:0] $end
$var reg 1 , CLK $end
$var reg 1 - CLK2 $end
$var reg 1 . E $end
$var reg 1 / RESET $end
$var reg 4 0 SA [3:0] $end
$scope module FSM2disp $end
$var wire 1 ( A $end
$var wire 1 ) B $end
$var wire 1 * C $end
$var wire 3 1 CIN [2:0] $end
$var wire 1 , CLK $end
$var wire 1 . E $end
$var wire 3 2 IND [2:0] $end
$var wire 1 " Li $end
$var wire 2 3 M1 [1:0] $end
$var wire 2 4 M2 [1:0] $end
$var wire 1 % M3 $end
$var wire 1 / RESET $end
$var wire 4 5 SA [3:0] $end
$var wire 4 6 Sf [3:0] $end
$var wire 4 7 S [3:0] $end
$scope module FF1estado $end
$var wire 4 8 D [3:0] $end
$var wire 1 / areset $end
$var wire 1 , clk $end
$var reg 4 9 Y [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 9
b0 8
b0 7
b0 6
b0 5
bz 4
bz 3
bz 2
b0 1
b0 0
1/
0.
0-
0,
b0 +
0*
0)
0(
b0 '
b0 &
z%
bz $
bz #
z"
bz !
$end
#1
1.
b1 +
b1 1
b100 0
b100 5
0/
1,
#2
b11 +
b11 1
0,
#3
b10 +
b10 1
1,
#4
b110 +
b110 1
0,
#5
1,
#6
0,
b1100 0
b1100 5
#7
1,
#8
b1 &
b1 6
b1 8
0,
b1000 0
b1000 5
#9
b1 '
b1 7
b1 9
1,
#10
0,
1-
#11
1,
#12
0,
#13
b0 '
b0 7
b0 9
1,
b111 +
b111 1
1/
#14
0,
0/
#15
b1 '
b1 7
b1 9
1,
#16
0,
#17
1,
#18
0,
#19
b0 '
b0 7
b0 9
1,
b1100 0
b1100 5
1/
#20
0,
0/
0-
#21
b1 '
b1 7
b1 9
1,
#22
0,
#23
1,
#24
0,
#25
1,
#26
0,
#27
b0 '
b0 7
b0 9
1,
1/
#28
b0 &
b0 6
b0 8
0,
b1 +
b1 1
b101 0
b101 5
0/
#29
1,
b11 +
b11 1
#30
0,
b10 +
b10 1
1-
#31
1,
b110 +
b110 1
#32
0,
#33
1,
b1101 0
b1101 5
#34
0,
#35
b10 &
b10 6
b10 8
1,
b1001 0
b1001 5
#36
0,
#37
b10 '
b10 7
b10 9
1,
#38
0,
#39
1,
#40
b0 '
b0 7
b0 9
0,
b111 +
b111 1
1/
0-
#41
b10 '
b10 7
b10 9
1,
0/
#42
0,
#43
1,
#44
0,
#45
1,
#46
b0 &
b0 6
b0 8
b0 '
b0 7
b0 9
0,
0.
b1101 0
b1101 5
1/
#47
1,
0/
#48
0,
#49
b1 &
b1 6
b1 8
1,
1.
b1000 0
b1000 5
#50
0,
1-
#51
b1 '
b1 7
b1 9
1,
#52
0,
#53
1,
#54
0,
#55
b11 &
b11 6
b11 8
1,
1(
#56
0,
#57
b100 &
b100 6
b100 8
b11 '
b11 7
b11 9
1,
#58
0,
#59
b100 '
b100 7
b100 9
1,
#60
0,
0-
#61
b110 &
b110 6
b110 8
1,
1)
#62
0,
#63
b111 &
b111 6
b111 8
b110 '
b110 7
b110 9
1,
#64
0,
#65
b111 &
b111 6
b111 8
b111 '
b111 7
b111 9
1,
#66
0,
#67
1,
#68
0,
#69
1,
#70
b0 &
b0 6
b0 8
b0 '
b0 7
b0 9
0,
0.
0(
1/
1-
#71
1,
0/
#72
0,
#73
1,
#74
0,
#75
b1 &
b1 6
b1 8
1,
1.
b1010 0
b1010 5
#76
0,
#77
b1 '
b1 7
b1 9
1,
#78
0,
#79
1,
#80
0,
0-
#81
b11 &
b11 6
b11 8
1,
1(
#82
0,
#83
b101 &
b101 6
b101 8
b11 '
b11 7
b11 9
1,
#84
0,
#85
b110 &
b110 6
b110 8
b101 '
b101 7
b101 9
1,
#86
0,
#87
b111 &
b111 6
b111 8
b110 '
b110 7
b110 9
1,
#88
0,
#89
b111 &
b111 6
b111 8
b111 '
b111 7
b111 9
1,
#90
0,
1-
#91
1,
#92
0,
#93
1,
#94
0,
#95
1,
#96
b0 &
b0 6
b0 8
b0 '
b0 7
b0 9
0,
0)
0.
0(
1/
#97
1,
0/
#98
0,
#99
1,
#100
0,
0-
