WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500045 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 2 min 58 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500046 cumulative IPC: 3.99993 (Simulation time: 0 hr 2 min 58 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500046 (Simulation time: 0 hr 2 min 58 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 10757038 heartbeat IPC: 1.2111 cumulative IPC: 1.2111 (Simulation time: 0 hr 10 min 40 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 19031863 heartbeat IPC: 1.20849 cumulative IPC: 1.20979 (Simulation time: 0 hr 18 min 35 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 27283238 heartbeat IPC: 1.21192 cumulative IPC: 1.2105 (Simulation time: 0 hr 24 min 33 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 35542184 heartbeat IPC: 1.21081 cumulative IPC: 1.21058 (Simulation time: 0 hr 27 min 49 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 43821497 heartbeat IPC: 1.20783 cumulative IPC: 1.21003 (Simulation time: 0 hr 30 min 12 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 41321453 cumulative IPC: 1.21003 (Simulation time: 0 hr 30 min 12 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 41321453 (Simulation time: 0 hr 30 min 12 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/649.fotonik3d_s-1176B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.21003 instructions: 50000004 cycles: 41321453
CPU 0 Branch Prediction Accuracy: 99.9751% MPKI: 0.00438 Average ROB Occupancy at Mispredict: 352
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.00438
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     876814  HIT:     438272  MISS:     438542
LLC LOAD         ACCESS:     438499  HIT:          7  MISS:     438492
LLC RFO          ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     438265  HIT:     438265  MISS:          0
LLC TRANSLATION  ACCESS:         50  HIT:          0  MISS:         50
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 285.899 cycles
cpu0_DTLB TOTAL       ACCESS:   13473213  HIT:   13386738  MISS:      86475
cpu0_DTLB LOAD         ACCESS:   13473213  HIT:   13386738  MISS:      86475
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 17.8203 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   16802458  HIT:   13824543  MISS:    2977915
cpu0_L1D LOAD         ACCESS:   13285304  HIT:   10310278  MISS:    2975026
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3510266  HIT:    3507649  MISS:       2617
cpu0_L1D TRANSLATION  ACCESS:       6888  HIT:       6616  MISS:        272
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 47.5752 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    1101189  HIT:     662639  MISS:     438550
cpu0_L2C LOAD         ACCESS:     660912  HIT:     222412  MISS:     438500
cpu0_L2C RFO          ACCESS:        763  HIT:        763  MISS:          0
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     439245  HIT:     439245  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        269  HIT:        219  MISS:         50
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 306.894 cycles
cpu0_STLB TOTAL       ACCESS:      11642  HIT:       4779  MISS:       6863
cpu0_STLB LOAD         ACCESS:      11642  HIT:       4779  MISS:       6863
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209.959 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      18274
  ROW_BUFFER_MISS:     420267
 AVG DBUS CONGESTED CYCLE:    3.97517
 WQ ROW_BUFFER_HIT:     136728
  ROW_BUFFER_MISS:     301481  FULL:          0

