 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : FINAL_SYS
Version: K-2015.06
Date   : Thu Aug 15 06:06:30 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U_REG_File/Memory_reg[1][4]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/alu_out_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[1][4]/CK (DFFRHQX4M)              0.00       0.00 r
  U_REG_File/Memory_reg[1][4]/Q (DFFRHQX4M)               0.36       0.36 f
  U1958/Y (BUFX32M)                                       0.22       0.58 f
  U1959/Y (OR2X4M)                                        0.34       0.91 f
  U1967/Y (NOR2X2M)                                       0.49       1.40 r
  U1622/Y (AND4X8M)                                       0.33       1.74 r
  U1968/Y (NAND2X12M)                                     0.09       1.83 f
  U1972/Y (OA22X8M)                                       0.37       2.20 f
  U1984/Y (NOR2X6M)                                       0.37       2.57 r
  U2003/Y (INVX2M)                                        0.25       2.81 f
  U2004/Y (OA21X8M)                                       0.25       3.06 f
  U1316/Y (INVX8M)                                        0.12       3.19 r
  U1315/Y (NAND2X8M)                                      0.11       3.30 f
  U2005/Y (NAND2X12M)                                     0.12       3.41 r
  U2006/Y (XNOR2X8M)                                      0.20       3.61 r
  U1654/Y (NAND2X4M)                                      0.19       3.80 f
  U2007/Y (XNOR2X8M)                                      0.34       4.15 r
  U2013/Y (NAND2X6M)                                      0.20       4.34 f
  U2016/Y (AO21X4M)                                       0.34       4.68 f
  U2017/Y (NAND2X12M)                                     0.24       4.92 r
  U2024/Y (OR2X12M)                                       0.20       5.12 r
  U2026/Y (XNOR2X8M)                                      0.32       5.44 r
  U1303/Y (INVX5M)                                        0.21       5.65 f
  U2035/Y (NAND2X12M)                                     0.21       5.86 r
  U2036/Y (NAND3X12M)                                     0.16       6.02 f
  U2040/Y (NAND3X12M)                                     0.15       6.17 r
  U2043/Y (NAND3X12M)                                     0.23       6.40 f
  U1292/Y (NAND2X8M)                                      0.18       6.57 r
  U2046/Y (XNOR2X8M)                                      0.28       6.85 r
  U1287/Y (INVX14M)                                       0.16       7.02 f
  U2068/Y (AND2X12M)                                      0.23       7.24 f
  U2075/Y (INVX4M)                                        0.35       7.60 r
  U2076/Y (NAND3X12M)                                     0.19       7.79 f
  U2077/Y (NAND4X12M)                                     0.16       7.95 r
  U2080/Y (NAND3X12M)                                     0.15       8.10 f
  U2081/Y (BUFX32M)                                       0.22       8.32 f
  U1252/Y (MXI2X8M)                                       0.19       8.51 f
  U2155/Y (INVX2M)                                        0.28       8.79 r
  U2156/Y (NAND3X4M)                                      0.27       9.06 f
  U2157/Y (NAND3X12M)                                     0.22       9.29 r
  U2159/Y (NAND4X12M)                                     0.16       9.45 f
  U2160/Y (NAND3X12M)                                     0.15       9.60 r
  U_ALU/alu_out_reg[0]/D (DFFRHQX1M)                      0.00       9.60 r
  data arrival time                                                  9.60

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/alu_out_reg[0]/CK (DFFRHQX1M)                     0.00       9.80 r
  library setup time                                     -0.20       9.60
  data required time                                                 9.60
  --------------------------------------------------------------------------
  data required time                                                 9.60
  data arrival time                                                 -9.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U_REG_File/Memory_reg[0][3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/alu_out_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[0][3]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[0][3]/Q (DFFRQX1M)                0.69       0.69 r
  U1840/Y (BUFX6M)                                        0.83       1.52 r
  U1295/Y (INVX6M)                                        0.61       2.13 f
  U1293/Y (NOR2X2M)                                       0.54       2.67 r
  U1659/S (ADDHX1M)                                       0.58       3.25 r
  U2228/S (ADDFX1M)                                       0.82       4.07 f
  U1674/CO (ADDFX2M)                                      0.67       4.74 f
  U1493/CO (ADDFX2M)                                      0.51       5.24 f
  U1673/CO (ADDFX2M)                                      0.51       5.75 f
  U1672/CO (ADDFX2M)                                      0.51       6.26 f
  U2820/CO (ADDFX2M)                                      0.51       6.76 f
  U1417/CO (ADDFX2M)                                      0.51       7.27 f
  U1410/CO (ADDFX2M)                                      0.52       7.79 f
  U1549/CO (ADDFHX4M)                                     0.34       8.13 f
  U1545/CO (ADDFHX4M)                                     0.31       8.44 f
  U1544/CO (ADDFHX4M)                                     0.31       8.76 f
  U1628/CO (ADDFHX4M)                                     0.31       9.07 f
  U1540/Y (AOI21X4M)                                      0.31       9.37 r
  U1201/Y (NAND2X2M)                                      0.26       9.64 f
  U_ALU/alu_out_reg[15]/D (DFFRQX1M)                      0.00       9.64 f
  data arrival time                                                  9.64

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/alu_out_reg[15]/CK (DFFRQX1M)                     0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -9.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U_REG_File/Memory_reg[0][3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/alu_out_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[0][3]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[0][3]/Q (DFFRQX1M)                0.69       0.69 r
  U1840/Y (BUFX6M)                                        0.83       1.52 r
  U1295/Y (INVX6M)                                        0.61       2.13 f
  U1293/Y (NOR2X2M)                                       0.54       2.67 r
  U1659/S (ADDHX1M)                                       0.58       3.25 r
  U2228/S (ADDFX1M)                                       0.82       4.07 f
  U1674/CO (ADDFX2M)                                      0.67       4.74 f
  U1493/CO (ADDFX2M)                                      0.51       5.24 f
  U1673/CO (ADDFX2M)                                      0.51       5.75 f
  U1672/CO (ADDFX2M)                                      0.51       6.26 f
  U2820/CO (ADDFX2M)                                      0.51       6.76 f
  U1417/CO (ADDFX2M)                                      0.51       7.27 f
  U1410/CO (ADDFX2M)                                      0.52       7.79 f
  U1549/CO (ADDFHX4M)                                     0.34       8.13 f
  U1545/CO (ADDFHX4M)                                     0.31       8.44 f
  U1544/CO (ADDFHX4M)                                     0.31       8.76 f
  U1628/S (ADDFHX4M)                                      0.36       9.12 r
  U1539/Y (AOI21X6M)                                      0.15       9.27 f
  U1458/Y (NAND2X4M)                                      0.21       9.47 r
  U_ALU/alu_out_reg[14]/D (DFFRQX1M)                      0.00       9.47 r
  data arrival time                                                  9.47

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/alu_out_reg[14]/CK (DFFRQX1M)                     0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -9.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U_SYS_CTRL/C_State_reg[1]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/alu_out_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[1]/CK (DFFRQX4M)                 0.00       0.00 r
  U_SYS_CTRL/C_State_reg[1]/Q (DFFRQX4M)                  1.05       1.05 r
  U1308/Y (INVX12M)                                       0.42       1.46 f
  U1450/Y (NOR2X8M)                                       0.55       2.01 r
  U1524/Y (INVX6M)                                        0.24       2.25 f
  U1435/Y (NOR2X8M)                                       0.32       2.57 r
  U1630/Y (AOI21X6M)                                      0.21       2.78 f
  U1425/Y (NAND2BX8M)                                     0.26       3.04 f
  U1495/Y (NAND2X8M)                                      0.14       3.18 r
  U1423/Y (BUFX24M)                                       0.36       3.54 r
  U1490/Y (AND2X12M)                                      0.38       3.92 r
  U1420/Y (AND2X12M)                                      0.48       4.40 r
  U1418/Y (XOR2X3M)                                       0.25       4.65 f
  U1275/CO (ADDFX2M)                                      0.54       5.19 f
  U1555/CO (ADDFX2M)                                      0.51       5.70 f
  U1391/CO (ADDFX2M)                                      0.51       6.20 f
  U1783/CO (ADDFX2M)                                      0.51       6.71 f
  U2602/CO (ADDFX2M)                                      0.51       7.22 f
  U2630/CO (ADDFX2M)                                      0.51       7.72 f
  U1647/CO (ADDFX2M)                                      0.52       8.24 f
  U1538/CO (ADDFHX4M)                                     0.40       8.64 f
  U1239/Y (OR2X8M)                                        0.38       9.02 f
  U1537/Y (INVX8M)                                        0.20       9.22 r
  U1214/Y (INVX6M)                                        0.10       9.32 f
  U1457/Y (NAND2X4M)                                      0.14       9.45 r
  U_ALU/alu_out_reg[11]/D (DFFRQX1M)                      0.00       9.45 r
  data arrival time                                                  9.45

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/alu_out_reg[11]/CK (DFFRQX1M)                     0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: U_SYS_CTRL/C_State_reg[1]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/alu_out_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[1]/CK (DFFRQX4M)                 0.00       0.00 r
  U_SYS_CTRL/C_State_reg[1]/Q (DFFRQX4M)                  1.05       1.05 r
  U1308/Y (INVX12M)                                       0.42       1.46 f
  U1450/Y (NOR2X8M)                                       0.55       2.01 r
  U1524/Y (INVX6M)                                        0.24       2.25 f
  U1435/Y (NOR2X8M)                                       0.32       2.57 r
  U1630/Y (AOI21X6M)                                      0.21       2.78 f
  U1425/Y (NAND2BX8M)                                     0.26       3.04 f
  U1495/Y (NAND2X8M)                                      0.14       3.18 r
  U1423/Y (BUFX24M)                                       0.36       3.54 r
  U1490/Y (AND2X12M)                                      0.38       3.92 r
  U1420/Y (AND2X12M)                                      0.48       4.40 r
  U1418/Y (XOR2X3M)                                       0.25       4.65 f
  U1275/CO (ADDFX2M)                                      0.54       5.19 f
  U1555/CO (ADDFX2M)                                      0.51       5.70 f
  U1391/CO (ADDFX2M)                                      0.51       6.20 f
  U1783/CO (ADDFX2M)                                      0.51       6.71 f
  U2602/CO (ADDFX2M)                                      0.51       7.22 f
  U2630/CO (ADDFX2M)                                      0.51       7.72 f
  U1647/CO (ADDFX2M)                                      0.52       8.24 f
  U1538/CO (ADDFHX4M)                                     0.40       8.64 f
  U2819/Y (XNOR2X2M)                                      0.40       9.05 r
  U1459/Y (OAI2BB1X2M)                                    0.38       9.43 r
  U_ALU/alu_out_reg[8]/D (DFFRQX1M)                       0.00       9.43 r
  data arrival time                                                  9.43

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/alu_out_reg[8]/CK (DFFRQX1M)                      0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -9.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: U_SYS_CTRL/C_State_reg[1]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/alu_out_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[1]/CK (DFFRQX4M)                 0.00       0.00 r
  U_SYS_CTRL/C_State_reg[1]/Q (DFFRQX4M)                  1.05       1.05 r
  U1308/Y (INVX12M)                                       0.42       1.46 f
  U1450/Y (NOR2X8M)                                       0.55       2.01 r
  U1524/Y (INVX6M)                                        0.24       2.25 f
  U1435/Y (NOR2X8M)                                       0.32       2.57 r
  U1630/Y (AOI21X6M)                                      0.21       2.78 f
  U1425/Y (NAND2BX8M)                                     0.26       3.04 f
  U1495/Y (NAND2X8M)                                      0.14       3.18 r
  U1423/Y (BUFX24M)                                       0.36       3.54 r
  U1490/Y (AND2X12M)                                      0.38       3.92 r
  U1420/Y (AND2X12M)                                      0.48       4.40 r
  U1418/Y (XOR2X3M)                                       0.25       4.65 f
  U1275/CO (ADDFX2M)                                      0.54       5.19 f
  U1555/CO (ADDFX2M)                                      0.51       5.70 f
  U1391/CO (ADDFX2M)                                      0.51       6.20 f
  U1783/CO (ADDFX2M)                                      0.51       6.71 f
  U2602/CO (ADDFX2M)                                      0.51       7.22 f
  U2630/CO (ADDFX2M)                                      0.51       7.72 f
  U1647/CO (ADDFX2M)                                      0.52       8.24 f
  U1538/CO (ADDFHX4M)                                     0.40       8.64 f
  U1239/Y (OR2X8M)                                        0.38       9.02 f
  U1537/Y (INVX8M)                                        0.20       9.22 r
  U1398/Y (NAND2BX4M)                                     0.21       9.43 r
  U_ALU/alu_out_reg[9]/D (DFFRQX1M)                       0.00       9.43 r
  data arrival time                                                  9.43

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/alu_out_reg[9]/CK (DFFRQX1M)                      0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -9.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: U_REG_File/Memory_reg[1][0]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/alu_out_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[1][0]/CK (DFFRHQX4M)              0.00       0.00 r
  U_REG_File/Memory_reg[1][0]/Q (DFFRHQX4M)               0.49       0.49 r
  U1938/Y (BUFX5M)                                        0.81       1.30 r
  U2100/Y (INVX4M)                                        0.74       2.04 f
  U1657/Y (NAND3XLM)                                      0.69       2.73 r
  U1656/Y (NAND2XLM)                                      0.68       3.41 f
  U1655/Y (NAND2XLM)                                      0.73       4.14 r
  U2281/Y (NAND2X2M)                                      0.37       4.51 f
  U2282/Y (NAND2X2M)                                      0.32       4.83 r
  U2283/Y (NAND2X2M)                                      0.29       5.12 f
  U2284/Y (NAND2X2M)                                      0.31       5.43 r
  U2285/Y (OAI211X2M)                                     0.34       5.77 f
  U2286/Y (AO21XLM)                                       0.68       6.45 f
  U2287/Y (AOI21X2M)                                      0.55       7.00 r
  U1411/Y (OR2X2M)                                        0.38       7.38 r
  U2289/Y (AOI2BB1X2M)                                    0.54       7.92 r
  U2290/Y (NAND4X2M)                                      0.47       8.39 f
  U1216/Y (OR2X1M)                                        0.53       8.91 f
  U1950/Y (AO21XLM)                                       0.62       9.54 f
  U_ALU/alu_out_reg[1]/D (DFFRQX1M)                       0.00       9.54 f
  data arrival time                                                  9.54

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/alu_out_reg[1]/CK (DFFRQX1M)                      0.00       9.80 r
  library setup time                                     -0.19       9.61
  data required time                                                 9.61
  --------------------------------------------------------------------------
  data required time                                                 9.61
  data arrival time                                                 -9.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: U_REG_File/Memory_reg[0][3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/alu_out_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[0][3]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[0][3]/Q (DFFRQX1M)                0.69       0.69 r
  U1840/Y (BUFX6M)                                        0.83       1.52 r
  U1295/Y (INVX6M)                                        0.61       2.13 f
  U1293/Y (NOR2X2M)                                       0.54       2.67 r
  U1659/S (ADDHX1M)                                       0.58       3.25 r
  U2228/S (ADDFX1M)                                       0.82       4.07 f
  U1674/CO (ADDFX2M)                                      0.67       4.74 f
  U1493/CO (ADDFX2M)                                      0.51       5.24 f
  U1673/CO (ADDFX2M)                                      0.51       5.75 f
  U1672/CO (ADDFX2M)                                      0.51       6.26 f
  U2820/CO (ADDFX2M)                                      0.51       6.76 f
  U1417/CO (ADDFX2M)                                      0.51       7.27 f
  U1410/CO (ADDFX2M)                                      0.52       7.79 f
  U1549/CO (ADDFHX4M)                                     0.34       8.13 f
  U1545/CO (ADDFHX4M)                                     0.31       8.44 f
  U1544/S (ADDFHX4M)                                      0.34       8.79 r
  U1213/Y (AOI21X2M)                                      0.24       9.03 f
  U1202/Y (NAND2X2M)                                      0.33       9.35 r
  U_ALU/alu_out_reg[13]/D (DFFRQX1M)                      0.00       9.35 r
  data arrival time                                                  9.35

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/alu_out_reg[13]/CK (DFFRQX1M)                     0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -9.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: U_SYS_CTRL/C_State_reg[1]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/alu_out_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[1]/CK (DFFRQX4M)                 0.00       0.00 r
  U_SYS_CTRL/C_State_reg[1]/Q (DFFRQX4M)                  1.05       1.05 r
  U1308/Y (INVX12M)                                       0.42       1.46 f
  U1450/Y (NOR2X8M)                                       0.55       2.01 r
  U1524/Y (INVX6M)                                        0.24       2.25 f
  U1435/Y (NOR2X8M)                                       0.32       2.57 r
  U1630/Y (AOI21X6M)                                      0.21       2.78 f
  U1425/Y (NAND2BX8M)                                     0.26       3.04 f
  U1495/Y (NAND2X8M)                                      0.14       3.18 r
  U1423/Y (BUFX24M)                                       0.36       3.54 r
  U1490/Y (AND2X12M)                                      0.38       3.92 r
  U1420/Y (AND2X12M)                                      0.48       4.40 r
  U1418/Y (XOR2X3M)                                       0.25       4.65 f
  U1275/CO (ADDFX2M)                                      0.54       5.19 f
  U1555/CO (ADDFX2M)                                      0.51       5.70 f
  U1391/CO (ADDFX2M)                                      0.51       6.20 f
  U1783/CO (ADDFX2M)                                      0.51       6.71 f
  U2602/CO (ADDFX2M)                                      0.51       7.22 f
  U2630/CO (ADDFX2M)                                      0.51       7.72 f
  U1647/CO (ADDFX2M)                                      0.52       8.24 f
  U1538/CO (ADDFHX4M)                                     0.40       8.64 f
  U1239/Y (OR2X8M)                                        0.38       9.02 f
  U1399/Y (NAND2X2M)                                      0.27       9.29 r
  U_ALU/alu_out_reg[10]/D (DFFRQX1M)                      0.00       9.29 r
  data arrival time                                                  9.29

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/alu_out_reg[10]/CK (DFFRQX1M)                     0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -9.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: U_SYS_CTRL/C_State_reg[1]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/alu_out_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[1]/CK (DFFRQX4M)                 0.00       0.00 r
  U_SYS_CTRL/C_State_reg[1]/Q (DFFRQX4M)                  1.05       1.05 r
  U1308/Y (INVX12M)                                       0.42       1.46 f
  U1450/Y (NOR2X8M)                                       0.55       2.01 r
  U1524/Y (INVX6M)                                        0.24       2.25 f
  U1435/Y (NOR2X8M)                                       0.32       2.57 r
  U1630/Y (AOI21X6M)                                      0.21       2.78 f
  U1425/Y (NAND2BX8M)                                     0.26       3.04 f
  U1495/Y (NAND2X8M)                                      0.14       3.18 r
  U1423/Y (BUFX24M)                                       0.36       3.54 r
  U1490/Y (AND2X12M)                                      0.38       3.92 r
  U1420/Y (AND2X12M)                                      0.48       4.40 r
  U1418/Y (XOR2X3M)                                       0.25       4.65 f
  U1275/CO (ADDFX2M)                                      0.54       5.19 f
  U1555/CO (ADDFX2M)                                      0.51       5.70 f
  U1391/CO (ADDFX2M)                                      0.51       6.20 f
  U1783/CO (ADDFX2M)                                      0.51       6.71 f
  U2602/CO (ADDFX2M)                                      0.51       7.22 f
  U2630/CO (ADDFX2M)                                      0.51       7.72 f
  U1647/CO (ADDFX2M)                                      0.52       8.24 f
  U1538/CO (ADDFHX4M)                                     0.40       8.64 f
  U1239/Y (OR2X8M)                                        0.38       9.02 f
  U1460/Y (NAND2X2M)                                      0.27       9.29 r
  U_ALU/alu_out_reg[12]/D (DFFRQX1M)                      0.00       9.29 r
  data arrival time                                                  9.29

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/alu_out_reg[12]/CK (DFFRQX1M)                     0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -9.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: U_SYS_CTRL/C_State_reg[1]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/alu_out_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[1]/CK (DFFRQX4M)                 0.00       0.00 r
  U_SYS_CTRL/C_State_reg[1]/Q (DFFRQX4M)                  1.05       1.05 r
  U1308/Y (INVX12M)                                       0.42       1.46 f
  U1450/Y (NOR2X8M)                                       0.55       2.01 r
  U1524/Y (INVX6M)                                        0.24       2.25 f
  U1435/Y (NOR2X8M)                                       0.32       2.57 r
  U1630/Y (AOI21X6M)                                      0.21       2.78 f
  U1425/Y (NAND2BX8M)                                     0.26       3.04 f
  U1495/Y (NAND2X8M)                                      0.14       3.18 r
  U1423/Y (BUFX24M)                                       0.36       3.54 r
  U1490/Y (AND2X12M)                                      0.38       3.92 r
  U1420/Y (AND2X12M)                                      0.48       4.40 r
  U1418/Y (XOR2X3M)                                       0.25       4.65 f
  U1275/CO (ADDFX2M)                                      0.54       5.19 f
  U1555/CO (ADDFX2M)                                      0.51       5.70 f
  U1391/CO (ADDFX2M)                                      0.51       6.20 f
  U1783/CO (ADDFX2M)                                      0.51       6.71 f
  U2602/CO (ADDFX2M)                                      0.51       7.22 f
  U2630/CO (ADDFX2M)                                      0.51       7.72 f
  U1647/CO (ADDFX2M)                                      0.52       8.24 f
  U1538/S (ADDFHX4M)                                      0.37       8.61 r
  U1461/Y (OAI2BB1X2M)                                    0.31       8.92 r
  U_ALU/alu_out_reg[7]/D (DFFRQX1M)                       0.00       8.92 r
  data arrival time                                                  8.92

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/alu_out_reg[7]/CK (DFFRQX1M)                      0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -8.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U_SYS_CTRL/C_State_reg[1]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/alu_out_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[1]/CK (DFFRQX4M)                 0.00       0.00 r
  U_SYS_CTRL/C_State_reg[1]/Q (DFFRQX4M)                  1.05       1.05 r
  U1308/Y (INVX12M)                                       0.42       1.46 f
  U1450/Y (NOR2X8M)                                       0.55       2.01 r
  U1524/Y (INVX6M)                                        0.24       2.25 f
  U1435/Y (NOR2X8M)                                       0.32       2.57 r
  U1630/Y (AOI21X6M)                                      0.21       2.78 f
  U1425/Y (NAND2BX8M)                                     0.26       3.04 f
  U1495/Y (NAND2X8M)                                      0.14       3.18 r
  U1423/Y (BUFX24M)                                       0.36       3.54 r
  U1490/Y (AND2X12M)                                      0.38       3.92 r
  U1420/Y (AND2X12M)                                      0.48       4.40 r
  U1418/Y (XOR2X3M)                                       0.25       4.65 f
  U1275/CO (ADDFX2M)                                      0.54       5.19 f
  U1555/CO (ADDFX2M)                                      0.51       5.70 f
  U1391/CO (ADDFX2M)                                      0.51       6.20 f
  U1783/CO (ADDFX2M)                                      0.51       6.71 f
  U2602/CO (ADDFX2M)                                      0.51       7.22 f
  U2630/CO (ADDFX2M)                                      0.51       7.72 f
  U1647/S (ADDFX2M)                                       0.51       8.23 r
  U1200/Y (AO21XLM)                                       0.63       8.86 r
  U_ALU/alu_out_reg[6]/D (DFFRQX1M)                       0.00       8.86 r
  data arrival time                                                  8.86

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/alu_out_reg[6]/CK (DFFRQX1M)                      0.00       9.80 r
  library setup time                                     -0.40       9.40
  data required time                                                 9.40
  --------------------------------------------------------------------------
  data required time                                                 9.40
  data arrival time                                                 -8.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U_SYS_CTRL/C_State_reg[1]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/alu_out_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[1]/CK (DFFRQX4M)                 0.00       0.00 r
  U_SYS_CTRL/C_State_reg[1]/Q (DFFRQX4M)                  1.05       1.05 r
  U1308/Y (INVX12M)                                       0.42       1.46 f
  U1450/Y (NOR2X8M)                                       0.55       2.01 r
  U1524/Y (INVX6M)                                        0.24       2.25 f
  U1435/Y (NOR2X8M)                                       0.32       2.57 r
  U1630/Y (AOI21X6M)                                      0.21       2.78 f
  U1425/Y (NAND2BX8M)                                     0.26       3.04 f
  U1495/Y (NAND2X8M)                                      0.14       3.18 r
  U1423/Y (BUFX24M)                                       0.36       3.54 r
  U1264/Y (NAND2X6M)                                      0.60       4.14 f
  U1386/Y (NAND2BX2M)                                     0.80       4.93 f
  U2098/Y (NAND2BX2M)                                     0.51       5.45 f
  U1251/Y (NAND2X4M)                                      0.83       6.28 r
  U2631/Y (MXI2X1M)                                       0.56       6.84 f
  U2632/Y (NAND2X2M)                                      0.37       7.21 r
  U2635/Y (MXI2X1M)                                       0.39       7.60 f
  U2638/Y (NAND4X2M)                                      0.37       7.97 r
  U1199/Y (AO21XLM)                                       0.58       8.55 r
  U_ALU/alu_out_reg[5]/D (DFFRQX1M)                       0.00       8.55 r
  data arrival time                                                  8.55

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/alu_out_reg[5]/CK (DFFRQX1M)                      0.00       9.80 r
  library setup time                                     -0.40       9.40
  data required time                                                 9.40
  --------------------------------------------------------------------------
  data required time                                                 9.40
  data arrival time                                                 -8.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: U_SYS_CTRL/C_State_reg[0]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/alu_out_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[0]/CK (DFFRQX4M)                 0.00       0.00 r
  U_SYS_CTRL/C_State_reg[0]/Q (DFFRQX4M)                  0.83       0.83 f
  U1309/Y (INVX8M)                                        0.62       1.46 r
  U1450/Y (NOR2X8M)                                       0.30       1.75 f
  U1524/Y (INVX6M)                                        0.25       2.00 r
  U1435/Y (NOR2X8M)                                       0.14       2.13 f
  U1630/Y (AOI21X6M)                                      0.51       2.65 r
  U1425/Y (NAND2BX8M)                                     0.24       2.88 r
  U1495/Y (NAND2X8M)                                      0.11       3.00 f
  U1423/Y (BUFX24M)                                       0.28       3.28 f
  U1264/Y (NAND2X6M)                                      0.66       3.93 r
  U1386/Y (NAND2BX2M)                                     0.72       4.65 r
  U2098/Y (NAND2BX2M)                                     0.38       5.03 r
  U1251/Y (NAND2X4M)                                      0.70       5.73 f
  U2604/Y (OAI2BB2X1M)                                    0.75       6.48 f
  U1221/Y (AO21XLM)                                       0.71       7.19 f
  U1217/Y (NOR4X1M)                                       0.98       8.17 r
  U2607/Y (OAI2BB1X2M)                                    0.40       8.56 f
  U_ALU/alu_out_reg[4]/D (DFFRQX1M)                       0.00       8.56 f
  data arrival time                                                  8.56

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/alu_out_reg[4]/CK (DFFRQX1M)                      0.00       9.80 r
  library setup time                                     -0.18       9.62
  data required time                                                 9.62
  --------------------------------------------------------------------------
  data required time                                                 9.62
  data arrival time                                                 -8.56
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: U_SYS_CTRL/C_State_reg[1]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/alu_out_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[1]/CK (DFFRQX4M)                 0.00       0.00 r
  U_SYS_CTRL/C_State_reg[1]/Q (DFFRQX4M)                  1.05       1.05 r
  U1308/Y (INVX12M)                                       0.42       1.46 f
  U1450/Y (NOR2X8M)                                       0.55       2.01 r
  U1524/Y (INVX6M)                                        0.24       2.25 f
  U1435/Y (NOR2X8M)                                       0.32       2.57 r
  U1630/Y (AOI21X6M)                                      0.21       2.78 f
  U1425/Y (NAND2BX8M)                                     0.26       3.04 f
  U1495/Y (NAND2X8M)                                      0.14       3.18 r
  U1423/Y (BUFX24M)                                       0.36       3.54 r
  U1266/Y (NAND2X2M)                                      0.60       4.13 f
  U1261/Y (INVX2M)                                        0.62       4.75 r
  U1258/Y (AND2X2M)                                       0.72       5.48 r
  U2083/Y (NAND2X2M)                                      0.57       6.05 f
  U1557/Y (NAND2BX8M)                                     0.58       6.63 f
  U1456/Y (NAND2BX2M)                                     0.45       7.09 f
  U1788/Y (OAI211X2M)                                     0.31       7.40 r
  U1787/Y (NOR2X2M)                                       0.28       7.67 f
  U1395/Y (OAI2BB1XLM)                                    0.54       8.21 r
  U_ALU/alu_out_reg[3]/D (DFFRQX1M)                       0.00       8.21 r
  data arrival time                                                  8.21

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/alu_out_reg[3]/CK (DFFRQX1M)                      0.00       9.80 r
  library setup time                                     -0.40       9.40
  data required time                                                 9.40
  --------------------------------------------------------------------------
  data required time                                                 9.40
  data arrival time                                                 -8.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U_REG_File/Memory_reg[0][4]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/alu_out_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg[0][4]/CK (DFFRQX1M)               0.00       0.00 r
  U_REG_File/Memory_reg[0][4]/Q (DFFRQX1M)                0.70       0.70 r
  U1975/Y (BUFX10M)                                       0.59       1.30 r
  U1652/Y (NAND2BX8M)                                     0.41       1.71 r
  U1978/Y (NAND2BX2M)                                     0.69       2.40 f
  U1320/Y (INVX4M)                                        0.40       2.80 r
  U1987/Y (NOR2X12M)                                      0.12       2.92 f
  U1988/Y (NAND3X12M)                                     0.14       3.06 r
  U1991/Y (NAND2X12M)                                     0.09       3.15 f
  U1992/Y (OAI21X8M)                                      0.11       3.26 r
  U1993/Y (CLKAND2X16M)                                   0.35       3.61 r
  U1999/Y (INVX14M)                                       0.14       3.75 f
  U1651/Y (NAND3X6M)                                      0.25       4.00 r
  U2037/Y (NAND2X2M)                                      0.28       4.28 f
  U1940/Y (OAI21X4M)                                      0.38       4.66 r
  U1644/Y (NAND2X4M)                                      0.19       4.85 f
  U1306/Y (XNOR2X4M)                                      0.29       5.14 r
  U1304/Y (NAND2BX8M)                                     0.16       5.30 f
  U2038/Y (XNOR2X8M)                                      0.29       5.59 f
  U2041/Y (INVX4M)                                        0.22       5.81 r
  U2042/Y (NAND3X4M)                                      0.24       6.04 f
  U2043/Y (NAND3X12M)                                     0.33       6.37 r
  U2048/Y (BUFX32M)                                       0.21       6.58 r
  U1648/Y (CLKINVX1M)                                     0.34       6.92 f
  U1455/Y (OA22X2M)                                       0.45       7.38 f
  U2620/Y (NAND4X2M)                                      0.29       7.67 r
  U_ALU/alu_out_reg[2]/D (DFFRQX1M)                       0.00       7.67 r
  data arrival time                                                  7.67

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/alu_out_reg[2]/CK (DFFRQX1M)                      0.00       9.80 r
  library setup time                                     -0.35       9.45
  data required time                                                 9.45
  --------------------------------------------------------------------------
  data required time                                                 9.45
  data arrival time                                                 -7.67
  --------------------------------------------------------------------------
  slack (MET)                                                        1.78


  Startpoint: U_SYS_CTRL/C_State_reg[1]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_ALU/o_Vid_ALU_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[1]/CK (DFFRQX4M)                 0.00       0.00 r
  U_SYS_CTRL/C_State_reg[1]/Q (DFFRQX4M)                  1.05       1.05 r
  U1308/Y (INVX12M)                                       0.42       1.46 f
  U1450/Y (NOR2X8M)                                       0.55       2.01 r
  U1524/Y (INVX6M)                                        0.24       2.25 f
  U1435/Y (NOR2X8M)                                       0.32       2.57 r
  U1630/Y (AOI21X6M)                                      0.21       2.78 f
  U1425/Y (NAND2BX8M)                                     0.26       3.04 f
  U1495/Y (NAND2X8M)                                      0.14       3.18 r
  U1423/Y (BUFX24M)                                       0.36       3.54 r
  U_ALU/o_Vid_ALU_reg/D (DFFRQX1M)                        0.00       3.54 r
  data arrival time                                                  3.54

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_ALU/o_Vid_ALU_reg/CK (DFFRQX1M)                       0.00       9.80 r
  library setup time                                     -0.36       9.44
  data required time                                                 9.44
  --------------------------------------------------------------------------
  data required time                                                 9.44
  data arrival time                                                 -3.54
  --------------------------------------------------------------------------
  slack (MET)                                                        5.90


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT3/register_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.52      54.77 r
  U2513/Y (CLKNAND2X2M)                                   1.07      55.84 f
  U2522/Y (OAI21X1M)                                      0.89      56.74 r
  U_TOP_UART/U_UART_RX/DUT3/register_reg[0]/D (DFFRQX1M)
                                                          0.00      56.74 r
  data arrival time                                                 56.74

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUT3/register_reg[0]/CK (DFFRQX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.43     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                -56.74
  --------------------------------------------------------------------------
  slack (MET)                                                      213.90


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT3/register_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.52      54.77 r
  U2513/Y (CLKNAND2X2M)                                   1.07      55.84 f
  U2515/Y (OAI21X1M)                                      0.89      56.74 r
  U_TOP_UART/U_UART_RX/DUT3/register_reg[2]/D (DFFRQX1M)
                                                          0.00      56.74 r
  data arrival time                                                 56.74

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUT3/register_reg[2]/CK (DFFRQX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.43     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                -56.74
  --------------------------------------------------------------------------
  slack (MET)                                                      213.90


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT3/register_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.52      54.77 r
  U2513/Y (CLKNAND2X2M)                                   1.07      55.84 f
  U2518/Y (OAI21X1M)                                      0.89      56.74 r
  U_TOP_UART/U_UART_RX/DUT3/register_reg[1]/D (DFFRQX1M)
                                                          0.00      56.74 r
  data arrival time                                                 56.74

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUT3/register_reg[1]/CK (DFFRQX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.43     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                -56.74
  --------------------------------------------------------------------------
  slack (MET)                                                      213.90


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/C_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.28      54.54 f
  U1785/Y (NOR4X1M)                                       1.00      55.54 r
  U2506/Y (AOI31X1M)                                      0.49      56.02 f
  U2507/Y (OAI211X1M)                                     0.53      56.55 r
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[0]/D (DFFRQX4M)
                                                          0.00      56.55 r
  data arrival time                                                 56.55

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[0]/CK (DFFRQX4M)
                                                          0.00     271.07 r
  library setup time                                     -0.41     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                -56.55
  --------------------------------------------------------------------------
  slack (MET)                                                      214.11


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/sample_en_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.28      54.54 f
  U2373/Y (AOI211X2M)                                     0.78      55.32 r
  U2374/Y (OR4X1M)                                        0.55      55.86 r
  U_TOP_UART/U_UART_RX/DUT1/sample_en_reg/D (DFFRQX1M)
                                                          0.00      55.86 r
  data arrival time                                                 55.86

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUT1/sample_en_reg/CK (DFFRQX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.36     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                -55.86
  --------------------------------------------------------------------------
  slack (MET)                                                      214.85


  Startpoint: U_TOP_UART/U_UART_RX/DUT3/sample_bit_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: o_PAR_ERR (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT3/sample_bit_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT3/sample_bit_reg/Q (DFFRQX2M)
                                                          1.12       1.12 r
  U2335/Y (INVX4M)                                        0.77       1.89 f
  U2364/Y (AOI22X1M)                                      0.80       2.69 r
  U2367/Y (XOR3XLM)                                       0.88       3.57 f
  U1558/Y (XOR3X1M)                                       0.89       4.46 r
  U2368/Y (OAI21X2M)                                      0.42       4.88 f
  U1884/Y (AOI21X6M)                                      0.81       5.69 r
  o_PAR_ERR (out)                                         0.00       5.69 r
  data arrival time                                                  5.69

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -5.69
  --------------------------------------------------------------------------
  slack (MET)                                                      211.13


  Startpoint: U_TOP_UART/U_UART_RX/DUT3/sample_bit_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: o_framing_ERR
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT3/sample_bit_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT3/sample_bit_reg/Q (DFFRQX2M)
                                                          0.88       0.88 f
  U1883/Y (NOR2BX8M)                                      0.67       1.56 r
  o_framing_ERR (out)                                     0.00       1.56 r
  data arrival time                                                  1.56

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                      215.26


  Startpoint: U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX_OUT (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]/Q (DFFRQX1M)
                                                          0.69       0.69 f
  U1804/Y (CLKINVX4M)                                     0.62       1.31 r
  U1803/Y (CLKINVX1M)                                     0.84       2.15 f
  U1336/Y (AOI221X2M)                                     0.95       3.10 r
  U1854/Y (CLKINVX1M)                                     0.59       3.69 f
  U1855/Y (CLKINVX2M)                                     0.87       4.56 r
  U1890/Y (CLKINVX4M)                                     0.86       5.42 f
  U1891/Y (OAI31X2M)                                      0.90       6.33 r
  U1889/Y (BUFX2M)                                        0.86       7.19 r
  TX_OUT (out)                                            0.00       7.19 r
  data arrival time                                                  7.19

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  output external delay                                 -54.25    8626.09
  data required time                                              8626.09
  --------------------------------------------------------------------------
  data required time                                              8626.09
  data arrival time                                                 -7.19
  --------------------------------------------------------------------------
  slack (MET)                                                     8618.90


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/sample_en_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/Q (DFFRQX1M)
                                                          0.68       0.68 r
  U2354/Y (CLKINVX2M)                                     0.90       1.58 f
  U1291/Y (INVX4M)                                        1.18       2.76 r
  U2355/Y (NOR2X1M)                                       0.49       3.24 f
  U1337/Y (AOI221X2M)                                     0.83       4.07 r
  U2356/Y (OAI21X1M)                                      0.60       4.67 f
  U2357/Y (AOI21X1M)                                      0.75       5.42 r
  U2358/Y (OAI211X1M)                                     0.67       6.08 f
  U2359/Y (AOI211X2M)                                     0.86       6.94 r
  U1802/Y (OA21XLM)                                       0.67       7.62 r
  U1851/Y (CLKINVX4M)                                     0.79       8.40 f
  U2360/Y (NOR2X4M)                                       0.96       9.36 r
  U1799/Y (AND4XLM)                                       0.81      10.17 r
  U1812/Y (CLKINVX2M)                                     0.81      10.98 f
  U2371/Y (NAND3BX2M)                                     0.87      11.86 r
  U2372/Y (NAND2X1M)                                      0.77      12.63 f
  U2374/Y (OR4X1M)                                        0.82      13.45 f
  U_TOP_UART/U_UART_RX/DUT1/sample_en_reg/D (DFFRQX1M)
                                                          0.00      13.45 f
  data arrival time                                                 13.45

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUT1/sample_en_reg/CK (DFFRQX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                -13.45
  --------------------------------------------------------------------------
  slack (MET)                                                      257.45


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/C_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/Q (DFFRQX1M)
                                                          0.68       0.68 r
  U2354/Y (CLKINVX2M)                                     0.90       1.58 f
  U1291/Y (INVX4M)                                        1.18       2.76 r
  U2355/Y (NOR2X1M)                                       0.49       3.24 f
  U1337/Y (AOI221X2M)                                     0.83       4.07 r
  U2356/Y (OAI21X1M)                                      0.60       4.67 f
  U2357/Y (AOI21X1M)                                      0.75       5.42 r
  U2358/Y (OAI211X1M)                                     0.67       6.08 f
  U2359/Y (AOI211X2M)                                     0.86       6.94 r
  U1802/Y (OA21XLM)                                       0.67       7.62 r
  U1851/Y (CLKINVX4M)                                     0.79       8.40 f
  U2360/Y (NOR2X4M)                                       0.96       9.36 r
  U1799/Y (AND4XLM)                                       0.81      10.17 r
  U1812/Y (CLKINVX2M)                                     0.81      10.98 f
  U1862/Y (OAI22X4M)                                      0.71      11.69 r
  U1849/Y (NOR4X4M)                                       0.42      12.12 f
  U2502/Y (AOI21X1M)                                      0.70      12.81 r
  U2503/Y (OAI21X1M)                                      0.54      13.36 f
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[2]/D (DFFRQX4M)
                                                          0.00      13.36 f
  data arrival time                                                 13.36

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[2]/CK (DFFRQX4M)
                                                          0.00     271.07 r
  library setup time                                     -0.23     270.84
  data required time                                               270.84
  --------------------------------------------------------------------------
  data required time                                               270.84
  data arrival time                                                -13.36
  --------------------------------------------------------------------------
  slack (MET)                                                      257.48


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/C_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/Q (DFFRQX1M)
                                                          0.68       0.68 r
  U2354/Y (CLKINVX2M)                                     0.90       1.58 f
  U1291/Y (INVX4M)                                        1.18       2.76 r
  U2355/Y (NOR2X1M)                                       0.49       3.24 f
  U1337/Y (AOI221X2M)                                     0.83       4.07 r
  U2356/Y (OAI21X1M)                                      0.60       4.67 f
  U2357/Y (AOI21X1M)                                      0.75       5.42 r
  U2358/Y (OAI211X1M)                                     0.67       6.08 f
  U2359/Y (AOI211X2M)                                     0.86       6.94 r
  U1802/Y (OA21XLM)                                       0.67       7.62 r
  U1851/Y (CLKINVX4M)                                     0.79       8.40 f
  U1885/Y (NOR4X2M)                                       1.01       9.42 r
  U2495/Y (CLKINVX1M)                                     1.01      10.42 f
  U2496/Y (NOR2X2M)                                       0.97      11.39 r
  U2497/Y (OAI2BB1X1M)                                    0.82      12.21 f
  U2501/Y (OAI211X1M)                                     0.86      13.07 r
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[1]/D (DFFRQX4M)
                                                          0.00      13.07 r
  data arrival time                                                 13.07

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[1]/CK (DFFRQX4M)
                                                          0.00     271.07 r
  library setup time                                     -0.41     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                -13.07
  --------------------------------------------------------------------------
  slack (MET)                                                      257.59


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/Q (DFFRQX1M)
                                                          0.68       0.68 r
  U2354/Y (CLKINVX2M)                                     0.90       1.58 f
  U1291/Y (INVX4M)                                        1.18       2.76 r
  U2355/Y (NOR2X1M)                                       0.49       3.24 f
  U1337/Y (AOI221X2M)                                     0.83       4.07 r
  U2356/Y (OAI21X1M)                                      0.60       4.67 f
  U2357/Y (AOI21X1M)                                      0.75       5.42 r
  U2358/Y (OAI211X1M)                                     0.67       6.08 f
  U2359/Y (AOI211X2M)                                     0.86       6.94 r
  U1802/Y (OA21XLM)                                       0.67       7.62 r
  U1851/Y (CLKINVX4M)                                     0.79       8.40 f
  U2360/Y (NOR2X4M)                                       0.96       9.36 r
  U1886/Y (NAND2X2M)                                      0.77      10.13 f
  U1837/Y (NOR2X3M)                                       0.99      11.12 r
  U2504/Y (CLKINVX1M)                                     0.64      11.76 f
  U1332/Y (AOI221X2M)                                     0.91      12.67 r
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[3]/D (DFFRQX4M)
                                                          0.00      12.67 r
  data arrival time                                                 12.67

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[3]/CK (DFFRQX4M)
                                                          0.00     271.07 r
  library setup time                                     -0.43     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                -12.67
  --------------------------------------------------------------------------
  slack (MET)                                                      257.97


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/strt_chk_en_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/Q (DFFRQX1M)
                                                          0.68       0.68 r
  U2354/Y (CLKINVX2M)                                     0.90       1.58 f
  U1291/Y (INVX4M)                                        1.18       2.76 r
  U2355/Y (NOR2X1M)                                       0.49       3.24 f
  U1337/Y (AOI221X2M)                                     0.83       4.07 r
  U2356/Y (OAI21X1M)                                      0.60       4.67 f
  U2357/Y (AOI21X1M)                                      0.75       5.42 r
  U2358/Y (OAI211X1M)                                     0.67       6.08 f
  U2359/Y (AOI211X2M)                                     0.86       6.94 r
  U1802/Y (OA21XLM)                                       0.67       7.62 r
  U1851/Y (CLKINVX4M)                                     0.79       8.40 f
  U1885/Y (NOR4X2M)                                       1.01       9.42 r
  U2495/Y (CLKINVX1M)                                     1.01      10.42 f
  U2496/Y (NOR2X2M)                                       0.97      11.39 r
  U2497/Y (OAI2BB1X1M)                                    0.82      12.21 f
  U2499/Y (NOR2BX1M)                                      0.56      12.77 f
  U_TOP_UART/U_UART_RX/DUT1/strt_chk_en_reg/D (DFFRQX1M)
                                                          0.00      12.77 f
  data arrival time                                                 12.77

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUT1/strt_chk_en_reg/CK (DFFRQX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.18     270.89
  data required time                                               270.89
  --------------------------------------------------------------------------
  data required time                                               270.89
  data arrival time                                                -12.77
  --------------------------------------------------------------------------
  slack (MET)                                                      258.12


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/par_chk_en_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/Q (DFFRQX1M)
                                                          0.68       0.68 r
  U2354/Y (CLKINVX2M)                                     0.90       1.58 f
  U1291/Y (INVX4M)                                        1.18       2.76 r
  U2355/Y (NOR2X1M)                                       0.49       3.24 f
  U1337/Y (AOI221X2M)                                     0.83       4.07 r
  U2356/Y (OAI21X1M)                                      0.60       4.67 f
  U2357/Y (AOI21X1M)                                      0.75       5.42 r
  U2358/Y (OAI211X1M)                                     0.67       6.08 f
  U2359/Y (AOI211X2M)                                     0.86       6.94 r
  U1802/Y (OA21XLM)                                       0.67       7.62 r
  U1851/Y (CLKINVX4M)                                     0.79       8.40 f
  U2360/Y (NOR2X4M)                                       0.96       9.36 r
  U1799/Y (AND4XLM)                                       0.81      10.17 r
  U1812/Y (CLKINVX2M)                                     0.81      10.98 f
  U2371/Y (NAND3BX2M)                                     0.87      11.86 r
  U2372/Y (NAND2X1M)                                      0.77      12.63 f
  U_TOP_UART/U_UART_RX/DUT1/par_chk_en_reg/D (DFFRQX1M)
                                                          0.00      12.63 f
  data arrival time                                                 12.63

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUT1/par_chk_en_reg/CK (DFFRQX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.27     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                -12.63
  --------------------------------------------------------------------------
  slack (MET)                                                      258.16


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/data_valid_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/Q (DFFRQX1M)
                                                          0.68       0.68 r
  U2354/Y (CLKINVX2M)                                     0.90       1.58 f
  U1291/Y (INVX4M)                                        1.18       2.76 r
  U2355/Y (NOR2X1M)                                       0.49       3.24 f
  U1337/Y (AOI221X2M)                                     0.83       4.07 r
  U2356/Y (OAI21X1M)                                      0.60       4.67 f
  U2357/Y (AOI21X1M)                                      0.75       5.42 r
  U2358/Y (OAI211X1M)                                     0.67       6.08 f
  U2359/Y (AOI211X2M)                                     0.86       6.94 r
  U1802/Y (OA21XLM)                                       0.67       7.62 r
  U1851/Y (CLKINVX4M)                                     0.79       8.40 f
  U2360/Y (NOR2X4M)                                       0.96       9.36 r
  U1799/Y (AND4XLM)                                       0.81      10.17 r
  U1812/Y (CLKINVX2M)                                     0.81      10.98 f
  U1862/Y (OAI22X4M)                                      0.71      11.69 r
  U1882/Y (NOR3BX2M)                                      0.76      12.45 r
  U_TOP_UART/U_UART_RX/DUT1/data_valid_reg/D (DFFRQX1M)
                                                          0.00      12.45 r
  data arrival time                                                 12.45

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUT1/data_valid_reg/CK (DFFRQX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.43     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                -12.45
  --------------------------------------------------------------------------
  slack (MET)                                                      258.18


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/C_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/Q (DFFRQX1M)
                                                          0.68       0.68 r
  U2354/Y (CLKINVX2M)                                     0.90       1.58 f
  U1291/Y (INVX4M)                                        1.18       2.76 r
  U2355/Y (NOR2X1M)                                       0.49       3.24 f
  U1337/Y (AOI221X2M)                                     0.83       4.07 r
  U2356/Y (OAI21X1M)                                      0.60       4.67 f
  U2357/Y (AOI21X1M)                                      0.75       5.42 r
  U2358/Y (OAI211X1M)                                     0.67       6.08 f
  U2359/Y (AOI211X2M)                                     0.86       6.94 r
  U1802/Y (OA21XLM)                                       0.67       7.62 r
  U1851/Y (CLKINVX4M)                                     0.79       8.40 f
  U2360/Y (NOR2X4M)                                       0.96       9.36 r
  U1799/Y (AND4XLM)                                       0.81      10.17 r
  U1812/Y (CLKINVX2M)                                     0.81      10.98 f
  U2371/Y (NAND3BX2M)                                     0.87      11.86 r
  U2507/Y (OAI211X1M)                                     0.64      12.50 f
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[0]/D (DFFRQX4M)
                                                          0.00      12.50 f
  data arrival time                                                 12.50

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[0]/CK (DFFRQX4M)
                                                          0.00     271.07 r
  library setup time                                     -0.26     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                -12.50
  --------------------------------------------------------------------------
  slack (MET)                                                      258.30


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/stp_chk_en_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/Q (DFFRQX1M)
                                                          0.68       0.68 r
  U2354/Y (CLKINVX2M)                                     0.90       1.58 f
  U1291/Y (INVX4M)                                        1.18       2.76 r
  U2355/Y (NOR2X1M)                                       0.49       3.24 f
  U1337/Y (AOI221X2M)                                     0.83       4.07 r
  U2356/Y (OAI21X1M)                                      0.60       4.67 f
  U2357/Y (AOI21X1M)                                      0.75       5.42 r
  U2358/Y (OAI211X1M)                                     0.67       6.08 f
  U2359/Y (AOI211X2M)                                     0.86       6.94 r
  U1802/Y (OA21XLM)                                       0.67       7.62 r
  U1851/Y (CLKINVX4M)                                     0.79       8.40 f
  U2360/Y (NOR2X4M)                                       0.96       9.36 r
  U1799/Y (AND4XLM)                                       0.81      10.17 r
  U1812/Y (CLKINVX2M)                                     0.81      10.98 f
  U1862/Y (OAI22X4M)                                      0.71      11.69 r
  U1849/Y (NOR4X4M)                                       0.42      12.12 f
  U_TOP_UART/U_UART_RX/DUT1/stp_chk_en_reg/D (DFFRQX1M)
                                                          0.00      12.12 f
  data arrival time                                                 12.12

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUT1/stp_chk_en_reg/CK (DFFRQX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.18     270.88
  data required time                                               270.88
  --------------------------------------------------------------------------
  data required time                                               270.88
  data arrival time                                                -12.12
  --------------------------------------------------------------------------
  slack (MET)                                                      258.77


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/Q (DFFRQX1M)
                                                          0.68       0.68 r
  U2354/Y (CLKINVX2M)                                     0.90       1.58 f
  U1291/Y (INVX4M)                                        1.18       2.76 r
  U2355/Y (NOR2X1M)                                       0.49       3.24 f
  U1337/Y (AOI221X2M)                                     0.83       4.07 r
  U2356/Y (OAI21X1M)                                      0.60       4.67 f
  U2357/Y (AOI21X1M)                                      0.75       5.42 r
  U2358/Y (OAI211X1M)                                     0.67       6.08 f
  U2359/Y (AOI211X2M)                                     0.86       6.94 r
  U1802/Y (OA21XLM)                                       0.67       7.62 r
  U1851/Y (CLKINVX4M)                                     0.79       8.40 f
  U2360/Y (NOR2X4M)                                       0.96       9.36 r
  U1886/Y (NAND2X2M)                                      0.77      10.13 f
  U1837/Y (NOR2X3M)                                       0.99      11.12 r
  U2977/Y (AOI211X2M)                                     0.35      11.47 f
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[2]/D (DFFRQX4M)
                                                          0.00      11.47 f
  data arrival time                                                 11.47

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[2]/CK (DFFRQX4M)
                                                          0.00     271.07 r
  library setup time                                     -0.21     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                -11.47
  --------------------------------------------------------------------------
  slack (MET)                                                      259.39


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/Q (DFFRQX1M)
                                                          0.68       0.68 r
  U2354/Y (CLKINVX2M)                                     0.90       1.58 f
  U1291/Y (INVX4M)                                        1.18       2.76 r
  U2355/Y (NOR2X1M)                                       0.49       3.24 f
  U1337/Y (AOI221X2M)                                     0.83       4.07 r
  U2356/Y (OAI21X1M)                                      0.60       4.67 f
  U2357/Y (AOI21X1M)                                      0.75       5.42 r
  U2358/Y (OAI211X1M)                                     0.67       6.08 f
  U2359/Y (AOI211X2M)                                     0.86       6.94 r
  U1802/Y (OA21XLM)                                       0.67       7.62 r
  U1851/Y (CLKINVX4M)                                     0.79       8.40 f
  U2360/Y (NOR2X4M)                                       0.96       9.36 r
  U1886/Y (NAND2X2M)                                      0.77      10.13 f
  U2361/Y (OAI211X1M)                                     0.54      10.68 r
  U2362/Y (CLKINVX1M)                                     0.55      11.23 f
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[1]/D (DFFRQX1M)
                                                          0.00      11.23 f
  data arrival time                                                 11.23

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[1]/CK (DFFRQX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.21     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                -11.23
  --------------------------------------------------------------------------
  slack (MET)                                                      259.63


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/Q (DFFRQX1M)
                                                          0.68       0.68 r
  U2354/Y (CLKINVX2M)                                     0.90       1.58 f
  U1291/Y (INVX4M)                                        1.18       2.76 r
  U2355/Y (NOR2X1M)                                       0.49       3.24 f
  U1337/Y (AOI221X2M)                                     0.83       4.07 r
  U2356/Y (OAI21X1M)                                      0.60       4.67 f
  U2357/Y (AOI21X1M)                                      0.75       5.42 r
  U2358/Y (OAI211X1M)                                     0.67       6.08 f
  U2359/Y (AOI211X2M)                                     0.86       6.94 r
  U1802/Y (OA21XLM)                                       0.67       7.62 r
  U1851/Y (CLKINVX4M)                                     0.79       8.40 f
  U1875/Y (NAND2X3M)                                      1.03       9.43 r
  U2492/Y (NOR2X1M)                                       0.48       9.91 f
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[0]/D (DFFRQX4M)
                                                          0.00       9.91 f
  data arrival time                                                  9.91

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[0]/CK (DFFRQX4M)
                                                          0.00     271.07 r
  library setup time                                     -0.22     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -9.91
  --------------------------------------------------------------------------
  slack (MET)                                                      260.94


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/Q (DFFRQX1M)
                                                          0.68       0.68 r
  U2354/Y (CLKINVX2M)                                     0.90       1.58 f
  U1291/Y (INVX4M)                                        1.18       2.76 r
  U2355/Y (NOR2X1M)                                       0.49       3.24 f
  U1337/Y (AOI221X2M)                                     0.83       4.07 r
  U2356/Y (OAI21X1M)                                      0.60       4.67 f
  U2357/Y (AOI21X1M)                                      0.75       5.42 r
  U2358/Y (OAI211X1M)                                     0.67       6.08 f
  U2359/Y (AOI211X2M)                                     0.86       6.94 r
  U1802/Y (OA21XLM)                                       0.67       7.62 r
  U1851/Y (CLKINVX4M)                                     0.79       8.40 f
  U1875/Y (NAND2X3M)                                      1.03       9.43 r
  U1339/Y (AOI221X2M)                                     0.35       9.78 f
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[5]/D (DFFRQX4M)
                                                          0.00       9.78 f
  data arrival time                                                  9.78

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[5]/CK (DFFRQX4M)
                                                          0.00     271.07 r
  library setup time                                     -0.21     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -9.78
  --------------------------------------------------------------------------
  slack (MET)                                                      261.07


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/Q (DFFRQX1M)
                                                          0.68       0.68 r
  U2354/Y (CLKINVX2M)                                     0.90       1.58 f
  U1291/Y (INVX4M)                                        1.18       2.76 r
  U2355/Y (NOR2X1M)                                       0.49       3.24 f
  U1337/Y (AOI221X2M)                                     0.83       4.07 r
  U2356/Y (OAI21X1M)                                      0.60       4.67 f
  U2357/Y (AOI21X1M)                                      0.75       5.42 r
  U2358/Y (OAI211X1M)                                     0.67       6.08 f
  U2359/Y (AOI211X2M)                                     0.86       6.94 r
  U1802/Y (OA21XLM)                                       0.67       7.62 r
  U1851/Y (CLKINVX4M)                                     0.79       8.40 f
  U1875/Y (NAND2X3M)                                      1.03       9.43 r
  U1340/Y (AOI221X2M)                                     0.35       9.78 f
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[4]/D (DFFRQX4M)
                                                          0.00       9.78 f
  data arrival time                                                  9.78

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[4]/CK (DFFRQX4M)
                                                          0.00     271.07 r
  library setup time                                     -0.21     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -9.78
  --------------------------------------------------------------------------
  slack (MET)                                                      261.07


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/Q (DFFRQX1M)
                                                          0.68       0.68 r
  U2354/Y (CLKINVX2M)                                     0.90       1.58 f
  U1291/Y (INVX4M)                                        1.18       2.76 r
  U2355/Y (NOR2X1M)                                       0.49       3.24 f
  U1337/Y (AOI221X2M)                                     0.83       4.07 r
  U2356/Y (OAI21X1M)                                      0.60       4.67 f
  U2357/Y (AOI21X1M)                                      0.75       5.42 r
  U2358/Y (OAI211X1M)                                     0.67       6.08 f
  U2359/Y (AOI211X2M)                                     0.86       6.94 r
  U1802/Y (OA21XLM)                                       0.67       7.62 r
  U1851/Y (CLKINVX4M)                                     0.79       8.40 f
  U1875/Y (NAND2X3M)                                      1.03       9.43 r
  U1833/Y (AOI211X2M)                                     0.35       9.78 f
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[3]/D (DFFRQX4M)
                                                          0.00       9.78 f
  data arrival time                                                  9.78

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[3]/CK (DFFRQX4M)
                                                          0.00     271.07 r
  library setup time                                     -0.20     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -9.78
  --------------------------------------------------------------------------
  slack (MET)                                                      261.08


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/Q (DFFRQX1M)
                                                          0.68       0.68 r
  U2354/Y (CLKINVX2M)                                     0.90       1.58 f
  U1291/Y (INVX4M)                                        1.18       2.76 r
  U2355/Y (NOR2X1M)                                       0.49       3.24 f
  U1337/Y (AOI221X2M)                                     0.83       4.07 r
  U2356/Y (OAI21X1M)                                      0.60       4.67 f
  U2357/Y (AOI21X1M)                                      0.75       5.42 r
  U2358/Y (OAI211X1M)                                     0.67       6.08 f
  U2359/Y (AOI211X2M)                                     0.86       6.94 r
  U1802/Y (OA21XLM)                                       0.67       7.62 r
  U1851/Y (CLKINVX4M)                                     0.79       8.40 f
  U1875/Y (NAND2X3M)                                      1.03       9.43 r
  U1331/Y (AOI221X2M)                                     0.35       9.78 f
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/D (DFFRQX1M)
                                                          0.00       9.78 f
  data arrival time                                                  9.78

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/CK (DFFRQX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.20     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -9.78
  --------------------------------------------------------------------------
  slack (MET)                                                      261.09


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/Q (DFFRQX1M)
                                                          0.68       0.68 r
  U2354/Y (CLKINVX2M)                                     0.90       1.58 f
  U1291/Y (INVX4M)                                        1.18       2.76 r
  U2355/Y (NOR2X1M)                                       0.49       3.24 f
  U1337/Y (AOI221X2M)                                     0.83       4.07 r
  U2356/Y (OAI21X1M)                                      0.60       4.67 f
  U2357/Y (AOI21X1M)                                      0.75       5.42 r
  U2358/Y (OAI211X1M)                                     0.67       6.08 f
  U2359/Y (AOI211X2M)                                     0.86       6.94 r
  U1802/Y (OA21XLM)                                       0.67       7.62 r
  U1851/Y (CLKINVX4M)                                     0.79       8.40 f
  U1875/Y (NAND2X3M)                                      1.03       9.43 r
  U2984/Y (AOI211X2M)                                     0.35       9.78 f
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[1]/D (DFFRQX1M)
                                                          0.00       9.78 f
  data arrival time                                                  9.78

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[1]/CK (DFFRQX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.18     270.89
  data required time                                               270.89
  --------------------------------------------------------------------------
  data required time                                               270.89
  data arrival time                                                 -9.78
  --------------------------------------------------------------------------
  slack (MET)                                                      261.11


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/edge_count_reg[2]/Q (DFFRQX1M)
                                                          0.68       0.68 r
  U2354/Y (CLKINVX2M)                                     0.90       1.58 f
  U1291/Y (INVX4M)                                        1.18       2.76 r
  U2355/Y (NOR2X1M)                                       0.49       3.24 f
  U1337/Y (AOI221X2M)                                     0.83       4.07 r
  U2356/Y (OAI21X1M)                                      0.60       4.67 f
  U2357/Y (AOI21X1M)                                      0.75       5.42 r
  U2358/Y (OAI211X1M)                                     0.67       6.08 f
  U2359/Y (AOI211X2M)                                     0.86       6.94 r
  U1802/Y (OA21XLM)                                       0.67       7.62 r
  U1851/Y (CLKINVX4M)                                     0.79       8.40 f
  U2360/Y (NOR2X4M)                                       0.96       9.36 r
  U2976/Y (AOI211X2M)                                     0.34       9.70 f
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[0]/D (DFFRQX4M)
                                                          0.00       9.70 f
  data arrival time                                                  9.70

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[0]/CK (DFFRQX4M)
                                                          0.00     271.07 r
  library setup time                                     -0.21     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -9.70
  --------------------------------------------------------------------------
  slack (MET)                                                      261.16


  Startpoint: U_TOP_UART/U_UART_RX/DUT1/sample_en_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT3/register_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT1/sample_en_reg/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT1/sample_en_reg/Q (DFFRQX1M)
                                                          0.67       0.67 r
  U1579/Y (BUFX2M)                                        0.67       1.34 r
  U2486/Y (CLKINVX2M)                                     1.03       2.37 f
  U2487/Y (NOR2X1M)                                       1.00       3.36 r
  U1807/Y (OAI211X8M)                                     0.51       3.88 f
  U2489/Y (CLKINVX1M)                                     0.77       4.65 r
  U2513/Y (CLKNAND2X2M)                                   1.06       5.71 f
  U2522/Y (OAI21X1M)                                      0.89       6.60 r
  U_TOP_UART/U_UART_RX/DUT3/register_reg[0]/D (DFFRQX1M)
                                                          0.00       6.60 r
  data arrival time                                                  6.60

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUT3/register_reg[0]/CK (DFFRQX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.43     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -6.60
  --------------------------------------------------------------------------
  slack (MET)                                                      264.04


  Startpoint: U_TOP_UART/U_UART_RX/DUT1/sample_en_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT3/register_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT1/sample_en_reg/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT1/sample_en_reg/Q (DFFRQX1M)
                                                          0.67       0.67 r
  U1579/Y (BUFX2M)                                        0.67       1.34 r
  U2486/Y (CLKINVX2M)                                     1.03       2.37 f
  U2487/Y (NOR2X1M)                                       1.00       3.36 r
  U1807/Y (OAI211X8M)                                     0.51       3.88 f
  U2489/Y (CLKINVX1M)                                     0.77       4.65 r
  U2513/Y (CLKNAND2X2M)                                   1.06       5.71 f
  U2515/Y (OAI21X1M)                                      0.89       6.60 r
  U_TOP_UART/U_UART_RX/DUT3/register_reg[2]/D (DFFRQX1M)
                                                          0.00       6.60 r
  data arrival time                                                  6.60

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUT3/register_reg[2]/CK (DFFRQX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.43     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -6.60
  --------------------------------------------------------------------------
  slack (MET)                                                      264.04


  Startpoint: U_TOP_UART/U_UART_RX/DUT1/sample_en_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT3/register_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT1/sample_en_reg/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT1/sample_en_reg/Q (DFFRQX1M)
                                                          0.67       0.67 r
  U1579/Y (BUFX2M)                                        0.67       1.34 r
  U2486/Y (CLKINVX2M)                                     1.03       2.37 f
  U2487/Y (NOR2X1M)                                       1.00       3.36 r
  U1807/Y (OAI211X8M)                                     0.51       3.88 f
  U2489/Y (CLKINVX1M)                                     0.77       4.65 r
  U2513/Y (CLKNAND2X2M)                                   1.06       5.71 f
  U2518/Y (OAI21X1M)                                      0.89       6.60 r
  U_TOP_UART/U_UART_RX/DUT3/register_reg[1]/D (DFFRQX1M)
                                                          0.00       6.60 r
  data arrival time                                                  6.60

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUT3/register_reg[1]/CK (DFFRQX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.43     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -6.60
  --------------------------------------------------------------------------
  slack (MET)                                                      264.04


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[1]/Q (DFFRQX1M)
                                                          0.70       0.70 f
  U2337/Y (INVX4M)                                        0.91       1.61 r
  U1888/Y (INVX6M)                                        0.68       2.29 f
  U1887/Y (NOR3X2M)                                       0.78       3.08 r
  U2483/Y (NAND3X1M)                                      1.03       4.10 f
  U2484/Y (NAND2XLM)                                      0.87       4.97 r
  U2485/Y (OAI21X1M)                                      0.52       5.49 f
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[7]/D (DFFSQX2M)
                                                          0.00       5.49 f
  data arrival time                                                  5.49

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[7]/CK (DFFSQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.34     270.73
  data required time                                               270.73
  --------------------------------------------------------------------------
  data required time                                               270.73
  data arrival time                                                 -5.49
  --------------------------------------------------------------------------
  slack (MET)                                                      265.23


  Startpoint: U_TOP_UART/U_UART_RX/DUT1/sample_en_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT3/sample_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT1/sample_en_reg/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT1/sample_en_reg/Q (DFFRQX1M)
                                                          0.67       0.67 r
  U1579/Y (BUFX2M)                                        0.67       1.34 r
  U2486/Y (CLKINVX2M)                                     1.03       2.37 f
  U2487/Y (NOR2X1M)                                       1.00       3.36 r
  U1807/Y (OAI211X8M)                                     0.51       3.88 f
  U2489/Y (CLKINVX1M)                                     0.77       4.65 r
  U2491/Y (NOR2BX1M)                                      0.68       5.33 r
  U_TOP_UART/U_UART_RX/DUT3/sample_bit_reg/D (DFFRQX2M)
                                                          0.00       5.33 r
  data arrival time                                                  5.33

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUT3/sample_bit_reg/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.39     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -5.33
  --------------------------------------------------------------------------
  slack (MET)                                                      265.35


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[1]/Q (DFFRQX1M)
                                                          0.70       0.70 r
  U2337/Y (INVX4M)                                        0.55       1.25 f
  U1832/Y (NOR3X4M)                                       0.78       2.03 r
  U1831/Y (NAND3XLM)                                      0.96       3.00 f
  U2339/Y (MXI2XLM)                                       0.79       3.78 f
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[1]/D (DFFSQX2M)
                                                          0.00       3.78 f
  data arrival time                                                  3.78

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[1]/CK (DFFSQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.40     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                      266.89


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[2]/Q (DFFRQX4M)
                                                          0.83       0.83 f
  U1916/Y (CLKINVX2M)                                     0.85       1.68 r
  U1846/Y (NAND4X4M)                                      0.80       2.48 f
  U2342/Y (OAI21X1M)                                      0.90       3.38 r
  U1845/Y (OAI31X2M)                                      0.42       3.79 f
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[0]/D (DFFSQX2M)
                                                          0.00       3.79 f
  data arrival time                                                  3.79

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[0]/CK (DFFSQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.30     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -3.79
  --------------------------------------------------------------------------
  slack (MET)                                                      266.97


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[2]/Q (DFFRQX4M)
                                                          0.83       0.83 f
  U1916/Y (CLKINVX2M)                                     0.85       1.68 r
  U1846/Y (NAND4X4M)                                      0.80       2.48 f
  U2344/Y (OAI21X1M)                                      0.90       3.38 r
  U1844/Y (OAI31X2M)                                      0.42       3.79 f
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[2]/D (DFFSQX2M)
                                                          0.00       3.79 f
  data arrival time                                                  3.79

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[2]/CK (DFFSQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.30     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -3.79
  --------------------------------------------------------------------------
  slack (MET)                                                      266.97


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[3]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[3]/Q (DFFRQX4M)
                                                          0.81       0.81 f
  U2338/Y (CLKINVX4M)                                     0.79       1.60 r
  U1843/Y (NAND4X4M)                                      0.77       2.37 f
  U2343/Y (OAI21X1M)                                      0.89       3.27 r
  U1842/Y (OAI31X2M)                                      0.42       3.68 f
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[4]/D (DFFSQX2M)
                                                          0.00       3.68 f
  data arrival time                                                  3.68

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[4]/CK (DFFSQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.30     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (MET)                                                      267.08


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[3]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[3]/Q (DFFRQX4M)
                                                          0.81       0.81 f
  U2338/Y (CLKINVX4M)                                     0.79       1.60 r
  U1917/Y (NAND4X4M)                                      0.77       2.37 f
  U2346/Y (OAI21X1M)                                      0.89       3.27 r
  U1810/Y (OAI31X2M)                                      0.42       3.68 f
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[5]/D (DFFSQX2M)
                                                          0.00       3.68 f
  data arrival time                                                  3.68

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[5]/CK (DFFSQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.30     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (MET)                                                      267.08


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[3]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[3]/Q (DFFRQX4M)
                                                          0.81       0.81 f
  U2338/Y (CLKINVX4M)                                     0.79       1.60 r
  U1843/Y (NAND4X4M)                                      0.77       2.37 f
  U2345/Y (OAI21X1M)                                      0.89       3.27 r
  U1841/Y (OAI31X2M)                                      0.42       3.68 f
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[6]/D (DFFSQX2M)
                                                          0.00       3.68 f
  data arrival time                                                  3.68

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[6]/CK (DFFSQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.30     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (MET)                                                      267.08


  Startpoint: U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[3]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg[3]/Q (DFFRQX4M)
                                                          0.81       0.81 f
  U2338/Y (CLKINVX4M)                                     0.79       1.60 r
  U1917/Y (NAND4X4M)                                      0.77       2.37 f
  U2341/Y (OAI21X1M)                                      0.89       3.27 r
  U1809/Y (OAI31X2M)                                      0.42       3.68 f
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[3]/D (DFFSQX2M)
                                                          0.00       3.68 f
  data arrival time                                                  3.68

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUt4/P_DATA_reg[3]/CK (DFFSQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.30     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (MET)                                                      267.08


  Startpoint: U_TOP_UART/U_UART_RX/DUT1/C_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/deser_en_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg[2]/Q (DFFRQX4M)
                                                          0.77       0.77 f
  U2363/Y (CLKINVX1M)                                     0.81       1.58 r
  U1811/Y (NAND2X2M)                                      0.76       2.34 f
  U1918/Y (NOR2X6M)                                       0.84       3.18 r
  U_TOP_UART/U_UART_RX/DUT1/deser_en_reg/D (DFFRHQX4M)
                                                          0.00       3.18 r
  data arrival time                                                  3.18

  clock RX_CLK (rise edge)                              271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_TOP_UART/U_UART_RX/DUT1/deser_en_reg/CK (DFFRHQX4M)
                                                          0.00     271.07 r
  library setup time                                     -0.22     270.84
  data required time                                               270.84
  --------------------------------------------------------------------------
  data required time                                               270.84
  data arrival time                                                 -3.18
  --------------------------------------------------------------------------
  slack (MET)                                                      267.66


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/FIFO_Rptr_U2/o_rempty_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]/CK (DFFRQX4M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]/Q (DFFRQX4M)       1.12       1.12 r
  U1581/Y (INVX6M)                                        0.65       1.77 f
  U2300/Y (NOR3BX4M)                                      0.84       2.61 r
  U1562/Y (CLKBUFX1M)                                     0.83       3.44 r
  U1819/Y (NAND2X2M)                                      0.76       4.20 f
  U1859/Y (NOR2X3M)                                       1.00       5.21 r
  U2330/Y (CLKINVX2M)                                     0.96       6.17 f
  U1834/Y (OAI31X2M)                                      0.89       7.06 r
  U1541/Y (BUFX2M)                                        0.70       7.76 r
  U2971/Y (CLKINVX1M)                                     0.83       8.58 f
  U1372/Y (AOI22X1M)                                      0.85       9.43 r
  U2972/Y (OAI221X1M)                                     0.75      10.18 f
  U2975/Y (AOI211X2M)                                     0.88      11.05 r
  U_FIFO/FIFO_Rptr_U2/o_rempty_reg/D (DFFSQX2M)           0.00      11.05 r
  data arrival time                                                 11.05

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_FIFO/FIFO_Rptr_U2/o_rempty_reg/CK (DFFSQX2M)          0.00    8680.34 r
  library setup time                                     -0.23    8680.11
  data required time                                              8680.11
  --------------------------------------------------------------------------
  data required time                                              8680.11
  data arrival time                                                -11.05
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.06


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]/CK (DFFRQX4M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]/Q (DFFRQX4M)       1.12       1.12 r
  U1581/Y (INVX6M)                                        0.65       1.77 f
  U2300/Y (NOR3BX4M)                                      0.84       2.61 r
  U1562/Y (CLKBUFX1M)                                     0.83       3.44 r
  U1819/Y (NAND2X2M)                                      0.76       4.20 f
  U1859/Y (NOR2X3M)                                       1.00       5.21 r
  U2330/Y (CLKINVX2M)                                     0.96       6.17 f
  U2332/Y (OAI21X1M)                                      0.84       7.01 r
  U1834/Y (OAI31X2M)                                      0.42       7.43 f
  U1541/Y (BUFX2M)                                        0.51       7.94 f
  U1892/Y (OAI2BB2X4M)                                    0.76       8.71 r
  U2333/Y (CLKINVX1M)                                     0.56       9.27 f
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg[3]/D (DFFRQX1M)     0.00       9.27 f
  data arrival time                                                  9.27

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg[3]/CK (DFFRQX1M)
                                                          0.00    8680.34 r
  library setup time                                     -0.21    8680.13
  data required time                                              8680.13
  --------------------------------------------------------------------------
  data required time                                              8680.13
  data arrival time                                                 -9.27
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.87


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]/CK (DFFRQX4M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]/Q (DFFRQX4M)       1.12       1.12 r
  U1581/Y (INVX6M)                                        0.65       1.77 f
  U2300/Y (NOR3BX4M)                                      0.84       2.61 r
  U1562/Y (CLKBUFX1M)                                     0.83       3.44 r
  U1819/Y (NAND2X2M)                                      0.76       4.20 f
  U1859/Y (NOR2X3M)                                       1.00       5.21 r
  U2330/Y (CLKINVX2M)                                     0.96       6.17 f
  U1786/Y (AO22XLM)                                       0.85       7.02 f
  U1820/Y (CLKINVX2M)                                     0.86       7.87 r
  U1848/Y (OAI2BB2X4M)                                    0.48       8.35 f
  U2331/Y (CLKINVX1M)                                     0.47       8.83 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg[2]/D (DFFRQX1M)     0.00       8.83 r
  data arrival time                                                  8.83

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg[2]/CK (DFFRQX1M)
                                                          0.00    8680.34 r
  library setup time                                     -0.37    8679.98
  data required time                                              8679.98
  --------------------------------------------------------------------------
  data required time                                              8679.98
  data arrival time                                                 -8.83
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.15


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]/CK (DFFRQX4M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]/Q (DFFRQX4M)       1.12       1.12 r
  U1581/Y (INVX6M)                                        0.65       1.77 f
  U2300/Y (NOR3BX4M)                                      0.84       2.61 r
  U1562/Y (CLKBUFX1M)                                     0.83       3.44 r
  U1819/Y (NAND2X2M)                                      0.76       4.20 f
  U1859/Y (NOR2X3M)                                       1.00       5.21 r
  U2330/Y (CLKINVX2M)                                     0.96       6.17 f
  U1786/Y (AO22XLM)                                       0.85       7.02 f
  U1820/Y (CLKINVX2M)                                     0.86       7.87 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/D (DFFRQX4M)       0.00       7.87 r
  data arrival time                                                  7.87

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/CK (DFFRQX4M)      0.00    8680.34 r
  library setup time                                     -0.43    8679.91
  data required time                                              8679.91
  --------------------------------------------------------------------------
  data required time                                              8679.91
  data arrival time                                                 -7.87
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.04


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]/CK (DFFRQX4M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]/Q (DFFRQX4M)       1.12       1.12 r
  U1581/Y (INVX6M)                                        0.65       1.77 f
  U2300/Y (NOR3BX4M)                                      0.84       2.61 r
  U1562/Y (CLKBUFX1M)                                     0.83       3.44 r
  U1819/Y (NAND2X2M)                                      0.76       4.20 f
  U1859/Y (NOR2X3M)                                       1.00       5.21 r
  U2330/Y (CLKINVX2M)                                     0.96       6.17 f
  U2332/Y (OAI21X1M)                                      0.84       7.01 r
  U1834/Y (OAI31X2M)                                      0.42       7.43 f
  U1541/Y (BUFX2M)                                        0.51       7.94 f
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[4]/D (DFFRQX2M)       0.00       7.94 f
  data arrival time                                                  7.94

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[4]/CK (DFFRQX2M)      0.00    8680.34 r
  library setup time                                     -0.21    8680.13
  data required time                                              8680.13
  --------------------------------------------------------------------------
  data required time                                              8680.13
  data arrival time                                                 -7.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.19


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/CK (DFFRQX4M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/Q (DFFRQX4M)       1.13       1.13 r
  U1932/Y (CLKINVX4M)                                     0.92       2.05 f
  U1929/Y (NAND2X2M)                                      1.07       3.12 r
  U1669/Y (OR3X1M)                                        0.58       3.69 r
  U1857/Y (CLKINVX4M)                                     0.92       4.61 f
  U1365/Y (AOI22X1M)                                      0.91       5.53 r
  U2463/Y (OAI21X1M)                                      0.60       6.13 f
  U1835/Y (AOI211X4M)                                     0.91       7.03 r
  U1356/Y (AOI22X1M)                                      0.63       7.66 f
  U_TOP_UART/U_UART_TX/INS1/Register_reg[0]/D (DFFRQX1M)
                                                          0.00       7.66 f
  data arrival time                                                  7.66

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_TOP_UART/U_UART_TX/INS1/Register_reg[0]/CK (DFFRQX1M)
                                                          0.00    8680.34 r
  library setup time                                     -0.22    8680.12
  data required time                                              8680.12
  --------------------------------------------------------------------------
  data required time                                              8680.12
  data arrival time                                                 -7.66
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.46


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/CK (DFFRQX4M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/Q (DFFRQX4M)       1.13       1.13 r
  U1932/Y (CLKINVX4M)                                     0.92       2.05 f
  U1929/Y (NAND2X2M)                                      1.07       3.12 r
  U1669/Y (OR3X1M)                                        0.58       3.69 r
  U1857/Y (CLKINVX4M)                                     0.92       4.61 f
  U1370/Y (AOI22X1M)                                      0.91       5.53 r
  U2454/Y (OAI21X1M)                                      0.60       6.13 f
  U1924/Y (AOI211X4M)                                     0.91       7.03 r
  U1354/Y (AOI22X1M)                                      0.63       7.66 f
  U_TOP_UART/U_UART_TX/INS1/Register_reg[1]/D (DFFRQX1M)
                                                          0.00       7.66 f
  data arrival time                                                  7.66

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_TOP_UART/U_UART_TX/INS1/Register_reg[1]/CK (DFFRQX1M)
                                                          0.00    8680.34 r
  library setup time                                     -0.22    8680.12
  data required time                                              8680.12
  --------------------------------------------------------------------------
  data required time                                              8680.12
  data arrival time                                                 -7.66
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.46


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/CK (DFFRQX4M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/Q (DFFRQX4M)       1.13       1.13 r
  U1932/Y (CLKINVX4M)                                     0.92       2.05 f
  U1929/Y (NAND2X2M)                                      1.07       3.12 r
  U1669/Y (OR3X1M)                                        0.58       3.69 r
  U1857/Y (CLKINVX4M)                                     0.92       4.61 f
  U1366/Y (AOI22X1M)                                      0.91       5.53 r
  U2472/Y (OAI21X1M)                                      0.60       6.13 f
  U1836/Y (AOI211X4M)                                     0.91       7.03 r
  U1357/Y (AOI22X1M)                                      0.63       7.66 f
  U_TOP_UART/U_UART_TX/INS1/Register_reg[3]/D (DFFRQX1M)
                                                          0.00       7.66 f
  data arrival time                                                  7.66

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_TOP_UART/U_UART_TX/INS1/Register_reg[3]/CK (DFFRQX1M)
                                                          0.00    8680.34 r
  library setup time                                     -0.22    8680.12
  data required time                                              8680.12
  --------------------------------------------------------------------------
  data required time                                              8680.12
  data arrival time                                                 -7.66
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.46


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/CK (DFFRQX4M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/Q (DFFRQX4M)       1.13       1.13 r
  U1932/Y (CLKINVX4M)                                     0.92       2.05 f
  U1929/Y (NAND2X2M)                                      1.07       3.12 r
  U1669/Y (OR3X1M)                                        0.58       3.69 r
  U1857/Y (CLKINVX4M)                                     0.92       4.61 f
  U1369/Y (AOI22X1M)                                      0.91       5.53 r
  U2445/Y (OAI21X1M)                                      0.60       6.13 f
  U1923/Y (AOI211X4M)                                     0.91       7.03 r
  U1355/Y (AOI22X1M)                                      0.63       7.66 f
  U_TOP_UART/U_UART_TX/INS1/Register_reg[4]/D (DFFRQX1M)
                                                          0.00       7.66 f
  data arrival time                                                  7.66

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_TOP_UART/U_UART_TX/INS1/Register_reg[4]/CK (DFFRQX1M)
                                                          0.00    8680.34 r
  library setup time                                     -0.22    8680.12
  data required time                                              8680.12
  --------------------------------------------------------------------------
  data required time                                              8680.12
  data arrival time                                                 -7.66
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.46


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/CK (DFFRQX4M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/Q (DFFRQX4M)       1.13       1.13 r
  U1932/Y (CLKINVX4M)                                     0.92       2.05 f
  U1929/Y (NAND2X2M)                                      1.07       3.12 r
  U1669/Y (OR3X1M)                                        0.58       3.69 r
  U1857/Y (CLKINVX4M)                                     0.92       4.61 f
  U1364/Y (AOI22X1M)                                      0.91       5.53 r
  U2436/Y (OAI21X1M)                                      0.60       6.13 f
  U1922/Y (AOI211X4M)                                     0.91       7.03 r
  U1353/Y (AOI22X1M)                                      0.63       7.66 f
  U_TOP_UART/U_UART_TX/INS1/Register_reg[6]/D (DFFRQX1M)
                                                          0.00       7.66 f
  data arrival time                                                  7.66

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_TOP_UART/U_UART_TX/INS1/Register_reg[6]/CK (DFFRQX1M)
                                                          0.00    8680.34 r
  library setup time                                     -0.22    8680.12
  data required time                                              8680.12
  --------------------------------------------------------------------------
  data required time                                              8680.12
  data arrival time                                                 -7.66
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.46


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/CK (DFFRQX4M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/Q (DFFRQX4M)       1.13       1.13 r
  U1932/Y (CLKINVX4M)                                     0.92       2.05 f
  U1929/Y (NAND2X2M)                                      1.07       3.12 r
  U1669/Y (OR3X1M)                                        0.58       3.69 r
  U1857/Y (CLKINVX4M)                                     0.92       4.61 f
  U1363/Y (AOI22X1M)                                      0.91       5.53 r
  U2427/Y (OAI21X1M)                                      0.60       6.13 f
  U1921/Y (AOI211X4M)                                     0.91       7.03 r
  U1358/Y (AOI22X1M)                                      0.63       7.66 f
  U_TOP_UART/U_UART_TX/INS1/Register_reg[5]/D (DFFRQX1M)
                                                          0.00       7.66 f
  data arrival time                                                  7.66

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_TOP_UART/U_UART_TX/INS1/Register_reg[5]/CK (DFFRQX1M)
                                                          0.00    8680.34 r
  library setup time                                     -0.22    8680.12
  data required time                                              8680.12
  --------------------------------------------------------------------------
  data required time                                              8680.12
  data arrival time                                                 -7.66
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.46


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/CK (DFFRQX4M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/Q (DFFRQX4M)       1.13       1.13 r
  U1932/Y (CLKINVX4M)                                     0.92       2.05 f
  U1929/Y (NAND2X2M)                                      1.07       3.12 r
  U1669/Y (OR3X1M)                                        0.58       3.69 r
  U1857/Y (CLKINVX4M)                                     0.92       4.61 f
  U1367/Y (AOI22X1M)                                      0.91       5.53 r
  U2400/Y (OAI21X1M)                                      0.60       6.13 f
  U1919/Y (AOI211X4M)                                     0.91       7.03 r
  U1352/Y (AOI22X1M)                                      0.63       7.66 f
  U_TOP_UART/U_UART_TX/INS1/Register_reg[2]/D (DFFRQX1M)
                                                          0.00       7.66 f
  data arrival time                                                  7.66

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_TOP_UART/U_UART_TX/INS1/Register_reg[2]/CK (DFFRQX1M)
                                                          0.00    8680.34 r
  library setup time                                     -0.22    8680.12
  data required time                                              8680.12
  --------------------------------------------------------------------------
  data required time                                              8680.12
  data arrival time                                                 -7.66
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.46


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/CK (DFFRQX4M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/Q (DFFRQX4M)       1.13       1.13 r
  U1932/Y (CLKINVX4M)                                     0.92       2.05 f
  U1929/Y (NAND2X2M)                                      1.07       3.12 r
  U1669/Y (OR3X1M)                                        0.58       3.69 r
  U1857/Y (CLKINVX4M)                                     0.92       4.61 f
  U1368/Y (AOI22X1M)                                      0.91       5.53 r
  U2418/Y (OAI21X1M)                                      0.60       6.13 f
  U1920/Y (AOI211X4M)                                     0.91       7.03 r
  U1351/Y (AOI22X1M)                                      0.63       7.66 f
  U_TOP_UART/U_UART_TX/INS1/Register_reg[7]/D (DFFRQX1M)
                                                          0.00       7.66 f
  data arrival time                                                  7.66

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_TOP_UART/U_UART_TX/INS1/Register_reg[7]/CK (DFFRQX1M)
                                                          0.00    8680.34 r
  library setup time                                     -0.22    8680.12
  data required time                                              8680.12
  --------------------------------------------------------------------------
  data required time                                              8680.12
  data arrival time                                                 -7.66
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.46


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/register_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/CK (DFFRQX4M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/Q (DFFRQX4M)       1.13       1.13 r
  U1932/Y (CLKINVX4M)                                     0.92       2.05 f
  U1929/Y (NAND2X2M)                                      1.07       3.12 r
  U1669/Y (OR3X1M)                                        0.58       3.69 r
  U1857/Y (CLKINVX4M)                                     0.92       4.61 f
  U1365/Y (AOI22X1M)                                      0.91       5.53 r
  U2463/Y (OAI21X1M)                                      0.60       6.13 f
  U1835/Y (AOI211X4M)                                     0.91       7.03 r
  U1346/Y (AOI22X1M)                                      0.53       7.57 f
  U_TOP_UART/U_UART_TX/INS2/register_reg[0]/D (DFFRQX1M)
                                                          0.00       7.57 f
  data arrival time                                                  7.57

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_TOP_UART/U_UART_TX/INS2/register_reg[0]/CK (DFFRQX1M)
                                                          0.00    8680.34 r
  library setup time                                     -0.22    8680.13
  data required time                                              8680.13
  --------------------------------------------------------------------------
  data required time                                              8680.13
  data arrival time                                                 -7.57
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.56


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/register_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/CK (DFFRQX4M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/Q (DFFRQX4M)       1.13       1.13 r
  U1932/Y (CLKINVX4M)                                     0.92       2.05 f
  U1929/Y (NAND2X2M)                                      1.07       3.12 r
  U1669/Y (OR3X1M)                                        0.58       3.69 r
  U1857/Y (CLKINVX4M)                                     0.92       4.61 f
  U1367/Y (AOI22X1M)                                      0.91       5.53 r
  U2400/Y (OAI21X1M)                                      0.60       6.13 f
  U1919/Y (AOI211X4M)                                     0.91       7.03 r
  U1344/Y (AOI22X1M)                                      0.53       7.57 f
  U_TOP_UART/U_UART_TX/INS2/register_reg[2]/D (DFFRQX1M)
                                                          0.00       7.57 f
  data arrival time                                                  7.57

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_TOP_UART/U_UART_TX/INS2/register_reg[2]/CK (DFFRQX1M)
                                                          0.00    8680.34 r
  library setup time                                     -0.22    8680.13
  data required time                                              8680.13
  --------------------------------------------------------------------------
  data required time                                              8680.13
  data arrival time                                                 -7.57
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.56


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/register_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/CK (DFFRQX4M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/Q (DFFRQX4M)       1.13       1.13 r
  U1932/Y (CLKINVX4M)                                     0.92       2.05 f
  U1929/Y (NAND2X2M)                                      1.07       3.12 r
  U1669/Y (OR3X1M)                                        0.58       3.69 r
  U1857/Y (CLKINVX4M)                                     0.92       4.61 f
  U1366/Y (AOI22X1M)                                      0.91       5.53 r
  U2472/Y (OAI21X1M)                                      0.60       6.13 f
  U1836/Y (AOI211X4M)                                     0.91       7.03 r
  U1342/Y (AOI22X1M)                                      0.53       7.57 f
  U_TOP_UART/U_UART_TX/INS2/register_reg[3]/D (DFFRQX1M)
                                                          0.00       7.57 f
  data arrival time                                                  7.57

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_TOP_UART/U_UART_TX/INS2/register_reg[3]/CK (DFFRQX1M)
                                                          0.00    8680.34 r
  library setup time                                     -0.22    8680.13
  data required time                                              8680.13
  --------------------------------------------------------------------------
  data required time                                              8680.13
  data arrival time                                                 -7.57
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.56


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/register_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/CK (DFFRQX4M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/Q (DFFRQX4M)       1.13       1.13 r
  U1932/Y (CLKINVX4M)                                     0.92       2.05 f
  U1929/Y (NAND2X2M)                                      1.07       3.12 r
  U1669/Y (OR3X1M)                                        0.58       3.69 r
  U1857/Y (CLKINVX4M)                                     0.92       4.61 f
  U1363/Y (AOI22X1M)                                      0.91       5.53 r
  U2427/Y (OAI21X1M)                                      0.60       6.13 f
  U1921/Y (AOI211X4M)                                     0.91       7.03 r
  U1347/Y (AOI22X1M)                                      0.53       7.57 f
  U_TOP_UART/U_UART_TX/INS2/register_reg[5]/D (DFFRQX1M)
                                                          0.00       7.57 f
  data arrival time                                                  7.57

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_TOP_UART/U_UART_TX/INS2/register_reg[5]/CK (DFFRQX1M)
                                                          0.00    8680.34 r
  library setup time                                     -0.22    8680.13
  data required time                                              8680.13
  --------------------------------------------------------------------------
  data required time                                              8680.13
  data arrival time                                                 -7.57
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.56


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/register_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/CK (DFFRQX4M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/Q (DFFRQX4M)       1.13       1.13 r
  U1932/Y (CLKINVX4M)                                     0.92       2.05 f
  U1929/Y (NAND2X2M)                                      1.07       3.12 r
  U1669/Y (OR3X1M)                                        0.58       3.69 r
  U1857/Y (CLKINVX4M)                                     0.92       4.61 f
  U1364/Y (AOI22X1M)                                      0.91       5.53 r
  U2436/Y (OAI21X1M)                                      0.60       6.13 f
  U1922/Y (AOI211X4M)                                     0.91       7.03 r
  U1348/Y (AOI22X1M)                                      0.53       7.57 f
  U_TOP_UART/U_UART_TX/INS2/register_reg[6]/D (DFFRQX1M)
                                                          0.00       7.57 f
  data arrival time                                                  7.57

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_TOP_UART/U_UART_TX/INS2/register_reg[6]/CK (DFFRQX1M)
                                                          0.00    8680.34 r
  library setup time                                     -0.22    8680.13
  data required time                                              8680.13
  --------------------------------------------------------------------------
  data required time                                              8680.13
  data arrival time                                                 -7.57
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.56


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/register_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/CK (DFFRQX4M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/Q (DFFRQX4M)       1.13       1.13 r
  U1932/Y (CLKINVX4M)                                     0.92       2.05 f
  U1929/Y (NAND2X2M)                                      1.07       3.12 r
  U1669/Y (OR3X1M)                                        0.58       3.69 r
  U1857/Y (CLKINVX4M)                                     0.92       4.61 f
  U1369/Y (AOI22X1M)                                      0.91       5.53 r
  U2445/Y (OAI21X1M)                                      0.60       6.13 f
  U1923/Y (AOI211X4M)                                     0.91       7.03 r
  U1349/Y (AOI22X1M)                                      0.53       7.57 f
  U_TOP_UART/U_UART_TX/INS2/register_reg[4]/D (DFFRQX1M)
                                                          0.00       7.57 f
  data arrival time                                                  7.57

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_TOP_UART/U_UART_TX/INS2/register_reg[4]/CK (DFFRQX1M)
                                                          0.00    8680.34 r
  library setup time                                     -0.22    8680.13
  data required time                                              8680.13
  --------------------------------------------------------------------------
  data required time                                              8680.13
  data arrival time                                                 -7.57
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.56


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/register_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/CK (DFFRQX4M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/Q (DFFRQX4M)       1.13       1.13 r
  U1932/Y (CLKINVX4M)                                     0.92       2.05 f
  U1929/Y (NAND2X2M)                                      1.07       3.12 r
  U1669/Y (OR3X1M)                                        0.58       3.69 r
  U1857/Y (CLKINVX4M)                                     0.92       4.61 f
  U1370/Y (AOI22X1M)                                      0.91       5.53 r
  U2454/Y (OAI21X1M)                                      0.60       6.13 f
  U1924/Y (AOI211X4M)                                     0.91       7.03 r
  U1345/Y (AOI22X1M)                                      0.53       7.57 f
  U_TOP_UART/U_UART_TX/INS2/register_reg[1]/D (DFFRQX1M)
                                                          0.00       7.57 f
  data arrival time                                                  7.57

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_TOP_UART/U_UART_TX/INS2/register_reg[1]/CK (DFFRQX1M)
                                                          0.00    8680.34 r
  library setup time                                     -0.22    8680.13
  data required time                                              8680.13
  --------------------------------------------------------------------------
  data required time                                              8680.13
  data arrival time                                                 -7.57
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.56


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/register_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/CK (DFFRQX4M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[3]/Q (DFFRQX4M)       1.13       1.13 r
  U1932/Y (CLKINVX4M)                                     0.92       2.05 f
  U1929/Y (NAND2X2M)                                      1.07       3.12 r
  U1669/Y (OR3X1M)                                        0.58       3.69 r
  U1857/Y (CLKINVX4M)                                     0.92       4.61 f
  U1368/Y (AOI22X1M)                                      0.91       5.53 r
  U2418/Y (OAI21X1M)                                      0.60       6.13 f
  U1920/Y (AOI211X4M)                                     0.91       7.03 r
  U1343/Y (AOI22X1M)                                      0.53       7.57 f
  U_TOP_UART/U_UART_TX/INS2/register_reg[7]/D (DFFRQX1M)
                                                          0.00       7.57 f
  data arrival time                                                  7.57

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_TOP_UART/U_UART_TX/INS2/register_reg[7]/CK (DFFRQX1M)
                                                          0.00    8680.34 r
  library setup time                                     -0.22    8680.13
  data required time                                              8680.13
  --------------------------------------------------------------------------
  data required time                                              8680.13
  data arrival time                                                 -7.57
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.56


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]/CK (DFFRQX4M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]/Q (DFFRQX4M)       1.12       1.12 r
  U1581/Y (INVX6M)                                        0.65       1.77 f
  U2300/Y (NOR3BX4M)                                      0.84       2.61 r
  U1562/Y (CLKBUFX1M)                                     0.83       3.44 r
  U1819/Y (NAND2X2M)                                      0.76       4.20 f
  U1818/Y (OAI21X2M)                                      0.66       4.86 r
  U2328/Y (CLKINVX2M)                                     1.00       5.86 f
  U1895/Y (OAI22X4M)                                      0.91       6.77 r
  U2329/Y (CLKINVX1M)                                     0.58       7.34 f
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg[1]/D (DFFRQX1M)     0.00       7.34 f
  data arrival time                                                  7.34

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg[1]/CK (DFFRQX1M)
                                                          0.00    8680.34 r
  library setup time                                     -0.21    8680.13
  data required time                                              8680.13
  --------------------------------------------------------------------------
  data required time                                              8680.13
  data arrival time                                                 -7.34
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.79


  Startpoint: U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/counter_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]/Q (DFFRQX1M)
                                                          0.69       0.69 f
  U1804/Y (CLKINVX4M)                                     0.62       1.31 r
  U1803/Y (CLKINVX1M)                                     0.84       2.15 f
  U1336/Y (AOI221X2M)                                     0.95       3.10 r
  U1854/Y (CLKINVX1M)                                     0.59       3.69 f
  U1855/Y (CLKINVX2M)                                     0.87       4.56 r
  U1890/Y (CLKINVX4M)                                     0.86       5.42 f
  U1926/Y (OAI32X2M)                                      0.92       6.35 r
  U2987/Y (OAI21BX1M)                                     0.44       6.79 r
  U_TOP_UART/U_UART_TX/INS2/counter_reg[2]/D (DFFRQX4M)
                                                          0.00       6.79 r
  data arrival time                                                  6.79

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_TOP_UART/U_UART_TX/INS2/counter_reg[2]/CK (DFFRQX4M)
                                                          0.00    8680.34 r
  library setup time                                     -0.41    8679.93
  data required time                                              8679.93
  --------------------------------------------------------------------------
  data required time                                              8679.93
  data arrival time                                                 -6.79
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.15


  Startpoint: U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/ser_Dn_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]/Q (DFFRQX1M)
                                                          0.69       0.69 f
  U1804/Y (CLKINVX4M)                                     0.62       1.31 r
  U1803/Y (CLKINVX1M)                                     0.84       2.15 f
  U1336/Y (AOI221X2M)                                     0.95       3.10 r
  U1854/Y (CLKINVX1M)                                     0.59       3.69 f
  U1855/Y (CLKINVX2M)                                     0.87       4.56 r
  U2386/Y (NAND3X1M)                                      1.02       5.58 f
  U2387/Y (OAI22X1M)                                      0.91       6.49 r
  U_TOP_UART/U_UART_TX/INS2/ser_Dn_reg/D (DFFRQX1M)       0.00       6.49 r
  data arrival time                                                  6.49

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_TOP_UART/U_UART_TX/INS2/ser_Dn_reg/CK (DFFRQX1M)      0.00    8680.34 r
  library setup time                                     -0.44    8679.90
  data required time                                              8679.90
  --------------------------------------------------------------------------
  data required time                                              8679.90
  data arrival time                                                 -6.49
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.42


  Startpoint: U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/counter_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]/Q (DFFRQX1M)
                                                          0.69       0.69 f
  U1804/Y (CLKINVX4M)                                     0.62       1.31 r
  U1803/Y (CLKINVX1M)                                     0.84       2.15 f
  U1336/Y (AOI221X2M)                                     0.95       3.10 r
  U1854/Y (CLKINVX1M)                                     0.59       3.69 f
  U1855/Y (CLKINVX2M)                                     0.87       4.56 r
  U1890/Y (CLKINVX4M)                                     0.86       5.42 f
  U1816/Y (OAI32X2M)                                      0.94       6.36 r
  U_TOP_UART/U_UART_TX/INS2/counter_reg[1]/D (DFFRQX4M)
                                                          0.00       6.36 r
  data arrival time                                                  6.36

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_TOP_UART/U_UART_TX/INS2/counter_reg[1]/CK (DFFRQX4M)
                                                          0.00    8680.34 r
  library setup time                                     -0.44    8679.91
  data required time                                              8679.91
  --------------------------------------------------------------------------
  data required time                                              8679.91
  data arrival time                                                 -6.36
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.54


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]/CK (DFFRQX4M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]/Q (DFFRQX4M)       1.12       1.12 r
  U1581/Y (INVX6M)                                        0.65       1.77 f
  U2300/Y (NOR3BX4M)                                      0.84       2.61 r
  U1562/Y (CLKBUFX1M)                                     0.83       3.44 r
  U1819/Y (NAND2X2M)                                      0.76       4.20 f
  U1818/Y (OAI21X2M)                                      0.66       4.86 r
  U2328/Y (CLKINVX2M)                                     1.00       5.86 f
  U2481/Y (AOI2BB2X2M)                                    0.60       6.46 f
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg[0]/D (DFFRQX1M)     0.00       6.46 f
  data arrival time                                                  6.46

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg[0]/CK (DFFRQX1M)
                                                          0.00    8680.34 r
  library setup time                                     -0.22    8680.12
  data required time                                              8680.12
  --------------------------------------------------------------------------
  data required time                                              8680.12
  data arrival time                                                 -6.46
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.66


  Startpoint: U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/counter_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]/Q (DFFRQX1M)
                                                          0.69       0.69 f
  U1804/Y (CLKINVX4M)                                     0.62       1.31 r
  U1803/Y (CLKINVX1M)                                     0.84       2.15 f
  U1336/Y (AOI221X2M)                                     0.95       3.10 r
  U1854/Y (CLKINVX1M)                                     0.59       3.69 f
  U1855/Y (CLKINVX2M)                                     0.87       4.56 r
  U1890/Y (CLKINVX4M)                                     0.86       5.42 f
  U1341/Y (AOI22X1M)                                      0.81       6.23 r
  U_TOP_UART/U_UART_TX/INS2/counter_reg[0]/D (DFFRQX1M)
                                                          0.00       6.23 r
  data arrival time                                                  6.23

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_TOP_UART/U_UART_TX/INS2/counter_reg[0]/CK (DFFRQX1M)
                                                          0.00    8680.34 r
  library setup time                                     -0.43    8679.92
  data required time                                              8679.92
  --------------------------------------------------------------------------
  data required time                                              8679.92
  data arrival time                                                 -6.23
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.69


  Startpoint: U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/ser_data_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]/Q (DFFRQX1M)
                                                          0.69       0.69 r
  U1804/Y (CLKINVX4M)                                     0.73       1.42 f
  U2323/Y (OAI21X1M)                                      0.58       2.00 r
  U1829/Y (OAI31X2M)                                      0.42       2.42 f
  U1565/Y (BUFX2M)                                        0.50       2.92 f
  U2325/Y (NOR2X1M)                                       0.68       3.60 r
  U1688/Y (BUFX5M)                                        0.92       4.52 r
  U1894/Y (INVX6M)                                        0.67       5.19 f
  U2398/Y (OAI22X1M)                                      0.85       6.04 r
  U_TOP_UART/U_UART_TX/INS2/ser_data_reg/D (DFFRQX1M)     0.00       6.04 r
  data arrival time                                                  6.04

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_TOP_UART/U_UART_TX/INS2/ser_data_reg/CK (DFFRQX1M)
                                                          0.00    8680.34 r
  library setup time                                     -0.44    8679.90
  data required time                                              8679.90
  --------------------------------------------------------------------------
  data required time                                              8679.90
  data arrival time                                                 -6.04
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.86


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]/CK (DFFRQX4M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]/Q (DFFRQX4M)       1.12       1.12 r
  U1581/Y (INVX6M)                                        0.65       1.77 f
  U2300/Y (NOR3BX4M)                                      0.84       2.61 r
  U1562/Y (CLKBUFX1M)                                     0.83       3.44 r
  U1819/Y (NAND2X2M)                                      0.76       4.20 f
  U1818/Y (OAI21X2M)                                      0.66       4.86 r
  U2328/Y (CLKINVX2M)                                     1.00       5.86 f
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[1]/D (DFFRQX1M)       0.00       5.86 f
  data arrival time                                                  5.86

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[1]/CK (DFFRQX1M)      0.00    8680.34 r
  library setup time                                     -0.28    8680.07
  data required time                                              8680.07
  --------------------------------------------------------------------------
  data required time                                              8680.07
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.21


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]/CK (DFFRQX4M)      0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]/Q (DFFRQX4M)       1.12       1.12 r
  U1581/Y (INVX6M)                                        0.65       1.77 f
  U2300/Y (NOR3BX4M)                                      0.84       2.61 r
  U1562/Y (CLKBUFX1M)                                     0.83       3.44 r
  U1819/Y (NAND2X2M)                                      0.76       4.20 f
  U1859/Y (NOR2X3M)                                       1.00       5.21 r
  U1896/Y (AOI21X4M)                                      0.51       5.72 f
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[2]/D (DFFRQX4M)       0.00       5.72 f
  data arrival time                                                  5.72

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[2]/CK (DFFRQX4M)      0.00    8680.34 r
  library setup time                                     -0.24    8680.11
  data required time                                              8680.11
  --------------------------------------------------------------------------
  data required time                                              8680.11
  data arrival time                                                 -5.72
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.39


  Startpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/par_bit_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS1/Register_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg[0]/Q (DFFRQX1M)
                                                          0.91       0.91 r
  U2317/Y (CLKINVX1M)                                     0.80       1.71 f
  U1374/Y (AOI22X1M)                                      0.86       2.57 r
  U2320/Y (XOR3XLM)                                       0.79       3.36 f
  U2321/Y (XOR3XLM)                                       0.75       4.11 r
  U_TOP_UART/U_UART_TX/INS1/par_bit_reg/D (DFFRQX1M)      0.00       4.11 r
  data arrival time                                                  4.11

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_TOP_UART/U_UART_TX/INS1/par_bit_reg/CK (DFFRQX1M)     0.00    8680.34 r
  library setup time                                     -0.39    8679.95
  data required time                                              8679.95
  --------------------------------------------------------------------------
  data required time                                              8679.95
  data arrival time                                                 -4.11
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.84


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rempty_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rempty_reg/CK (DFFSQX2M)          0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rempty_reg/Q (DFFSQX2M)           0.59       0.59 r
  U1686/Y (BUFX6M)                                        0.85       1.44 r
  U1828/Y (CLKINVX4M)                                     1.26       2.70 f
  U2334/Y (NAND2XLM)                                      0.95       3.65 r
  U1893/Y (AOI21X3M)                                      0.51       4.16 f
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]/D (DFFRQX4M)       0.00       4.16 f
  data arrival time                                                  4.16

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg[0]/CK (DFFRQX4M)      0.00    8680.34 r
  library setup time                                     -0.24    8680.11
  data required time                                              8680.11
  --------------------------------------------------------------------------
  data required time                                              8680.11
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.95


  Startpoint: U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_Pulse_GEN/PULSE_SIG_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]/Q (DFFRQX1M)
                                                          0.69       0.69 r
  U1804/Y (CLKINVX4M)                                     0.73       1.42 f
  U1829/Y (OAI31X2M)                                      0.89       2.31 r
  U1565/Y (BUFX2M)                                        0.68       2.99 r
  U2385/Y (NOR2BX1M)                                      0.68       3.67 r
  U_Pulse_GEN/PULSE_SIG_reg/D (DFFRQX1M)                  0.00       3.67 r
  data arrival time                                                  3.67

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_Pulse_GEN/PULSE_SIG_reg/CK (DFFRQX1M)                 0.00    8680.34 r
  library setup time                                     -0.42    8679.93
  data required time                                              8679.93
  --------------------------------------------------------------------------
  data required time                                              8679.93
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.26


  Startpoint: U_TOP_UART/U_UART_TX/INS0/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS0/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[1]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[1]/Q (DFFRQX4M)
                                                          0.81       0.81 f
  U1901/Y (CLKINVX2M)                                     0.64       1.45 r
  U1817/Y (NAND3X1M)                                      0.97       2.43 f
  U1362/Y (AOI32X1M)                                      0.98       3.41 r
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[1]/D (DFFRQX4M)
                                                          0.00       3.41 r
  data arrival time                                                  3.41

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[1]/CK (DFFRQX4M)
                                                          0.00    8680.34 r
  library setup time                                     -0.41    8679.93
  data required time                                              8679.93
  --------------------------------------------------------------------------
  data required time                                              8679.93
  data arrival time                                                 -3.41
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.52


  Startpoint: U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS0/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]/Q (DFFRQX1M)
                                                          0.69       0.69 f
  U1804/Y (CLKINVX4M)                                     0.62       1.31 r
  U1900/Y (NAND3X1M)                                      1.02       2.33 f
  U2980/Y (OAI33X2M)                                      0.93       3.26 r
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[0]/D (DFFRQX4M)
                                                          0.00       3.26 r
  data arrival time                                                  3.26

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[0]/CK (DFFRQX4M)
                                                          0.00    8680.34 r
  library setup time                                     -0.45    8679.89
  data required time                                              8679.89
  --------------------------------------------------------------------------
  data required time                                              8679.89
  data arrival time                                                 -3.26
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.63


  Startpoint: U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_Pulse_GEN/enable_FF_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]/Q (DFFRQX1M)
                                                          0.69       0.69 r
  U1804/Y (CLKINVX4M)                                     0.73       1.42 f
  U1829/Y (OAI31X2M)                                      0.89       2.31 r
  U1565/Y (BUFX2M)                                        0.68       2.99 r
  U_Pulse_GEN/enable_FF_reg/D (DFFRQX1M)                  0.00       2.99 r
  data arrival time                                                  2.99

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_Pulse_GEN/enable_FF_reg/CK (DFFRQX1M)                 0.00    8680.34 r
  library setup time                                     -0.41    8679.93
  data required time                                              8679.93
  --------------------------------------------------------------------------
  data required time                                              8679.93
  data arrival time                                                 -2.99
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.94


  Startpoint: U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]/Q (DFFRQX1M)
                                                          0.69       0.69 f
  U1804/Y (CLKINVX4M)                                     0.62       1.31 r
  U1334/Y (NAND2X2M)                                      0.68       1.99 f
  U1333/Y (AOI221X2M)                                     0.89       2.88 r
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]/D (DFFRQX1M)
                                                          0.00       2.88 r
  data arrival time                                                  2.88

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_TOP_UART/U_UART_TX/INS0/current_state_reg[2]/CK (DFFRQX1M)
                                                          0.00    8680.34 r
  library setup time                                     -0.44    8679.90
  data required time                                              8679.90
  --------------------------------------------------------------------------
  data required time                                              8679.90
  data arrival time                                                 -2.88
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.02


  Startpoint: U_FIFO/DF_SYNC_R/register_reg[0][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/DF_SYNC_R/register_reg[0][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_R/register_reg[0][0]/CK (DFFRQX1M)       0.00       0.00 r
  U_FIFO/DF_SYNC_R/register_reg[0][0]/Q (DFFRQX1M)        0.67       0.67 r
  U_FIFO/DF_SYNC_R/register_reg[0][1]/D (DFFRQX1M)        0.00       0.67 r
  data arrival time                                                  0.67

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_FIFO/DF_SYNC_R/register_reg[0][1]/CK (DFFRQX1M)       0.00    8680.34 r
  library setup time                                     -0.36    8679.99
  data required time                                              8679.99
  --------------------------------------------------------------------------
  data required time                                              8679.99
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.32


  Startpoint: U_FIFO/DF_SYNC_R/register_reg[1][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/DF_SYNC_R/register_reg[1][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_R/register_reg[1][0]/CK (DFFRQX1M)       0.00       0.00 r
  U_FIFO/DF_SYNC_R/register_reg[1][0]/Q (DFFRQX1M)        0.67       0.67 r
  U_FIFO/DF_SYNC_R/register_reg[1][1]/D (DFFRQX1M)        0.00       0.67 r
  data arrival time                                                  0.67

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_FIFO/DF_SYNC_R/register_reg[1][1]/CK (DFFRQX1M)       0.00    8680.34 r
  library setup time                                     -0.36    8679.99
  data required time                                              8679.99
  --------------------------------------------------------------------------
  data required time                                              8679.99
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.32


  Startpoint: U_FIFO/DF_SYNC_R/register_reg[2][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/DF_SYNC_R/register_reg[2][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_R/register_reg[2][0]/CK (DFFRQX1M)       0.00       0.00 r
  U_FIFO/DF_SYNC_R/register_reg[2][0]/Q (DFFRQX1M)        0.67       0.67 r
  U_FIFO/DF_SYNC_R/register_reg[2][1]/D (DFFRQX1M)        0.00       0.67 r
  data arrival time                                                  0.67

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_FIFO/DF_SYNC_R/register_reg[2][1]/CK (DFFRQX1M)       0.00    8680.34 r
  library setup time                                     -0.36    8679.99
  data required time                                              8679.99
  --------------------------------------------------------------------------
  data required time                                              8679.99
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.32


  Startpoint: U_FIFO/DF_SYNC_R/register_reg[3][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/DF_SYNC_R/register_reg[3][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_R/register_reg[3][0]/CK (DFFRQX1M)       0.00       0.00 r
  U_FIFO/DF_SYNC_R/register_reg[3][0]/Q (DFFRQX1M)        0.67       0.67 r
  U_FIFO/DF_SYNC_R/register_reg[3][1]/D (DFFRQX1M)        0.00       0.67 r
  data arrival time                                                  0.67

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_FIFO/DF_SYNC_R/register_reg[3][1]/CK (DFFRQX1M)       0.00    8680.34 r
  library setup time                                     -0.36    8679.99
  data required time                                              8679.99
  --------------------------------------------------------------------------
  data required time                                              8679.99
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.32


  Startpoint: U_FIFO/DF_SYNC_R/register_reg[4][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U_FIFO/DF_SYNC_R/register_reg[4][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_R/register_reg[4][0]/CK (DFFRQX1M)       0.00       0.00 r
  U_FIFO/DF_SYNC_R/register_reg[4][0]/Q (DFFRQX1M)        0.67       0.67 r
  U_FIFO/DF_SYNC_R/register_reg[4][1]/D (DFFRQX1M)        0.00       0.67 r
  data arrival time                                                  0.67

  clock TX_CLK (rise edge)                             8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U_FIFO/DF_SYNC_R/register_reg[4][1]/CK (DFFRQX1M)       0.00    8680.34 r
  library setup time                                     -0.36    8679.99
  data required time                                              8679.99
  --------------------------------------------------------------------------
  data required time                                              8679.99
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.32


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_FIFO/FIFO_Wptr_U1/o_wfull_reg
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 0.65       0.65 f
  U1797/Y (NAND2BX4M)                                     0.59       1.24 f
  U1952/Y (INVX8M)                                        0.43       1.67 r
  U2240/Y (NAND3X4M)                                      0.36       2.03 f
  U2241/Y (NOR2BX4M)                                      0.36       2.38 r
  U1645/Y (CLKBUFX12M)                                    0.47       2.85 r
  U2242/Y (OAI31X4M)                                      0.32       3.18 f
  U1898/Y (NOR2X6M)                                       0.67       3.85 r
  U1671/Y (NAND2X2M)                                      0.84       4.69 f
  U2245/Y (NOR2X2M)                                       0.66       5.35 r
  U1256/Y (BUFX10M)                                       0.62       5.97 r
  U2246/Y (AOI2BB2X4M)                                    1.01       6.97 r
  U1618/Y (AOI2BB2X8M)                                    0.54       7.51 r
  U2967/Y (OAI22X1M)                                      0.51       8.02 f
  U1617/Y (AOI221X4M)                                     0.68       8.70 r
  U1616/Y (OAI211X8M)                                     0.25       8.94 f
  U2969/Y (AOI21X2M)                                      0.48       9.42 r
  U_FIFO/FIFO_Wptr_U1/o_wfull_reg/D (DFFRQX2M)            0.00       9.42 r
  data arrival time                                                  9.42

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_FIFO/FIFO_Wptr_U1/o_wfull_reg/CK (DFFRQX2M)           0.00       9.80 r
  library setup time                                     -0.37       9.43
  data required time                                                 9.43
  --------------------------------------------------------------------------
  data required time                                                 9.43
  data arrival time                                                 -9.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1668/Y (NAND2X4M)                                      0.65       6.19 f
  U1568/Y (NAND2BX4M)                                     0.61       6.80 f
  U2584/Y (NOR2X2M)                                       0.57       7.36 r
  U1406/Y (BUFX8M)                                        0.69       8.06 r
  U2915/Y (INVX4M)                                        0.53       8.59 f
  U2916/Y (AOI22X1M)                                      0.74       9.33 r
  U_REG_File/Memory_reg[2][3]/D (DFFRQX4M)                0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[2][3]/CK (DFFRQX4M)               0.00       9.80 r
  library setup time                                     -0.40       9.40
  data required time                                                 9.40
  --------------------------------------------------------------------------
  data required time                                                 9.40
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1668/Y (NAND2X4M)                                      0.65       6.19 f
  U1568/Y (NAND2BX4M)                                     0.61       6.80 f
  U2584/Y (NOR2X2M)                                       0.57       7.36 r
  U1406/Y (BUFX8M)                                        0.69       8.06 r
  U2915/Y (INVX4M)                                        0.53       8.59 f
  U2917/Y (AOI22X1M)                                      0.74       9.33 r
  U_REG_File/Memory_reg[2][5]/D (DFFRQX4M)                0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[2][5]/CK (DFFRQX4M)               0.00       9.80 r
  library setup time                                     -0.40       9.40
  data required time                                                 9.40
  --------------------------------------------------------------------------
  data required time                                                 9.40
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[2][6]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1668/Y (NAND2X4M)                                      0.65       6.19 f
  U1568/Y (NAND2BX4M)                                     0.61       6.80 f
  U2584/Y (NOR2X2M)                                       0.57       7.36 r
  U1406/Y (BUFX8M)                                        0.69       8.06 r
  U2915/Y (INVX4M)                                        0.53       8.59 f
  U2918/Y (AOI22X1M)                                      0.74       9.33 r
  U_REG_File/Memory_reg[2][6]/D (DFFRQX4M)                0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[2][6]/CK (DFFRQX4M)               0.00       9.80 r
  library setup time                                     -0.40       9.40
  data required time                                                 9.40
  --------------------------------------------------------------------------
  data required time                                                 9.40
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[2][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1668/Y (NAND2X4M)                                      0.65       6.19 f
  U1568/Y (NAND2BX4M)                                     0.61       6.80 f
  U2584/Y (NOR2X2M)                                       0.57       7.36 r
  U1406/Y (BUFX8M)                                        0.69       8.06 r
  U2915/Y (INVX4M)                                        0.53       8.59 f
  U2919/Y (AOI22X1M)                                      0.74       9.33 r
  U_REG_File/Memory_reg[2][1]/D (DFFRQX2M)                0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[2][1]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.40       9.40
  data required time                                                 9.40
  --------------------------------------------------------------------------
  data required time                                                 9.40
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[8][4]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2831/Y (NOR2X2M)                                       0.66       7.77 r
  U2832/Y (BUFX8M)                                        0.93       8.70 r
  U2834/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[8][4]/D (DFFRQX1M)                0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[8][4]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[10][4]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2827/Y (NOR2X2M)                                       0.66       7.77 r
  U2828/Y (BUFX8M)                                        0.93       8.70 r
  U2851/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[10][4]/D (DFFRQX1M)               0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[10][4]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[12][4]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2840/Y (NOR2X2M)                                       0.66       7.77 r
  U2841/Y (BUFX8M)                                        0.93       8.70 r
  U2859/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[12][4]/D (DFFRQX1M)               0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[12][4]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[14][4]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2822/Y (NOR2X2M)                                       0.66       7.77 r
  U2823/Y (BUFX8M)                                        0.93       8.70 r
  U2855/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[14][4]/D (DFFRQX1M)               0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[14][4]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[8][0]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2831/Y (NOR2X2M)                                       0.66       7.77 r
  U2832/Y (BUFX8M)                                        0.93       8.70 r
  U2849/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[8][0]/D (DFFRQX1M)                0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[8][0]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[8][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2831/Y (NOR2X2M)                                       0.66       7.77 r
  U2832/Y (BUFX8M)                                        0.93       8.70 r
  U2839/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[8][1]/D (DFFRQX1M)                0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[8][1]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[8][3]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2831/Y (NOR2X2M)                                       0.66       7.77 r
  U2832/Y (BUFX8M)                                        0.93       8.70 r
  U2835/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[8][3]/D (DFFRQX1M)                0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[8][3]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[10][0]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2827/Y (NOR2X2M)                                       0.66       7.77 r
  U2828/Y (BUFX8M)                                        0.93       8.70 r
  U2854/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[10][0]/D (DFFRQX1M)               0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[10][0]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[12][0]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2840/Y (NOR2X2M)                                       0.66       7.77 r
  U2841/Y (BUFX8M)                                        0.93       8.70 r
  U2848/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[12][0]/D (DFFRQX1M)               0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[12][0]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[14][0]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2822/Y (NOR2X2M)                                       0.66       7.77 r
  U2823/Y (BUFX8M)                                        0.93       8.70 r
  U2825/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[14][0]/D (DFFRQX1M)               0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[14][0]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[8][6]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2831/Y (NOR2X2M)                                       0.66       7.77 r
  U2832/Y (BUFX8M)                                        0.93       8.70 r
  U2833/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[8][6]/D (DFFRQX1M)                0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[8][6]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[10][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2827/Y (NOR2X2M)                                       0.66       7.77 r
  U2828/Y (BUFX8M)                                        0.93       8.70 r
  U2837/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[10][1]/D (DFFRQX1M)               0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[10][1]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[12][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2840/Y (NOR2X2M)                                       0.66       7.77 r
  U2841/Y (BUFX8M)                                        0.93       8.70 r
  U2842/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[12][1]/D (DFFRQX1M)               0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[12][1]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[14][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2822/Y (NOR2X2M)                                       0.66       7.77 r
  U2823/Y (BUFX8M)                                        0.93       8.70 r
  U2843/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[14][1]/D (DFFRQX1M)               0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[14][1]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[8][2]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2831/Y (NOR2X2M)                                       0.66       7.77 r
  U2832/Y (BUFX8M)                                        0.93       8.70 r
  U2853/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[8][2]/D (DFFRQX1M)                0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[8][2]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[10][3]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2827/Y (NOR2X2M)                                       0.66       7.77 r
  U2828/Y (BUFX8M)                                        0.93       8.70 r
  U2852/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[10][3]/D (DFFRQX1M)               0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[10][3]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[12][3]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2840/Y (NOR2X2M)                                       0.66       7.77 r
  U2841/Y (BUFX8M)                                        0.93       8.70 r
  U2856/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[12][3]/D (DFFRQX1M)               0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[12][3]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[14][3]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2822/Y (NOR2X2M)                                       0.66       7.77 r
  U2823/Y (BUFX8M)                                        0.93       8.70 r
  U2826/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[14][3]/D (DFFRQX1M)               0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[14][3]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[10][6]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2827/Y (NOR2X2M)                                       0.66       7.77 r
  U2828/Y (BUFX8M)                                        0.93       8.70 r
  U2830/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[10][6]/D (DFFRQX1M)               0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[10][6]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[12][6]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2840/Y (NOR2X2M)                                       0.66       7.77 r
  U2841/Y (BUFX8M)                                        0.93       8.70 r
  U2844/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[12][6]/D (DFFRQX1M)               0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[12][6]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[14][6]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2822/Y (NOR2X2M)                                       0.66       7.77 r
  U2823/Y (BUFX8M)                                        0.93       8.70 r
  U2824/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[14][6]/D (DFFRQX1M)               0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[14][6]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[8][7]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2831/Y (NOR2X2M)                                       0.66       7.77 r
  U2832/Y (BUFX8M)                                        0.93       8.70 r
  U2860/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[8][7]/D (DFFRQX1M)                0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[8][7]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[10][2]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2827/Y (NOR2X2M)                                       0.66       7.77 r
  U2828/Y (BUFX8M)                                        0.93       8.70 r
  U2838/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[10][2]/D (DFFRQX1M)               0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[10][2]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[12][2]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2840/Y (NOR2X2M)                                       0.66       7.77 r
  U2841/Y (BUFX8M)                                        0.93       8.70 r
  U2858/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[12][2]/D (DFFRQX1M)               0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[12][2]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[14][2]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2822/Y (NOR2X2M)                                       0.66       7.77 r
  U2823/Y (BUFX8M)                                        0.93       8.70 r
  U2847/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[14][2]/D (DFFRQX1M)               0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[14][2]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[10][7]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2827/Y (NOR2X2M)                                       0.66       7.77 r
  U2828/Y (BUFX8M)                                        0.93       8.70 r
  U2857/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[10][7]/D (DFFRQX1M)               0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[10][7]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[12][7]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2840/Y (NOR2X2M)                                       0.66       7.77 r
  U2841/Y (BUFX8M)                                        0.93       8.70 r
  U2845/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[12][7]/D (DFFRQX1M)               0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[12][7]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[14][7]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2822/Y (NOR2X2M)                                       0.66       7.77 r
  U2823/Y (BUFX8M)                                        0.93       8.70 r
  U2846/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[14][7]/D (DFFRQX1M)               0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[14][7]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[8][5]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2831/Y (NOR2X2M)                                       0.66       7.77 r
  U2832/Y (BUFX8M)                                        0.93       8.70 r
  U2836/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[8][5]/D (DFFRQX1M)                0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[8][5]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[10][5]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2827/Y (NOR2X2M)                                       0.66       7.77 r
  U2828/Y (BUFX8M)                                        0.93       8.70 r
  U2829/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[10][5]/D (DFFRQX1M)               0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[10][5]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[12][5]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2840/Y (NOR2X2M)                                       0.66       7.77 r
  U2841/Y (BUFX8M)                                        0.93       8.70 r
  U2861/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[12][5]/D (DFFRQX1M)               0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[12][5]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[14][5]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1250/Y (NAND2X4M)                                      0.64       6.18 f
  U1240/Y (NAND2BX2M)                                     0.94       7.12 f
  U2822/Y (NOR2X2M)                                       0.66       7.77 r
  U2823/Y (BUFX8M)                                        0.93       8.70 r
  U2850/Y (AOI2BB2X2M)                                    0.62       9.33 r
  U_REG_File/Memory_reg[14][5]/D (DFFRQX1M)               0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[14][5]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/o_Rd_D_REG_reg[4]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1908/Y (NAND2X4M)                                      0.63       5.70 r
  U2862/Y (OR2X4M)                                        0.91       6.61 r
  U2906/Y (OAI2BB2X1M)                                    0.54       7.16 f
  U1792/Y (NAND4BX1M)                                     0.90       8.05 f
  U2914/Y (OAI32X2M)                                      1.00       9.05 r
  U1466/Y (INVX2M)                                        0.34       9.39 f
  U_REG_File/o_Rd_D_REG_reg[4]/D (DFFRQX1M)               0.00       9.39 f
  data arrival time                                                  9.39

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/o_Rd_D_REG_reg[4]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -9.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/o_Rd_D_REG_reg[3]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1908/Y (NAND2X4M)                                      0.63       5.70 r
  U2862/Y (OR2X4M)                                        0.91       6.61 r
  U2863/Y (OAI2BB2X1M)                                    0.54       7.16 f
  U1793/Y (NAND4BX1M)                                     0.89       8.05 f
  U2886/Y (OAI32X2M)                                      1.00       9.05 r
  U1465/Y (INVX2M)                                        0.34       9.39 f
  U_REG_File/o_Rd_D_REG_reg[3]/D (DFFRQX1M)               0.00       9.39 f
  data arrival time                                                  9.39

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/o_Rd_D_REG_reg[3]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -9.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/o_Rd_D_REG_reg[2]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1908/Y (NAND2X4M)                                      0.63       5.70 r
  U2862/Y (OR2X4M)                                        0.91       6.61 r
  U2933/Y (OAI2BB2X1M)                                    0.54       7.16 f
  U1794/Y (NAND4BX1M)                                     0.89       8.04 f
  U2941/Y (OAI32X2M)                                      1.00       9.04 r
  U1463/Y (INVX2M)                                        0.34       9.39 f
  U_REG_File/o_Rd_D_REG_reg[2]/D (DFFRQX1M)               0.00       9.39 f
  data arrival time                                                  9.39

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/o_Rd_D_REG_reg[2]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -9.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/o_Rd_D_REG_reg[5]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1908/Y (NAND2X4M)                                      0.63       5.70 r
  U2862/Y (OR2X4M)                                        0.91       6.61 r
  U2896/Y (OAI2BB2X1M)                                    0.54       7.16 f
  U1791/Y (NAND4BX1M)                                     0.89       8.04 f
  U2905/Y (OAI32X2M)                                      1.00       9.04 r
  U1470/Y (INVX2M)                                        0.34       9.39 f
  U_REG_File/o_Rd_D_REG_reg[5]/D (DFFRQX1M)               0.00       9.39 f
  data arrival time                                                  9.39

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/o_Rd_D_REG_reg[5]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -9.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/o_Rd_D_REG_reg[7]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1908/Y (NAND2X4M)                                      0.63       5.70 r
  U2862/Y (OR2X4M)                                        0.91       6.61 r
  U2887/Y (OAI2BB2X1M)                                    0.54       7.16 f
  U1789/Y (NAND4BX1M)                                     0.88       8.04 f
  U2895/Y (OAI32X2M)                                      1.00       9.04 r
  U1469/Y (INVX2M)                                        0.34       9.38 f
  U_REG_File/o_Rd_D_REG_reg[7]/D (DFFRQX1M)               0.00       9.38 f
  data arrival time                                                  9.38

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/o_Rd_D_REG_reg[7]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -9.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/o_Rd_D_REG_reg[1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1908/Y (NAND2X4M)                                      0.63       5.70 r
  U2862/Y (OR2X4M)                                        0.91       6.61 r
  U2952/Y (OAI2BB2X1M)                                    0.54       7.16 f
  U1795/Y (NAND4BX1M)                                     0.88       8.04 f
  U2961/Y (OAI32X2M)                                      1.00       9.04 r
  U1462/Y (INVX2M)                                        0.34       9.38 f
  U_REG_File/o_Rd_D_REG_reg[1]/D (DFFRQX1M)               0.00       9.38 f
  data arrival time                                                  9.38

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/o_Rd_D_REG_reg[1]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -9.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[2][7]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1668/Y (NAND2X4M)                                      0.65       6.19 f
  U1568/Y (NAND2BX4M)                                     0.61       6.80 f
  U2584/Y (NOR2X2M)                                       0.57       7.36 r
  U1406/Y (BUFX8M)                                        0.69       8.06 r
  U2915/Y (INVX4M)                                        0.53       8.59 f
  U2922/Y (AOI22X1M)                                      0.74       9.33 r
  U_REG_File/Memory_reg[2][7]/D (DFFSQX4M)                0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[2][7]/CK (DFFSQX4M)               0.00       9.80 r
  library setup time                                     -0.22       9.58
  data required time                                                 9.58
  --------------------------------------------------------------------------
  data required time                                                 9.58
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1668/Y (NAND2X4M)                                      0.65       6.19 f
  U1568/Y (NAND2BX4M)                                     0.61       6.80 f
  U2584/Y (NOR2X2M)                                       0.57       7.36 r
  U1406/Y (BUFX8M)                                        0.69       8.06 r
  U2915/Y (INVX4M)                                        0.53       8.59 f
  U2921/Y (AOI22X1M)                                      0.74       9.33 r
  U_REG_File/Memory_reg[2][0]/D (DFFSQX4M)                0.00       9.33 r
  data arrival time                                                  9.33

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[2][0]/CK (DFFSQX4M)               0.00       9.80 r
  library setup time                                     -0.22       9.58
  data required time                                                 9.58
  --------------------------------------------------------------------------
  data required time                                                 9.58
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/o_Rd_D_REG_reg[0]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1908/Y (NAND2X4M)                                      0.63       5.70 r
  U2862/Y (OR2X4M)                                        0.91       6.61 r
  U2942/Y (OAI2BB2X1M)                                    0.54       7.16 f
  U1796/Y (NAND4BX1M)                                     0.88       8.04 f
  U2951/Y (OAI32X2M)                                      1.00       9.04 r
  U1464/Y (INVX2M)                                        0.34       9.38 f
  U_REG_File/o_Rd_D_REG_reg[0]/D (DFFRQX1M)               0.00       9.38 f
  data arrival time                                                  9.38

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/o_Rd_D_REG_reg[0]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -9.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/o_Rd_D_REG_reg[6]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1908/Y (NAND2X4M)                                      0.63       5.70 r
  U2862/Y (OR2X4M)                                        0.91       6.61 r
  U2923/Y (OAI2BB2X1M)                                    0.54       7.16 f
  U1790/Y (NAND4BX1M)                                     0.88       8.04 f
  U2932/Y (OAI32X2M)                                      1.00       9.04 r
  U1467/Y (INVX2M)                                        0.34       9.38 f
  U_REG_File/o_Rd_D_REG_reg[6]/D (DFFRQX1M)               0.00       9.38 f
  data arrival time                                                  9.38

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/o_Rd_D_REG_reg[6]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -9.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[4][4]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1668/Y (NAND2X4M)                                      0.65       6.19 f
  U1568/Y (NAND2BX4M)                                     0.61       6.80 f
  U2573/Y (NOR2X2M)                                       0.57       7.36 r
  U2574/Y (BUFX8M)                                        0.93       8.29 r
  U2580/Y (AOI2BB2X2M)                                    0.62       8.92 r
  U_REG_File/Memory_reg[4][4]/D (DFFRQX1M)                0.00       8.92 r
  data arrival time                                                  8.92

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[4][4]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[6][4]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1668/Y (NAND2X4M)                                      0.65       6.19 f
  U1568/Y (NAND2BX4M)                                     0.61       6.80 f
  U2562/Y (NOR2X2M)                                       0.57       7.36 r
  U2563/Y (BUFX8M)                                        0.93       8.29 r
  U2565/Y (AOI2BB2X2M)                                    0.62       8.92 r
  U_REG_File/Memory_reg[6][4]/D (DFFRQX1M)                0.00       8.92 r
  data arrival time                                                  8.92

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[6][4]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[4][0]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1668/Y (NAND2X4M)                                      0.65       6.19 f
  U1568/Y (NAND2BX4M)                                     0.61       6.80 f
  U2573/Y (NOR2X2M)                                       0.57       7.36 r
  U2574/Y (BUFX8M)                                        0.93       8.29 r
  U2579/Y (AOI2BB2X2M)                                    0.62       8.92 r
  U_REG_File/Memory_reg[4][0]/D (DFFRQX1M)                0.00       8.92 r
  data arrival time                                                  8.92

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[4][0]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[4][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1668/Y (NAND2X4M)                                      0.65       6.19 f
  U1568/Y (NAND2BX4M)                                     0.61       6.80 f
  U2573/Y (NOR2X2M)                                       0.57       7.36 r
  U2574/Y (BUFX8M)                                        0.93       8.29 r
  U2578/Y (AOI2BB2X2M)                                    0.62       8.92 r
  U_REG_File/Memory_reg[4][1]/D (DFFRQX1M)                0.00       8.92 r
  data arrival time                                                  8.92

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[4][1]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1668/Y (NAND2X4M)                                      0.65       6.19 f
  U1568/Y (NAND2BX4M)                                     0.61       6.80 f
  U2573/Y (NOR2X2M)                                       0.57       7.36 r
  U2574/Y (BUFX8M)                                        0.93       8.29 r
  U2582/Y (AOI2BB2X2M)                                    0.62       8.92 r
  U_REG_File/Memory_reg[4][3]/D (DFFRQX1M)                0.00       8.92 r
  data arrival time                                                  8.92

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[4][3]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[4][6]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1668/Y (NAND2X4M)                                      0.65       6.19 f
  U1568/Y (NAND2BX4M)                                     0.61       6.80 f
  U2573/Y (NOR2X2M)                                       0.57       7.36 r
  U2574/Y (BUFX8M)                                        0.93       8.29 r
  U2575/Y (AOI2BB2X2M)                                    0.62       8.92 r
  U_REG_File/Memory_reg[4][6]/D (DFFRQX1M)                0.00       8.92 r
  data arrival time                                                  8.92

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[4][6]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[6][0]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1668/Y (NAND2X4M)                                      0.65       6.19 f
  U1568/Y (NAND2BX4M)                                     0.61       6.80 f
  U2562/Y (NOR2X2M)                                       0.57       7.36 r
  U2563/Y (BUFX8M)                                        0.93       8.29 r
  U2564/Y (AOI2BB2X2M)                                    0.62       8.92 r
  U_REG_File/Memory_reg[6][0]/D (DFFRQX1M)                0.00       8.92 r
  data arrival time                                                  8.92

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[6][0]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[4][2]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1668/Y (NAND2X4M)                                      0.65       6.19 f
  U1568/Y (NAND2BX4M)                                     0.61       6.80 f
  U2573/Y (NOR2X2M)                                       0.57       7.36 r
  U2574/Y (BUFX8M)                                        0.93       8.29 r
  U2581/Y (AOI2BB2X2M)                                    0.62       8.92 r
  U_REG_File/Memory_reg[4][2]/D (DFFRQX1M)                0.00       8.92 r
  data arrival time                                                  8.92

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[4][2]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[6][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1668/Y (NAND2X4M)                                      0.65       6.19 f
  U1568/Y (NAND2BX4M)                                     0.61       6.80 f
  U2562/Y (NOR2X2M)                                       0.57       7.36 r
  U2563/Y (BUFX8M)                                        0.93       8.29 r
  U2569/Y (AOI2BB2X2M)                                    0.62       8.92 r
  U_REG_File/Memory_reg[6][1]/D (DFFRQX1M)                0.00       8.92 r
  data arrival time                                                  8.92

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[6][1]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[4][7]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1668/Y (NAND2X4M)                                      0.65       6.19 f
  U1568/Y (NAND2BX4M)                                     0.61       6.80 f
  U2573/Y (NOR2X2M)                                       0.57       7.36 r
  U2574/Y (BUFX8M)                                        0.93       8.29 r
  U2577/Y (AOI2BB2X2M)                                    0.62       8.92 r
  U_REG_File/Memory_reg[4][7]/D (DFFRQX1M)                0.00       8.92 r
  data arrival time                                                  8.92

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[4][7]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[6][3]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1668/Y (NAND2X4M)                                      0.65       6.19 f
  U1568/Y (NAND2BX4M)                                     0.61       6.80 f
  U2562/Y (NOR2X2M)                                       0.57       7.36 r
  U2563/Y (BUFX8M)                                        0.93       8.29 r
  U2571/Y (AOI2BB2X2M)                                    0.62       8.92 r
  U_REG_File/Memory_reg[6][3]/D (DFFRQX1M)                0.00       8.92 r
  data arrival time                                                  8.92

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[6][3]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[6][6]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1668/Y (NAND2X4M)                                      0.65       6.19 f
  U1568/Y (NAND2BX4M)                                     0.61       6.80 f
  U2562/Y (NOR2X2M)                                       0.57       7.36 r
  U2563/Y (BUFX8M)                                        0.93       8.29 r
  U2570/Y (AOI2BB2X2M)                                    0.62       8.92 r
  U_REG_File/Memory_reg[6][6]/D (DFFRQX1M)                0.00       8.92 r
  data arrival time                                                  8.92

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[6][6]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[6][2]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1668/Y (NAND2X4M)                                      0.65       6.19 f
  U1568/Y (NAND2BX4M)                                     0.61       6.80 f
  U2562/Y (NOR2X2M)                                       0.57       7.36 r
  U2563/Y (BUFX8M)                                        0.93       8.29 r
  U2566/Y (AOI2BB2X2M)                                    0.62       8.92 r
  U_REG_File/Memory_reg[6][2]/D (DFFRQX1M)                0.00       8.92 r
  data arrival time                                                  8.92

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[6][2]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[6][7]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1668/Y (NAND2X4M)                                      0.65       6.19 f
  U1568/Y (NAND2BX4M)                                     0.61       6.80 f
  U2562/Y (NOR2X2M)                                       0.57       7.36 r
  U2563/Y (BUFX8M)                                        0.93       8.29 r
  U2567/Y (AOI2BB2X2M)                                    0.62       8.92 r
  U_REG_File/Memory_reg[6][7]/D (DFFRQX1M)                0.00       8.92 r
  data arrival time                                                  8.92

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[6][7]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[4][5]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1668/Y (NAND2X4M)                                      0.65       6.19 f
  U1568/Y (NAND2BX4M)                                     0.61       6.80 f
  U2573/Y (NOR2X2M)                                       0.57       7.36 r
  U2574/Y (BUFX8M)                                        0.93       8.29 r
  U2576/Y (AOI2BB2X2M)                                    0.62       8.92 r
  U_REG_File/Memory_reg[4][5]/D (DFFRQX1M)                0.00       8.92 r
  data arrival time                                                  8.92

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[4][5]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[6][5]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1668/Y (NAND2X4M)                                      0.65       6.19 f
  U1568/Y (NAND2BX4M)                                     0.61       6.80 f
  U2562/Y (NOR2X2M)                                       0.57       7.36 r
  U2563/Y (BUFX8M)                                        0.93       8.29 r
  U2568/Y (AOI2BB2X2M)                                    0.62       8.92 r
  U_REG_File/Memory_reg[6][5]/D (DFFRQX1M)                0.00       8.92 r
  data arrival time                                                  8.92

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[6][5]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[2][4]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1668/Y (NAND2X4M)                                      0.65       6.19 f
  U1568/Y (NAND2BX4M)                                     0.61       6.80 f
  U2584/Y (NOR2X2M)                                       0.57       7.36 r
  U1406/Y (BUFX8M)                                        0.69       8.06 r
  U2585/Y (AOI2BB2X2M)                                    0.60       8.66 r
  U_REG_File/Memory_reg[2][4]/D (DFFRQX4M)                0.00       8.66 r
  data arrival time                                                  8.66

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[2][4]/CK (DFFRQX4M)               0.00       9.80 r
  library setup time                                     -0.37       9.43
  data required time                                                 9.43
  --------------------------------------------------------------------------
  data required time                                                 9.43
  data arrival time                                                 -8.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[2][2]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U1615/Y (AOI22X2M)                                      0.63       4.33 r
  U1909/Y (OAI31X2M)                                      0.38       4.72 f
  U1259/Y (BUFX5M)                                        0.36       5.07 f
  U1421/Y (INVX2M)                                        0.46       5.54 r
  U1668/Y (NAND2X4M)                                      0.65       6.19 f
  U1568/Y (NAND2BX4M)                                     0.61       6.80 f
  U2584/Y (NOR2X2M)                                       0.57       7.36 r
  U1406/Y (BUFX8M)                                        0.69       8.06 r
  U2586/Y (AOI2BB2X2M)                                    0.60       8.66 r
  U_REG_File/Memory_reg[2][2]/D (DFFRQX4M)                0.00       8.66 r
  data arrival time                                                  8.66

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[2][2]/CK (DFFRQX4M)               0.00       9.80 r
  library setup time                                     -0.37       9.43
  data required time                                                 9.43
  --------------------------------------------------------------------------
  data required time                                                 9.43
  data arrival time                                                 -8.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[5][4]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1908/Y (NAND2X4M)                                      0.77       5.37 f
  U1242/Y (NAND2BX2M)                                     0.94       6.30 f
  U2729/Y (NOR2X2M)                                       0.65       6.96 r
  U2730/Y (BUFX8M)                                        0.93       7.89 r
  U2734/Y (AOI2BB2X2M)                                    0.62       8.51 r
  U_REG_File/Memory_reg[5][4]/D (DFFRQX1M)                0.00       8.51 r
  data arrival time                                                  8.51

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[5][4]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[7][4]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1908/Y (NAND2X4M)                                      0.77       5.37 f
  U1242/Y (NAND2BX2M)                                     0.94       6.30 f
  U2719/Y (NOR2X2M)                                       0.65       6.96 r
  U2720/Y (BUFX8M)                                        0.93       7.89 r
  U2723/Y (AOI2BB2X2M)                                    0.62       8.51 r
  U_REG_File/Memory_reg[7][4]/D (DFFRQX1M)                0.00       8.51 r
  data arrival time                                                  8.51

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[7][4]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[5][0]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1908/Y (NAND2X4M)                                      0.77       5.37 f
  U1242/Y (NAND2BX2M)                                     0.94       6.30 f
  U2729/Y (NOR2X2M)                                       0.65       6.96 r
  U2730/Y (BUFX8M)                                        0.93       7.89 r
  U2732/Y (AOI2BB2X2M)                                    0.62       8.51 r
  U_REG_File/Memory_reg[5][0]/D (DFFRQX1M)                0.00       8.51 r
  data arrival time                                                  8.51

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[5][0]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[7][0]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1908/Y (NAND2X4M)                                      0.77       5.37 f
  U1242/Y (NAND2BX2M)                                     0.94       6.30 f
  U2719/Y (NOR2X2M)                                       0.65       6.96 r
  U2720/Y (BUFX8M)                                        0.93       7.89 r
  U2728/Y (AOI2BB2X2M)                                    0.62       8.51 r
  U_REG_File/Memory_reg[7][0]/D (DFFRQX1M)                0.00       8.51 r
  data arrival time                                                  8.51

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[7][0]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[5][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1908/Y (NAND2X4M)                                      0.77       5.37 f
  U1242/Y (NAND2BX2M)                                     0.94       6.30 f
  U2729/Y (NOR2X2M)                                       0.65       6.96 r
  U2730/Y (BUFX8M)                                        0.93       7.89 r
  U2738/Y (AOI2BB2X2M)                                    0.62       8.51 r
  U_REG_File/Memory_reg[5][1]/D (DFFRQX1M)                0.00       8.51 r
  data arrival time                                                  8.51

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[5][1]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[7][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1908/Y (NAND2X4M)                                      0.77       5.37 f
  U1242/Y (NAND2BX2M)                                     0.94       6.30 f
  U2719/Y (NOR2X2M)                                       0.65       6.96 r
  U2720/Y (BUFX8M)                                        0.93       7.89 r
  U2722/Y (AOI2BB2X2M)                                    0.62       8.51 r
  U_REG_File/Memory_reg[7][1]/D (DFFRQX1M)                0.00       8.51 r
  data arrival time                                                  8.51

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[7][1]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[5][3]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1908/Y (NAND2X4M)                                      0.77       5.37 f
  U1242/Y (NAND2BX2M)                                     0.94       6.30 f
  U2729/Y (NOR2X2M)                                       0.65       6.96 r
  U2730/Y (BUFX8M)                                        0.93       7.89 r
  U2737/Y (AOI2BB2X2M)                                    0.62       8.51 r
  U_REG_File/Memory_reg[5][3]/D (DFFRQX1M)                0.00       8.51 r
  data arrival time                                                  8.51

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[5][3]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[7][3]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1908/Y (NAND2X4M)                                      0.77       5.37 f
  U1242/Y (NAND2BX2M)                                     0.94       6.30 f
  U2719/Y (NOR2X2M)                                       0.65       6.96 r
  U2720/Y (BUFX8M)                                        0.93       7.89 r
  U2721/Y (AOI2BB2X2M)                                    0.62       8.51 r
  U_REG_File/Memory_reg[7][3]/D (DFFRQX1M)                0.00       8.51 r
  data arrival time                                                  8.51

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[7][3]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[5][6]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1908/Y (NAND2X4M)                                      0.77       5.37 f
  U1242/Y (NAND2BX2M)                                     0.94       6.30 f
  U2729/Y (NOR2X2M)                                       0.65       6.96 r
  U2730/Y (BUFX8M)                                        0.93       7.89 r
  U2733/Y (AOI2BB2X2M)                                    0.62       8.51 r
  U_REG_File/Memory_reg[5][6]/D (DFFRQX1M)                0.00       8.51 r
  data arrival time                                                  8.51

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[5][6]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[7][6]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1908/Y (NAND2X4M)                                      0.77       5.37 f
  U1242/Y (NAND2BX2M)                                     0.94       6.30 f
  U2719/Y (NOR2X2M)                                       0.65       6.96 r
  U2720/Y (BUFX8M)                                        0.93       7.89 r
  U2725/Y (AOI2BB2X2M)                                    0.62       8.51 r
  U_REG_File/Memory_reg[7][6]/D (DFFRQX1M)                0.00       8.51 r
  data arrival time                                                  8.51

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[7][6]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[5][2]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1908/Y (NAND2X4M)                                      0.77       5.37 f
  U1242/Y (NAND2BX2M)                                     0.94       6.30 f
  U2729/Y (NOR2X2M)                                       0.65       6.96 r
  U2730/Y (BUFX8M)                                        0.93       7.89 r
  U2731/Y (AOI2BB2X2M)                                    0.62       8.51 r
  U_REG_File/Memory_reg[5][2]/D (DFFRQX1M)                0.00       8.51 r
  data arrival time                                                  8.51

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[5][2]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[7][2]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1908/Y (NAND2X4M)                                      0.77       5.37 f
  U1242/Y (NAND2BX2M)                                     0.94       6.30 f
  U2719/Y (NOR2X2M)                                       0.65       6.96 r
  U2720/Y (BUFX8M)                                        0.93       7.89 r
  U2724/Y (AOI2BB2X2M)                                    0.62       8.51 r
  U_REG_File/Memory_reg[7][2]/D (DFFRQX1M)                0.00       8.51 r
  data arrival time                                                  8.51

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[7][2]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[5][7]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1908/Y (NAND2X4M)                                      0.77       5.37 f
  U1242/Y (NAND2BX2M)                                     0.94       6.30 f
  U2729/Y (NOR2X2M)                                       0.65       6.96 r
  U2730/Y (BUFX8M)                                        0.93       7.89 r
  U2736/Y (AOI2BB2X2M)                                    0.62       8.51 r
  U_REG_File/Memory_reg[5][7]/D (DFFRQX1M)                0.00       8.51 r
  data arrival time                                                  8.51

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[5][7]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[7][7]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1908/Y (NAND2X4M)                                      0.77       5.37 f
  U1242/Y (NAND2BX2M)                                     0.94       6.30 f
  U2719/Y (NOR2X2M)                                       0.65       6.96 r
  U2720/Y (BUFX8M)                                        0.93       7.89 r
  U2726/Y (AOI2BB2X2M)                                    0.62       8.51 r
  U_REG_File/Memory_reg[7][7]/D (DFFRQX1M)                0.00       8.51 r
  data arrival time                                                  8.51

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[7][7]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[5][5]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1908/Y (NAND2X4M)                                      0.77       5.37 f
  U1242/Y (NAND2BX2M)                                     0.94       6.30 f
  U2729/Y (NOR2X2M)                                       0.65       6.96 r
  U2730/Y (BUFX8M)                                        0.93       7.89 r
  U2735/Y (AOI2BB2X2M)                                    0.62       8.51 r
  U_REG_File/Memory_reg[5][5]/D (DFFRQX1M)                0.00       8.51 r
  data arrival time                                                  8.51

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[5][5]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[7][5]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1908/Y (NAND2X4M)                                      0.77       5.37 f
  U1242/Y (NAND2BX2M)                                     0.94       6.30 f
  U2719/Y (NOR2X2M)                                       0.65       6.96 r
  U2720/Y (BUFX8M)                                        0.93       7.89 r
  U2727/Y (AOI2BB2X2M)                                    0.62       8.51 r
  U_REG_File/Memory_reg[7][5]/D (DFFRQX1M)                0.00       8.51 r
  data arrival time                                                  8.51

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[7][5]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[3][4]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1908/Y (NAND2X4M)                                      0.77       5.37 f
  U1242/Y (NAND2BX2M)                                     0.94       6.30 f
  U2639/Y (NOR2X2M)                                       0.65       6.96 r
  U2640/Y (BUFX8M)                                        0.93       7.89 r
  U2740/Y (AOI2BB2X2M)                                    0.62       8.51 r
  U_REG_File/Memory_reg[3][4]/D (DFFRQX4M)                0.00       8.51 r
  data arrival time                                                  8.51

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[3][4]/CK (DFFRQX4M)               0.00       9.80 r
  library setup time                                     -0.37       9.43
  data required time                                                 9.43
  --------------------------------------------------------------------------
  data required time                                                 9.43
  data arrival time                                                 -8.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[3][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1908/Y (NAND2X4M)                                      0.77       5.37 f
  U1242/Y (NAND2BX2M)                                     0.94       6.30 f
  U2639/Y (NOR2X2M)                                       0.65       6.96 r
  U2640/Y (BUFX8M)                                        0.93       7.89 r
  U2745/Y (AOI2BB2X2M)                                    0.62       8.51 r
  U_REG_File/Memory_reg[3][1]/D (DFFRQX4M)                0.00       8.51 r
  data arrival time                                                  8.51

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[3][1]/CK (DFFRQX4M)               0.00       9.80 r
  library setup time                                     -0.37       9.43
  data required time                                                 9.43
  --------------------------------------------------------------------------
  data required time                                                 9.43
  data arrival time                                                 -8.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1908/Y (NAND2X4M)                                      0.77       5.37 f
  U1242/Y (NAND2BX2M)                                     0.94       6.30 f
  U2639/Y (NOR2X2M)                                       0.65       6.96 r
  U2640/Y (BUFX8M)                                        0.93       7.89 r
  U2741/Y (AOI2BB2X2M)                                    0.62       8.51 r
  U_REG_File/Memory_reg[3][3]/D (DFFRQX4M)                0.00       8.51 r
  data arrival time                                                  8.51

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[3][3]/CK (DFFRQX4M)               0.00       9.80 r
  library setup time                                     -0.37       9.43
  data required time                                                 9.43
  --------------------------------------------------------------------------
  data required time                                                 9.43
  data arrival time                                                 -8.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[3][6]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1908/Y (NAND2X4M)                                      0.77       5.37 f
  U1242/Y (NAND2BX2M)                                     0.94       6.30 f
  U2639/Y (NOR2X2M)                                       0.65       6.96 r
  U2640/Y (BUFX8M)                                        0.93       7.89 r
  U2743/Y (AOI2BB2X2M)                                    0.62       8.51 r
  U_REG_File/Memory_reg[3][6]/D (DFFRQX4M)                0.00       8.51 r
  data arrival time                                                  8.51

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[3][6]/CK (DFFRQX4M)               0.00       9.80 r
  library setup time                                     -0.37       9.43
  data required time                                                 9.43
  --------------------------------------------------------------------------
  data required time                                                 9.43
  data arrival time                                                 -8.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[3][2]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1908/Y (NAND2X4M)                                      0.77       5.37 f
  U1242/Y (NAND2BX2M)                                     0.94       6.30 f
  U2639/Y (NOR2X2M)                                       0.65       6.96 r
  U2640/Y (BUFX8M)                                        0.93       7.89 r
  U2744/Y (AOI2BB2X2M)                                    0.62       8.51 r
  U_REG_File/Memory_reg[3][2]/D (DFFRQX4M)                0.00       8.51 r
  data arrival time                                                  8.51

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[3][2]/CK (DFFRQX4M)               0.00       9.80 r
  library setup time                                     -0.37       9.43
  data required time                                                 9.43
  --------------------------------------------------------------------------
  data required time                                                 9.43
  data arrival time                                                 -8.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[3][7]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1908/Y (NAND2X4M)                                      0.77       5.37 f
  U1242/Y (NAND2BX2M)                                     0.94       6.30 f
  U2639/Y (NOR2X2M)                                       0.65       6.96 r
  U2640/Y (BUFX8M)                                        0.93       7.89 r
  U2742/Y (AOI2BB2X2M)                                    0.62       8.51 r
  U_REG_File/Memory_reg[3][7]/D (DFFRQX4M)                0.00       8.51 r
  data arrival time                                                  8.51

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[3][7]/CK (DFFRQX4M)               0.00       9.80 r
  library setup time                                     -0.37       9.43
  data required time                                                 9.43
  --------------------------------------------------------------------------
  data required time                                                 9.43
  data arrival time                                                 -8.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1908/Y (NAND2X4M)                                      0.77       5.37 f
  U1242/Y (NAND2BX2M)                                     0.94       6.30 f
  U2639/Y (NOR2X2M)                                       0.65       6.96 r
  U2640/Y (BUFX8M)                                        0.93       7.89 r
  U2739/Y (AOI2BB2X2M)                                    0.62       8.51 r
  U_REG_File/Memory_reg[3][0]/D (DFFRQX2M)                0.00       8.51 r
  data arrival time                                                  8.51

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[3][0]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.37       9.43
  data required time                                                 9.43
  --------------------------------------------------------------------------
  data required time                                                 9.43
  data arrival time                                                 -8.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[9][4]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1396/Y (INVX2M)                                        0.64       5.24 f
  U1907/Y (NAND2X4M)                                      0.76       6.00 r
  U1238/Y (NAND2BX2M)                                     0.89       6.89 r
  U2661/Y (NOR2X2M)                                       0.37       7.25 f
  U2662/Y (BUFX8M)                                        0.56       7.82 f
  U2670/Y (AOI2BB2X2M)                                    0.56       8.38 r
  U_REG_File/Memory_reg[9][4]/D (DFFRQX1M)                0.00       8.38 r
  data arrival time                                                  8.38

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[9][4]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[11][4]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1396/Y (INVX2M)                                        0.64       5.24 f
  U1907/Y (NAND2X4M)                                      0.76       6.00 r
  U1238/Y (NAND2BX2M)                                     0.89       6.89 r
  U2666/Y (NOR2X2M)                                       0.37       7.25 f
  U2667/Y (BUFX8M)                                        0.56       7.82 f
  U2676/Y (AOI2BB2X2M)                                    0.56       8.38 r
  U_REG_File/Memory_reg[11][4]/D (DFFRQX1M)               0.00       8.38 r
  data arrival time                                                  8.38

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[11][4]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[13][4]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1396/Y (INVX2M)                                        0.64       5.24 f
  U1907/Y (NAND2X4M)                                      0.76       6.00 r
  U1238/Y (NAND2BX2M)                                     0.89       6.89 r
  U2684/Y (NOR2X2M)                                       0.37       7.25 f
  U2685/Y (BUFX8M)                                        0.56       7.82 f
  U2696/Y (AOI2BB2X2M)                                    0.56       8.38 r
  U_REG_File/Memory_reg[13][4]/D (DFFRQX1M)               0.00       8.38 r
  data arrival time                                                  8.38

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[13][4]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[15][4]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1396/Y (INVX2M)                                        0.64       5.24 f
  U1907/Y (NAND2X4M)                                      0.76       6.00 r
  U1238/Y (NAND2BX2M)                                     0.89       6.89 r
  U2679/Y (NOR2X2M)                                       0.37       7.25 f
  U2680/Y (BUFX8M)                                        0.56       7.82 f
  U2688/Y (AOI2BB2X2M)                                    0.56       8.38 r
  U_REG_File/Memory_reg[15][4]/D (DFFRQX1M)               0.00       8.38 r
  data arrival time                                                  8.38

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[15][4]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[9][0]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1396/Y (INVX2M)                                        0.64       5.24 f
  U1907/Y (NAND2X4M)                                      0.76       6.00 r
  U1238/Y (NAND2BX2M)                                     0.89       6.89 r
  U2661/Y (NOR2X2M)                                       0.37       7.25 f
  U2662/Y (BUFX8M)                                        0.56       7.82 f
  U2700/Y (AOI2BB2X2M)                                    0.56       8.38 r
  U_REG_File/Memory_reg[9][0]/D (DFFRQX1M)                0.00       8.38 r
  data arrival time                                                  8.38

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[9][0]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[11][0]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1396/Y (INVX2M)                                        0.64       5.24 f
  U1907/Y (NAND2X4M)                                      0.76       6.00 r
  U1238/Y (NAND2BX2M)                                     0.89       6.89 r
  U2666/Y (NOR2X2M)                                       0.37       7.25 f
  U2667/Y (BUFX8M)                                        0.56       7.82 f
  U2698/Y (AOI2BB2X2M)                                    0.56       8.38 r
  U_REG_File/Memory_reg[11][0]/D (DFFRQX1M)               0.00       8.38 r
  data arrival time                                                  8.38

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[11][0]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[13][0]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1396/Y (INVX2M)                                        0.64       5.24 f
  U1907/Y (NAND2X4M)                                      0.76       6.00 r
  U1238/Y (NAND2BX2M)                                     0.89       6.89 r
  U2684/Y (NOR2X2M)                                       0.37       7.25 f
  U2685/Y (BUFX8M)                                        0.56       7.82 f
  U2686/Y (AOI2BB2X2M)                                    0.56       8.38 r
  U_REG_File/Memory_reg[13][0]/D (DFFRQX1M)               0.00       8.38 r
  data arrival time                                                  8.38

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[13][0]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[15][0]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1396/Y (INVX2M)                                        0.64       5.24 f
  U1907/Y (NAND2X4M)                                      0.76       6.00 r
  U1238/Y (NAND2BX2M)                                     0.89       6.89 r
  U2679/Y (NOR2X2M)                                       0.37       7.25 f
  U2680/Y (BUFX8M)                                        0.56       7.82 f
  U2681/Y (AOI2BB2X2M)                                    0.56       8.38 r
  U_REG_File/Memory_reg[15][0]/D (DFFRQX1M)               0.00       8.38 r
  data arrival time                                                  8.38

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[15][0]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[9][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1396/Y (INVX2M)                                        0.64       5.24 f
  U1907/Y (NAND2X4M)                                      0.76       6.00 r
  U1238/Y (NAND2BX2M)                                     0.89       6.89 r
  U2661/Y (NOR2X2M)                                       0.37       7.25 f
  U2662/Y (BUFX8M)                                        0.56       7.82 f
  U2664/Y (AOI2BB2X2M)                                    0.56       8.38 r
  U_REG_File/Memory_reg[9][1]/D (DFFRQX1M)                0.00       8.38 r
  data arrival time                                                  8.38

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[9][1]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[11][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1396/Y (INVX2M)                                        0.64       5.24 f
  U1907/Y (NAND2X4M)                                      0.76       6.00 r
  U1238/Y (NAND2BX2M)                                     0.89       6.89 r
  U2666/Y (NOR2X2M)                                       0.37       7.25 f
  U2667/Y (BUFX8M)                                        0.56       7.82 f
  U2674/Y (AOI2BB2X2M)                                    0.56       8.38 r
  U_REG_File/Memory_reg[11][1]/D (DFFRQX1M)               0.00       8.38 r
  data arrival time                                                  8.38

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[11][1]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[13][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1396/Y (INVX2M)                                        0.64       5.24 f
  U1907/Y (NAND2X4M)                                      0.76       6.00 r
  U1238/Y (NAND2BX2M)                                     0.89       6.89 r
  U2684/Y (NOR2X2M)                                       0.37       7.25 f
  U2685/Y (BUFX8M)                                        0.56       7.82 f
  U2694/Y (AOI2BB2X2M)                                    0.56       8.38 r
  U_REG_File/Memory_reg[13][1]/D (DFFRQX1M)               0.00       8.38 r
  data arrival time                                                  8.38

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[13][1]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U_SYS_CTRL/C_State_reg[3]
              (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Endpoint: U_REG_File/Memory_reg[15][1]
            (rising edge-triggered flip-flop clocked by i_REF_CLK)
  Path Group: i_REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_REF_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/C_State_reg[3]/CK (DFFRHQX2M)                0.00       0.00 r
  U_SYS_CTRL/C_State_reg[3]/Q (DFFRHQX2M)                 1.02       1.02 r
  U1797/Y (NAND2BX4M)                                     0.61       1.63 r
  U1952/Y (INVX8M)                                        0.32       1.95 f
  U2240/Y (NAND3X4M)                                      0.33       2.28 r
  U1282/Y (BUFX6M)                                        0.88       3.17 r
  U1273/Y (NAND2X6M)                                      0.53       3.70 f
  U2293/Y (AOI22X4M)                                      0.90       4.60 r
  U1396/Y (INVX2M)                                        0.64       5.24 f
  U1907/Y (NAND2X4M)                                      0.76       6.00 r
  U1238/Y (NAND2BX2M)                                     0.89       6.89 r
  U2679/Y (NOR2X2M)                                       0.37       7.25 f
  U2680/Y (BUFX8M)                                        0.56       7.82 f
  U2691/Y (AOI2BB2X2M)                                    0.56       8.38 r
  U_REG_File/Memory_reg[15][1]/D (DFFRQX1M)               0.00       8.38 r
  data arrival time                                                  8.38

  clock i_REF_CLK (rise edge)                            10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U_REG_File/Memory_reg[15][1]/CK (DFFRQX1M)              0.00       9.80 r
  library setup time                                     -0.39       9.41
  data required time                                                 9.41
  --------------------------------------------------------------------------
  data required time                                                 9.41
  data arrival time                                                 -8.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U_CLK_DIV_2/counter_reg[1]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_2/counter_reg[4]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_2/counter_reg[1]/CK (DFFRQX2M)                0.00       0.00 r
  U_CLK_DIV_2/counter_reg[1]/Q (DFFRQX2M)                 1.05       1.05 r
  U_CLK_DIV_2/U46/Y (CLKINVX2M)                           1.11       2.16 f
  U_CLK_DIV_2/U47/Y (AOI2BB2X2M)                          1.07       3.23 r
  U_CLK_DIV_2/U48/Y (OAI21X2M)                            0.67       3.91 f
  U_CLK_DIV_2/U7/Y (NOR4X2M)                              0.67       4.57 r
  U_CLK_DIV_2/U50/Y (NAND4BX2M)                           0.79       5.36 f
  U_CLK_DIV_2/U51/Y (NOR2X2M)                             0.97       6.34 r
  U_CLK_DIV_2/U52/Y (OR2X2M)                              0.73       7.06 r
  U_CLK_DIV_2/U64/Y (NOR2X1M)                             0.42       7.48 f
  U_CLK_DIV_2/U20/Y (BUFX6M)                              0.57       8.05 f
  U_CLK_DIV_2/U78/Y (AOI21X2M)                            0.92       8.97 r
  U_CLK_DIV_2/U6/Y (AOI32X1M)                             0.77       9.73 f
  U_CLK_DIV_2/counter_reg[4]/D (DFFRQX2M)                 0.00       9.73 f
  data arrival time                                                  9.73

  clock i_UART_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_CLK_DIV_2/counter_reg[4]/CK (DFFRQX2M)                0.00     271.07 r
  library setup time                                     -0.28     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                      261.05


  Startpoint: U_CLK_DIV_2/counter_reg[1]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_2/counter_reg[7]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_2/counter_reg[1]/CK (DFFRQX2M)                0.00       0.00 r
  U_CLK_DIV_2/counter_reg[1]/Q (DFFRQX2M)                 1.05       1.05 r
  U_CLK_DIV_2/U46/Y (CLKINVX2M)                           1.11       2.16 f
  U_CLK_DIV_2/U47/Y (AOI2BB2X2M)                          1.07       3.23 r
  U_CLK_DIV_2/U48/Y (OAI21X2M)                            0.67       3.91 f
  U_CLK_DIV_2/U7/Y (NOR4X2M)                              0.67       4.57 r
  U_CLK_DIV_2/U50/Y (NAND4BX2M)                           0.79       5.36 f
  U_CLK_DIV_2/U51/Y (NOR2X2M)                             0.97       6.34 r
  U_CLK_DIV_2/U52/Y (OR2X2M)                              0.73       7.06 r
  U_CLK_DIV_2/U64/Y (NOR2X1M)                             0.42       7.48 f
  U_CLK_DIV_2/U20/Y (BUFX6M)                              0.57       8.05 f
  U_CLK_DIV_2/U19/Y (OAI32X4M)                            0.59       8.64 r
  U_CLK_DIV_2/U71/Y (AOI21BXLM)                           0.61       9.25 r
  U_CLK_DIV_2/U29/Y (OAI32X2M)                            0.38       9.63 f
  U_CLK_DIV_2/counter_reg[7]/D (DFFRQX2M)                 0.00       9.63 f
  data arrival time                                                  9.63

  clock i_UART_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_CLK_DIV_2/counter_reg[7]/CK (DFFRQX2M)                0.00     271.07 r
  library setup time                                     -0.21     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -9.63
  --------------------------------------------------------------------------
  slack (MET)                                                      261.23


  Startpoint: U_CLK_DIV_2/counter_reg[1]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_2/counter_reg[3]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_2/counter_reg[1]/CK (DFFRQX2M)                0.00       0.00 r
  U_CLK_DIV_2/counter_reg[1]/Q (DFFRQX2M)                 1.05       1.05 r
  U_CLK_DIV_2/U46/Y (CLKINVX2M)                           1.11       2.16 f
  U_CLK_DIV_2/U47/Y (AOI2BB2X2M)                          1.07       3.23 r
  U_CLK_DIV_2/U48/Y (OAI21X2M)                            0.67       3.91 f
  U_CLK_DIV_2/U7/Y (NOR4X2M)                              0.67       4.57 r
  U_CLK_DIV_2/U50/Y (NAND4BX2M)                           0.79       5.36 f
  U_CLK_DIV_2/U51/Y (NOR2X2M)                             0.97       6.34 r
  U_CLK_DIV_2/U52/Y (OR2X2M)                              0.73       7.06 r
  U_CLK_DIV_2/U64/Y (NOR2X1M)                             0.42       7.48 f
  U_CLK_DIV_2/U20/Y (BUFX6M)                              0.57       8.05 f
  U_CLK_DIV_2/U78/Y (AOI21X2M)                            0.92       8.97 r
  U_CLK_DIV_2/U80/Y (OAI22X1M)                            0.60       9.57 f
  U_CLK_DIV_2/counter_reg[3]/D (DFFRQX2M)                 0.00       9.57 f
  data arrival time                                                  9.57

  clock i_UART_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_CLK_DIV_2/counter_reg[3]/CK (DFFRQX2M)                0.00     271.07 r
  library setup time                                     -0.24     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                 -9.57
  --------------------------------------------------------------------------
  slack (MET)                                                      261.25


  Startpoint: U_CLK_DIV_1/counter_reg[3]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_1/counter_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  U_CLK_DIV_1/counter_reg[3]/Q (DFFRQX2M)                 0.88       0.88 r
  U_CLK_DIV_1/U25/Y (CLKINVX2M)                           1.01       1.89 f
  U_CLK_DIV_1/U26/Y (NAND2X1M)                            0.94       2.83 r
  U_CLK_DIV_1/U4/Y (AOI221X2M)                            0.32       3.15 f
  U_CLK_DIV_1/U3/Y (OAI211X2M)                            0.56       3.71 r
  U_CLK_DIV_1/U32/Y (CLKINVX1M)                           0.70       4.41 f
  U_CLK_DIV_1/U17/Y (AOI32X4M)                            0.88       5.29 r
  U_CLK_DIV_1/U37/Y (CLKINVX1M)                           0.97       6.26 f
  U_CLK_DIV_1/U7/Y (NOR2X6M)                              0.90       7.16 r
  U_CLK_DIV_1/U51/Y (NAND2X1M)                            0.81       7.96 f
  U_CLK_DIV_1/U53/Y (NOR2BX2M)                            0.53       8.49 f
  U_CLK_DIV_1/U6/Y (AOI32X1M)                             0.75       9.24 r
  U_CLK_DIV_1/counter_reg[2]/D (DFFRQX2M)                 0.00       9.24 r
  data arrival time                                                  9.24

  clock i_UART_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_CLK_DIV_1/counter_reg[2]/CK (DFFRQX2M)                0.00     271.07 r
  library setup time                                     -0.41     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                      261.42


  Startpoint: U_CLK_DIV_1/counter_reg[3]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_1/counter_reg[1]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_1/counter_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  U_CLK_DIV_1/counter_reg[3]/Q (DFFRQX2M)                 0.88       0.88 r
  U_CLK_DIV_1/U25/Y (CLKINVX2M)                           1.01       1.89 f
  U_CLK_DIV_1/U26/Y (NAND2X1M)                            0.94       2.83 r
  U_CLK_DIV_1/U4/Y (AOI221X2M)                            0.32       3.15 f
  U_CLK_DIV_1/U3/Y (OAI211X2M)                            0.56       3.71 r
  U_CLK_DIV_1/U32/Y (CLKINVX1M)                           0.70       4.41 f
  U_CLK_DIV_1/U17/Y (AOI32X4M)                            0.88       5.29 r
  U_CLK_DIV_1/U37/Y (CLKINVX1M)                           0.97       6.26 f
  U_CLK_DIV_1/U7/Y (NOR2X6M)                              0.90       7.16 r
  U_CLK_DIV_1/U51/Y (NAND2X1M)                            0.81       7.96 f
  U_CLK_DIV_1/U53/Y (NOR2BX2M)                            0.53       8.49 f
  U_CLK_DIV_1/U56/Y (OAI22X1M)                            0.72       9.21 r
  U_CLK_DIV_1/counter_reg[1]/D (DFFRQX4M)                 0.00       9.21 r
  data arrival time                                                  9.21

  clock i_UART_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_CLK_DIV_1/counter_reg[1]/CK (DFFRQX4M)                0.00     271.07 r
  library setup time                                     -0.42     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                 -9.21
  --------------------------------------------------------------------------
  slack (MET)                                                      261.43


  Startpoint: U_CLK_DIV_2/counter_reg[1]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_2/counter_reg[2]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_2/counter_reg[1]/CK (DFFRQX2M)                0.00       0.00 r
  U_CLK_DIV_2/counter_reg[1]/Q (DFFRQX2M)                 1.05       1.05 r
  U_CLK_DIV_2/U46/Y (CLKINVX2M)                           1.11       2.16 f
  U_CLK_DIV_2/U47/Y (AOI2BB2X2M)                          1.07       3.23 r
  U_CLK_DIV_2/U48/Y (OAI21X2M)                            0.67       3.91 f
  U_CLK_DIV_2/U7/Y (NOR4X2M)                              0.67       4.57 r
  U_CLK_DIV_2/U50/Y (NAND4BX2M)                           0.79       5.36 f
  U_CLK_DIV_2/U51/Y (NOR2X2M)                             0.97       6.34 r
  U_CLK_DIV_2/U52/Y (OR2X2M)                              0.73       7.06 r
  U_CLK_DIV_2/U64/Y (NOR2X1M)                             0.42       7.48 f
  U_CLK_DIV_2/U20/Y (BUFX6M)                              0.57       8.05 f
  U_CLK_DIV_2/U5/Y (AOI221X2M)                            0.93       8.99 r
  U_CLK_DIV_2/U28/Y (OAI32X2M)                            0.44       9.42 f
  U_CLK_DIV_2/counter_reg[2]/D (DFFRQX2M)                 0.00       9.42 f
  data arrival time                                                  9.42

  clock i_UART_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_CLK_DIV_2/counter_reg[2]/CK (DFFRQX2M)                0.00     271.07 r
  library setup time                                     -0.21     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -9.42
  --------------------------------------------------------------------------
  slack (MET)                                                      261.43


  Startpoint: U_CLK_DIV_2/counter_reg[1]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_2/counter_reg[6]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_2/counter_reg[1]/CK (DFFRQX2M)                0.00       0.00 r
  U_CLK_DIV_2/counter_reg[1]/Q (DFFRQX2M)                 1.05       1.05 r
  U_CLK_DIV_2/U46/Y (CLKINVX2M)                           1.11       2.16 f
  U_CLK_DIV_2/U47/Y (AOI2BB2X2M)                          1.07       3.23 r
  U_CLK_DIV_2/U48/Y (OAI21X2M)                            0.67       3.91 f
  U_CLK_DIV_2/U7/Y (NOR4X2M)                              0.67       4.57 r
  U_CLK_DIV_2/U50/Y (NAND4BX2M)                           0.79       5.36 f
  U_CLK_DIV_2/U51/Y (NOR2X2M)                             0.97       6.34 r
  U_CLK_DIV_2/U52/Y (OR2X2M)                              0.73       7.06 r
  U_CLK_DIV_2/U64/Y (NOR2X1M)                             0.42       7.48 f
  U_CLK_DIV_2/U20/Y (BUFX6M)                              0.57       8.05 f
  U_CLK_DIV_2/U36/Y (NAND3BX1M)                           0.74       8.79 r
  U_CLK_DIV_2/U4/Y (AOI22X1M)                             0.57       9.36 f
  U_CLK_DIV_2/counter_reg[6]/D (DFFRQX2M)                 0.00       9.36 f
  data arrival time                                                  9.36

  clock i_UART_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_CLK_DIV_2/counter_reg[6]/CK (DFFRQX2M)                0.00     271.07 r
  library setup time                                     -0.24     270.83
  data required time                                               270.83
  --------------------------------------------------------------------------
  data required time                                               270.83
  data arrival time                                                 -9.36
  --------------------------------------------------------------------------
  slack (MET)                                                      261.47


  Startpoint: U_CLK_DIV_2/counter_reg[1]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_2/counter_reg[0]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_2/counter_reg[1]/CK (DFFRQX2M)                0.00       0.00 r
  U_CLK_DIV_2/counter_reg[1]/Q (DFFRQX2M)                 1.05       1.05 r
  U_CLK_DIV_2/U46/Y (CLKINVX2M)                           1.11       2.16 f
  U_CLK_DIV_2/U47/Y (AOI2BB2X2M)                          1.07       3.23 r
  U_CLK_DIV_2/U48/Y (OAI21X2M)                            0.67       3.91 f
  U_CLK_DIV_2/U7/Y (NOR4X2M)                              0.67       4.57 r
  U_CLK_DIV_2/U50/Y (NAND4BX2M)                           0.79       5.36 f
  U_CLK_DIV_2/U51/Y (NOR2X2M)                             0.97       6.34 r
  U_CLK_DIV_2/U52/Y (OR2X2M)                              0.73       7.06 r
  U_CLK_DIV_2/U64/Y (NOR2X1M)                             0.42       7.48 f
  U_CLK_DIV_2/U20/Y (BUFX6M)                              0.57       8.05 f
  U_CLK_DIV_2/U76/Y (NAND2XLM)                            0.64       8.69 r
  U_CLK_DIV_2/U77/Y (OAI211X1M)                           0.63       9.32 f
  U_CLK_DIV_2/counter_reg[0]/D (DFFSX4M)                  0.00       9.32 f
  data arrival time                                                  9.32

  clock i_UART_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_CLK_DIV_2/counter_reg[0]/CK (DFFSX4M)                 0.00     271.07 r
  library setup time                                     -0.20     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -9.32
  --------------------------------------------------------------------------
  slack (MET)                                                      261.54


  Startpoint: U_CLK_DIV_1/counter_reg[3]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_1/o_div_clk_C_reg
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_1/counter_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  U_CLK_DIV_1/counter_reg[3]/Q (DFFRQX2M)                 0.88       0.88 r
  U_CLK_DIV_1/U25/Y (CLKINVX2M)                           1.01       1.89 f
  U_CLK_DIV_1/U26/Y (NAND2X1M)                            0.94       2.83 r
  U_CLK_DIV_1/U4/Y (AOI221X2M)                            0.32       3.15 f
  U_CLK_DIV_1/U3/Y (OAI211X2M)                            0.56       3.71 r
  U_CLK_DIV_1/U32/Y (CLKINVX1M)                           0.70       4.41 f
  U_CLK_DIV_1/U17/Y (AOI32X4M)                            0.88       5.29 r
  U_CLK_DIV_1/U37/Y (CLKINVX1M)                           0.97       6.26 f
  U_CLK_DIV_1/U38/Y (OAI21X2M)                            1.03       7.29 r
  U_CLK_DIV_1/U39/Y (CLKINVX1M)                           0.92       8.22 f
  U_CLK_DIV_1/U13/Y (AOI2BB2X1M)                          0.81       9.03 r
  U_CLK_DIV_1/o_div_clk_C_reg/D (DFFRQX2M)                0.00       9.03 r
  data arrival time                                                  9.03

  clock i_UART_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_CLK_DIV_1/o_div_clk_C_reg/CK (DFFRQX2M)               0.00     271.07 r
  library setup time                                     -0.40     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -9.03
  --------------------------------------------------------------------------
  slack (MET)                                                      261.64


  Startpoint: U_CLK_DIV_2/counter_reg[1]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_2/counter_reg[1]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_2/counter_reg[1]/CK (DFFRQX2M)                0.00       0.00 r
  U_CLK_DIV_2/counter_reg[1]/Q (DFFRQX2M)                 1.05       1.05 r
  U_CLK_DIV_2/U46/Y (CLKINVX2M)                           1.11       2.16 f
  U_CLK_DIV_2/U47/Y (AOI2BB2X2M)                          1.07       3.23 r
  U_CLK_DIV_2/U48/Y (OAI21X2M)                            0.67       3.91 f
  U_CLK_DIV_2/U7/Y (NOR4X2M)                              0.67       4.57 r
  U_CLK_DIV_2/U50/Y (NAND4BX2M)                           0.79       5.36 f
  U_CLK_DIV_2/U51/Y (NOR2X2M)                             0.97       6.34 r
  U_CLK_DIV_2/U52/Y (OR2X2M)                              0.73       7.06 r
  U_CLK_DIV_2/U64/Y (NOR2X1M)                             0.42       7.48 f
  U_CLK_DIV_2/U20/Y (BUFX6M)                              0.57       8.05 f
  U_CLK_DIV_2/U69/Y (AOI21X1M)                            0.75       8.80 r
  U_CLK_DIV_2/U14/Y (OAI32X2M)                            0.40       9.21 f
  U_CLK_DIV_2/counter_reg[1]/D (DFFRQX2M)                 0.00       9.21 f
  data arrival time                                                  9.21

  clock i_UART_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_CLK_DIV_2/counter_reg[1]/CK (DFFRQX2M)                0.00     271.07 r
  library setup time                                     -0.21     270.85
  data required time                                               270.85
  --------------------------------------------------------------------------
  data required time                                               270.85
  data arrival time                                                 -9.21
  --------------------------------------------------------------------------
  slack (MET)                                                      261.65


  Startpoint: U_CLK_DIV_2/counter_reg[1]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_2/counter_reg[5]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_2/counter_reg[1]/CK (DFFRQX2M)                0.00       0.00 r
  U_CLK_DIV_2/counter_reg[1]/Q (DFFRQX2M)                 1.05       1.05 r
  U_CLK_DIV_2/U46/Y (CLKINVX2M)                           1.11       2.16 f
  U_CLK_DIV_2/U47/Y (AOI2BB2X2M)                          1.07       3.23 r
  U_CLK_DIV_2/U48/Y (OAI21X2M)                            0.67       3.91 f
  U_CLK_DIV_2/U7/Y (NOR4X2M)                              0.67       4.57 r
  U_CLK_DIV_2/U50/Y (NAND4BX2M)                           0.79       5.36 f
  U_CLK_DIV_2/U51/Y (NOR2X2M)                             0.97       6.34 r
  U_CLK_DIV_2/U52/Y (OR2X2M)                              0.73       7.06 r
  U_CLK_DIV_2/U64/Y (NOR2X1M)                             0.42       7.48 f
  U_CLK_DIV_2/U20/Y (BUFX6M)                              0.57       8.05 f
  U_CLK_DIV_2/U68/Y (AOI21X1M)                            0.75       8.80 r
  U_CLK_DIV_2/U34/Y (OAI32X2M)                            0.41       9.21 f
  U_CLK_DIV_2/counter_reg[5]/D (DFFRQX4M)                 0.00       9.21 f
  data arrival time                                                  9.21

  clock i_UART_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_CLK_DIV_2/counter_reg[5]/CK (DFFRQX4M)                0.00     271.07 r
  library setup time                                     -0.21     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -9.21
  --------------------------------------------------------------------------
  slack (MET)                                                      261.65


  Startpoint: U_CLK_DIV_1/counter_reg[3]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_1/counter_reg[4]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_1/counter_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  U_CLK_DIV_1/counter_reg[3]/Q (DFFRQX2M)                 0.88       0.88 r
  U_CLK_DIV_1/U25/Y (CLKINVX2M)                           1.01       1.89 f
  U_CLK_DIV_1/U26/Y (NAND2X1M)                            0.94       2.83 r
  U_CLK_DIV_1/U4/Y (AOI221X2M)                            0.32       3.15 f
  U_CLK_DIV_1/U3/Y (OAI211X2M)                            0.56       3.71 r
  U_CLK_DIV_1/U32/Y (CLKINVX1M)                           0.70       4.41 f
  U_CLK_DIV_1/U17/Y (AOI32X4M)                            0.88       5.29 r
  U_CLK_DIV_1/U37/Y (CLKINVX1M)                           0.97       6.26 f
  U_CLK_DIV_1/U7/Y (NOR2X6M)                              0.90       7.16 r
  U_CLK_DIV_1/U48/Y (NAND2X1M)                            0.87       8.02 f
  U_CLK_DIV_1/U14/Y (OAI31X2M)                            0.88       8.91 r
  U_CLK_DIV_1/counter_reg[4]/D (DFFRQX2M)                 0.00       8.91 r
  data arrival time                                                  8.91

  clock i_UART_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_CLK_DIV_1/counter_reg[4]/CK (DFFRQX2M)                0.00     271.07 r
  library setup time                                     -0.42     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -8.91
  --------------------------------------------------------------------------
  slack (MET)                                                      261.74


  Startpoint: U_CLK_DIV_1/counter_reg[3]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_1/counter_reg[3]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_1/counter_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  U_CLK_DIV_1/counter_reg[3]/Q (DFFRQX2M)                 0.88       0.88 r
  U_CLK_DIV_1/U25/Y (CLKINVX2M)                           1.01       1.89 f
  U_CLK_DIV_1/U26/Y (NAND2X1M)                            0.94       2.83 r
  U_CLK_DIV_1/U4/Y (AOI221X2M)                            0.32       3.15 f
  U_CLK_DIV_1/U3/Y (OAI211X2M)                            0.56       3.71 r
  U_CLK_DIV_1/U32/Y (CLKINVX1M)                           0.70       4.41 f
  U_CLK_DIV_1/U17/Y (AOI32X4M)                            0.88       5.29 r
  U_CLK_DIV_1/U37/Y (CLKINVX1M)                           0.97       6.26 f
  U_CLK_DIV_1/U7/Y (NOR2X6M)                              0.90       7.16 r
  U_CLK_DIV_1/U48/Y (NAND2X1M)                            0.87       8.02 f
  U_CLK_DIV_1/U5/Y (AOI32X1M)                             0.88       8.90 r
  U_CLK_DIV_1/counter_reg[3]/D (DFFRQX2M)                 0.00       8.90 r
  data arrival time                                                  8.90

  clock i_UART_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_CLK_DIV_1/counter_reg[3]/CK (DFFRQX2M)                0.00     271.07 r
  library setup time                                     -0.41     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                 -8.90
  --------------------------------------------------------------------------
  slack (MET)                                                      261.76


  Startpoint: U_CLK_DIV_1/counter_reg[3]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_1/counter_reg[5]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_1/counter_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  U_CLK_DIV_1/counter_reg[3]/Q (DFFRQX2M)                 0.88       0.88 r
  U_CLK_DIV_1/U25/Y (CLKINVX2M)                           1.01       1.89 f
  U_CLK_DIV_1/U26/Y (NAND2X1M)                            0.94       2.83 r
  U_CLK_DIV_1/U4/Y (AOI221X2M)                            0.32       3.15 f
  U_CLK_DIV_1/U3/Y (OAI211X2M)                            0.56       3.71 r
  U_CLK_DIV_1/U32/Y (CLKINVX1M)                           0.70       4.41 f
  U_CLK_DIV_1/U17/Y (AOI32X4M)                            0.88       5.29 r
  U_CLK_DIV_1/U37/Y (CLKINVX1M)                           0.97       6.26 f
  U_CLK_DIV_1/U7/Y (NOR2X6M)                              0.90       7.16 r
  U_CLK_DIV_1/U46/Y (CLKINVX1M)                           0.59       7.74 f
  U_CLK_DIV_1/U20/Y (OAI32X2M)                            0.89       8.63 r
  U_CLK_DIV_1/counter_reg[5]/D (DFFRQX4M)                 0.00       8.63 r
  data arrival time                                                  8.63

  clock i_UART_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_CLK_DIV_1/counter_reg[5]/CK (DFFRQX4M)                0.00     271.07 r
  library setup time                                     -0.44     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -8.63
  --------------------------------------------------------------------------
  slack (MET)                                                      262.00


  Startpoint: U_CLK_DIV_2/counter_reg[6]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_2/o_div_clk_C_reg
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_2/counter_reg[6]/CK (DFFRQX2M)                0.00       0.00 r
  U_CLK_DIV_2/counter_reg[6]/Q (DFFRQX2M)                 0.88       0.88 r
  U_CLK_DIV_2/U39/Y (CLKINVX2M)                           1.00       1.87 f
  U_CLK_DIV_2/U9/Y (OA22XLM)                              0.93       2.80 f
  U_CLK_DIV_2/U21/Y (CLKINVX2M)                           0.68       3.47 r
  U_CLK_DIV_2/U61/Y (AOI21X1M)                            0.54       4.02 f
  U_CLK_DIV_2/U62/Y (AOI211X2M)                           0.83       4.84 r
  U_CLK_DIV_2/U63/Y (NAND4BX1M)                           0.79       5.64 f
  U_CLK_DIV_2/U31/Y (OAI22X4M)                            0.86       6.50 r
  U_CLK_DIV_2/U73/Y (OAI21X2M)                            0.57       7.07 f
  U_CLK_DIV_2/U74/Y (CLKINVX1M)                           0.78       7.85 r
  U_CLK_DIV_2/U12/Y (AOI2BB2X1M)                          0.75       8.60 r
  U_CLK_DIV_2/o_div_clk_C_reg/D (DFFRQX2M)                0.00       8.60 r
  data arrival time                                                  8.60

  clock i_UART_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_CLK_DIV_2/o_div_clk_C_reg/CK (DFFRQX2M)               0.00     271.07 r
  library setup time                                     -0.40     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -8.60
  --------------------------------------------------------------------------
  slack (MET)                                                      262.07


  Startpoint: U_CLK_DIV_2/counter_reg[6]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_2/flag_reg
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_2/counter_reg[6]/CK (DFFRQX2M)                0.00       0.00 r
  U_CLK_DIV_2/counter_reg[6]/Q (DFFRQX2M)                 0.88       0.88 r
  U_CLK_DIV_2/U39/Y (CLKINVX2M)                           1.00       1.87 f
  U_CLK_DIV_2/U9/Y (OA22XLM)                              0.93       2.80 f
  U_CLK_DIV_2/U21/Y (CLKINVX2M)                           0.68       3.47 r
  U_CLK_DIV_2/U61/Y (AOI21X1M)                            0.54       4.02 f
  U_CLK_DIV_2/U62/Y (AOI211X2M)                           0.83       4.84 r
  U_CLK_DIV_2/U63/Y (NAND4BX1M)                           0.79       5.64 f
  U_CLK_DIV_2/U31/Y (OAI22X4M)                            0.86       6.50 r
  U_CLK_DIV_2/U11/Y (CLKINVX1M)                           0.90       7.40 f
  U_CLK_DIV_2/U70/Y (OAI21X1M)                            0.90       8.30 r
  U_CLK_DIV_2/U10/Y (OAI31X2M)                            0.42       8.72 f
  U_CLK_DIV_2/flag_reg/D (DFFRQX2M)                       0.00       8.72 f
  data arrival time                                                  8.72

  clock i_UART_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_CLK_DIV_2/flag_reg/CK (DFFRQX2M)                      0.00     271.07 r
  library setup time                                     -0.21     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -8.72
  --------------------------------------------------------------------------
  slack (MET)                                                      262.14


  Startpoint: U_CLK_DIV_1/counter_reg[3]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_1/counter_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  U_CLK_DIV_1/counter_reg[3]/Q (DFFRQX2M)                 0.88       0.88 r
  U_CLK_DIV_1/U25/Y (CLKINVX2M)                           1.01       1.89 f
  U_CLK_DIV_1/U26/Y (NAND2X1M)                            0.94       2.83 r
  U_CLK_DIV_1/U4/Y (AOI221X2M)                            0.32       3.15 f
  U_CLK_DIV_1/U3/Y (OAI211X2M)                            0.56       3.71 r
  U_CLK_DIV_1/U32/Y (CLKINVX1M)                           0.70       4.41 f
  U_CLK_DIV_1/U17/Y (AOI32X4M)                            0.88       5.29 r
  U_CLK_DIV_1/U37/Y (CLKINVX1M)                           0.97       6.26 f
  U_CLK_DIV_1/U7/Y (NOR2X6M)                              0.90       7.16 r
  U_CLK_DIV_1/U51/Y (NAND2X1M)                            0.81       7.96 f
  U_CLK_DIV_1/U52/Y (OAI211X1M)                           0.58       8.54 r
  U_CLK_DIV_1/counter_reg[0]/D (DFFSX4M)                  0.00       8.54 r
  data arrival time                                                  8.54

  clock i_UART_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_CLK_DIV_1/counter_reg[0]/CK (DFFSX4M)                 0.00     271.07 r
  library setup time                                     -0.26     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -8.54
  --------------------------------------------------------------------------
  slack (MET)                                                      262.27


  Startpoint: U_CLK_DIV_1/counter_reg[4]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_1/flag_reg
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_1/counter_reg[4]/CK (DFFRQX2M)                0.00       0.00 r
  U_CLK_DIV_1/counter_reg[4]/Q (DFFRQX2M)                 0.85       0.85 f
  U_CLK_DIV_1/U10/Y (NOR4X1M)                             1.01       1.87 r
  U_CLK_DIV_1/U26/Y (NAND2X1M)                            0.96       2.83 f
  U_CLK_DIV_1/U4/Y (AOI221X2M)                            0.99       3.82 r
  U_CLK_DIV_1/U3/Y (OAI211X2M)                            0.72       4.54 f
  U_CLK_DIV_1/U34/Y (NOR2X2M)                             0.92       5.46 r
  U_CLK_DIV_1/U35/Y (NAND2BX2M)                           0.75       6.22 r
  U_CLK_DIV_1/U36/Y (OAI21X1M)                            0.54       6.76 f
  U_CLK_DIV_1/U16/Y (OAI31X2M)                            0.39       7.14 r
  U_CLK_DIV_1/flag_reg/D (DFFRQX2M)                       0.00       7.14 r
  data arrival time                                                  7.14

  clock i_UART_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_CLK_DIV_1/flag_reg/CK (DFFRQX2M)                      0.00     271.07 r
  library setup time                                     -0.42     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -7.14
  --------------------------------------------------------------------------
  slack (MET)                                                      263.51


  Startpoint: U_CLK_DIV_1/counter_reg[1]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_1/counter_reg[7]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_1/counter_reg[1]/CK (DFFRQX4M)                0.00       0.00 r
  U_CLK_DIV_1/counter_reg[1]/Q (DFFRQX4M)                 0.90       0.90 r
  U_CLK_DIV_1/U43/Y (CLKINVX2M)                           0.89       1.79 f
  U_CLK_DIV_1/U9/Y (NOR3X8M)                              0.94       2.73 r
  U_CLK_DIV_1/U12/Y (NAND3X1M)                            1.07       3.80 f
  U_CLK_DIV_1/U8/Y (NOR2X3M)                              1.10       4.90 r
  U_CLK_DIV_1/U44/Y (NAND2X1M)                            0.86       5.76 f
  U_CLK_DIV_1/U11/Y (OAI32X2M)                            0.94       6.71 r
  U_CLK_DIV_1/counter_reg[7]/D (DFFRQX2M)                 0.00       6.71 r
  data arrival time                                                  6.71

  clock i_UART_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_CLK_DIV_1/counter_reg[7]/CK (DFFRQX2M)                0.00     271.07 r
  library setup time                                     -0.43     270.63
  data required time                                               270.63
  --------------------------------------------------------------------------
  data required time                                               270.63
  data arrival time                                                 -6.71
  --------------------------------------------------------------------------
  slack (MET)                                                      263.93


  Startpoint: U_CLK_DIV_1/counter_reg[1]
              (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Endpoint: U_CLK_DIV_1/counter_reg[6]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_1/counter_reg[1]/CK (DFFRQX4M)                0.00       0.00 r
  U_CLK_DIV_1/counter_reg[1]/Q (DFFRQX4M)                 0.90       0.90 r
  U_CLK_DIV_1/U43/Y (CLKINVX2M)                           0.89       1.79 f
  U_CLK_DIV_1/U9/Y (NOR3X8M)                              0.94       2.73 r
  U_CLK_DIV_1/U12/Y (NAND3X1M)                            1.07       3.80 f
  U_CLK_DIV_1/U8/Y (NOR2X3M)                              1.10       4.90 r
  U_CLK_DIV_1/U44/Y (NAND2X1M)                            0.86       5.76 f
  U_CLK_DIV_1/U50/Y (AOI21X1M)                            0.81       6.57 r
  U_CLK_DIV_1/counter_reg[6]/D (DFFRQX2M)                 0.00       6.57 r
  data arrival time                                                  6.57

  clock i_UART_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_CLK_DIV_1/counter_reg[6]/CK (DFFRQX2M)                0.00     271.07 r
  library setup time                                     -0.40     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -6.57
  --------------------------------------------------------------------------
  slack (MET)                                                      264.09


  Startpoint: U_RST_Sync_2/register_reg[0]/CK
              (internal path startpoint clocked by i_UART_CLK)
  Endpoint: U_RST_Sync_2/register_reg[1]
            (rising edge-triggered flip-flop clocked by i_UART_CLK)
  Path Group: i_UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FINAL_SYS          tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock i_UART_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_RST_Sync_2/register_reg[0]/CK (DFFRQX1M)              0.00       0.00 r
  U_RST_Sync_2/register_reg[0]/Q (DFFRQX1M)               0.67       0.67 r
  U_RST_Sync_2/register_reg[1]/D (DFFSRHQX8M)             0.00       0.67 r
  data arrival time                                                  0.67

  clock i_UART_CLK (rise edge)                          271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U_RST_Sync_2/register_reg[1]/CK (DFFSRHQX8M)            0.00     271.07 r
  library setup time                                     -0.25     270.82
  data required time                                               270.82
  --------------------------------------------------------------------------
  data required time                                               270.82
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                      270.15


1
