// Seed: 464064237
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    output tri0 id_2,
    output tri0 id_3,
    input tri1 id_4,
    output supply0 id_5
    , id_14,
    input tri0 id_6,
    output wire id_7,
    output wire id_8,
    input wor id_9,
    output wand id_10,
    output supply0 id_11,
    input wand id_12
);
  wire id_15;
  id_16(
      .id_0(1'b0),
      .id_1(id_14),
      .id_2(id_12),
      .id_3(1'b0),
      .id_4(id_4),
      .id_5(id_15),
      .id_6(1),
      .id_7(1 - 1)
  );
  xor (id_2, id_0, id_16, id_14, id_12, id_6, id_9, id_4);
  module_0(
      id_15, id_15, id_15
  );
endmodule
