//
// Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
//
// On Wed May 31 20:47:33 CST 2017
//
// BVI format method schedule info:
// schedule r1__write  CF ( r1__read );
// schedule r1__write  SBR ( r2__write, r2__read );
// schedule r1__write  C ( r1__write );
//
// schedule r1__read  CF ( r1__write, r1__read, r2__write, r2__read );
//
// schedule r2__write  CF ( r1__read, r2__read );
// schedule r2__write  C ( r2__write );
//
// schedule r2__read  CF ( r1__read, r2__write, r2__read );
//
//
// Ports:
// Name                         I/O  size props
// RDY_r1__write                  O     1 const
// r1__read                       O    32 reg
// RDY_r1__read                   O     1 const
// RDY_r2__write                  O     1 const
// r2__read                       O    32
// RDY_r2__read                   O     1 const
// CLK                            I     1 clock
// RST_N                          I     1 reset
// r1__write_1                    I    32
// r2__write_1                    I    32
// EN_r1__write                   I     1
// EN_r2__write                   I     1
//
// Combinational paths from inputs to outputs:
//   (r1__write_1, EN_r1__write) -> r2__read
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkEHR2BSV(CLK,
		 RST_N,

		 r1__write_1,
		 EN_r1__write,
		 RDY_r1__write,

		 r1__read,
		 RDY_r1__read,

		 r2__write_1,
		 EN_r2__write,
		 RDY_r2__write,

		 r2__read,
		 RDY_r2__read);
  input  CLK;
  input  RST_N;

  // action method r1__write
  input  [31 : 0] r1__write_1;
  input  EN_r1__write;
  output RDY_r1__write;

  // value method r1__read
  output [31 : 0] r1__read;
  output RDY_r1__read;

  // action method r2__write
  input  [31 : 0] r2__write_1;
  input  EN_r2__write;
  output RDY_r2__write;

  // value method r2__read
  output [31 : 0] r2__read;
  output RDY_r2__read;

  // signals for module outputs
  wire [31 : 0] r1__read, r2__read;
  wire RDY_r1__read, RDY_r1__write, RDY_r2__read, RDY_r2__write;

  // register ehr_r
  reg [31 : 0] ehr_r;
  wire [31 : 0] ehr_r_D_IN;
  wire ehr_r_EN;

  // remaining internal signals
  wire [31 : 0] x__h1067;

  // action method r1__write
  assign RDY_r1__write = 1'd1 ;

  // value method r1__read
  assign r1__read = ehr_r ;
  assign RDY_r1__read = 1'd1 ;

  // action method r2__write
  assign RDY_r2__write = 1'd1 ;

  // value method r2__read
  assign r2__read = EN_r1__write ? r1__write_1 : ehr_r ;
  assign RDY_r2__read = 1'd1 ;

  // register ehr_r
  assign ehr_r_D_IN = EN_r2__write ? r2__write_1 : x__h1067 ;
  assign ehr_r_EN = 1'd1 ;

  // remaining internal signals
  assign x__h1067 = r2__read ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        ehr_r <= `BSV_ASSIGNMENT_DELAY 32'd0;
      end
    else
      begin
        if (ehr_r_EN) ehr_r <= `BSV_ASSIGNMENT_DELAY ehr_r_D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    ehr_r = 32'hAAAAAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mkEHR2BSV

