# Digital-Low-Level-Hardware-Systems-2-Semester-Assignment
This is an assignment in Digital Low Level Hardware Systems 2 in the 8th semester of my studies. It consists of the design and verification of an up/down 16-bit counter, as well as a simple synchronous FIFO in System Verilog. The coursework describing in detail all the requested for both circuit blocks is in English , and the report of my assignment is in Greek. 

For this project , the Questa - Intel FPGA edition tool was used, to obtain it, detailed instruction are given in the Coursework  
