part=xcvu9p-flga2104-2-i

[hls]
flow_target=vivado
package.output.format=rtl
package.output.syn=false
syn.file=hw.cpp
syn.top=top
tb.file=tb.cpp
csim.code_analyzer=1
