In this preliminary version, simulation is fully functional. The provided
testbench drives the clock and reset signals as well as the rxd signal.
