<!doctype html><html lang=zh-CN><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><meta name=robots content="noodp"><title>Verilogå­¦ä¹  - çŒªçˆ±å…”çš„ç½‘ç«™</title><meta name=Description content="Javascript NodeJs C# software developer"><meta property="og:url" content="https://rabbitLove520.github.io/verilog_learning/">
<meta property="og:site_name" content="çŒªçˆ±å…”çš„ç½‘ç«™"><meta property="og:title" content="Verilogå­¦ä¹ "><meta property="og:description" content="
åŸºæœ¬è¯­æ³• Verilog HDLï¼ˆç®€ç§° Verilog ï¼‰æ˜¯ä¸€ç§ç¡¬ä»¶æè¿°è¯­è¨€ï¼Œç”¨äºæ•°å­—ç”µè·¯çš„ç³»ç»Ÿè®¾è®¡ã€‚å¯å¯¹ç®—æ³•çº§ã€é—¨çº§ã€å¼€å…³çº§ç­‰å¤šç§æŠ½è±¡è®¾è®¡å±‚æ¬¡è¿›è¡Œå»ºæ¨¡ã€‚
Verilog ç»§æ‰¿äº† C è¯­è¨€çš„å¤šç§æ“ä½œç¬¦å’Œç»“æ„ï¼Œä¸å¦ä¸€ç§ç¡¬ä»¶æè¿°è¯­è¨€ VHDL ç›¸æ¯”ï¼Œè¯­æ³•ä¸æ˜¯å¾ˆä¸¥æ ¼ï¼Œä»£ç æ›´åŠ ç®€æ´ï¼Œæ›´å®¹æ˜“ä¸Šæ‰‹ã€‚
Verilog ä¸ä»…å®šä¹‰äº†è¯­æ³•ï¼Œè¿˜å¯¹è¯­æ³•ç»“æ„éƒ½å®šä¹‰äº†æ¸…æ™°çš„ä»¿çœŸè¯­ä¹‰ã€‚å› æ­¤ï¼ŒVerilog ç¼–å†™çš„æ•°å­—æ¨¡å‹å°±èƒ½å¤Ÿä½¿ç”¨ Verilog ä»¿çœŸå™¨è¿›è¡ŒéªŒè¯ã€‚ å½“ç„¶å¯ä»¥ï¼ä»¥ä¸‹æ˜¯ Verilog HDLï¼ˆç¡¬ä»¶æè¿°è¯­è¨€ï¼‰çš„åŸºç¡€è¯­æ³•æ€»ç»“ï¼Œé€‚åˆåˆå­¦è€…å¿«é€ŸæŒæ¡æ ¸å¿ƒæ¦‚å¿µï¼Œä¹Ÿæ–¹ä¾¿ä½ åç»­è¿›è¡Œæ•°å­—ç”µè·¯è®¾è®¡ã€ä»¿çœŸå’Œç»¼åˆã€‚"><meta property="og:locale" content="zh_CN"><meta property="og:type" content="article"><meta property="article:section" content="posts"><meta property="article:published_time" content="2026-01-18T21:00:00+00:00"><meta property="article:modified_time" content="2026-01-21T15:07:05+08:00"><meta property="article:tag" content="Pytorch"><meta property="og:image" content="https://rabbitLove520.github.io/logo.png"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content="https://rabbitLove520.github.io/logo.png"><meta name=twitter:title content="Verilogå­¦ä¹ "><meta name=twitter:description content="
åŸºæœ¬è¯­æ³• Verilog HDLï¼ˆç®€ç§° Verilog ï¼‰æ˜¯ä¸€ç§ç¡¬ä»¶æè¿°è¯­è¨€ï¼Œç”¨äºæ•°å­—ç”µè·¯çš„ç³»ç»Ÿè®¾è®¡ã€‚å¯å¯¹ç®—æ³•çº§ã€é—¨çº§ã€å¼€å…³çº§ç­‰å¤šç§æŠ½è±¡è®¾è®¡å±‚æ¬¡è¿›è¡Œå»ºæ¨¡ã€‚
Verilog ç»§æ‰¿äº† C è¯­è¨€çš„å¤šç§æ“ä½œç¬¦å’Œç»“æ„ï¼Œä¸å¦ä¸€ç§ç¡¬ä»¶æè¿°è¯­è¨€ VHDL ç›¸æ¯”ï¼Œè¯­æ³•ä¸æ˜¯å¾ˆä¸¥æ ¼ï¼Œä»£ç æ›´åŠ ç®€æ´ï¼Œæ›´å®¹æ˜“ä¸Šæ‰‹ã€‚
Verilog ä¸ä»…å®šä¹‰äº†è¯­æ³•ï¼Œè¿˜å¯¹è¯­æ³•ç»“æ„éƒ½å®šä¹‰äº†æ¸…æ™°çš„ä»¿çœŸè¯­ä¹‰ã€‚å› æ­¤ï¼ŒVerilog ç¼–å†™çš„æ•°å­—æ¨¡å‹å°±èƒ½å¤Ÿä½¿ç”¨ Verilog ä»¿çœŸå™¨è¿›è¡ŒéªŒè¯ã€‚ å½“ç„¶å¯ä»¥ï¼ä»¥ä¸‹æ˜¯ Verilog HDLï¼ˆç¡¬ä»¶æè¿°è¯­è¨€ï¼‰çš„åŸºç¡€è¯­æ³•æ€»ç»“ï¼Œé€‚åˆåˆå­¦è€…å¿«é€ŸæŒæ¡æ ¸å¿ƒæ¦‚å¿µï¼Œä¹Ÿæ–¹ä¾¿ä½ åç»­è¿›è¡Œæ•°å­—ç”µè·¯è®¾è®¡ã€ä»¿çœŸå’Œç»¼åˆã€‚"><meta name=application-name content="pigLoveRabbit"><meta name=apple-mobile-web-app-title content="pigLoveRabbit"><meta name=theme-color content="#ffffff"><meta name=msapplication-TileColor content="#da532c"><link rel="shortcut icon" type=image/x-icon href=/favicon.ico><link rel=icon type=image/png sizes=32x32 href=/favicon-32x32.png><link rel=icon type=image/png sizes=16x16 href=/favicon-16x16.png><link rel=apple-touch-icon sizes=180x180 href=/apple-touch-icon.png><link rel=mask-icon href=/safari-pinned-tab.svg color=#5bbad5><link rel=manifest href=/site.webmanifest><link rel=canonical href=https://rabbitLove520.github.io/verilog_learning/><link rel=prev href=https://rabbitLove520.github.io/triton_attention/><link rel=stylesheet href=/css/style.min.css><link rel=preload href=https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6.1.1/css/all.min.css as=style onload='this.onload=null,this.rel="stylesheet"'><noscript><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6.1.1/css/all.min.css></noscript><link rel=preload href=https://cdn.jsdelivr.net/npm/animate.css@4.1.1/animate.min.css as=style onload='this.onload=null,this.rel="stylesheet"'><noscript><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/animate.css@4.1.1/animate.min.css></noscript><script type=application/ld+json>{"@context":"http://schema.org","@type":"BlogPosting","headline":"Verilogå­¦ä¹ ","inLanguage":"zh-CN","mainEntityOfPage":{"@type":"WebPage","@id":"https:\/\/rabbitLove520.github.io\/verilog_learning\/"},"image":["https:\/\/rabbitLove520.github.io\/images\/Apple-Devices-Preview.png"],"genre":"posts","keywords":"pytorch","wordcount":2117,"url":"https:\/\/rabbitLove520.github.io\/verilog_learning\/","datePublished":"2026-01-18T21:00:00+00:00","dateModified":"2026-01-21T15:07:05+08:00","license":"This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.","publisher":{"@type":"Organization","name":"xxxx","logo":"https:\/\/rabbitLove520.github.io\/images\/avatar.jpg"},"author":{"@type":"Person","name":"pigLoveRabbit"},"description":""}</script></head><body data-header-desktop=fixed data-header-mobile=auto><script type=text/javascript>(window.localStorage&&localStorage.getItem("theme")?localStorage.getItem("theme")==="dark":"auto"==="auto"?window.matchMedia("(prefers-color-scheme: dark)").matches:"auto"==="dark")&&document.body.setAttribute("theme","dark")</script><div id=mask></div><div class=wrapper><header class=desktop id=header-desktop><div class=header-wrapper><div class=header-title><a href=/ title=çŒªçˆ±å…”çš„ç½‘ç«™><span class=header-title-pre><i class='far fa-kiss-wink-heart fa-fw' aria-hidden=true></i></span>pigLoveRabbit</a></div><div class=menu><div class=menu-inner><a class=menu-item href=/posts/>æ‰€æœ‰æ–‡ç«  </a><a class=menu-item href=/tags/>æ ‡ç­¾ </a><a class=menu-item href=/categories/>åˆ†ç±» </a><a class=menu-item href=/categories/documentation/>æ–‡æ¡£ </a><a class=menu-item href=/about/>å…³äº </a><a class=menu-item href=https://github.com/pigLoveRabbit520 title=GitHub rel="noopener noreffer" target=_blank><i class='fab fa-github fa-fw' aria-hidden=true></i> </a><span class="menu-item delimiter"></span><span class="menu-item search" id=search-desktop>
<input type=text placeholder=æœç´¢æ–‡ç« æ ‡é¢˜æˆ–å†…å®¹... id=search-input-desktop>
<a href=javascript:void(0); class="search-button search-toggle" id=search-toggle-desktop title=æœç´¢><i class="fas fa-search fa-fw" aria-hidden=true></i>
</a><a href=javascript:void(0); class="search-button search-clear" id=search-clear-desktop title=æ¸…ç©º><i class="fas fa-times-circle fa-fw" aria-hidden=true></i>
</a><span class="search-button search-loading" id=search-loading-desktop><i class="fas fa-spinner fa-fw fa-spin" aria-hidden=true></i>
</span></span><a href=javascript:void(0); class="menu-item theme-switch" title=åˆ‡æ¢ä¸»é¢˜><i class="fas fa-adjust fa-fw" aria-hidden=true></i>
</a><a href=javascript:void(0); class="menu-item language" title=é€‰æ‹©è¯­è¨€><i class="fa fa-globe" aria-hidden=true></i>
<select class=language-select id=language-select-desktop onchange="location=this.value"><option value=/verilog_learning/ selected>ç®€ä½“ä¸­æ–‡</option></select></a></div></div></div></header><header class=mobile id=header-mobile><div class=header-container><div class=header-wrapper><div class=header-title><a href=/ title=çŒªçˆ±å…”çš„ç½‘ç«™><span class=header-title-pre><i class='far fa-kiss-wink-heart fa-fw' aria-hidden=true></i></span>pigLoveRabbit</a></div><div class=menu-toggle id=menu-toggle-mobile><span></span><span></span><span></span></div></div><div class=menu id=menu-mobile><div class=search-wrapper><div class="search mobile" id=search-mobile><input type=text placeholder=æœç´¢æ–‡ç« æ ‡é¢˜æˆ–å†…å®¹... id=search-input-mobile>
<a href=javascript:void(0); class="search-button search-toggle" id=search-toggle-mobile title=æœç´¢><i class="fas fa-search fa-fw" aria-hidden=true></i>
</a><a href=javascript:void(0); class="search-button search-clear" id=search-clear-mobile title=æ¸…ç©º><i class="fas fa-times-circle fa-fw" aria-hidden=true></i>
</a><span class="search-button search-loading" id=search-loading-mobile><i class="fas fa-spinner fa-fw fa-spin" aria-hidden=true></i></span></div><a href=javascript:void(0); class=search-cancel id=search-cancel-mobile>å–æ¶ˆ</a></div><a class=menu-item href=/posts/ title>æ‰€æœ‰æ–‡ç« </a><a class=menu-item href=/tags/ title>æ ‡ç­¾</a><a class=menu-item href=/categories/ title>åˆ†ç±»</a><a class=menu-item href=/categories/documentation/ title>æ–‡æ¡£</a><a class=menu-item href=/about/ title>å…³äº</a><a class=menu-item href=https://github.com/pigLoveRabbit520 title=GitHub rel="noopener noreffer" target=_blank><i class='fab fa-github fa-fw' aria-hidden=true></i></a><a href=javascript:void(0); class="menu-item theme-switch" title=åˆ‡æ¢ä¸»é¢˜>
<i class="fas fa-adjust fa-fw" aria-hidden=true></i>
</a><a href=javascript:void(0); class=menu-item title=é€‰æ‹©è¯­è¨€><i class="fa fa-globe fa-fw" aria-hidden=true></i>
<select class=language-select onchange="location=this.value"><option value=/verilog_learning/ selected>ç®€ä½“ä¸­æ–‡</option></select></a></div></div></header><div class="search-dropdown desktop"><div id=search-dropdown-desktop></div></div><div class="search-dropdown mobile"><div id=search-dropdown-mobile></div></div><main class=main><div class=container><div class=toc id=toc-auto><h2 class=toc-title>ç›®å½•</h2><div class=toc-content id=toc-content-auto></div></div><article class="page single"><h1 class="single-title animate__animated animate__flipInX">Verilogå­¦ä¹ </h1><div class=post-meta><div class=post-meta-line><span class=post-author><a href=https://github.com/rabbitLove520 title=Author target=_blank rel="noopener noreffer author" class=author><i class="fas fa-user-circle fa-fw" aria-hidden=true></i>pigLoveRabbit</a></span>&nbsp;<span class=post-category>æ”¶å½•äº <a href=/categories/verilog/><i class="far fa-folder fa-fw" aria-hidden=true></i>Verilog</a>&nbsp;<a href=/categories/%E7%A1%AC%E4%BB%B6/><i class="far fa-folder fa-fw" aria-hidden=true></i>ç¡¬ä»¶</a></span></div><div class=post-meta-line><i class="far fa-calendar-alt fa-fw" aria-hidden=true></i>&nbsp;<time datetime=2026-01-18>2026-01-18</time>&nbsp;<i class="fas fa-pencil-alt fa-fw" aria-hidden=true></i>&nbsp;çº¦ 2117 å­—&nbsp;
<i class="far fa-clock fa-fw" aria-hidden=true></i>&nbsp;é¢„è®¡é˜…è¯» 5 åˆ†é’Ÿ&nbsp;</div></div><div class="details toc" id=toc-static data-kept><div class="details-summary toc-title"><span>ç›®å½•</span>
<span><i class="details-icon fas fa-angle-right" aria-hidden=true></i></span></div><div class="details-content toc-content" id=toc-content-static><nav id=TableOfContents><ul><li><a href=#åŸºæœ¬è¯­æ³•>åŸºæœ¬è¯­æ³•</a></li><li><a href=#-ä¸€åŸºæœ¬ç»“æ„>ğŸ§± ä¸€ã€åŸºæœ¬ç»“æ„</a><ul><li><a href=#1-æ¨¡å—module-è®¾è®¡çš„åŸºæœ¬å•å…ƒ>1. æ¨¡å—ï¼ˆModuleï¼‰â€”â€” è®¾è®¡çš„åŸºæœ¬å•å…ƒ</a></li></ul></li><li><a href=#-äºŒæ•°æ®ç±»å‹>ğŸ”¤ äºŒã€æ•°æ®ç±»å‹</a><ul><li><a href=#1-wireçº¿ç½‘å‹>1. <code>wire</code>ï¼ˆçº¿ç½‘å‹ï¼‰</a></li><li><a href=#2-regå¯„å­˜å™¨å‹>2. <code>reg</code>ï¼ˆå¯„å­˜å™¨å‹ï¼‰</a></li><li><a href=#3-å‘é‡>3. å‘é‡</a></li></ul></li><li><a href=#-ä¸‰èµ‹å€¼æ–¹å¼>âš™ï¸ ä¸‰ã€èµ‹å€¼æ–¹å¼</a><ul><li><a href=#1-è¿ç»­èµ‹å€¼continuous-assignment>1. è¿ç»­èµ‹å€¼ï¼ˆContinuous Assignmentï¼‰</a></li><li><a href=#2-è¿‡ç¨‹èµ‹å€¼procedural-assignment>2. è¿‡ç¨‹èµ‹å€¼ï¼ˆProcedural Assignmentï¼‰</a></li></ul></li><li><a href=#-å››å¸¸ç”¨è¯­å¥å—>ğŸ”„ å››ã€å¸¸ç”¨è¯­å¥å—</a><ul><li><a href=#1-always-å—>1. <code>always</code> å—</a></li><li><a href=#2-initial-å—>2. <code>initial</code> å—</a></li></ul></li><li><a href=#-äº”æ•°å€¼è¡¨ç¤º>ğŸ”¢ äº”ã€æ•°å€¼è¡¨ç¤º</a></li><li><a href=#-å…­è¿ç®—ç¬¦>ğŸ§® å…­ã€è¿ç®—ç¬¦</a></li><li><a href=#-ä¸ƒæ¨¡å—å®ä¾‹åŒ–è°ƒç”¨>ğŸ”Œ ä¸ƒã€æ¨¡å—å®ä¾‹åŒ–ï¼ˆè°ƒç”¨ï¼‰</a><ul><li><a href=#1-ä½ç½®å…³è”ä¸æ¨è>1. ä½ç½®å…³è”ï¼ˆä¸æ¨èï¼‰</a></li><li><a href=#2-å‘½åå…³è”æ¨è>2. <strong>å‘½åå…³è”ï¼ˆæ¨èï¼‰</strong></a></li></ul></li><li><a href=#-å…«å‚æ•°åŒ–è®¾è®¡å¯é…ç½®>ğŸ“¦ å…«ã€å‚æ•°åŒ–è®¾è®¡ï¼ˆå¯é…ç½®ï¼‰</a></li><li><a href=#-ä¹testbench-åŸºç¡€ç»“æ„>ğŸ§ª ä¹ã€Testbench åŸºç¡€ç»“æ„</a></li><li><a href=#-åå¯ç»¼åˆ-vs-ä¸å¯ç»¼åˆ>âœ… åã€å¯ç»¼åˆ vs ä¸å¯ç»¼åˆ</a></li><li><a href=#-æ€»ç»“å£è¯€>ğŸ¯ æ€»ç»“å£è¯€</a></li><li><a href=#ç®€å•æ¨¡å—è°ƒç”¨ä¾‹å­>ç®€å•æ¨¡å—è°ƒç”¨ä¾‹å­</a><ul><li><a href=#-æ¨èçš„ç›®å½•ç»“æ„é’ˆå¯¹ä½ çš„-01-ç¤ºä¾‹>ğŸ“ æ¨èçš„ç›®å½•ç»“æ„ï¼ˆé’ˆå¯¹ä½ çš„ 01 ç¤ºä¾‹ï¼‰</a></li><li><a href=#-å…·ä½“æ“ä½œæ­¥éª¤ä»¥æ‰å¹³ç»“æ„ä¸ºä¾‹>ğŸ”§ å…·ä½“æ“ä½œæ­¥éª¤ï¼ˆä»¥æ‰å¹³ç»“æ„ä¸ºä¾‹ï¼‰</a><ul><li><a href=#1-åˆ›å»ºä¸‰ä¸ªæ–‡ä»¶>1. åˆ›å»ºä¸‰ä¸ªæ–‡ä»¶</a><ul><li><a href=#-and_gatev>â–¶ <code>and_gate.v</code></a></li><li><a href=#-topv>â–¶ <code>top.v</code></a></li><li><a href=#-tb_topv>â–¶ <code>tb_top.v</code></a></li></ul></li><li><a href=#2-æ‰“å¼€ç»ˆç«¯è¿›å…¥è¯¥ç›®å½•>2. æ‰“å¼€ç»ˆç«¯ï¼Œè¿›å…¥è¯¥ç›®å½•</a></li><li><a href=#3-ç¼–è¯‘æ‰€æœ‰-verilog-æ–‡ä»¶>3. ç¼–è¯‘æ‰€æœ‰ Verilog æ–‡ä»¶</a></li><li><a href=#4-è¿è¡Œä»¿çœŸ>4. è¿è¡Œä»¿çœŸ</a></li><li><a href=#5-æŸ¥çœ‹è¾“å‡ºé¢„æœŸ>5. æŸ¥çœ‹è¾“å‡ºï¼ˆé¢„æœŸï¼‰</a></li></ul></li></ul></li></ul></nav></div></div><div class=content id=content><p><img class=lazyload src=/svg/loading.min.svg data-src=/images/verilog_eg.png data-srcset="/images/verilog_eg.png, /images/verilog_eg.png 1.5x, /images/verilog_eg.png 2x" data-sizes=auto alt=/images/verilog_eg.png title=pytorch></p><h2 id=åŸºæœ¬è¯­æ³•>åŸºæœ¬è¯­æ³•</h2><p>Verilog HDLï¼ˆç®€ç§° Verilog ï¼‰æ˜¯ä¸€ç§ç¡¬ä»¶æè¿°è¯­è¨€ï¼Œç”¨äºæ•°å­—ç”µè·¯çš„ç³»ç»Ÿè®¾è®¡ã€‚å¯å¯¹ç®—æ³•çº§ã€é—¨çº§ã€å¼€å…³çº§ç­‰å¤šç§æŠ½è±¡è®¾è®¡å±‚æ¬¡è¿›è¡Œå»ºæ¨¡ã€‚<br>Verilog ç»§æ‰¿äº† C è¯­è¨€çš„å¤šç§æ“ä½œç¬¦å’Œç»“æ„ï¼Œä¸å¦ä¸€ç§ç¡¬ä»¶æè¿°è¯­è¨€ VHDL ç›¸æ¯”ï¼Œè¯­æ³•ä¸æ˜¯å¾ˆä¸¥æ ¼ï¼Œä»£ç æ›´åŠ ç®€æ´ï¼Œæ›´å®¹æ˜“ä¸Šæ‰‹ã€‚<br>Verilog ä¸ä»…å®šä¹‰äº†è¯­æ³•ï¼Œè¿˜å¯¹è¯­æ³•ç»“æ„éƒ½å®šä¹‰äº†æ¸…æ™°çš„ä»¿çœŸè¯­ä¹‰ã€‚å› æ­¤ï¼ŒVerilog ç¼–å†™çš„æ•°å­—æ¨¡å‹å°±èƒ½å¤Ÿä½¿ç”¨ Verilog ä»¿çœŸå™¨è¿›è¡ŒéªŒè¯ã€‚
å½“ç„¶å¯ä»¥ï¼ä»¥ä¸‹æ˜¯ <strong>Verilog HDLï¼ˆç¡¬ä»¶æè¿°è¯­è¨€ï¼‰çš„åŸºç¡€è¯­æ³•æ€»ç»“</strong>ï¼Œé€‚åˆåˆå­¦è€…å¿«é€ŸæŒæ¡æ ¸å¿ƒæ¦‚å¿µï¼Œä¹Ÿæ–¹ä¾¿ä½ åç»­è¿›è¡Œæ•°å­—ç”µè·¯è®¾è®¡ã€ä»¿çœŸå’Œç»¼åˆã€‚</p><hr><h2 id=-ä¸€åŸºæœ¬ç»“æ„>ğŸ§± ä¸€ã€åŸºæœ¬ç»“æ„</h2><h3 id=1-æ¨¡å—module-è®¾è®¡çš„åŸºæœ¬å•å…ƒ>1. æ¨¡å—ï¼ˆModuleï¼‰â€”â€” è®¾è®¡çš„åŸºæœ¬å•å…ƒ</h3><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>module_name</span> <span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>  <span class=kt>wire</span> <span class=p>[</span><span class=n>N</span><span class=o>-</span><span class=mh>1</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>in1</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>  <span class=kt>wire</span> <span class=n>clk</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=kt>reg</span>  <span class=p>[</span><span class=n>M</span><span class=o>-</span><span class=mh>1</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>out</span>
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span><span class=line><span class=cl>    <span class=c1>// å†…éƒ¨é€»è¾‘ï¼šassignã€alwaysã€å®ä¾‹åŒ–ç­‰
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><ul><li>æ‰€æœ‰è®¾è®¡éƒ½ä» <code>module ... endmodule</code> å¼€å§‹ã€‚</li><li>ç«¯å£åˆ—è¡¨å¯é€‰ï¼ˆç©ºæ¨¡å—å¯ä¸å†™æ‹¬å·å†…å®¹ï¼‰ã€‚</li><li>ç«¯å£é»˜è®¤ç±»å‹ï¼š<code>input</code> â†’ <code>wire</code>ï¼Œ<code>output</code> â†’ <code>wire</code>ï¼ˆé™¤éæ˜¾å¼å£°æ˜ä¸º <code>reg</code>ï¼‰ã€‚</li></ul><hr><h2 id=-äºŒæ•°æ®ç±»å‹>ğŸ”¤ äºŒã€æ•°æ®ç±»å‹</h2><h3 id=1-wireçº¿ç½‘å‹>1. <code>wire</code>ï¼ˆçº¿ç½‘å‹ï¼‰</h3><ul><li>è¡¨ç¤º<strong>ç»“æ„è¿æ¥</strong>ï¼Œä¸èƒ½å­˜å‚¨å€¼ã€‚</li><li>ç”± <code>assign</code>ã€é—¨çº§å…ƒä»¶æˆ–æ¨¡å—è¾“å‡ºé©±åŠ¨ã€‚</li><li>é»˜è®¤ 1 ä½ï¼Œå¤šä½éœ€ <code>[N-1:0]</code> å£°æ˜ã€‚</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=kt>wire</span> <span class=n>a</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=kt>wire</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>data</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>assign</span> <span class=n>a</span> <span class=o>=</span> <span class=n>b</span> <span class=o>&amp;</span> <span class=n>c</span><span class=p>;</span>
</span></span></code></pre></td></tr></table></div></div><h3 id=2-regå¯„å­˜å™¨å‹>2. <code>reg</code>ï¼ˆå¯„å­˜å™¨å‹ï¼‰</h3><ul><li><strong>ä¸æ˜¯</strong>ä¸€å®šå¯¹åº”ç¡¬ä»¶å¯„å­˜å™¨ï¼</li><li>åªèƒ½åœ¨ <code>always</code> æˆ– <code>initial</code> å—ä¸­èµ‹å€¼ã€‚</li><li>ç”¨äºè¿‡ç¨‹èµ‹å€¼ï¼ˆæ—¶åºæˆ–ç»„åˆé€»è¾‘ï¼‰ã€‚</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=kt>reg</span> <span class=p>[</span><span class=mh>3</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>counter</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>always</span> <span class=p>@(</span><span class=k>posedge</span> <span class=n>clk</span><span class=p>)</span> <span class=n>counter</span> <span class=o>&lt;=</span> <span class=n>counter</span> <span class=o>+</span> <span class=mh>1</span><span class=p>;</span>
</span></span></code></pre></td></tr></table></div></div><h3 id=3-å‘é‡>3. å‘é‡</h3><p>å½“ä½å®½å¤§äº 1 æ—¶ï¼Œwire æˆ– reg å³å¯å£°æ˜ä¸ºå‘é‡çš„å½¢å¼ã€‚ä¾‹å¦‚ï¼š</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-fallback data-lang=fallback><span class=line><span class=cl>reg [3:0]      counter ;    //å£°æ˜4bitä½å®½çš„å¯„å­˜å™¨counter
</span></span><span class=line><span class=cl>wire [32-1:0]  gpio_data;   //å£°æ˜32bitä½å®½çš„çº¿å‹å˜é‡gpio_data
</span></span><span class=line><span class=cl>wire [8:2]     addr ;       //å£°æ˜7bitä½å®½çš„çº¿å‹å˜é‡addrï¼Œä½å®½èŒƒå›´ä¸º8:2
</span></span><span class=line><span class=cl>reg [0:31]     data ;       //å£°æ˜32bitä½å®½çš„å¯„å­˜å™¨å˜é‡data, æœ€é«˜æœ‰æ•ˆä½ä¸º0
</span></span></code></pre></td></tr></table></div></div><p>å¯¹äºä¸Šé¢çš„å‘é‡ï¼Œæˆ‘ä»¬å¯ä»¥æŒ‡å®šæŸä¸€ä½æˆ–è‹¥å¹²ç›¸é‚»ä½ï¼Œä½œä¸ºå…¶ä»–é€»è¾‘ä½¿ç”¨ã€‚ä¾‹å¦‚ï¼š</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-fallback data-lang=fallback><span class=line><span class=cl>wire [9:0]     data_low = data[0:9] ;
</span></span><span class=line><span class=cl>addr_temp[3:2] = addr[8:7] + 1&#39;b1 ;
</span></span></code></pre></td></tr></table></div></div><blockquote><p>âœ… ç»„åˆé€»è¾‘ç”¨ <code>reg</code>ï¼Ÿå¯ä»¥ï¼åªè¦åœ¨ <code>always @(*)</code> ä¸­ï¼Œç»¼åˆå·¥å…·ä¼šç”Ÿæˆç»„åˆé€»è¾‘ã€‚</p></blockquote><hr><h2 id=-ä¸‰èµ‹å€¼æ–¹å¼>âš™ï¸ ä¸‰ã€èµ‹å€¼æ–¹å¼</h2><h3 id=1-è¿ç»­èµ‹å€¼continuous-assignment>1. è¿ç»­èµ‹å€¼ï¼ˆContinuous Assignmentï¼‰</h3><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>assign</span> <span class=n>y</span> <span class=o>=</span> <span class=n>a</span> <span class=o>&amp;</span> <span class=n>b</span><span class=p>;</span>  <span class=c1>// ä»…ç”¨äº wire
</span></span></span></code></pre></td></tr></table></div></div><h3 id=2-è¿‡ç¨‹èµ‹å€¼procedural-assignment>2. è¿‡ç¨‹èµ‹å€¼ï¼ˆProcedural Assignmentï¼‰</h3><ul><li>åœ¨ <code>always</code> æˆ– <code>initial</code> ä¸­ä½¿ç”¨ï¼š<ul><li><strong>é˜»å¡èµ‹å€¼ <code>=</code></strong>ï¼šé¡ºåºæ‰§è¡Œï¼ˆå¸¸ç”¨äºç»„åˆé€»è¾‘ï¼‰</li><li><strong>éé˜»å¡èµ‹å€¼ <code>&lt;=</code></strong>ï¼šå¹¶è¡Œæ›´æ–°ï¼ˆ<strong>å¿…é¡»ç”¨äºæ—¶åºé€»è¾‘</strong>ï¼‰</li></ul></li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>always</span> <span class=p>@(</span><span class=o>*</span><span class=p>)</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>    <span class=n>y</span> <span class=o>=</span> <span class=n>a</span> <span class=o>+</span> <span class=n>b</span><span class=p>;</span>      <span class=c1>// é˜»å¡ï¼Œç»„åˆé€»è¾‘
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>end</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>always</span> <span class=p>@(</span><span class=k>posedge</span> <span class=n>clk</span><span class=p>)</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>    <span class=n>q</span> <span class=o>&lt;=</span> <span class=n>d</span><span class=p>;</span>         <span class=c1>// éé˜»å¡ï¼Œæ—¶åºé€»è¾‘ï¼ˆè§¦å‘å™¨ï¼‰
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>end</span>
</span></span></code></pre></td></tr></table></div></div><hr><h2 id=-å››å¸¸ç”¨è¯­å¥å—>ğŸ”„ å››ã€å¸¸ç”¨è¯­å¥å—</h2><h3 id=1-always-å—>1. <code>always</code> å—</h3><ul><li>æè¿°<strong>æ—¶åºæˆ–ç»„åˆé€»è¾‘</strong>ã€‚</li><li>æ•æ„Ÿåˆ—è¡¨ï¼š<ul><li><code>always @(posedge clk)</code> â†’ æ—¶åº</li><li><code>always @(posedge clk or negedge rst_n)</code> â†’ å¸¦å¼‚æ­¥å¤ä½</li><li><code>always @(*)</code> â†’ è‡ªåŠ¨åŒ…å«æ‰€æœ‰è¾“å…¥ï¼ˆæ¨èç”¨äºç»„åˆé€»è¾‘ï¼‰</li></ul></li></ul><h3 id=2-initial-å—>2. <code>initial</code> å—</h3><ul><li>ä»…ç”¨äº<strong>ä»¿çœŸ</strong>ï¼ˆtestbenchï¼‰ï¼Œä¸å¯ç»¼åˆã€‚</li><li>é€šå¸¸ç”¨äºåˆå§‹åŒ–ã€äº§ç”Ÿæ¿€åŠ±ã€‚</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>initial</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>    <span class=n>clk</span> <span class=o>=</span> <span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>forever</span> <span class=p>#</span><span class=mh>5</span> <span class=n>clk</span> <span class=o>=</span> <span class=o>~</span><span class=n>clk</span><span class=p>;</span>  <span class=c1>// 10ns å‘¨æœŸæ—¶é’Ÿ
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>end</span>
</span></span></code></pre></td></tr></table></div></div><hr><h2 id=-äº”æ•°å€¼è¡¨ç¤º>ğŸ”¢ äº”ã€æ•°å€¼è¡¨ç¤º</h2><table><thead><tr><th style=text-align:left>å†™æ³•</th><th style=text-align:left>å«ä¹‰</th></tr></thead><tbody><tr><td style=text-align:left><code>1'b0</code></td><td style=text-align:left>1 ä½äºŒè¿›åˆ¶ 0</td></tr><tr><td style=text-align:left><code>4'b1010</code></td><td style=text-align:left>4 ä½äºŒè¿›åˆ¶ 1010</td></tr><tr><td style=text-align:left><code>8'hFF</code></td><td style=text-align:left>8 ä½åå…­è¿›åˆ¶ FFï¼ˆ=255ï¼‰</td></tr><tr><td style=text-align:left><code>16'd100</code></td><td style=text-align:left>16 ä½åè¿›åˆ¶ 100</td></tr><tr><td style=text-align:left><code>32'o77</code></td><td style=text-align:left>32 ä½å…«è¿›åˆ¶ 77</td></tr><tr><td style=text-align:left><code>'b101</code></td><td style=text-align:left>é»˜è®¤å®½åº¦ï¼ˆé€šå¸¸ 32 ä½ï¼‰</td></tr></tbody></table><blockquote><p>é»˜è®¤å®½åº¦ç”±å·¥å…·å†³å®šï¼Œ<strong>å»ºè®®æ˜¾å¼æŒ‡å®šä½å®½</strong>ï¼</p></blockquote><hr><h2 id=-å…­è¿ç®—ç¬¦>ğŸ§® å…­ã€è¿ç®—ç¬¦</h2><table><thead><tr><th style=text-align:left>ç±»å‹</th><th style=text-align:left>è¿ç®—ç¬¦</th><th style=text-align:left>è¯´æ˜</th></tr></thead><tbody><tr><td style=text-align:left><strong>æŒ‰ä½</strong></td><td style=text-align:left><code>&</code>, <code>|</code>, <code>^</code>, <code>~</code></td><td style=text-align:left>ä½œç”¨äºæ¯ä¸€ä½</td></tr><tr><td style=text-align:left><strong>å½’çº¦</strong></td><td style=text-align:left><code>&amp;a</code>, <code>|a</code>, <code>^a</code></td><td style=text-align:left>å°†å‘é‡å‹ç¼©ä¸º 1 ä½</td></tr><tr><td style=text-align:left><strong>é€»è¾‘</strong></td><td style=text-align:left><code>&&</code>, <code>||</code>, <code>!</code></td><td style=text-align:left>è¿”å› 1-bit å¸ƒå°”ç»“æœ</td></tr><tr><td style=text-align:left><strong>å…³ç³»</strong></td><td style=text-align:left><code>==</code>, <code>!=</code>, <code>></code>, <code>&lt;</code></td><td style=text-align:left></td></tr><tr><td style=text-align:left><strong>ç§»ä½</strong></td><td style=text-align:left><code>&lt;&lt;</code>, <code>>></code></td><td style=text-align:left>é€»è¾‘ç§»ä½</td></tr><tr><td style=text-align:left><strong>æ‹¼æ¥</strong></td><td style=text-align:left><code>{a, b, 4'b0}</code></td><td style=text-align:left>æ‹¼æ¥æ“ä½œç¬¦</td></tr><tr><td style=text-align:left><strong>æ¡ä»¶</strong></td><td style=text-align:left><code>c ? a : b</code></td><td style=text-align:left>ä¸‰ç›®è¿ç®—ç¬¦</td></tr></tbody></table><hr><h2 id=-ä¸ƒæ¨¡å—å®ä¾‹åŒ–è°ƒç”¨>ğŸ”Œ ä¸ƒã€æ¨¡å—å®ä¾‹åŒ–ï¼ˆè°ƒç”¨ï¼‰</h2><h3 id=1-ä½ç½®å…³è”ä¸æ¨è>1. ä½ç½®å…³è”ï¼ˆä¸æ¨èï¼‰</h3><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=n>and_gate</span> <span class=n>u1</span> <span class=p>(</span><span class=n>in1</span><span class=p>,</span> <span class=n>in2</span><span class=p>,</span> <span class=n>out</span><span class=p>);</span>
</span></span></code></pre></td></tr></table></div></div><h3 id=2-å‘½åå…³è”æ¨è>2. <strong>å‘½åå…³è”ï¼ˆæ¨èï¼‰</strong></h3><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=n>and_gate</span> <span class=n>u1</span> <span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=p>.</span><span class=n>a</span><span class=p>(</span><span class=n>in1</span><span class=p>),</span>
</span></span><span class=line><span class=cl>    <span class=p>.</span><span class=n>b</span><span class=p>(</span><span class=n>in2</span><span class=p>),</span>
</span></span><span class=line><span class=cl>    <span class=p>.</span><span class=n>y</span><span class=p>(</span><span class=n>out</span><span class=p>)</span>
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span></code></pre></td></tr></table></div></div><hr><h2 id=-å…«å‚æ•°åŒ–è®¾è®¡å¯é…ç½®>ğŸ“¦ å…«ã€å‚æ•°åŒ–è®¾è®¡ï¼ˆå¯é…ç½®ï¼‰</h2><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>decoder</span> <span class=p>#(</span>
</span></span><span class=line><span class=cl>    <span class=k>parameter</span> <span class=n>N</span> <span class=o>=</span> <span class=mh>3</span>
</span></span><span class=line><span class=cl><span class=p>)(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>  <span class=kt>wire</span> <span class=p>[</span><span class=n>N</span><span class=o>-</span><span class=mh>1</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>addr</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=kt>wire</span> <span class=p>[(</span><span class=mh>1</span><span class=o>&lt;&lt;</span><span class=n>N</span><span class=p>)</span><span class=o>-</span><span class=mh>1</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>y</span>
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span><span class=line><span class=cl>    <span class=c1>// ...
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=k>endmodule</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=c1>// å®ä¾‹åŒ–æ—¶é‡å®šä¹‰å‚æ•°
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=n>decoder</span> <span class=p>#(.</span><span class=n>N</span><span class=p>(</span><span class=mh>4</span><span class=p>))</span> <span class=n>u_dec</span> <span class=p>(.</span><span class=n>addr</span><span class=p>(</span><span class=n>addr4</span><span class=p>),</span> <span class=p>.</span><span class=n>y</span><span class=p>(</span><span class=n>y16</span><span class=p>));</span>
</span></span></code></pre></td></tr></table></div></div><hr><h2 id=-ä¹testbench-åŸºç¡€ç»“æ„>ğŸ§ª ä¹ã€Testbench åŸºç¡€ç»“æ„</h2><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span><span class=lnt>16
</span><span class=lnt>17
</span><span class=lnt>18
</span><span class=lnt>19
</span><span class=lnt>20
</span><span class=lnt>21
</span><span class=lnt>22
</span><span class=lnt>23
</span><span class=lnt>24
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>tb_xxx</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=kt>reg</span> <span class=n>clk</span><span class=p>,</span> <span class=n>rst</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=kt>reg</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>data_in</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=kt>wire</span> <span class=p>[</span><span class=mh>7</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>data_out</span><span class=p>;</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>    <span class=c1>// DUT å®ä¾‹åŒ–
</span></span></span><span class=line><span class=cl><span class=c1></span>    <span class=n>my_module</span> <span class=n>u_dut</span> <span class=p>(.</span><span class=n>clk</span><span class=p>(</span><span class=n>clk</span><span class=p>),</span> <span class=p>.</span><span class=n>data_in</span><span class=p>(</span><span class=n>data_in</span><span class=p>),</span> <span class=p>.</span><span class=n>data_out</span><span class=p>(</span><span class=n>data_out</span><span class=p>));</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>    <span class=c1>// æ—¶é’Ÿç”Ÿæˆ
</span></span></span><span class=line><span class=cl><span class=c1></span>    <span class=k>initial</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>        <span class=n>clk</span> <span class=o>=</span> <span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>        <span class=k>forever</span> <span class=p>#</span><span class=mh>5</span> <span class=n>clk</span> <span class=o>=</span> <span class=o>~</span><span class=n>clk</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>end</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>    <span class=c1>// æ¿€åŠ±
</span></span></span><span class=line><span class=cl><span class=c1></span>    <span class=k>initial</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>        <span class=n>$dumpfile</span><span class=p>(</span><span class=s>&#34;wave.vcd&#34;</span><span class=p>);</span>
</span></span><span class=line><span class=cl>        <span class=n>$dumpvars</span><span class=p>(</span><span class=mh>0</span><span class=p>,</span> <span class=n>tb_xxx</span><span class=p>);</span>
</span></span><span class=line><span class=cl>        <span class=n>rst</span> <span class=o>=</span> <span class=mh>1</span><span class=p>;</span> <span class=n>data_in</span> <span class=o>=</span> <span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>        <span class=p>#</span><span class=mh>20</span> <span class=n>rst</span> <span class=o>=</span> <span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>        <span class=p>#</span><span class=mh>10</span> <span class=n>data_in</span> <span class=o>=</span> <span class=mh>8&#39;hAA</span><span class=p>;</span>
</span></span><span class=line><span class=cl>        <span class=p>#</span><span class=mh>100</span> <span class=nb>$finish</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>end</span>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><hr><h2 id=-åå¯ç»¼åˆ-vs-ä¸å¯ç»¼åˆ>âœ… åã€å¯ç»¼åˆ vs ä¸å¯ç»¼åˆ</h2><table><thead><tr><th style=text-align:left>å¯ç»¼åˆï¼ˆèƒ½å˜æˆç¡¬ä»¶ï¼‰</th><th style=text-align:left>ä¸å¯ç»¼åˆï¼ˆä»…ä»¿çœŸï¼‰</th></tr></thead><tbody><tr><td style=text-align:left><code>assign</code></td><td style=text-align:left><code>$display</code>, <code>$monitor</code></td></tr><tr><td style=text-align:left><code>always @(posedge clk)</code></td><td style=text-align:left><code>$finish</code>, <code>$stop</code></td></tr><tr><td style=text-align:left>æœ‰é™çŠ¶æ€æœºã€è®¡æ•°å™¨</td><td style=text-align:left><code>forever</code>, <code>#delay</code></td></tr><tr><td style=text-align:left>å‚æ•°åŒ–æ¨¡å—</td><td style=text-align:left><code>initial</code>ï¼ˆé™¤ RAM åˆå§‹åŒ–ï¼‰</td></tr></tbody></table><blockquote><p>ğŸ’¡ ä»¿çœŸå¯ç”¨ä»»ä½•è¯­æ³•ï¼Œä½†<strong>ç»¼åˆåªæ”¯æŒå­é›†</strong>ï¼</p></blockquote><hr><h2 id=-æ€»ç»“å£è¯€>ğŸ¯ æ€»ç»“å£è¯€</h2><ul><li><strong><code>wire</code> è¿çº¿ï¼Œ<code>reg</code> èµ‹å€¼</strong></li><li><strong>ç»„åˆ <code>@(*)</code>ï¼Œæ—¶åº <code>@(posedge clk)</code></strong></li><li><strong>æ—¶åºç”¨ <code>&lt;=</code>ï¼Œç»„åˆç”¨ <code>=</code></strong></li><li><strong>æ¨¡å—ç”¨å‘½åå…³è”ï¼Œå‚æ•°ç”¨ <code>#()</code></strong></li><li><strong>testbench ç”¨ <code>initial</code> + <code>$dumpfile</code></strong></li></ul><hr><h2 id=ç®€å•æ¨¡å—è°ƒç”¨ä¾‹å­>ç®€å•æ¨¡å—è°ƒç”¨ä¾‹å­</h2><p>è¿™é‡Œä½¿ç”¨ <strong>Icarus Verilogï¼ˆiverilogï¼‰</strong> åšä»¿çœŸå·¥å…·ï¼Œ<a href=https://bleyer.org/icarus/ target=_blank rel="noopener noreffer">ä¸‹è½½åœ°å€</a><br>ç›®å½•ç»“æ„å¯ä»¥éå¸¸ç®€å•ï¼Œå› ä¸ºå®ƒæ˜¯å‘½ä»¤è¡Œå·¥å…·ï¼Œä¸å¼ºåˆ¶è¦æ±‚ç‰¹å®šé¡¹ç›®ç»“æ„ã€‚ä½†ä¸ºäº†æ¸…æ™°å’Œå¯ç»´æŠ¤æ€§ï¼Œå»ºè®®é‡‡ç”¨å¦‚ä¸‹ç»„ç»‡æ–¹å¼ï¼š</p><hr><h3 id=-æ¨èçš„ç›®å½•ç»“æ„é’ˆå¯¹ä½ çš„-01-ç¤ºä¾‹>ğŸ“ æ¨èçš„ç›®å½•ç»“æ„ï¼ˆé’ˆå¯¹ä½ çš„ 01 ç¤ºä¾‹ï¼‰</h3><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-bash data-lang=bash><span class=line><span class=cl>your_project/
</span></span><span class=line><span class=cl>â”œâ”€â”€ src/               <span class=c1># å­˜æ”¾è®¾è®¡æºæ–‡ä»¶ï¼ˆDesignï¼‰</span>
</span></span><span class=line><span class=cl>â”‚   â”œâ”€â”€ and_gate.v
</span></span><span class=line><span class=cl>â”‚   â””â”€â”€ top.v
</span></span><span class=line><span class=cl>â””â”€â”€ tb/                <span class=c1># å­˜æ”¾æµ‹è¯•å¹³å°ï¼ˆTestbenchï¼‰</span>
</span></span><span class=line><span class=cl>    â””â”€â”€ tb_top.v
</span></span></code></pre></td></tr></table></div></div><p>æˆ–è€…æ›´ç®€å•çš„æ‰å¹³ç»“æ„ï¼ˆé€‚åˆå°é¡¹ç›®ï¼‰ï¼š</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-bash data-lang=bash><span class=line><span class=cl>your_project/
</span></span><span class=line><span class=cl>â”œâ”€â”€ and_gate.v
</span></span><span class=line><span class=cl>â”œâ”€â”€ top.v
</span></span><span class=line><span class=cl>â””â”€â”€ tb_top.v
</span></span></code></pre></td></tr></table></div></div><blockquote><p>âœ… å¯¹äºä½ è¿™ä¸ªå°ä¾‹å­ï¼Œ<strong>æ‰å¹³ç»“æ„å®Œå…¨è¶³å¤Ÿ</strong>ã€‚</p></blockquote><hr><h3 id=-å…·ä½“æ“ä½œæ­¥éª¤ä»¥æ‰å¹³ç»“æ„ä¸ºä¾‹>ğŸ”§ å…·ä½“æ“ä½œæ­¥éª¤ï¼ˆä»¥æ‰å¹³ç»“æ„ä¸ºä¾‹ï¼‰</h3><h4 id=1-åˆ›å»ºä¸‰ä¸ªæ–‡ä»¶>1. åˆ›å»ºä¸‰ä¸ªæ–‡ä»¶</h4><ul><li><code>and_gate.v</code></li><li><code>top.v</code></li><li><code>tb_top.v</code></li></ul><p>å†…å®¹åˆ†åˆ«å¦‚ä¸‹ï¼š</p><h5 id=-and_gatev>â–¶ <code>and_gate.v</code></h5><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>and_gate</span> <span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>  <span class=kt>wire</span> <span class=n>a</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>  <span class=kt>wire</span> <span class=n>b</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=kt>wire</span> <span class=n>y</span>
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span><span class=line><span class=cl>    <span class=k>assign</span> <span class=n>y</span> <span class=o>=</span> <span class=n>a</span> <span class=o>&amp;</span> <span class=n>b</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><h5 id=-topv>â–¶ <code>top.v</code></h5><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=k>module</span> <span class=n>top</span> <span class=p>(</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>  <span class=kt>wire</span> <span class=n>in1</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>input</span>  <span class=kt>wire</span> <span class=n>in2</span><span class=p>,</span>
</span></span><span class=line><span class=cl>    <span class=k>output</span> <span class=kt>wire</span> <span class=n>out</span>
</span></span><span class=line><span class=cl><span class=p>);</span>
</span></span><span class=line><span class=cl>    <span class=n>and_gate</span> <span class=n>u_and</span> <span class=p>(</span>
</span></span><span class=line><span class=cl>        <span class=p>.</span><span class=n>a</span><span class=p>(</span><span class=n>in1</span><span class=p>),</span>
</span></span><span class=line><span class=cl>        <span class=p>.</span><span class=n>b</span><span class=p>(</span><span class=n>in2</span><span class=p>),</span>
</span></span><span class=line><span class=cl>        <span class=p>.</span><span class=n>y</span><span class=p>(</span><span class=n>out</span><span class=p>)</span>
</span></span><span class=line><span class=cl>    <span class=p>);</span>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><h5 id=-tb_topv>â–¶ <code>tb_top.v</code></h5><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span><span class=lnt>16
</span><span class=lnt>17
</span><span class=lnt>18
</span><span class=lnt>19
</span><span class=lnt>20
</span><span class=lnt>21
</span><span class=lnt>22
</span><span class=lnt>23
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl><span class=no>`timescale</span> <span class=mh>1</span><span class=n>ns</span> <span class=o>/</span> <span class=mh>1</span><span class=n>ps</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>module</span> <span class=n>tb_top</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=kt>reg</span>  <span class=n>in1</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=kt>reg</span>  <span class=n>in2</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=kt>wire</span> <span class=n>out</span><span class=p>;</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>    <span class=n>top</span> <span class=n>u_dut</span> <span class=p>(</span>
</span></span><span class=line><span class=cl>        <span class=p>.</span><span class=n>in1</span><span class=p>(</span><span class=n>in1</span><span class=p>),</span>
</span></span><span class=line><span class=cl>        <span class=p>.</span><span class=n>in2</span><span class=p>(</span><span class=n>in2</span><span class=p>),</span>
</span></span><span class=line><span class=cl>        <span class=p>.</span><span class=n>out</span><span class=p>(</span><span class=n>out</span><span class=p>)</span>
</span></span><span class=line><span class=cl>    <span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>    <span class=k>initial</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>        <span class=nb>$display</span><span class=p>(</span><span class=s>&#34;Time</span><span class=se>\t</span><span class=s>in1</span><span class=se>\t</span><span class=s>in2</span><span class=se>\t</span><span class=s>out&#34;</span><span class=p>);</span>
</span></span><span class=line><span class=cl>        <span class=nb>$monitor</span><span class=p>(</span><span class=s>&#34;%0t</span><span class=se>\t</span><span class=s>%b</span><span class=se>\t</span><span class=s>%b</span><span class=se>\t</span><span class=s>%b&#34;</span><span class=p>,</span> <span class=nb>$time</span><span class=p>,</span> <span class=n>in1</span><span class=p>,</span> <span class=n>in2</span><span class=p>,</span> <span class=n>out</span><span class=p>);</span>
</span></span><span class=line><span class=cl>        <span class=n>in1</span> <span class=o>=</span> <span class=mh>0</span><span class=p>;</span> <span class=n>in2</span> <span class=o>=</span> <span class=mh>0</span><span class=p>;</span> <span class=p>#</span><span class=mh>10</span><span class=p>;</span>
</span></span><span class=line><span class=cl>        <span class=n>in1</span> <span class=o>=</span> <span class=mh>0</span><span class=p>;</span> <span class=n>in2</span> <span class=o>=</span> <span class=mh>1</span><span class=p>;</span> <span class=p>#</span><span class=mh>10</span><span class=p>;</span>
</span></span><span class=line><span class=cl>        <span class=n>in1</span> <span class=o>=</span> <span class=mh>1</span><span class=p>;</span> <span class=n>in2</span> <span class=o>=</span> <span class=mh>0</span><span class=p>;</span> <span class=p>#</span><span class=mh>10</span><span class=p>;</span>
</span></span><span class=line><span class=cl>        <span class=n>in1</span> <span class=o>=</span> <span class=mh>1</span><span class=p>;</span> <span class=n>in2</span> <span class=o>=</span> <span class=mh>1</span><span class=p>;</span> <span class=p>#</span><span class=mh>10</span><span class=p>;</span>
</span></span><span class=line><span class=cl>        <span class=nb>$finish</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>end</span>
</span></span><span class=line><span class=cl><span class=k>endmodule</span>
</span></span></code></pre></td></tr></table></div></div><hr><h4 id=2-æ‰“å¼€ç»ˆç«¯è¿›å…¥è¯¥ç›®å½•>2. æ‰“å¼€ç»ˆç«¯ï¼Œè¿›å…¥è¯¥ç›®å½•</h4><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-bash data-lang=bash><span class=line><span class=cl><span class=nb>cd</span> your_project
</span></span></code></pre></td></tr></table></div></div><h4 id=3-ç¼–è¯‘æ‰€æœ‰-verilog-æ–‡ä»¶>3. ç¼–è¯‘æ‰€æœ‰ Verilog æ–‡ä»¶</h4><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-bash data-lang=bash><span class=line><span class=cl>iverilog -o sim top.v and_gate.v tb_top.v
</span></span></code></pre></td></tr></table></div></div><blockquote><p>ğŸ’¡ é¡ºåºæ— å…³ç´§è¦ï¼Œä½† <strong>testbench å¿…é¡»åŒ…å«é¡¶å±‚ä»¿çœŸæ¨¡å—ï¼ˆè¿™é‡Œæ˜¯ <code>tb_top</code>ï¼‰</strong>ï¼Œè€Œ <code>iverilog</code> ä¼šè‡ªåŠ¨è§£ææ¨¡å—ä¾èµ–ã€‚</p></blockquote><p>ä½ ä¹Ÿå¯ä»¥ç®€å†™ä¸ºï¼š</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-bash data-lang=bash><span class=line><span class=cl>iverilog -o sim *.v
</span></span></code></pre></td></tr></table></div></div><h4 id=4-è¿è¡Œä»¿çœŸ>4. è¿è¡Œä»¿çœŸ</h4><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-bash data-lang=bash><span class=line><span class=cl>vvp sim
</span></span></code></pre></td></tr></table></div></div><h4 id=5-æŸ¥çœ‹è¾“å‡ºé¢„æœŸ>5. æŸ¥çœ‹è¾“å‡ºï¼ˆé¢„æœŸï¼‰</h4><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-fallback data-lang=fallback><span class=line><span class=cl>Time    in1     in2     out
</span></span><span class=line><span class=cl>0       0       0       0
</span></span><span class=line><span class=cl>10      0       1       0
</span></span><span class=line><span class=cl>20      1       0       0
</span></span><span class=line><span class=cl>30      1       1       1
</span></span></code></pre></td></tr></table></div></div><p>âœ… æˆåŠŸï¼</p><p>å‚è€ƒ:</p><ul><li><a href=https://digilent.com/reference/learn/software/tutorials/verilog-project-1/start target=_blank rel="noopener noreffer">verilog-project-1</a></li></ul></div><div class=post-footer id=post-footer><div class=post-info><div class=post-info-line><div class=post-info-mod><span>æ›´æ–°äº 2026-01-21&nbsp;<a class=git-hash href=https://github.com/pigLoveRabbit520/commit/38a270f62b65b7caaebe1247cb6b25b66b6c8151 target=_blank title="commit by rabbit520(energy3456789@gmail.com) 38a270f62b65b7caaebe1247cb6b25b66b6c8151: Enhance Verilog learning content with vector details">
<i class="fas fa-hashtag fa-fw" aria-hidden=true></i>38a270f</a></span></div></div><div class=post-info-line><div class=post-info-md><span><a class=link-to-markdown href=/verilog_learning/index.md target=_blank>é˜…è¯»åŸå§‹æ–‡æ¡£</a></span></div><div class=post-info-share><span></span></div></div></div><div class=post-info-more><section class=post-tags><i class="fas fa-tags fa-fw" aria-hidden=true></i>&nbsp;<a href=/tags/pytorch/>Pytorch</a></section><section><span><a href=javascript:void(0); onclick=window.history.back()>è¿”å›</a></span>&nbsp;|&nbsp;<span><a href=/>ä¸»é¡µ</a></span></section></div><div class=post-nav><a href=/triton_attention/ class=prev rel=prev title=Tritonå†™Attentionç®—å­><i class="fas fa-angle-left fa-fw" aria-hidden=true></i>Tritonå†™Attentionç®—å­</a></div></div></article></div></main><footer class=footer><div class=footer-container><div class=footer-line>ç”± <a href=https://gohugo.io/ target=_blank rel="noopener noreffer" title="Hugo 0.134.2">Hugo</a> å¼ºåŠ›é©±åŠ¨ | ä¸»é¢˜ - <a href=https://github.com/dillonzq/LoveIt target=_blank rel="noopener noreffer" title="LoveIt 0.2.11"><i class="far fa-kiss-wink-heart fa-fw" aria-hidden=true></i> LoveIt</a></div><div class=footer-line itemscope itemtype=http://schema.org/CreativeWork><i class="far fa-copyright fa-fw" aria-hidden=true></i><span itemprop=copyrightYear>2019 - 2026</span><span class=author itemprop=copyrightHolder>&nbsp;<a href=https://github.com/rabbitLove520 target=_blank>pigLoveRabbit</a></span>&nbsp;|&nbsp;<span class=license><a rel="license external nofollow noopener noreffer" href=https://creativecommons.org/licenses/by-nc/4.0/ target=_blank>CC BY-NC 4.0</a></span></div></div></footer></div><div id=fixed-buttons><a href=# id=back-to-top class=fixed-button title=å›åˆ°é¡¶éƒ¨><i class="fas fa-arrow-up fa-fw" aria-hidden=true></i>
</a><a href=# id=view-comments class=fixed-button title=æŸ¥çœ‹è¯„è®º><i class="fas fa-comment fa-fw" aria-hidden=true></i></a></div><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/katex@0.16.0/dist/katex.min.css><script type=text/javascript src=https://cdn.jsdelivr.net/npm/autocomplete.js@0.38.1/dist/autocomplete.min.js></script><script type=text/javascript src=https://cdn.jsdelivr.net/npm/algoliasearch@4.13.1/dist/algoliasearch-lite.umd.min.js></script><script type=text/javascript src=https://cdn.jsdelivr.net/npm/lazysizes@5.3.2/lazysizes.min.js></script><script type=text/javascript src=https://cdn.jsdelivr.net/npm/clipboard@2.0.11/dist/clipboard.min.js></script><script type=text/javascript src=https://cdn.jsdelivr.net/npm/katex@0.16.0/dist/katex.min.js></script><script type=text/javascript src=https://cdn.jsdelivr.net/npm/katex@0.16.0/dist/contrib/auto-render.min.js></script><script type=text/javascript src=https://cdn.jsdelivr.net/npm/katex@0.16.0/dist/contrib/copy-tex.min.js></script><script type=text/javascript src=https://cdn.jsdelivr.net/npm/katex@0.16.0/dist/contrib/mhchem.min.js></script><script type=text/javascript>window.config={code:{copyTitle:"å¤åˆ¶åˆ°å‰ªè´´æ¿",maxShownLines:50},comment:{},math:{delimiters:[{display:!0,left:"$$",right:"$$"},{display:!0,left:"\\[",right:"\\]"},{display:!0,left:"\\begin{equation}",right:"\\end{equation}"},{display:!0,left:"\\begin{equation*}",right:"\\end{equation*}"},{display:!0,left:"\\begin{align}",right:"\\end{align}"},{display:!0,left:"\\begin{align*}",right:"\\end{align*}"},{display:!0,left:"\\begin{alignat}",right:"\\end{alignat}"},{display:!0,left:"\\begin{alignat*}",right:"\\end{alignat*}"},{display:!0,left:"\\begin{gather}",right:"\\end{gather}"},{display:!0,left:"\\begin{CD}",right:"\\end{CD}"},{display:!0,left:"$$",right:"$$"},{display:!1,left:"$",right:"$"},{display:!1,left:"\\(",right:"\\)"}],strict:!1},search:{algoliaAppID:"PASDMWALPK",algoliaIndex:"index.zh-cn",algoliaSearchKey:"b42948e51daaa93df92381c8e2ac0f93",highlightTag:"em",maxResultLength:10,noResultsFound:"æ²¡æœ‰æ‰¾åˆ°ç»“æœ",snippetLength:50,type:"algolia"}}</script><script type=text/javascript src=/js/theme.min.js></script></body></html>