Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr  8 13:16:34 2019
| Host         : Alex-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BallMaze_timing_summary_routed.rpt -pb BallMaze_timing_summary_routed.pb -rpx BallMaze_timing_summary_routed.rpx -warn_on_violation
| Design       : BallMaze
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.520        0.000                      0                  440        0.067        0.000                      0                  440        3.000        0.000                       0                   296  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
sys_clk_pin                 {0.000 5.000}        10.000          100.000         
  clk108MHz_videoClk108MHz  {0.000 4.630}        9.259           108.000         
  clkfbout_videoClk108MHz   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clk108MHz_videoClk108MHz        3.520        0.000                      0                  440        0.067        0.000                      0                  440        3.650        0.000                       0                   292  
  clkfbout_videoClk108MHz                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108MHz_videoClk108MHz
  To Clock:  clk108MHz_videoClk108MHz

Setup :            0  Failing Endpoints,  Worst Slack        3.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.520ns  (required time - arrival time)
  Source:                 ballMotion0/yVel_stg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/yCoord_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 1.611ns (29.946%)  route 3.769ns (70.054%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 7.762 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.720    -0.820    ballMotion0/clk108MHz
    SLICE_X2Y86          FDRE                                         r  ballMotion0/yVel_stg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518    -0.302 r  ballMotion0/yVel_stg2_reg[3]/Q
                         net (fo=12, routed)          1.382     1.080    ballMotion0/yVel_stg2[3]
    SLICE_X8Y83          LUT6 (Prop_lut6_I0_O)        0.124     1.204 r  ballMotion0/yCoord1_carry_i_1/O
                         net (fo=1, routed)           0.332     1.536    ballMotion0/yCoord1_carry_i_1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.056 r  ballMotion0/yCoord1_carry/CO[3]
                         net (fo=9, routed)           0.952     3.008    ballMotion0/yCoord1
    SLICE_X11Y85         LUT3 (Prop_lut3_I1_O)        0.117     3.125 r  ballMotion0/yCoord[7]_i_3/O
                         net (fo=3, routed)           0.598     3.722    ballMotion0/ballRowTick/yCoord_reg[7]
    SLICE_X9Y85          LUT6 (Prop_lut6_I1_O)        0.332     4.054 r  ballMotion0/ballRowTick/yCoord[7]_i_1/O
                         net (fo=4, routed)           0.506     4.560    ballMotion0/ballRowTick_n_7
    SLICE_X10Y87         FDRE                                         r  ballMotion0/yCoord_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.523     7.762    ballMotion0/clk108MHz
    SLICE_X10Y87         FDRE                                         r  ballMotion0/yCoord_reg[6]/C
                         clock pessimism              0.559     8.322    
                         clock uncertainty           -0.072     8.249    
    SLICE_X10Y87         FDRE (Setup_fdre_C_CE)      -0.169     8.080    ballMotion0/yCoord_reg[6]
  -------------------------------------------------------------------
                         required time                          8.080    
                         arrival time                          -4.560    
  -------------------------------------------------------------------
                         slack                                  3.520    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 ballMotion0/yVel_stg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/yCoord_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 1.611ns (30.746%)  route 3.629ns (69.254%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 7.761 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.720    -0.820    ballMotion0/clk108MHz
    SLICE_X2Y86          FDRE                                         r  ballMotion0/yVel_stg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518    -0.302 r  ballMotion0/yVel_stg2_reg[3]/Q
                         net (fo=12, routed)          1.382     1.080    ballMotion0/yVel_stg2[3]
    SLICE_X8Y83          LUT6 (Prop_lut6_I0_O)        0.124     1.204 r  ballMotion0/yCoord1_carry_i_1/O
                         net (fo=1, routed)           0.332     1.536    ballMotion0/yCoord1_carry_i_1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.056 r  ballMotion0/yCoord1_carry/CO[3]
                         net (fo=9, routed)           0.952     3.008    ballMotion0/yCoord1
    SLICE_X11Y85         LUT3 (Prop_lut3_I1_O)        0.117     3.125 r  ballMotion0/yCoord[7]_i_3/O
                         net (fo=3, routed)           0.598     3.722    ballMotion0/ballRowTick/yCoord_reg[7]
    SLICE_X9Y85          LUT6 (Prop_lut6_I1_O)        0.332     4.054 r  ballMotion0/ballRowTick/yCoord[7]_i_1/O
                         net (fo=4, routed)           0.366     4.420    ballMotion0/ballRowTick_n_7
    SLICE_X10Y86         FDRE                                         r  ballMotion0/yCoord_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.522     7.761    ballMotion0/clk108MHz
    SLICE_X10Y86         FDRE                                         r  ballMotion0/yCoord_reg[4]/C
                         clock pessimism              0.559     8.321    
                         clock uncertainty           -0.072     8.248    
    SLICE_X10Y86         FDRE (Setup_fdre_C_CE)      -0.169     8.079    ballMotion0/yCoord_reg[4]
  -------------------------------------------------------------------
                         required time                          8.079    
                         arrival time                          -4.420    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 ballMotion0/yVel_stg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/yCoord_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 1.611ns (30.746%)  route 3.629ns (69.254%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 7.761 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.720    -0.820    ballMotion0/clk108MHz
    SLICE_X2Y86          FDRE                                         r  ballMotion0/yVel_stg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518    -0.302 r  ballMotion0/yVel_stg2_reg[3]/Q
                         net (fo=12, routed)          1.382     1.080    ballMotion0/yVel_stg2[3]
    SLICE_X8Y83          LUT6 (Prop_lut6_I0_O)        0.124     1.204 r  ballMotion0/yCoord1_carry_i_1/O
                         net (fo=1, routed)           0.332     1.536    ballMotion0/yCoord1_carry_i_1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.056 r  ballMotion0/yCoord1_carry/CO[3]
                         net (fo=9, routed)           0.952     3.008    ballMotion0/yCoord1
    SLICE_X11Y85         LUT3 (Prop_lut3_I1_O)        0.117     3.125 r  ballMotion0/yCoord[7]_i_3/O
                         net (fo=3, routed)           0.598     3.722    ballMotion0/ballRowTick/yCoord_reg[7]
    SLICE_X9Y85          LUT6 (Prop_lut6_I1_O)        0.332     4.054 r  ballMotion0/ballRowTick/yCoord[7]_i_1/O
                         net (fo=4, routed)           0.366     4.420    ballMotion0/ballRowTick_n_7
    SLICE_X10Y86         FDRE                                         r  ballMotion0/yCoord_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.522     7.761    ballMotion0/clk108MHz
    SLICE_X10Y86         FDRE                                         r  ballMotion0/yCoord_reg[5]/C
                         clock pessimism              0.559     8.321    
                         clock uncertainty           -0.072     8.248    
    SLICE_X10Y86         FDRE (Setup_fdre_C_CE)      -0.169     8.079    ballMotion0/yCoord_reg[5]
  -------------------------------------------------------------------
                         required time                          8.079    
                         arrival time                          -4.420    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.659ns  (required time - arrival time)
  Source:                 ballMotion0/yVel_stg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/yCoord_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 1.611ns (30.746%)  route 3.629ns (69.254%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 7.761 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.720    -0.820    ballMotion0/clk108MHz
    SLICE_X2Y86          FDRE                                         r  ballMotion0/yVel_stg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518    -0.302 r  ballMotion0/yVel_stg2_reg[3]/Q
                         net (fo=12, routed)          1.382     1.080    ballMotion0/yVel_stg2[3]
    SLICE_X8Y83          LUT6 (Prop_lut6_I0_O)        0.124     1.204 r  ballMotion0/yCoord1_carry_i_1/O
                         net (fo=1, routed)           0.332     1.536    ballMotion0/yCoord1_carry_i_1_n_0
    SLICE_X8Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.056 r  ballMotion0/yCoord1_carry/CO[3]
                         net (fo=9, routed)           0.952     3.008    ballMotion0/yCoord1
    SLICE_X11Y85         LUT3 (Prop_lut3_I1_O)        0.117     3.125 r  ballMotion0/yCoord[7]_i_3/O
                         net (fo=3, routed)           0.598     3.722    ballMotion0/ballRowTick/yCoord_reg[7]
    SLICE_X9Y85          LUT6 (Prop_lut6_I1_O)        0.332     4.054 r  ballMotion0/ballRowTick/yCoord[7]_i_1/O
                         net (fo=4, routed)           0.366     4.420    ballMotion0/ballRowTick_n_7
    SLICE_X10Y86         FDRE                                         r  ballMotion0/yCoord_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.522     7.761    ballMotion0/clk108MHz
    SLICE_X10Y86         FDRE                                         r  ballMotion0/yCoord_reg[7]/C
                         clock pessimism              0.559     8.321    
                         clock uncertainty           -0.072     8.248    
    SLICE_X10Y86         FDRE (Setup_fdre_C_CE)      -0.169     8.079    ballMotion0/yCoord_reg[7]
  -------------------------------------------------------------------
                         required time                          8.079    
                         arrival time                          -4.420    
  -------------------------------------------------------------------
                         slack                                  3.659    

Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 videoColumn_stg5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 0.890ns (18.446%)  route 3.935ns (81.554%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 7.721 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.646    -0.894    clk108MHz
    SLICE_X14Y93         FDRE                                         r  videoColumn_stg5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  videoColumn_stg5_reg[1]/Q
                         net (fo=1, routed)           0.804     0.428    videoColumn_stg5[1]
    SLICE_X13Y93         LUT5 (Prop_lut5_I2_O)        0.124     0.552 r  VGA_HS_i_3/O
                         net (fo=2, routed)           0.416     0.969    VGA_HS_i_3_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.093 r  VGA_G[2]_i_2/O
                         net (fo=1, routed)           0.446     1.539    VGA_G[2]_i_2_n_0
    SLICE_X14Y93         LUT3 (Prop_lut3_I1_O)        0.124     1.663 r  VGA_G[2]_i_1/O
                         net (fo=11, routed)          2.269     3.931    VGA_G[2]_i_1_n_0
    SLICE_X58Y118        FDRE                                         r  VGA_R_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.483     7.721    clk108MHz
    SLICE_X58Y118        FDRE                                         r  VGA_R_reg[3]_lopt_replica/C
                         clock pessimism              0.480     8.202    
                         clock uncertainty           -0.072     8.130    
    SLICE_X58Y118        FDRE (Setup_fdre_C_R)       -0.524     7.606    VGA_R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          7.606    
                         arrival time                          -3.931    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 videoColumn_stg5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R_reg[3]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 0.890ns (18.446%)  route 3.935ns (81.554%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 7.721 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.646    -0.894    clk108MHz
    SLICE_X14Y93         FDRE                                         r  videoColumn_stg5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  videoColumn_stg5_reg[1]/Q
                         net (fo=1, routed)           0.804     0.428    videoColumn_stg5[1]
    SLICE_X13Y93         LUT5 (Prop_lut5_I2_O)        0.124     0.552 r  VGA_HS_i_3/O
                         net (fo=2, routed)           0.416     0.969    VGA_HS_i_3_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.093 r  VGA_G[2]_i_2/O
                         net (fo=1, routed)           0.446     1.539    VGA_G[2]_i_2_n_0
    SLICE_X14Y93         LUT3 (Prop_lut3_I1_O)        0.124     1.663 r  VGA_G[2]_i_1/O
                         net (fo=11, routed)          2.269     3.931    VGA_G[2]_i_1_n_0
    SLICE_X58Y118        FDRE                                         r  VGA_R_reg[3]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.483     7.721    clk108MHz
    SLICE_X58Y118        FDRE                                         r  VGA_R_reg[3]_lopt_replica_2/C
                         clock pessimism              0.480     8.202    
                         clock uncertainty           -0.072     8.130    
    SLICE_X58Y118        FDRE (Setup_fdre_C_R)       -0.524     7.606    VGA_R_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          7.606    
                         arrival time                          -3.931    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 videoColumn_stg5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R_reg[3]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 0.890ns (18.446%)  route 3.935ns (81.554%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 7.721 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.646    -0.894    clk108MHz
    SLICE_X14Y93         FDRE                                         r  videoColumn_stg5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  videoColumn_stg5_reg[1]/Q
                         net (fo=1, routed)           0.804     0.428    videoColumn_stg5[1]
    SLICE_X13Y93         LUT5 (Prop_lut5_I2_O)        0.124     0.552 r  VGA_HS_i_3/O
                         net (fo=2, routed)           0.416     0.969    VGA_HS_i_3_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.093 r  VGA_G[2]_i_2/O
                         net (fo=1, routed)           0.446     1.539    VGA_G[2]_i_2_n_0
    SLICE_X14Y93         LUT3 (Prop_lut3_I1_O)        0.124     1.663 r  VGA_G[2]_i_1/O
                         net (fo=11, routed)          2.269     3.931    VGA_G[2]_i_1_n_0
    SLICE_X58Y118        FDRE                                         r  VGA_R_reg[3]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.483     7.721    clk108MHz
    SLICE_X58Y118        FDRE                                         r  VGA_R_reg[3]_lopt_replica_3/C
                         clock pessimism              0.480     8.202    
                         clock uncertainty           -0.072     8.130    
    SLICE_X58Y118        FDRE (Setup_fdre_C_R)       -0.524     7.606    VGA_R_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          7.606    
                         arrival time                          -3.931    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 videoColumn_stg5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R_reg[3]_lopt_replica_4/R
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 0.890ns (18.446%)  route 3.935ns (81.554%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 7.721 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.646    -0.894    clk108MHz
    SLICE_X14Y93         FDRE                                         r  videoColumn_stg5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  videoColumn_stg5_reg[1]/Q
                         net (fo=1, routed)           0.804     0.428    videoColumn_stg5[1]
    SLICE_X13Y93         LUT5 (Prop_lut5_I2_O)        0.124     0.552 r  VGA_HS_i_3/O
                         net (fo=2, routed)           0.416     0.969    VGA_HS_i_3_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.093 r  VGA_G[2]_i_2/O
                         net (fo=1, routed)           0.446     1.539    VGA_G[2]_i_2_n_0
    SLICE_X14Y93         LUT3 (Prop_lut3_I1_O)        0.124     1.663 r  VGA_G[2]_i_1/O
                         net (fo=11, routed)          2.269     3.931    VGA_G[2]_i_1_n_0
    SLICE_X58Y118        FDRE                                         r  VGA_R_reg[3]_lopt_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.483     7.721    clk108MHz
    SLICE_X58Y118        FDRE                                         r  VGA_R_reg[3]_lopt_replica_4/C
                         clock pessimism              0.480     8.202    
                         clock uncertainty           -0.072     8.130    
    SLICE_X58Y118        FDRE (Setup_fdre_C_R)       -0.524     7.606    VGA_R_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          7.606    
                         arrival time                          -3.931    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.769ns  (required time - arrival time)
  Source:                 videoColumn_stg5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 0.890ns (18.446%)  route 3.935ns (81.554%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 7.721 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.646    -0.894    clk108MHz
    SLICE_X14Y93         FDRE                                         r  videoColumn_stg5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.376 f  videoColumn_stg5_reg[1]/Q
                         net (fo=1, routed)           0.804     0.428    videoColumn_stg5[1]
    SLICE_X13Y93         LUT5 (Prop_lut5_I2_O)        0.124     0.552 r  VGA_HS_i_3/O
                         net (fo=2, routed)           0.416     0.969    VGA_HS_i_3_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.093 r  VGA_G[2]_i_2/O
                         net (fo=1, routed)           0.446     1.539    VGA_G[2]_i_2_n_0
    SLICE_X14Y93         LUT3 (Prop_lut3_I1_O)        0.124     1.663 r  VGA_G[2]_i_1/O
                         net (fo=11, routed)          2.269     3.931    VGA_G[2]_i_1_n_0
    SLICE_X59Y118        FDRE                                         r  VGA_R_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.483     7.721    clk108MHz
    SLICE_X59Y118        FDRE                                         r  VGA_R_reg[3]/C
                         clock pessimism              0.480     8.202    
                         clock uncertainty           -0.072     8.130    
    SLICE_X59Y118        FDRE (Setup_fdre_C_R)       -0.429     7.701    VGA_R_reg[3]
  -------------------------------------------------------------------
                         required time                          7.701    
                         arrival time                          -3.931    
  -------------------------------------------------------------------
                         slack                                  3.769    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 ballMotion0/ballRowTick/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/yVelocity_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108MHz_videoClk108MHz rise@9.259ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 0.860ns (17.683%)  route 4.003ns (82.317%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 7.839 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.724    -0.816    ballMotion0/ballRowTick/clk108MHz
    SLICE_X4Y96          FDRE                                         r  ballMotion0/ballRowTick/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.456    -0.360 r  ballMotion0/ballRowTick/q_reg[23]/Q
                         net (fo=3, routed)           0.970     0.611    ballMotion0/ballRowTick/q_reg_n_0_[23]
    SLICE_X5Y93          LUT4 (Prop_lut4_I0_O)        0.124     0.735 f  ballMotion0/ballRowTick/q[23]_i_2/O
                         net (fo=1, routed)           0.933     1.668    ballMotion0/ballRowTick/q[23]_i_2_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.124     1.792 r  ballMotion0/ballRowTick/q[23]_i_1/O
                         net (fo=35, routed)          1.563     3.355    ballMotion0/maxTick
    SLICE_X2Y85          LUT2 (Prop_lut2_I0_O)        0.156     3.511 r  ballMotion0/yVelocity[3]_i_1/O
                         net (fo=4, routed)           0.537     4.048    ballMotion0/yVelocity[3]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  ballMotion0/yVelocity_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         1.600     7.839    ballMotion0/clk108MHz
    SLICE_X2Y85          FDRE                                         r  ballMotion0/yVelocity_reg[0]/C
                         clock pessimism              0.559     8.399    
                         clock uncertainty           -0.072     8.326    
    SLICE_X2Y85          FDRE (Setup_fdre_C_CE)      -0.400     7.926    ballMotion0/yVelocity_reg[0]
  -------------------------------------------------------------------
                         required time                          7.926    
                         arrival time                          -4.048    
  -------------------------------------------------------------------
                         slack                                  3.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 BTND_instance/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            BTND_instance/q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.595    -0.569    BTND_instance/clk108MHz
    SLICE_X3Y79          FDRE                                         r  BTND_instance/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  BTND_instance/q_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.372    BTND_instance/q_reg_n_0_[3]
    SLICE_X2Y79          SRL16E                                       r  BTND_instance/q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.866    -0.807    BTND_instance/clk108MHz
    SLICE_X2Y79          SRL16E                                       r  BTND_instance/q_reg[1]_srl2/CLK
                         clock pessimism              0.251    -0.556    
    SLICE_X2Y79          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.439    BTND_instance/q_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 videoRow_stg4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            videoRow_stg5_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.570    -0.594    clk108MHz
    SLICE_X15Y83         FDRE                                         r  videoRow_stg4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  videoRow_stg4_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.397    videoRow_stg4[9]
    SLICE_X15Y83         FDRE                                         r  videoRow_stg5_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.839    -0.834    clk108MHz
    SLICE_X15Y83         FDRE                                         r  videoRow_stg5_reg[9]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X15Y83         FDRE (Hold_fdre_C_D)         0.076    -0.518    videoRow_stg5_reg[9]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 videoRow_stg4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            videoRow_stg5_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.570    -0.594    clk108MHz
    SLICE_X15Y83         FDRE                                         r  videoRow_stg4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  videoRow_stg4_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.397    videoRow_stg4[7]
    SLICE_X15Y83         FDRE                                         r  videoRow_stg5_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.839    -0.834    clk108MHz
    SLICE_X15Y83         FDRE                                         r  videoRow_stg5_reg[7]/C
                         clock pessimism              0.240    -0.594    
    SLICE_X15Y83         FDRE (Hold_fdre_C_D)         0.071    -0.523    videoRow_stg5_reg[7]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 videoColumn_stg2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            videoColumn_stg3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.574    -0.590    clk108MHz
    SLICE_X12Y91         FDRE                                         r  videoColumn_stg2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  videoColumn_stg2_reg[9]/Q
                         net (fo=2, routed)           0.056    -0.370    videoColumn_stg2_reg_n_0_[9]
    SLICE_X12Y91         FDRE                                         r  videoColumn_stg3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.845    -0.828    clk108MHz
    SLICE_X12Y91         FDRE                                         r  videoColumn_stg3_reg[9]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X12Y91         FDRE (Hold_fdre_C_D)         0.064    -0.526    videoColumn_stg3_reg[9]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 videoPixelRGB_stg5_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.872%)  route 0.116ns (45.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.566    -0.598    clk108MHz
    SLICE_X32Y102        FDSE                                         r  videoPixelRGB_stg5_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDSE (Prop_fdse_C_Q)         0.141    -0.457 r  videoPixelRGB_stg5_reg[5]/Q
                         net (fo=1, routed)           0.116    -0.341    videoPixelRGB_stg5_reg_n_0_[5]
    SLICE_X34Y103        FDRE                                         r  VGA_G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.835    -0.838    clk108MHz
    SLICE_X34Y103        FDRE                                         r  VGA_G_reg[1]/C
                         clock pessimism              0.275    -0.563    
    SLICE_X34Y103        FDRE (Hold_fdre_C_D)         0.059    -0.504    VGA_G_reg[1]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 videoRow_stg4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            videoRow_stg5_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.571    -0.593    clk108MHz
    SLICE_X15Y84         FDRE                                         r  videoRow_stg4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  videoRow_stg4_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.342    videoRow_stg4[5]
    SLICE_X15Y83         FDRE                                         r  videoRow_stg5_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.839    -0.834    clk108MHz
    SLICE_X15Y83         FDRE                                         r  videoRow_stg5_reg[5]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X15Y83         FDRE (Hold_fdre_C_D)         0.075    -0.505    videoRow_stg5_reg[5]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 videoColumn_stg2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            videoColumn_stg3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.574    -0.590    clk108MHz
    SLICE_X12Y91         FDRE                                         r  videoColumn_stg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  videoColumn_stg2_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.370    videoColumn_stg2_reg_n_0_[8]
    SLICE_X12Y91         FDRE                                         r  videoColumn_stg3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.845    -0.828    clk108MHz
    SLICE_X12Y91         FDRE                                         r  videoColumn_stg3_reg[8]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X12Y91         FDRE (Hold_fdre_C_D)         0.053    -0.537    videoColumn_stg3_reg[8]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ballMotion0/yAccelPositive_reg/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ballMotion0/yAccelPos_stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.350%)  route 0.134ns (48.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.599    -0.565    ballMotion0/clk108MHz
    SLICE_X1Y83          FDRE                                         r  ballMotion0/yAccelPositive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ballMotion0/yAccelPositive_reg/Q
                         net (fo=7, routed)           0.134    -0.291    ballMotion0/p_0_in37_in
    SLICE_X3Y84          FDRE                                         r  ballMotion0/yAccelPos_stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.871    -0.802    ballMotion0/clk108MHz
    SLICE_X3Y84          FDRE                                         r  ballMotion0/yAccelPos_stg2_reg/C
                         clock pessimism              0.252    -0.550    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.075    -0.475    ballMotion0/yAccelPos_stg2_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 videoColumn_stg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            videoColumn_stg4_reg[10]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.840%)  route 0.181ns (56.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.574    -0.590    clk108MHz
    SLICE_X13Y91         FDRE                                         r  videoColumn_stg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  videoColumn_stg1_reg[10]/Q
                         net (fo=3, routed)           0.181    -0.269    videoColumn_stg1_reg__0__0[10]
    SLICE_X14Y93         SRL16E                                       r  videoColumn_stg4_reg[10]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.846    -0.827    clk108MHz
    SLICE_X14Y93         SRL16E                                       r  videoColumn_stg4_reg[10]_srl3/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X14Y93         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.456    videoColumn_stg4_reg[10]_srl3
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 videoColumn_stg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            videoColumn_stg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk108MHz_videoClk108MHz  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108MHz_videoClk108MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108MHz_videoClk108MHz rise@0.000ns - clk108MHz_videoClk108MHz rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.573    -0.591    clk108MHz
    SLICE_X13Y89         FDRE                                         r  videoColumn_stg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  videoColumn_stg2_reg[5]/Q
                         net (fo=2, routed)           0.121    -0.329    p_1_in[3]
    SLICE_X13Y89         FDRE                                         r  videoColumn_stg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108MHz_videoClk108MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    videoClk108MHz_0/CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  videoClk108MHz_0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    videoClk108MHz_0/CLK100MHZ_videoClk108MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    videoClk108MHz_0/clk108MHz_videoClk108MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  videoClk108MHz_0/clkout1_buf/O
                         net (fo=290, routed)         0.844    -0.829    clk108MHz
    SLICE_X13Y89         FDRE                                         r  videoColumn_stg3_reg[5]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X13Y89         FDRE (Hold_fdre_C_D)         0.072    -0.519    videoColumn_stg3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108MHz_videoClk108MHz
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { videoClk108MHz_0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y37     videoPixelRGB_stg5_reg[11]_i_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y36     videoPixelRGB_stg4_reg[11]_i_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   videoClk108MHz_0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X2Y79      BTND_instance/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X3Y79      BTND_instance/q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X2Y79      BTNL_instance/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X2Y78      BTNL_instance/q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X2Y79      BTNR_instance/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X3Y80      BTNR_instance/q_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y94      CPU_RESETN_instance/q_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X14Y86     videoRow_stg4_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X14Y86     videoRow_stg4_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X14Y86     videoRow_stg4_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X14Y86     videoRow_stg4_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X14Y86     videoRow_stg4_reg[1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X14Y86     videoRow_stg4_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X14Y93     videoColumn_stg4_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X14Y93     videoColumn_stg4_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X14Y93     videoColumn_stg4_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y79      BTND_instance/q_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y79      BTND_instance/q_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y79      BTNL_instance/q_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y79      BTNL_instance/q_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y79      BTNR_instance/q_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y79      BTNR_instance/q_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y79      BTNU_instance/q_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y79      BTNU_instance/q_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X14Y86     videoRow_stg4_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X14Y86     videoRow_stg4_reg[10]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_videoClk108MHz
  To Clock:  clkfbout_videoClk108MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_videoClk108MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { videoClk108MHz_0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   videoClk108MHz_0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  videoClk108MHz_0/mmcm_adv_inst/CLKFBOUT



