// Seed: 2253545226
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    output logic id_2
    , id_3
);
  logic id_4;
  assign id_4 = id_3;
endmodule
