{"Box":[{"value":"formSIRD","box_type":"Catlab.WiringDiagrams.DirectedWiringDiagrams.Box{Symbol}"},{"value":"mtk_simulate","box_type":"Catlab.WiringDiagrams.DirectedWiringDiagrams.Box{Symbol}"},{"value":"soln_to_csv","box_type":"Catlab.WiringDiagrams.DirectedWiringDiagrams.Box{Symbol}"}],"InPort":[{"in_port_box":2,"in_port_type":"Mdl"},{"in_port_box":2,"in_port_type":"StateVec"},{"in_port_box":2,"in_port_type":"ParamVec"},{"in_port_box":2,"in_port_type":"TSpan"},{"in_port_box":3,"in_port_type":"Soln"}],"OutPort":[{"out_port_box":1,"out_port_type":"Mdl"},{"out_port_box":2,"out_port_type":"Soln"},{"out_port_box":3,"out_port_type":"String"}],"OuterInPort":[{"outer_in_port_type":"StateVec"},{"outer_in_port_type":"ParamVec"},{"outer_in_port_type":"TSpan"}],"OuterOutPort":[{"outer_out_port_type":"String"}],"Wire":[{"src":1,"tgt":1,"wire_value":null},{"src":2,"tgt":5,"wire_value":null}],"InWire":[{"in_src":1,"in_tgt":2,"in_wire_value":null},{"in_src":2,"in_tgt":3,"in_wire_value":null},{"in_src":3,"in_tgt":4,"in_wire_value":null}],"OutWire":[{"out_src":3,"out_tgt":1,"out_wire_value":null}],"PassWire":[]}