<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OPTIGA™ Trust M  Host Library Documentation: PORT6_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="DoxygenLogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OPTIGA™ Trust M  Host Library Documentation
   &#160;<span id="projectnumber">v3.00.2490</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structPORT6__Type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">PORT6_Type Struct Reference<div class="ingroups"><a class="el" href="group__Infineon.html">Infineon</a> &raquo; <a class="el" href="group__XMC4800.html">XMC4800</a> &raquo; <a class="el" href="group__Device__Peripheral__Registers.html">Device_Peripheral_Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Port 6 (PORT6)  
 <a href="structPORT6__Type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a23a6208db48dc9907c335b2d7bba6c57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT6__Type.html#a23a6208db48dc9907c335b2d7bba6c57">OUT</a></td></tr>
<tr class="separator:a23a6208db48dc9907c335b2d7bba6c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29c8b9e03942148861e39ceab3a1b2d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT6__Type.html#a29c8b9e03942148861e39ceab3a1b2d2">OMR</a></td></tr>
<tr class="separator:a29c8b9e03942148861e39ceab3a1b2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a54bcd7dfb0e74f49d36c9102b357f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT6__Type.html#a9a54bcd7dfb0e74f49d36c9102b357f0">RESERVED</a> [2]</td></tr>
<tr class="separator:a9a54bcd7dfb0e74f49d36c9102b357f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdadfcc0f5abeeb4ba9126ca2180d37b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT6__Type.html#abdadfcc0f5abeeb4ba9126ca2180d37b">IOCR0</a></td></tr>
<tr class="separator:abdadfcc0f5abeeb4ba9126ca2180d37b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70964ed8871f4676d38caed23d3f8f5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT6__Type.html#a70964ed8871f4676d38caed23d3f8f5e">IOCR4</a></td></tr>
<tr class="separator:a70964ed8871f4676d38caed23d3f8f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbab955cbe565eda89cab0dafb01ce8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT6__Type.html#afbab955cbe565eda89cab0dafb01ce8b">RESERVED1</a> [3]</td></tr>
<tr class="separator:afbab955cbe565eda89cab0dafb01ce8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a458dd4c426773fc514274a796786d8d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT6__Type.html#a458dd4c426773fc514274a796786d8d0">IN</a></td></tr>
<tr class="separator:a458dd4c426773fc514274a796786d8d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaab122157e4be0c69c02b5d6310ce533"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT6__Type.html#aaab122157e4be0c69c02b5d6310ce533">RESERVED2</a> [6]</td></tr>
<tr class="separator:aaab122157e4be0c69c02b5d6310ce533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91b1c797702523b0240bbe2e72156c2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT6__Type.html#a91b1c797702523b0240bbe2e72156c2e">PDR0</a></td></tr>
<tr class="separator:a91b1c797702523b0240bbe2e72156c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeacae137c87745ab4524ff3f52e22f1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT6__Type.html#aeacae137c87745ab4524ff3f52e22f1a">RESERVED3</a> [7]</td></tr>
<tr class="separator:aeacae137c87745ab4524ff3f52e22f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fb822b5792ca2a275bb06bfe0a3456f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT6__Type.html#a3fb822b5792ca2a275bb06bfe0a3456f">PDISC</a></td></tr>
<tr class="separator:a3fb822b5792ca2a275bb06bfe0a3456f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b3b0197a2448e9d9c6083364a119cea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT6__Type.html#a7b3b0197a2448e9d9c6083364a119cea">RESERVED4</a> [3]</td></tr>
<tr class="separator:a7b3b0197a2448e9d9c6083364a119cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc3a3b88a43eba454af3cb96ad8405d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT6__Type.html#abcc3a3b88a43eba454af3cb96ad8405d">PPS</a></td></tr>
<tr class="separator:abcc3a3b88a43eba454af3cb96ad8405d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47db517f688dde1d740cca69cab41263"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT6__Type.html#a47db517f688dde1d740cca69cab41263">HWSEL</a></td></tr>
<tr class="separator:a47db517f688dde1d740cca69cab41263"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02583">2583</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a47db517f688dde1d740cca69cab41263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47db517f688dde1d740cca69cab41263">&#9670;&nbsp;</a></span>HWSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT6_Type::HWSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028674) Port 6 Pin Hardware Select Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02597">2597</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a458dd4c426773fc514274a796786d8d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a458dd4c426773fc514274a796786d8d0">&#9670;&nbsp;</a></span>IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT6_Type::IN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028624) Port 6 Input Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02590">2590</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="abdadfcc0f5abeeb4ba9126ca2180d37b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdadfcc0f5abeeb4ba9126ca2180d37b">&#9670;&nbsp;</a></span>IOCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT6_Type::IOCR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028610) Port 6 Input/Output Control Register 0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02587">2587</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a70964ed8871f4676d38caed23d3f8f5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70964ed8871f4676d38caed23d3f8f5e">&#9670;&nbsp;</a></span>IOCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT6_Type::IOCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028614) Port 6 Input/Output Control Register 4 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02588">2588</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a29c8b9e03942148861e39ceab3a1b2d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29c8b9e03942148861e39ceab3a1b2d2">&#9670;&nbsp;</a></span>OMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t PORT6_Type::OMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028604) Port 6 Output Modification Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02585">2585</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a23a6208db48dc9907c335b2d7bba6c57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23a6208db48dc9907c335b2d7bba6c57">&#9670;&nbsp;</a></span>OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT6_Type::OUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x48028600) PORT6 Structure <br  />
 (@ 0x48028600) Port 6 Output Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02584">2584</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a3fb822b5792ca2a275bb06bfe0a3456f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fb822b5792ca2a275bb06bfe0a3456f">&#9670;&nbsp;</a></span>PDISC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT6_Type::PDISC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028660) Port 6 Pin Function Decision Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02594">2594</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a91b1c797702523b0240bbe2e72156c2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91b1c797702523b0240bbe2e72156c2e">&#9670;&nbsp;</a></span>PDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT6_Type::PDR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028640) Port 6 Pad Driver Mode 0 Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02592">2592</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="abcc3a3b88a43eba454af3cb96ad8405d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcc3a3b88a43eba454af3cb96ad8405d">&#9670;&nbsp;</a></span>PPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT6_Type::PPS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028670) Port 6 Pin Power Save Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02596">2596</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a9a54bcd7dfb0e74f49d36c9102b357f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a54bcd7dfb0e74f49d36c9102b357f0">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT6_Type::RESERVED[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02586">2586</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="afbab955cbe565eda89cab0dafb01ce8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbab955cbe565eda89cab0dafb01ce8b">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT6_Type::RESERVED1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02589">2589</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aaab122157e4be0c69c02b5d6310ce533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaab122157e4be0c69c02b5d6310ce533">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT6_Type::RESERVED2[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02591">2591</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aeacae137c87745ab4524ff3f52e22f1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeacae137c87745ab4524ff3f52e22f1a">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT6_Type::RESERVED3[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02593">2593</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a7b3b0197a2448e9d9c6083364a119cea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b3b0197a2448e9d9c6083364a119cea">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT6_Type::RESERVED4[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02595">2595</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<hr class="footer"/>
<address class="footer">
<small>
Copyright &#169  2020 Infineon Technologies AG</a>
</small></address>
</body>
</html>
