{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766028724837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766028724837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 11:32:04 2025 " "Processing started: Thu Dec 18 11:32:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766028724837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766028724837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VMC -c VMC " "Command: quartus_map --read_settings_files=on --write_settings_files=off VMC -c VMC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766028724837 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1766028725206 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1766028725206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7segmentdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hexto7segmentdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexTo7SegmentDecoder " "Found entity 1: HexTo7SegmentDecoder" {  } { { "HexTo7SegmentDecoder.v" "" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/HexTo7SegmentDecoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766028730255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766028730255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/ClockDivider.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766028730255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766028730255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vmc.v 1 1 " "Found 1 design units, including 1 entities, in source file vmc.v" { { "Info" "ISGN_ENTITY_NAME" "1 VMC " "Found entity 1: VMC" {  } { { "VMC.v" "" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/VMC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766028730287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766028730287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_vmc.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_vmc.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_VMC " "Found entity 1: tb_VMC" {  } { { "tb_VMC.v" "" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/tb_VMC.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766028730287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766028730287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vmc_de10.v 1 1 " "Found 1 design units, including 1 entities, in source file vmc_de10.v" { { "Info" "ISGN_ENTITY_NAME" "1 VMC_DE10 " "Found entity 1: VMC_DE10" {  } { { "VMC_DE10.v" "" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766028730303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766028730303 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VMC_DE10 " "Elaborating entity \"VMC_DE10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1766028730334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:clk_div_inst " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:clk_div_inst\"" {  } { { "VMC_DE10.v" "clk_div_inst" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766028730350 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 ClockDivider.v(25) " "Verilog HDL assignment warning at ClockDivider.v(25): truncated value with size 32 to match size of target (25)" {  } { { "ClockDivider.v" "" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/ClockDivider.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766028730350 "|VMC_DE10|ClockDivider:clk_div_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VMC VMC:vmc_inst " "Elaborating entity \"VMC\" for hierarchy \"VMC:vmc_inst\"" {  } { { "VMC_DE10.v" "vmc_inst" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766028730350 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VMC.v(135) " "Verilog HDL Case Statement information at VMC.v(135): all case item expressions in this case statement are onehot" {  } { { "VMC.v" "" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/VMC.v" 135 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766028730366 "|VMC_DE10|VMC:vmc_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexTo7SegmentDecoder HexTo7SegmentDecoder:disp_paid_L " "Elaborating entity \"HexTo7SegmentDecoder\" for hierarchy \"HexTo7SegmentDecoder:disp_paid_L\"" {  } { { "VMC_DE10.v" "disp_paid_L" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766028730461 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "VMC_DE10.v" "" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766028731171 "|VMC_DE10|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "VMC_DE10.v" "" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766028731171 "|VMC_DE10|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "VMC_DE10.v" "" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766028731171 "|VMC_DE10|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "VMC_DE10.v" "" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766028731171 "|VMC_DE10|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "VMC_DE10.v" "" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766028731171 "|VMC_DE10|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "VMC_DE10.v" "" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766028731171 "|VMC_DE10|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "VMC_DE10.v" "" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766028731171 "|VMC_DE10|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "VMC_DE10.v" "" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766028731171 "|VMC_DE10|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "VMC_DE10.v" "" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766028731171 "|VMC_DE10|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "VMC_DE10.v" "" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766028731171 "|VMC_DE10|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "VMC_DE10.v" "" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766028731171 "|VMC_DE10|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "VMC_DE10.v" "" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766028731171 "|VMC_DE10|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "VMC_DE10.v" "" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766028731171 "|VMC_DE10|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "VMC_DE10.v" "" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766028731171 "|VMC_DE10|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "VMC_DE10.v" "" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766028731171 "|VMC_DE10|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "VMC_DE10.v" "" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766028731171 "|VMC_DE10|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "VMC_DE10.v" "" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766028731171 "|VMC_DE10|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "VMC_DE10.v" "" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766028731171 "|VMC_DE10|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "VMC_DE10.v" "" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1766028731171 "|VMC_DE10|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1766028731171 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1766028731223 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1766028731520 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1766028732061 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766028732061 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "VMC_DE10.v" "" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766028732437 "|VMC_DE10|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "VMC_DE10.v" "" { Text "Z:/CPE3101L_Sevilla/LabExers/VMC/VMC_DE10.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766028732437 "|VMC_DE10|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1766028732437 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "327 " "Implemented 327 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1766028732437 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1766028732437 ""} { "Info" "ICUT_CUT_TM_LCELLS" "258 " "Implemented 258 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1766028732437 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1766028732437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766028732627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 11:32:12 2025 " "Processing ended: Thu Dec 18 11:32:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766028732627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766028732627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766028732627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1766028732627 ""}
