<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>PPCMachineScheduler.cpp source code [llvm/llvm/lib/Target/PowerPC/PPCMachineScheduler.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/PowerPC/PPCMachineScheduler.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>PowerPC</a>/<a href='PPCMachineScheduler.cpp.html'>PPCMachineScheduler.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- PPCMachineScheduler.cpp - MI Scheduler for PowerPC -------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="PPCMachineScheduler.h.html">"PPCMachineScheduler.h"</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="MCTargetDesc/PPCMCTargetDesc.h.html">"MCTargetDesc/PPCMCTargetDesc.h"</a></u></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt; </td></tr>
<tr><th id="15">15</th><td><dfn class="tu decl def" id="DisableAddiLoadHeuristic" title='DisableAddiLoadHeuristic' data-type='cl::opt&lt;bool&gt;' data-ref="DisableAddiLoadHeuristic" data-ref-filename="DisableAddiLoadHeuristic">DisableAddiLoadHeuristic</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"disable-ppc-sched-addi-load"</q>,</td></tr>
<tr><th id="16">16</th><td>                         <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable scheduling addi instruction before"</q> </td></tr>
<tr><th id="17">17</th><td>                                  <q>"load for ppc"</q>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="18">18</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="19">19</th><td>    <dfn class="tu decl def" id="EnableAddiHeuristic" title='EnableAddiHeuristic' data-type='cl::opt&lt;bool&gt;' data-ref="EnableAddiHeuristic" data-ref-filename="EnableAddiHeuristic">EnableAddiHeuristic</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"ppc-postra-bias-addi"</q>,</td></tr>
<tr><th id="20">20</th><td>                        <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Enable scheduling addi instruction as early"</q></td></tr>
<tr><th id="21">21</th><td>                                 <q>"as possible post ra"</q>),</td></tr>
<tr><th id="22">22</th><td>                        <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>));</td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL11isADDIInstrRKN4llvm20GenericSchedulerBase14SchedCandidateE" title='isADDIInstr' data-type='bool isADDIInstr(const GenericScheduler::SchedCandidate &amp; Cand)' data-ref="_ZL11isADDIInstrRKN4llvm20GenericSchedulerBase14SchedCandidateE" data-ref-filename="_ZL11isADDIInstrRKN4llvm20GenericSchedulerBase14SchedCandidateE">isADDIInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler" title='llvm::GenericScheduler' data-ref="llvm::GenericScheduler" data-ref-filename="llvm..GenericScheduler">GenericScheduler</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col6 decl" id="16Cand" title='Cand' data-type='const GenericScheduler::SchedCandidate &amp;' data-ref="16Cand" data-ref-filename="16Cand">Cand</dfn>) {</td></tr>
<tr><th id="25">25</th><td>  <b>return</b> <a class="local col6 ref" href="#16Cand" title='Cand' data-ref="16Cand" data-ref-filename="16Cand">Cand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..SU">SU</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv" data-ref-filename="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI" title='llvm::PPC::ADDI' data-ref="llvm::PPC::ADDI" data-ref-filename="llvm..PPC..ADDI">ADDI</a> ||</td></tr>
<tr><th id="26">26</th><td>         <a class="local col6 ref" href="#16Cand" title='Cand' data-ref="16Cand" data-ref-filename="16Cand">Cand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..SU">SU</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv" data-ref-filename="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI8" title='llvm::PPC::ADDI8' data-ref="llvm::PPC::ADDI8" data-ref-filename="llvm..PPC..ADDI8">ADDI8</a>;</td></tr>
<tr><th id="27">27</th><td>}</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><em>bool</em> <a class="type" href="PPCMachineScheduler.h.html#llvm::PPCPreRASchedStrategy" title='llvm::PPCPreRASchedStrategy' data-ref="llvm::PPCPreRASchedStrategy" data-ref-filename="llvm..PPCPreRASchedStrategy">PPCPreRASchedStrategy</a>::<dfn class="decl def fn" id="_ZNK4llvm21PPCPreRASchedStrategy21biasAddiLoadCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_RNS_13SchedBoundaryE" title='llvm::PPCPreRASchedStrategy::biasAddiLoadCandidate' data-ref="_ZNK4llvm21PPCPreRASchedStrategy21biasAddiLoadCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_RNS_13SchedBoundaryE" data-ref-filename="_ZNK4llvm21PPCPreRASchedStrategy21biasAddiLoadCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_RNS_13SchedBoundaryE">biasAddiLoadCandidate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col7 decl" id="17Cand" title='Cand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="17Cand" data-ref-filename="17Cand">Cand</dfn>,</td></tr>
<tr><th id="30">30</th><td>                                                  <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col8 decl" id="18TryCand" title='TryCand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="18TryCand" data-ref-filename="18TryCand">TryCand</dfn>,</td></tr>
<tr><th id="31">31</th><td>                                                  <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary" data-ref-filename="llvm..SchedBoundary">SchedBoundary</a> &amp;<dfn class="local col9 decl" id="19Zone" title='Zone' data-type='llvm::SchedBoundary &amp;' data-ref="19Zone" data-ref-filename="19Zone">Zone</dfn>) <em>const</em> {</td></tr>
<tr><th id="32">32</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableAddiLoadHeuristic" title='DisableAddiLoadHeuristic' data-use='m' data-ref="DisableAddiLoadHeuristic" data-ref-filename="DisableAddiLoadHeuristic">DisableAddiLoadHeuristic</a>)</td></tr>
<tr><th id="33">33</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col0 decl" id="20FirstCand" title='FirstCand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="20FirstCand" data-ref-filename="20FirstCand">FirstCand</dfn> = <a class="local col9 ref" href="#19Zone" title='Zone' data-ref="19Zone" data-ref-filename="19Zone">Zone</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary5isTopEv" title='llvm::SchedBoundary::isTop' data-ref="_ZNK4llvm13SchedBoundary5isTopEv" data-ref-filename="_ZNK4llvm13SchedBoundary5isTopEv">isTop</a>() ? <a class="local col8 ref" href="#18TryCand" title='TryCand' data-ref="18TryCand" data-ref-filename="18TryCand">TryCand</a> : <a class="local col7 ref" href="#17Cand" title='Cand' data-ref="17Cand" data-ref-filename="17Cand">Cand</a>;</td></tr>
<tr><th id="36">36</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col1 decl" id="21SecondCand" title='SecondCand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="21SecondCand" data-ref-filename="21SecondCand">SecondCand</dfn> = <a class="local col9 ref" href="#19Zone" title='Zone' data-ref="19Zone" data-ref-filename="19Zone">Zone</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary5isTopEv" title='llvm::SchedBoundary::isTop' data-ref="_ZNK4llvm13SchedBoundary5isTopEv" data-ref-filename="_ZNK4llvm13SchedBoundary5isTopEv">isTop</a>() ? <a class="local col7 ref" href="#17Cand" title='Cand' data-ref="17Cand" data-ref-filename="17Cand">Cand</a> : <a class="local col8 ref" href="#18TryCand" title='TryCand' data-ref="18TryCand" data-ref-filename="18TryCand">TryCand</a>;</td></tr>
<tr><th id="37">37</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL11isADDIInstrRKN4llvm20GenericSchedulerBase14SchedCandidateE" title='isADDIInstr' data-use='c' data-ref="_ZL11isADDIInstrRKN4llvm20GenericSchedulerBase14SchedCandidateE" data-ref-filename="_ZL11isADDIInstrRKN4llvm20GenericSchedulerBase14SchedCandidateE">isADDIInstr</a>(<a class="local col0 ref" href="#20FirstCand" title='FirstCand' data-ref="20FirstCand" data-ref-filename="20FirstCand">FirstCand</a>) &amp;&amp; <a class="local col1 ref" href="#21SecondCand" title='SecondCand' data-ref="21SecondCand" data-ref-filename="21SecondCand">SecondCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..SU">SU</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv" data-ref-filename="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>()) {</td></tr>
<tr><th id="38">38</th><td>    <a class="local col8 ref" href="#18TryCand" title='TryCand' data-ref="18TryCand" data-ref-filename="18TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..Reason">Reason</a> = <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Stall" title='llvm::GenericSchedulerBase::Stall' data-ref="llvm::GenericSchedulerBase::Stall" data-ref-filename="llvm..GenericSchedulerBase..Stall">Stall</a>;</td></tr>
<tr><th id="39">39</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="40">40</th><td>  }</td></tr>
<tr><th id="41">41</th><td>  <b>if</b> (<a class="local col0 ref" href="#20FirstCand" title='FirstCand' data-ref="20FirstCand" data-ref-filename="20FirstCand">FirstCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..SU">SU</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#_ZNK4llvm5SUnit8getInstrEv" title='llvm::SUnit::getInstr' data-ref="_ZNK4llvm5SUnit8getInstrEv" data-ref-filename="_ZNK4llvm5SUnit8getInstrEv">getInstr</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; <a class="tu ref fn" href="#_ZL11isADDIInstrRKN4llvm20GenericSchedulerBase14SchedCandidateE" title='isADDIInstr' data-use='c' data-ref="_ZL11isADDIInstrRKN4llvm20GenericSchedulerBase14SchedCandidateE" data-ref-filename="_ZL11isADDIInstrRKN4llvm20GenericSchedulerBase14SchedCandidateE">isADDIInstr</a>(<a class="local col1 ref" href="#21SecondCand" title='SecondCand' data-ref="21SecondCand" data-ref-filename="21SecondCand">SecondCand</a>)) {</td></tr>
<tr><th id="42">42</th><td>    <a class="local col8 ref" href="#18TryCand" title='TryCand' data-ref="18TryCand" data-ref-filename="18TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..Reason">Reason</a> = <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::NoCand" title='llvm::GenericSchedulerBase::NoCand' data-ref="llvm::GenericSchedulerBase::NoCand" data-ref-filename="llvm..GenericSchedulerBase..NoCand">NoCand</a>;</td></tr>
<tr><th id="43">43</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="44">44</th><td>  }</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="47">47</th><td>}</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><em>void</em> <a class="type" href="PPCMachineScheduler.h.html#llvm::PPCPreRASchedStrategy" title='llvm::PPCPreRASchedStrategy' data-ref="llvm::PPCPreRASchedStrategy" data-ref-filename="llvm..PPCPreRASchedStrategy">PPCPreRASchedStrategy</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm21PPCPreRASchedStrategy12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_PNS_13SchedBoundaryE" title='llvm::PPCPreRASchedStrategy::tryCandidate' data-ref="_ZNK4llvm21PPCPreRASchedStrategy12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_PNS_13SchedBoundaryE" data-ref-filename="_ZNK4llvm21PPCPreRASchedStrategy12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_PNS_13SchedBoundaryE">tryCandidate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col2 decl" id="22Cand" title='Cand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="22Cand" data-ref-filename="22Cand">Cand</dfn>,</td></tr>
<tr><th id="50">50</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col3 decl" id="23TryCand" title='TryCand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</dfn>,</td></tr>
<tr><th id="51">51</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedBoundary" title='llvm::SchedBoundary' data-ref="llvm::SchedBoundary" data-ref-filename="llvm..SchedBoundary">SchedBoundary</a> *<dfn class="local col4 decl" id="24Zone" title='Zone' data-type='llvm::SchedBoundary *' data-ref="24Zone" data-ref-filename="24Zone">Zone</dfn>) <em>const</em> {</td></tr>
<tr><th id="52">52</th><td>  <i>// From GenericScheduler::tryCandidate</i></td></tr>
<tr><th id="53">53</th><td><i></i></td></tr>
<tr><th id="54">54</th><td><i>  // Initialize the candidate if needed.</i></td></tr>
<tr><th id="55">55</th><td>  <b>if</b> (!<a class="local col2 ref" href="#22Cand" title='Cand' data-ref="22Cand" data-ref-filename="22Cand">Cand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm20GenericSchedulerBase14SchedCandidate7isValidEv" title='llvm::GenericSchedulerBase::SchedCandidate::isValid' data-ref="_ZNK4llvm20GenericSchedulerBase14SchedCandidate7isValidEv" data-ref-filename="_ZNK4llvm20GenericSchedulerBase14SchedCandidate7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="56">56</th><td>    <a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..Reason">Reason</a> = <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::NodeOrder" title='llvm::GenericSchedulerBase::NodeOrder' data-ref="llvm::GenericSchedulerBase::NodeOrder" data-ref-filename="llvm..GenericSchedulerBase..NodeOrder">NodeOrder</a>;</td></tr>
<tr><th id="57">57</th><td>    <b>return</b>;</td></tr>
<tr><th id="58">58</th><td>  }</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>  <i>// Bias PhysReg Defs and copies to their uses and defined respectively.</i></td></tr>
<tr><th id="61">61</th><td>  <b>if</b> (<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryGreater' data-ref="_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" data-ref-filename="_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryGreater</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm11biasPhysRegEPKNS_5SUnitEb" title='llvm::biasPhysReg' data-ref="_ZN4llvm11biasPhysRegEPKNS_5SUnitEb" data-ref-filename="_ZN4llvm11biasPhysRegEPKNS_5SUnitEb">biasPhysReg</a>(<a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..SU">SU</a>, <a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::AtTop" title='llvm::GenericSchedulerBase::SchedCandidate::AtTop' data-ref="llvm::GenericSchedulerBase::SchedCandidate::AtTop" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..AtTop">AtTop</a>),</td></tr>
<tr><th id="62">62</th><td>                 <a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm11biasPhysRegEPKNS_5SUnitEb" title='llvm::biasPhysReg' data-ref="_ZN4llvm11biasPhysRegEPKNS_5SUnitEb" data-ref-filename="_ZN4llvm11biasPhysRegEPKNS_5SUnitEb">biasPhysReg</a>(<a class="local col2 ref" href="#22Cand" title='Cand' data-ref="22Cand" data-ref-filename="22Cand">Cand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..SU">SU</a>, <a class="local col2 ref" href="#22Cand" title='Cand' data-ref="22Cand" data-ref-filename="22Cand">Cand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::AtTop" title='llvm::GenericSchedulerBase::SchedCandidate::AtTop' data-ref="llvm::GenericSchedulerBase::SchedCandidate::AtTop" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..AtTop">AtTop</a>), <span class='refarg'><a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a></span>, <span class='refarg'><a class="local col2 ref" href="#22Cand" title='Cand' data-ref="22Cand" data-ref-filename="22Cand">Cand</a></span>, <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::PhysReg" title='llvm::GenericSchedulerBase::PhysReg' data-ref="llvm::GenericSchedulerBase::PhysReg" data-ref-filename="llvm..GenericSchedulerBase..PhysReg">PhysReg</a>))</td></tr>
<tr><th id="63">63</th><td>    <b>return</b>;</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>  <i>// Avoid exceeding the target's limit.</i></td></tr>
<tr><th id="66">66</th><td>  <b>if</b> (<a class="member field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG" data-ref-filename="llvm..GenericScheduler..DAG">DAG</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive18isTrackingPressureEv" title='llvm::ScheduleDAGMILive::isTrackingPressure' data-ref="_ZNK4llvm17ScheduleDAGMILive18isTrackingPressureEv" data-ref-filename="_ZNK4llvm17ScheduleDAGMILive18isTrackingPressureEv">isTrackingPressure</a>() &amp;&amp;</td></tr>
<tr><th id="67">67</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm11tryPressureERKNS_14PressureChangeES2_RNS_20GenericSchedulerBase14SchedCandidateES5_NS3_10CandReasonEPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::tryPressure' data-ref="_ZN4llvm11tryPressureERKNS_14PressureChangeES2_RNS_20GenericSchedulerBase14SchedCandidateES5_NS3_10CandReasonEPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm11tryPressureERKNS_14PressureChangeES2_RNS_20GenericSchedulerBase14SchedCandidateES5_NS3_10CandReasonEPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">tryPressure</a>(<a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..RPDelta">RPDelta</a>.<a class="ref field" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess" data-ref-filename="llvm..RegPressureDelta..Excess">Excess</a>, <a class="local col2 ref" href="#22Cand" title='Cand' data-ref="22Cand" data-ref-filename="22Cand">Cand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..RPDelta">RPDelta</a>.<a class="ref field" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::Excess" title='llvm::RegPressureDelta::Excess' data-ref="llvm::RegPressureDelta::Excess" data-ref-filename="llvm..RegPressureDelta..Excess">Excess</a>, <span class='refarg'><a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a></span>, <span class='refarg'><a class="local col2 ref" href="#22Cand" title='Cand' data-ref="22Cand" data-ref-filename="22Cand">Cand</a></span>,</td></tr>
<tr><th id="68">68</th><td>                  <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::RegExcess" title='llvm::GenericSchedulerBase::RegExcess' data-ref="llvm::GenericSchedulerBase::RegExcess" data-ref-filename="llvm..GenericSchedulerBase..RegExcess">RegExcess</a>, <a class="member field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::TRI" title='llvm::GenericSchedulerBase::TRI' data-ref="llvm::GenericSchedulerBase::TRI" data-ref-filename="llvm..GenericSchedulerBase..TRI">TRI</a>, <a class="member field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG" data-ref-filename="llvm..GenericScheduler..DAG">DAG</a>-&gt;<a class="ref field" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF" data-ref-filename="llvm..ScheduleDAG..MF">MF</a>))</td></tr>
<tr><th id="69">69</th><td>    <b>return</b>;</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <i>// Avoid increasing the max critical pressure in the scheduled region.</i></td></tr>
<tr><th id="72">72</th><td>  <b>if</b> (<a class="member field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG" data-ref-filename="llvm..GenericScheduler..DAG">DAG</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive18isTrackingPressureEv" title='llvm::ScheduleDAGMILive::isTrackingPressure' data-ref="_ZNK4llvm17ScheduleDAGMILive18isTrackingPressureEv" data-ref-filename="_ZNK4llvm17ScheduleDAGMILive18isTrackingPressureEv">isTrackingPressure</a>() &amp;&amp;</td></tr>
<tr><th id="73">73</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm11tryPressureERKNS_14PressureChangeES2_RNS_20GenericSchedulerBase14SchedCandidateES5_NS3_10CandReasonEPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::tryPressure' data-ref="_ZN4llvm11tryPressureERKNS_14PressureChangeES2_RNS_20GenericSchedulerBase14SchedCandidateES5_NS3_10CandReasonEPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm11tryPressureERKNS_14PressureChangeES2_RNS_20GenericSchedulerBase14SchedCandidateES5_NS3_10CandReasonEPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">tryPressure</a>(<a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..RPDelta">RPDelta</a>.<a class="ref field" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax" data-ref-filename="llvm..RegPressureDelta..CriticalMax">CriticalMax</a>, <a class="local col2 ref" href="#22Cand" title='Cand' data-ref="22Cand" data-ref-filename="22Cand">Cand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..RPDelta">RPDelta</a>.<a class="ref field" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CriticalMax" title='llvm::RegPressureDelta::CriticalMax' data-ref="llvm::RegPressureDelta::CriticalMax" data-ref-filename="llvm..RegPressureDelta..CriticalMax">CriticalMax</a>,</td></tr>
<tr><th id="74">74</th><td>                  <span class='refarg'><a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a></span>, <span class='refarg'><a class="local col2 ref" href="#22Cand" title='Cand' data-ref="22Cand" data-ref-filename="22Cand">Cand</a></span>, <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::RegCritical" title='llvm::GenericSchedulerBase::RegCritical' data-ref="llvm::GenericSchedulerBase::RegCritical" data-ref-filename="llvm..GenericSchedulerBase..RegCritical">RegCritical</a>, <a class="member field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::TRI" title='llvm::GenericSchedulerBase::TRI' data-ref="llvm::GenericSchedulerBase::TRI" data-ref-filename="llvm..GenericSchedulerBase..TRI">TRI</a>, <a class="member field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG" data-ref-filename="llvm..GenericScheduler..DAG">DAG</a>-&gt;<a class="ref field" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF" data-ref-filename="llvm..ScheduleDAG..MF">MF</a>))</td></tr>
<tr><th id="75">75</th><td>    <b>return</b>;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <i>// We only compare a subset of features when comparing nodes between</i></td></tr>
<tr><th id="78">78</th><td><i>  // Top and Bottom boundary. Some properties are simply incomparable, in many</i></td></tr>
<tr><th id="79">79</th><td><i>  // other instances we should only override the other boundary if something</i></td></tr>
<tr><th id="80">80</th><td><i>  // is a clear good pick on one boundary. Skip heuristics that are more</i></td></tr>
<tr><th id="81">81</th><td><i>  // "tie-breaking" in nature.</i></td></tr>
<tr><th id="82">82</th><td>  <em>bool</em> <dfn class="local col5 decl" id="25SameBoundary" title='SameBoundary' data-type='bool' data-ref="25SameBoundary" data-ref-filename="25SameBoundary">SameBoundary</dfn> = <a class="local col4 ref" href="#24Zone" title='Zone' data-ref="24Zone" data-ref-filename="24Zone">Zone</a> != <b>nullptr</b>;</td></tr>
<tr><th id="83">83</th><td>  <b>if</b> (<a class="local col5 ref" href="#25SameBoundary" title='SameBoundary' data-ref="25SameBoundary" data-ref-filename="25SameBoundary">SameBoundary</a>) {</td></tr>
<tr><th id="84">84</th><td>    <i>// For loops that are acyclic path limited, aggressively schedule for</i></td></tr>
<tr><th id="85">85</th><td><i>    // latency. Within an single cycle, whenever CurrMOps &gt; 0, allow normal</i></td></tr>
<tr><th id="86">86</th><td><i>    // heuristics to take precedence.</i></td></tr>
<tr><th id="87">87</th><td>    <b>if</b> (<a class="member field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem" data-ref-filename="llvm..GenericSchedulerBase..Rem">Rem</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::IsAcyclicLatencyLimited" title='llvm::SchedRemainder::IsAcyclicLatencyLimited' data-ref="llvm::SchedRemainder::IsAcyclicLatencyLimited" data-ref-filename="llvm..SchedRemainder..IsAcyclicLatencyLimited">IsAcyclicLatencyLimited</a> &amp;&amp; !<a class="local col4 ref" href="#24Zone" title='Zone' data-ref="24Zone" data-ref-filename="24Zone">Zone</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary11getCurrMOpsEv" title='llvm::SchedBoundary::getCurrMOps' data-ref="_ZNK4llvm13SchedBoundary11getCurrMOpsEv" data-ref-filename="_ZNK4llvm13SchedBoundary11getCurrMOpsEv">getCurrMOps</a>() &amp;&amp;</td></tr>
<tr><th id="88">88</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10tryLatencyERNS_20GenericSchedulerBase14SchedCandidateES2_RNS_13SchedBoundaryE" title='llvm::tryLatency' data-ref="_ZN4llvm10tryLatencyERNS_20GenericSchedulerBase14SchedCandidateES2_RNS_13SchedBoundaryE" data-ref-filename="_ZN4llvm10tryLatencyERNS_20GenericSchedulerBase14SchedCandidateES2_RNS_13SchedBoundaryE">tryLatency</a>(<span class='refarg'><a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a></span>, <span class='refarg'><a class="local col2 ref" href="#22Cand" title='Cand' data-ref="22Cand" data-ref-filename="22Cand">Cand</a></span>, <span class='refarg'>*<a class="local col4 ref" href="#24Zone" title='Zone' data-ref="24Zone" data-ref-filename="24Zone">Zone</a></span>))</td></tr>
<tr><th id="89">89</th><td>      <b>return</b>;</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>    <i>// Prioritize instructions that read unbuffered resources by stall cycles.</i></td></tr>
<tr><th id="92">92</th><td>    <b>if</b> (<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryLess' data-ref="_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" data-ref-filename="_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryLess</a>(<a class="local col4 ref" href="#24Zone" title='Zone' data-ref="24Zone" data-ref-filename="24Zone">Zone</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13SchedBoundary21getLatencyStallCyclesEPNS_5SUnitE" title='llvm::SchedBoundary::getLatencyStallCycles' data-ref="_ZN4llvm13SchedBoundary21getLatencyStallCyclesEPNS_5SUnitE" data-ref-filename="_ZN4llvm13SchedBoundary21getLatencyStallCyclesEPNS_5SUnitE">getLatencyStallCycles</a>(<a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..SU">SU</a>),</td></tr>
<tr><th id="93">93</th><td>                <a class="local col4 ref" href="#24Zone" title='Zone' data-ref="24Zone" data-ref-filename="24Zone">Zone</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13SchedBoundary21getLatencyStallCyclesEPNS_5SUnitE" title='llvm::SchedBoundary::getLatencyStallCycles' data-ref="_ZN4llvm13SchedBoundary21getLatencyStallCyclesEPNS_5SUnitE" data-ref-filename="_ZN4llvm13SchedBoundary21getLatencyStallCyclesEPNS_5SUnitE">getLatencyStallCycles</a>(<a class="local col2 ref" href="#22Cand" title='Cand' data-ref="22Cand" data-ref-filename="22Cand">Cand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..SU">SU</a>), <span class='refarg'><a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a></span>, <span class='refarg'><a class="local col2 ref" href="#22Cand" title='Cand' data-ref="22Cand" data-ref-filename="22Cand">Cand</a></span>, <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Stall" title='llvm::GenericSchedulerBase::Stall' data-ref="llvm::GenericSchedulerBase::Stall" data-ref-filename="llvm..GenericSchedulerBase..Stall">Stall</a>))</td></tr>
<tr><th id="94">94</th><td>      <b>return</b>;</td></tr>
<tr><th id="95">95</th><td>  }</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <i>// Keep clustered nodes together to encourage downstream peephole</i></td></tr>
<tr><th id="98">98</th><td><i>  // optimizations which may reduce resource requirements.</i></td></tr>
<tr><th id="99">99</th><td><i>  //</i></td></tr>
<tr><th id="100">100</th><td><i>  // This is a best effort to set things up for a post-RA pass. Optimizations</i></td></tr>
<tr><th id="101">101</th><td><i>  // like generating loads of multiple registers should ideally be done within</i></td></tr>
<tr><th id="102">102</th><td><i>  // the scheduler pass by combining the loads during DAG postprocessing.</i></td></tr>
<tr><th id="103">103</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit" data-ref-filename="llvm..SUnit">SUnit</a> *<dfn class="local col6 decl" id="26CandNextClusterSU" title='CandNextClusterSU' data-type='const llvm::SUnit *' data-ref="26CandNextClusterSU" data-ref-filename="26CandNextClusterSU">CandNextClusterSU</dfn> =</td></tr>
<tr><th id="104">104</th><td>      <a class="local col2 ref" href="#22Cand" title='Cand' data-ref="22Cand" data-ref-filename="22Cand">Cand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::AtTop" title='llvm::GenericSchedulerBase::SchedCandidate::AtTop' data-ref="llvm::GenericSchedulerBase::SchedCandidate::AtTop" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..AtTop">AtTop</a> ? <a class="member field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG" data-ref-filename="llvm..GenericScheduler..DAG">DAG</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI18getNextClusterSuccEv" title='llvm::ScheduleDAGMI::getNextClusterSucc' data-ref="_ZNK4llvm13ScheduleDAGMI18getNextClusterSuccEv" data-ref-filename="_ZNK4llvm13ScheduleDAGMI18getNextClusterSuccEv">getNextClusterSucc</a>() : <a class="member field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG" data-ref-filename="llvm..GenericScheduler..DAG">DAG</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI18getNextClusterPredEv" title='llvm::ScheduleDAGMI::getNextClusterPred' data-ref="_ZNK4llvm13ScheduleDAGMI18getNextClusterPredEv" data-ref-filename="_ZNK4llvm13ScheduleDAGMI18getNextClusterPredEv">getNextClusterPred</a>();</td></tr>
<tr><th id="105">105</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit" data-ref-filename="llvm..SUnit">SUnit</a> *<dfn class="local col7 decl" id="27TryCandNextClusterSU" title='TryCandNextClusterSU' data-type='const llvm::SUnit *' data-ref="27TryCandNextClusterSU" data-ref-filename="27TryCandNextClusterSU">TryCandNextClusterSU</dfn> =</td></tr>
<tr><th id="106">106</th><td>      <a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::AtTop" title='llvm::GenericSchedulerBase::SchedCandidate::AtTop' data-ref="llvm::GenericSchedulerBase::SchedCandidate::AtTop" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..AtTop">AtTop</a> ? <a class="member field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG" data-ref-filename="llvm..GenericScheduler..DAG">DAG</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI18getNextClusterSuccEv" title='llvm::ScheduleDAGMI::getNextClusterSucc' data-ref="_ZNK4llvm13ScheduleDAGMI18getNextClusterSuccEv" data-ref-filename="_ZNK4llvm13ScheduleDAGMI18getNextClusterSuccEv">getNextClusterSucc</a>() : <a class="member field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG" data-ref-filename="llvm..GenericScheduler..DAG">DAG</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI18getNextClusterPredEv" title='llvm::ScheduleDAGMI::getNextClusterPred' data-ref="_ZNK4llvm13ScheduleDAGMI18getNextClusterPredEv" data-ref-filename="_ZNK4llvm13ScheduleDAGMI18getNextClusterPredEv">getNextClusterPred</a>();</td></tr>
<tr><th id="107">107</th><td>  <b>if</b> (<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryGreater' data-ref="_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" data-ref-filename="_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryGreater</a>(<a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..SU">SU</a> == <a class="local col7 ref" href="#27TryCandNextClusterSU" title='TryCandNextClusterSU' data-ref="27TryCandNextClusterSU" data-ref-filename="27TryCandNextClusterSU">TryCandNextClusterSU</a>,</td></tr>
<tr><th id="108">108</th><td>                 <a class="local col2 ref" href="#22Cand" title='Cand' data-ref="22Cand" data-ref-filename="22Cand">Cand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..SU">SU</a> == <a class="local col6 ref" href="#26CandNextClusterSU" title='CandNextClusterSU' data-ref="26CandNextClusterSU" data-ref-filename="26CandNextClusterSU">CandNextClusterSU</a>, <span class='refarg'><a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a></span>, <span class='refarg'><a class="local col2 ref" href="#22Cand" title='Cand' data-ref="22Cand" data-ref-filename="22Cand">Cand</a></span>, <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Cluster" title='llvm::GenericSchedulerBase::Cluster' data-ref="llvm::GenericSchedulerBase::Cluster" data-ref-filename="llvm..GenericSchedulerBase..Cluster">Cluster</a>))</td></tr>
<tr><th id="109">109</th><td>    <b>return</b>;</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>  <b>if</b> (<a class="local col5 ref" href="#25SameBoundary" title='SameBoundary' data-ref="25SameBoundary" data-ref-filename="25SameBoundary">SameBoundary</a>) {</td></tr>
<tr><th id="112">112</th><td>    <i>// Weak edges are for clustering and other constraints.</i></td></tr>
<tr><th id="113">113</th><td>    <b>if</b> (<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryLess' data-ref="_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" data-ref-filename="_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryLess</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm11getWeakLeftEPKNS_5SUnitEb" title='llvm::getWeakLeft' data-ref="_ZN4llvm11getWeakLeftEPKNS_5SUnitEb" data-ref-filename="_ZN4llvm11getWeakLeftEPKNS_5SUnitEb">getWeakLeft</a>(<a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..SU">SU</a>, <a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::AtTop" title='llvm::GenericSchedulerBase::SchedCandidate::AtTop' data-ref="llvm::GenericSchedulerBase::SchedCandidate::AtTop" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..AtTop">AtTop</a>),</td></tr>
<tr><th id="114">114</th><td>                <a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm11getWeakLeftEPKNS_5SUnitEb" title='llvm::getWeakLeft' data-ref="_ZN4llvm11getWeakLeftEPKNS_5SUnitEb" data-ref-filename="_ZN4llvm11getWeakLeftEPKNS_5SUnitEb">getWeakLeft</a>(<a class="local col2 ref" href="#22Cand" title='Cand' data-ref="22Cand" data-ref-filename="22Cand">Cand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..SU">SU</a>, <a class="local col2 ref" href="#22Cand" title='Cand' data-ref="22Cand" data-ref-filename="22Cand">Cand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::AtTop" title='llvm::GenericSchedulerBase::SchedCandidate::AtTop' data-ref="llvm::GenericSchedulerBase::SchedCandidate::AtTop" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..AtTop">AtTop</a>), <span class='refarg'><a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a></span>, <span class='refarg'><a class="local col2 ref" href="#22Cand" title='Cand' data-ref="22Cand" data-ref-filename="22Cand">Cand</a></span>, <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Weak" title='llvm::GenericSchedulerBase::Weak' data-ref="llvm::GenericSchedulerBase::Weak" data-ref-filename="llvm..GenericSchedulerBase..Weak">Weak</a>))</td></tr>
<tr><th id="115">115</th><td>      <b>return</b>;</td></tr>
<tr><th id="116">116</th><td>  }</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <i>// Avoid increasing the max pressure of the entire region.</i></td></tr>
<tr><th id="119">119</th><td>  <b>if</b> (<a class="member field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG" data-ref-filename="llvm..GenericScheduler..DAG">DAG</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm17ScheduleDAGMILive18isTrackingPressureEv" title='llvm::ScheduleDAGMILive::isTrackingPressure' data-ref="_ZNK4llvm17ScheduleDAGMILive18isTrackingPressureEv" data-ref-filename="_ZNK4llvm17ScheduleDAGMILive18isTrackingPressureEv">isTrackingPressure</a>() &amp;&amp;</td></tr>
<tr><th id="120">120</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm11tryPressureERKNS_14PressureChangeES2_RNS_20GenericSchedulerBase14SchedCandidateES5_NS3_10CandReasonEPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::tryPressure' data-ref="_ZN4llvm11tryPressureERKNS_14PressureChangeES2_RNS_20GenericSchedulerBase14SchedCandidateES5_NS3_10CandReasonEPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm11tryPressureERKNS_14PressureChangeES2_RNS_20GenericSchedulerBase14SchedCandidateES5_NS3_10CandReasonEPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">tryPressure</a>(<a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..RPDelta">RPDelta</a>.<a class="ref field" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CurrentMax" title='llvm::RegPressureDelta::CurrentMax' data-ref="llvm::RegPressureDelta::CurrentMax" data-ref-filename="llvm..RegPressureDelta..CurrentMax">CurrentMax</a>, <a class="local col2 ref" href="#22Cand" title='Cand' data-ref="22Cand" data-ref-filename="22Cand">Cand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::RPDelta" title='llvm::GenericSchedulerBase::SchedCandidate::RPDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::RPDelta" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..RPDelta">RPDelta</a>.<a class="ref field" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureDelta::CurrentMax" title='llvm::RegPressureDelta::CurrentMax' data-ref="llvm::RegPressureDelta::CurrentMax" data-ref-filename="llvm..RegPressureDelta..CurrentMax">CurrentMax</a>, <span class='refarg'><a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a></span>,</td></tr>
<tr><th id="121">121</th><td>                  <span class='refarg'><a class="local col2 ref" href="#22Cand" title='Cand' data-ref="22Cand" data-ref-filename="22Cand">Cand</a></span>, <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::RegMax" title='llvm::GenericSchedulerBase::RegMax' data-ref="llvm::GenericSchedulerBase::RegMax" data-ref-filename="llvm..GenericSchedulerBase..RegMax">RegMax</a>, <a class="member field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::TRI" title='llvm::GenericSchedulerBase::TRI' data-ref="llvm::GenericSchedulerBase::TRI" data-ref-filename="llvm..GenericSchedulerBase..TRI">TRI</a>, <a class="member field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG" data-ref-filename="llvm..GenericScheduler..DAG">DAG</a>-&gt;<a class="ref field" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF" data-ref-filename="llvm..ScheduleDAG..MF">MF</a>))</td></tr>
<tr><th id="122">122</th><td>    <b>return</b>;</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>  <b>if</b> (<a class="local col5 ref" href="#25SameBoundary" title='SameBoundary' data-ref="25SameBoundary" data-ref-filename="25SameBoundary">SameBoundary</a>) {</td></tr>
<tr><th id="125">125</th><td>    <i>// Avoid critical resource consumption and balance the schedule.</i></td></tr>
<tr><th id="126">126</th><td>    <a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20GenericSchedulerBase14SchedCandidate17initResourceDeltaEPKNS_13ScheduleDAGMIEPKNS_16TargetSchedModelE" title='llvm::GenericSchedulerBase::SchedCandidate::initResourceDelta' data-ref="_ZN4llvm20GenericSchedulerBase14SchedCandidate17initResourceDeltaEPKNS_13ScheduleDAGMIEPKNS_16TargetSchedModelE" data-ref-filename="_ZN4llvm20GenericSchedulerBase14SchedCandidate17initResourceDeltaEPKNS_13ScheduleDAGMIEPKNS_16TargetSchedModelE">initResourceDelta</a>(<a class="member field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::DAG" title='llvm::GenericScheduler::DAG' data-ref="llvm::GenericScheduler::DAG" data-ref-filename="llvm..GenericScheduler..DAG">DAG</a>, <a class="member field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedModel" title='llvm::GenericSchedulerBase::SchedModel' data-ref="llvm::GenericSchedulerBase::SchedModel" data-ref-filename="llvm..GenericSchedulerBase..SchedModel">SchedModel</a>);</td></tr>
<tr><th id="127">127</th><td>    <b>if</b> (<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryLess' data-ref="_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" data-ref-filename="_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryLess</a>(<a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::ResDelta" title='llvm::GenericSchedulerBase::SchedCandidate::ResDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::ResDelta" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..ResDelta">ResDelta</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedResourceDelta::CritResources" title='llvm::GenericSchedulerBase::SchedResourceDelta::CritResources' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta::CritResources" data-ref-filename="llvm..GenericSchedulerBase..SchedResourceDelta..CritResources">CritResources</a>, <a class="local col2 ref" href="#22Cand" title='Cand' data-ref="22Cand" data-ref-filename="22Cand">Cand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::ResDelta" title='llvm::GenericSchedulerBase::SchedCandidate::ResDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::ResDelta" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..ResDelta">ResDelta</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedResourceDelta::CritResources" title='llvm::GenericSchedulerBase::SchedResourceDelta::CritResources' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta::CritResources" data-ref-filename="llvm..GenericSchedulerBase..SchedResourceDelta..CritResources">CritResources</a>,</td></tr>
<tr><th id="128">128</th><td>                <span class='refarg'><a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a></span>, <span class='refarg'><a class="local col2 ref" href="#22Cand" title='Cand' data-ref="22Cand" data-ref-filename="22Cand">Cand</a></span>, <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::ResourceReduce" title='llvm::GenericSchedulerBase::ResourceReduce' data-ref="llvm::GenericSchedulerBase::ResourceReduce" data-ref-filename="llvm..GenericSchedulerBase..ResourceReduce">ResourceReduce</a>))</td></tr>
<tr><th id="129">129</th><td>      <b>return</b>;</td></tr>
<tr><th id="130">130</th><td>    <b>if</b> (<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryGreater' data-ref="_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" data-ref-filename="_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryGreater</a>(<a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::ResDelta" title='llvm::GenericSchedulerBase::SchedCandidate::ResDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::ResDelta" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..ResDelta">ResDelta</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources" title='llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources" data-ref-filename="llvm..GenericSchedulerBase..SchedResourceDelta..DemandedResources">DemandedResources</a>,</td></tr>
<tr><th id="131">131</th><td>                   <a class="local col2 ref" href="#22Cand" title='Cand' data-ref="22Cand" data-ref-filename="22Cand">Cand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::ResDelta" title='llvm::GenericSchedulerBase::SchedCandidate::ResDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::ResDelta" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..ResDelta">ResDelta</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources" title='llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources" data-ref-filename="llvm..GenericSchedulerBase..SchedResourceDelta..DemandedResources">DemandedResources</a>, <span class='refarg'><a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a></span>, <span class='refarg'><a class="local col2 ref" href="#22Cand" title='Cand' data-ref="22Cand" data-ref-filename="22Cand">Cand</a></span>,</td></tr>
<tr><th id="132">132</th><td>                   <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::ResourceDemand" title='llvm::GenericSchedulerBase::ResourceDemand' data-ref="llvm::GenericSchedulerBase::ResourceDemand" data-ref-filename="llvm..GenericSchedulerBase..ResourceDemand">ResourceDemand</a>))</td></tr>
<tr><th id="133">133</th><td>      <b>return</b>;</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>    <i>// Avoid serializing long latency dependence chains.</i></td></tr>
<tr><th id="136">136</th><td><i>    // For acyclic path limited loops, latency was already checked above.</i></td></tr>
<tr><th id="137">137</th><td>    <b>if</b> (!<a class="member field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericScheduler::RegionPolicy" title='llvm::GenericScheduler::RegionPolicy' data-ref="llvm::GenericScheduler::RegionPolicy" data-ref-filename="llvm..GenericScheduler..RegionPolicy">RegionPolicy</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedPolicy::DisableLatencyHeuristic" title='llvm::MachineSchedPolicy::DisableLatencyHeuristic' data-ref="llvm::MachineSchedPolicy::DisableLatencyHeuristic" data-ref-filename="llvm..MachineSchedPolicy..DisableLatencyHeuristic">DisableLatencyHeuristic</a> &amp;&amp; <a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Policy" title='llvm::GenericSchedulerBase::SchedCandidate::Policy' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Policy" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..Policy">Policy</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy::ReduceLatency" title='llvm::GenericSchedulerBase::CandPolicy::ReduceLatency' data-ref="llvm::GenericSchedulerBase::CandPolicy::ReduceLatency" data-ref-filename="llvm..GenericSchedulerBase..CandPolicy..ReduceLatency">ReduceLatency</a> &amp;&amp;</td></tr>
<tr><th id="138">138</th><td>        !<a class="member field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Rem" title='llvm::GenericSchedulerBase::Rem' data-ref="llvm::GenericSchedulerBase::Rem" data-ref-filename="llvm..GenericSchedulerBase..Rem">Rem</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::SchedRemainder::IsAcyclicLatencyLimited" title='llvm::SchedRemainder::IsAcyclicLatencyLimited' data-ref="llvm::SchedRemainder::IsAcyclicLatencyLimited" data-ref-filename="llvm..SchedRemainder..IsAcyclicLatencyLimited">IsAcyclicLatencyLimited</a> &amp;&amp; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10tryLatencyERNS_20GenericSchedulerBase14SchedCandidateES2_RNS_13SchedBoundaryE" title='llvm::tryLatency' data-ref="_ZN4llvm10tryLatencyERNS_20GenericSchedulerBase14SchedCandidateES2_RNS_13SchedBoundaryE" data-ref-filename="_ZN4llvm10tryLatencyERNS_20GenericSchedulerBase14SchedCandidateES2_RNS_13SchedBoundaryE">tryLatency</a>(<span class='refarg'><a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a></span>, <span class='refarg'><a class="local col2 ref" href="#22Cand" title='Cand' data-ref="22Cand" data-ref-filename="22Cand">Cand</a></span>, <span class='refarg'>*<a class="local col4 ref" href="#24Zone" title='Zone' data-ref="24Zone" data-ref-filename="24Zone">Zone</a></span>))</td></tr>
<tr><th id="139">139</th><td>      <b>return</b>;</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>    <i>// Fall through to original instruction order.</i></td></tr>
<tr><th id="142">142</th><td>    <b>if</b> ((<a class="local col4 ref" href="#24Zone" title='Zone' data-ref="24Zone" data-ref-filename="24Zone">Zone</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary5isTopEv" title='llvm::SchedBoundary::isTop' data-ref="_ZNK4llvm13SchedBoundary5isTopEv" data-ref-filename="_ZNK4llvm13SchedBoundary5isTopEv">isTop</a>() &amp;&amp; <a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..SU">SU</a>-&gt;<a class="ref field" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum" data-ref-filename="llvm..SUnit..NodeNum">NodeNum</a> &lt; <a class="local col2 ref" href="#22Cand" title='Cand' data-ref="22Cand" data-ref-filename="22Cand">Cand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..SU">SU</a>-&gt;<a class="ref field" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum" data-ref-filename="llvm..SUnit..NodeNum">NodeNum</a>) ||</td></tr>
<tr><th id="143">143</th><td>        (!<a class="local col4 ref" href="#24Zone" title='Zone' data-ref="24Zone" data-ref-filename="24Zone">Zone</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13SchedBoundary5isTopEv" title='llvm::SchedBoundary::isTop' data-ref="_ZNK4llvm13SchedBoundary5isTopEv" data-ref-filename="_ZNK4llvm13SchedBoundary5isTopEv">isTop</a>() &amp;&amp; <a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..SU">SU</a>-&gt;<a class="ref field" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum" data-ref-filename="llvm..SUnit..NodeNum">NodeNum</a> &gt; <a class="local col2 ref" href="#22Cand" title='Cand' data-ref="22Cand" data-ref-filename="22Cand">Cand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..SU">SU</a>-&gt;<a class="ref field" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum" data-ref-filename="llvm..SUnit..NodeNum">NodeNum</a>)) {</td></tr>
<tr><th id="144">144</th><td>      <a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..Reason">Reason</a> = <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::NodeOrder" title='llvm::GenericSchedulerBase::NodeOrder' data-ref="llvm::GenericSchedulerBase::NodeOrder" data-ref-filename="llvm..GenericSchedulerBase..NodeOrder">NodeOrder</a>;</td></tr>
<tr><th id="145">145</th><td>    }</td></tr>
<tr><th id="146">146</th><td>  }</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <i>// GenericScheduler::tryCandidate end</i></td></tr>
<tr><th id="149">149</th><td><i></i></td></tr>
<tr><th id="150">150</th><td><i>  // Add powerpc specific heuristic only when TryCand isn't selected or</i></td></tr>
<tr><th id="151">151</th><td><i>  // selected as node order.</i></td></tr>
<tr><th id="152">152</th><td>  <b>if</b> (<a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..Reason">Reason</a> != <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::NodeOrder" title='llvm::GenericSchedulerBase::NodeOrder' data-ref="llvm::GenericSchedulerBase::NodeOrder" data-ref-filename="llvm..GenericSchedulerBase..NodeOrder">NodeOrder</a> &amp;&amp; <a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..Reason">Reason</a> != <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::NoCand" title='llvm::GenericSchedulerBase::NoCand' data-ref="llvm::GenericSchedulerBase::NoCand" data-ref-filename="llvm..GenericSchedulerBase..NoCand">NoCand</a>)</td></tr>
<tr><th id="153">153</th><td>    <b>return</b>;</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <i>// There are some benefits to schedule the ADDI before the load to hide the</i></td></tr>
<tr><th id="156">156</th><td><i>  // latency, as RA may create a true dependency between the load and addi.</i></td></tr>
<tr><th id="157">157</th><td>  <b>if</b> (<a class="local col5 ref" href="#25SameBoundary" title='SameBoundary' data-ref="25SameBoundary" data-ref-filename="25SameBoundary">SameBoundary</a>) {</td></tr>
<tr><th id="158">158</th><td>    <b>if</b> (<a class="member fn" href="#_ZNK4llvm21PPCPreRASchedStrategy21biasAddiLoadCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_RNS_13SchedBoundaryE" title='llvm::PPCPreRASchedStrategy::biasAddiLoadCandidate' data-ref="_ZNK4llvm21PPCPreRASchedStrategy21biasAddiLoadCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_RNS_13SchedBoundaryE" data-ref-filename="_ZNK4llvm21PPCPreRASchedStrategy21biasAddiLoadCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_RNS_13SchedBoundaryE">biasAddiLoadCandidate</a>(<span class='refarg'><a class="local col2 ref" href="#22Cand" title='Cand' data-ref="22Cand" data-ref-filename="22Cand">Cand</a></span>, <span class='refarg'><a class="local col3 ref" href="#23TryCand" title='TryCand' data-ref="23TryCand" data-ref-filename="23TryCand">TryCand</a></span>, <span class='refarg'>*<a class="local col4 ref" href="#24Zone" title='Zone' data-ref="24Zone" data-ref-filename="24Zone">Zone</a></span>))</td></tr>
<tr><th id="159">159</th><td>      <b>return</b>;</td></tr>
<tr><th id="160">160</th><td>  }</td></tr>
<tr><th id="161">161</th><td>}</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><em>bool</em> <a class="type" href="PPCMachineScheduler.h.html#llvm::PPCPostRASchedStrategy" title='llvm::PPCPostRASchedStrategy' data-ref="llvm::PPCPostRASchedStrategy" data-ref-filename="llvm..PPCPostRASchedStrategy">PPCPostRASchedStrategy</a>::<dfn class="decl def fn" id="_ZNK4llvm22PPCPostRASchedStrategy17biasAddiCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_" title='llvm::PPCPostRASchedStrategy::biasAddiCandidate' data-ref="_ZNK4llvm22PPCPostRASchedStrategy17biasAddiCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_" data-ref-filename="_ZNK4llvm22PPCPostRASchedStrategy17biasAddiCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_">biasAddiCandidate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col8 decl" id="28Cand" title='Cand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="28Cand" data-ref-filename="28Cand">Cand</dfn>,</td></tr>
<tr><th id="164">164</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col9 decl" id="29TryCand" title='TryCand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="29TryCand" data-ref-filename="29TryCand">TryCand</dfn>) <em>const</em> {</td></tr>
<tr><th id="165">165</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableAddiHeuristic" title='EnableAddiHeuristic' data-use='m' data-ref="EnableAddiHeuristic" data-ref-filename="EnableAddiHeuristic">EnableAddiHeuristic</a>)</td></tr>
<tr><th id="166">166</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL11isADDIInstrRKN4llvm20GenericSchedulerBase14SchedCandidateE" title='isADDIInstr' data-use='c' data-ref="_ZL11isADDIInstrRKN4llvm20GenericSchedulerBase14SchedCandidateE" data-ref-filename="_ZL11isADDIInstrRKN4llvm20GenericSchedulerBase14SchedCandidateE">isADDIInstr</a>(<a class="local col9 ref" href="#29TryCand" title='TryCand' data-ref="29TryCand" data-ref-filename="29TryCand">TryCand</a>) &amp;&amp; !<a class="tu ref fn" href="#_ZL11isADDIInstrRKN4llvm20GenericSchedulerBase14SchedCandidateE" title='isADDIInstr' data-use='c' data-ref="_ZL11isADDIInstrRKN4llvm20GenericSchedulerBase14SchedCandidateE" data-ref-filename="_ZL11isADDIInstrRKN4llvm20GenericSchedulerBase14SchedCandidateE">isADDIInstr</a>(<a class="local col8 ref" href="#28Cand" title='Cand' data-ref="28Cand" data-ref-filename="28Cand">Cand</a>)) {</td></tr>
<tr><th id="169">169</th><td>    <a class="local col9 ref" href="#29TryCand" title='TryCand' data-ref="29TryCand" data-ref-filename="29TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..Reason">Reason</a> = <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Stall" title='llvm::GenericSchedulerBase::Stall' data-ref="llvm::GenericSchedulerBase::Stall" data-ref-filename="llvm..GenericSchedulerBase..Stall">Stall</a>;</td></tr>
<tr><th id="170">170</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="171">171</th><td>  }</td></tr>
<tr><th id="172">172</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="173">173</th><td>}</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><em>void</em> <a class="type" href="PPCMachineScheduler.h.html#llvm::PPCPostRASchedStrategy" title='llvm::PPCPostRASchedStrategy' data-ref="llvm::PPCPostRASchedStrategy" data-ref-filename="llvm..PPCPostRASchedStrategy">PPCPostRASchedStrategy</a>::<dfn class="virtual decl def fn" id="_ZN4llvm22PPCPostRASchedStrategy12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_" title='llvm::PPCPostRASchedStrategy::tryCandidate' data-ref="_ZN4llvm22PPCPostRASchedStrategy12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_" data-ref-filename="_ZN4llvm22PPCPostRASchedStrategy12tryCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_">tryCandidate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col0 decl" id="30Cand" title='Cand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="30Cand" data-ref-filename="30Cand">Cand</dfn>,</td></tr>
<tr><th id="176">176</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate" title='llvm::GenericSchedulerBase::SchedCandidate' data-ref="llvm::GenericSchedulerBase::SchedCandidate" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate">SchedCandidate</a> &amp;<dfn class="local col1 decl" id="31TryCand" title='TryCand' data-type='llvm::GenericSchedulerBase::SchedCandidate &amp;' data-ref="31TryCand" data-ref-filename="31TryCand">TryCand</dfn>) {</td></tr>
<tr><th id="177">177</th><td>  <i>// From PostGenericScheduler::tryCandidate</i></td></tr>
<tr><th id="178">178</th><td><i></i></td></tr>
<tr><th id="179">179</th><td><i>  // Initialize the candidate if needed.</i></td></tr>
<tr><th id="180">180</th><td>  <b>if</b> (!<a class="local col0 ref" href="#30Cand" title='Cand' data-ref="30Cand" data-ref-filename="30Cand">Cand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm20GenericSchedulerBase14SchedCandidate7isValidEv" title='llvm::GenericSchedulerBase::SchedCandidate::isValid' data-ref="_ZNK4llvm20GenericSchedulerBase14SchedCandidate7isValidEv" data-ref-filename="_ZNK4llvm20GenericSchedulerBase14SchedCandidate7isValidEv">isValid</a>()) {</td></tr>
<tr><th id="181">181</th><td>    <a class="local col1 ref" href="#31TryCand" title='TryCand' data-ref="31TryCand" data-ref-filename="31TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..Reason">Reason</a> = <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::NodeOrder" title='llvm::GenericSchedulerBase::NodeOrder' data-ref="llvm::GenericSchedulerBase::NodeOrder" data-ref-filename="llvm..GenericSchedulerBase..NodeOrder">NodeOrder</a>;</td></tr>
<tr><th id="182">182</th><td>    <b>return</b>;</td></tr>
<tr><th id="183">183</th><td>  }</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>  <i>// Prioritize instructions that read unbuffered resources by stall cycles.</i></td></tr>
<tr><th id="186">186</th><td>  <b>if</b> (<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryLess' data-ref="_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" data-ref-filename="_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryLess</a>(<a class="member field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::Top" title='llvm::PostGenericScheduler::Top' data-ref="llvm::PostGenericScheduler::Top" data-ref-filename="llvm..PostGenericScheduler..Top">Top</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13SchedBoundary21getLatencyStallCyclesEPNS_5SUnitE" title='llvm::SchedBoundary::getLatencyStallCycles' data-ref="_ZN4llvm13SchedBoundary21getLatencyStallCyclesEPNS_5SUnitE" data-ref-filename="_ZN4llvm13SchedBoundary21getLatencyStallCyclesEPNS_5SUnitE">getLatencyStallCycles</a>(<a class="local col1 ref" href="#31TryCand" title='TryCand' data-ref="31TryCand" data-ref-filename="31TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..SU">SU</a>),</td></tr>
<tr><th id="187">187</th><td>              <a class="member field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::Top" title='llvm::PostGenericScheduler::Top' data-ref="llvm::PostGenericScheduler::Top" data-ref-filename="llvm..PostGenericScheduler..Top">Top</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm13SchedBoundary21getLatencyStallCyclesEPNS_5SUnitE" title='llvm::SchedBoundary::getLatencyStallCycles' data-ref="_ZN4llvm13SchedBoundary21getLatencyStallCyclesEPNS_5SUnitE" data-ref-filename="_ZN4llvm13SchedBoundary21getLatencyStallCyclesEPNS_5SUnitE">getLatencyStallCycles</a>(<a class="local col0 ref" href="#30Cand" title='Cand' data-ref="30Cand" data-ref-filename="30Cand">Cand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..SU">SU</a>), <span class='refarg'><a class="local col1 ref" href="#31TryCand" title='TryCand' data-ref="31TryCand" data-ref-filename="31TryCand">TryCand</a></span>, <span class='refarg'><a class="local col0 ref" href="#30Cand" title='Cand' data-ref="30Cand" data-ref-filename="30Cand">Cand</a></span>, <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Stall" title='llvm::GenericSchedulerBase::Stall' data-ref="llvm::GenericSchedulerBase::Stall" data-ref-filename="llvm..GenericSchedulerBase..Stall">Stall</a>))</td></tr>
<tr><th id="188">188</th><td>    <b>return</b>;</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>  <i>// Keep clustered nodes together.</i></td></tr>
<tr><th id="191">191</th><td>  <b>if</b> (<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryGreater' data-ref="_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" data-ref-filename="_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryGreater</a>(<a class="local col1 ref" href="#31TryCand" title='TryCand' data-ref="31TryCand" data-ref-filename="31TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..SU">SU</a> == <a class="member field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::DAG" title='llvm::PostGenericScheduler::DAG' data-ref="llvm::PostGenericScheduler::DAG" data-ref-filename="llvm..PostGenericScheduler..DAG">DAG</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI18getNextClusterSuccEv" title='llvm::ScheduleDAGMI::getNextClusterSucc' data-ref="_ZNK4llvm13ScheduleDAGMI18getNextClusterSuccEv" data-ref-filename="_ZNK4llvm13ScheduleDAGMI18getNextClusterSuccEv">getNextClusterSucc</a>(),</td></tr>
<tr><th id="192">192</th><td>                 <a class="local col0 ref" href="#30Cand" title='Cand' data-ref="30Cand" data-ref-filename="30Cand">Cand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..SU">SU</a> == <a class="member field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::DAG" title='llvm::PostGenericScheduler::DAG' data-ref="llvm::PostGenericScheduler::DAG" data-ref-filename="llvm..PostGenericScheduler..DAG">DAG</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZNK4llvm13ScheduleDAGMI18getNextClusterSuccEv" title='llvm::ScheduleDAGMI::getNextClusterSucc' data-ref="_ZNK4llvm13ScheduleDAGMI18getNextClusterSuccEv" data-ref-filename="_ZNK4llvm13ScheduleDAGMI18getNextClusterSuccEv">getNextClusterSucc</a>(), <span class='refarg'><a class="local col1 ref" href="#31TryCand" title='TryCand' data-ref="31TryCand" data-ref-filename="31TryCand">TryCand</a></span>, <span class='refarg'><a class="local col0 ref" href="#30Cand" title='Cand' data-ref="30Cand" data-ref-filename="30Cand">Cand</a></span>, <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::Cluster" title='llvm::GenericSchedulerBase::Cluster' data-ref="llvm::GenericSchedulerBase::Cluster" data-ref-filename="llvm..GenericSchedulerBase..Cluster">Cluster</a>))</td></tr>
<tr><th id="193">193</th><td>    <b>return</b>;</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>  <i>// Avoid critical resource consumption and balance the schedule.</i></td></tr>
<tr><th id="196">196</th><td>  <b>if</b> (<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryLess' data-ref="_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" data-ref-filename="_ZN4llvm7tryLessEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryLess</a>(<a class="local col1 ref" href="#31TryCand" title='TryCand' data-ref="31TryCand" data-ref-filename="31TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::ResDelta" title='llvm::GenericSchedulerBase::SchedCandidate::ResDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::ResDelta" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..ResDelta">ResDelta</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedResourceDelta::CritResources" title='llvm::GenericSchedulerBase::SchedResourceDelta::CritResources' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta::CritResources" data-ref-filename="llvm..GenericSchedulerBase..SchedResourceDelta..CritResources">CritResources</a>, <a class="local col0 ref" href="#30Cand" title='Cand' data-ref="30Cand" data-ref-filename="30Cand">Cand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::ResDelta" title='llvm::GenericSchedulerBase::SchedCandidate::ResDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::ResDelta" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..ResDelta">ResDelta</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedResourceDelta::CritResources" title='llvm::GenericSchedulerBase::SchedResourceDelta::CritResources' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta::CritResources" data-ref-filename="llvm..GenericSchedulerBase..SchedResourceDelta..CritResources">CritResources</a>,</td></tr>
<tr><th id="197">197</th><td>              <span class='refarg'><a class="local col1 ref" href="#31TryCand" title='TryCand' data-ref="31TryCand" data-ref-filename="31TryCand">TryCand</a></span>, <span class='refarg'><a class="local col0 ref" href="#30Cand" title='Cand' data-ref="30Cand" data-ref-filename="30Cand">Cand</a></span>, <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::ResourceReduce" title='llvm::GenericSchedulerBase::ResourceReduce' data-ref="llvm::GenericSchedulerBase::ResourceReduce" data-ref-filename="llvm..GenericSchedulerBase..ResourceReduce">ResourceReduce</a>))</td></tr>
<tr><th id="198">198</th><td>    <b>return</b>;</td></tr>
<tr><th id="199">199</th><td>  <b>if</b> (<a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" title='llvm::tryGreater' data-ref="_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE" data-ref-filename="_ZN4llvm10tryGreaterEiiRNS_20GenericSchedulerBase14SchedCandidateES2_NS0_10CandReasonE">tryGreater</a>(<a class="local col1 ref" href="#31TryCand" title='TryCand' data-ref="31TryCand" data-ref-filename="31TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::ResDelta" title='llvm::GenericSchedulerBase::SchedCandidate::ResDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::ResDelta" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..ResDelta">ResDelta</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources" title='llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources" data-ref-filename="llvm..GenericSchedulerBase..SchedResourceDelta..DemandedResources">DemandedResources</a>,</td></tr>
<tr><th id="200">200</th><td>                 <a class="local col0 ref" href="#30Cand" title='Cand' data-ref="30Cand" data-ref-filename="30Cand">Cand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::ResDelta" title='llvm::GenericSchedulerBase::SchedCandidate::ResDelta' data-ref="llvm::GenericSchedulerBase::SchedCandidate::ResDelta" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..ResDelta">ResDelta</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources" title='llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources' data-ref="llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources" data-ref-filename="llvm..GenericSchedulerBase..SchedResourceDelta..DemandedResources">DemandedResources</a>, <span class='refarg'><a class="local col1 ref" href="#31TryCand" title='TryCand' data-ref="31TryCand" data-ref-filename="31TryCand">TryCand</a></span>, <span class='refarg'><a class="local col0 ref" href="#30Cand" title='Cand' data-ref="30Cand" data-ref-filename="30Cand">Cand</a></span>,</td></tr>
<tr><th id="201">201</th><td>                 <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::ResourceDemand" title='llvm::GenericSchedulerBase::ResourceDemand' data-ref="llvm::GenericSchedulerBase::ResourceDemand" data-ref-filename="llvm..GenericSchedulerBase..ResourceDemand">ResourceDemand</a>))</td></tr>
<tr><th id="202">202</th><td>    <b>return</b>;</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>  <i>// Avoid serializing long latency dependence chains.</i></td></tr>
<tr><th id="205">205</th><td>  <b>if</b> (<a class="local col0 ref" href="#30Cand" title='Cand' data-ref="30Cand" data-ref-filename="30Cand">Cand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Policy" title='llvm::GenericSchedulerBase::SchedCandidate::Policy' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Policy" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..Policy">Policy</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::CandPolicy::ReduceLatency" title='llvm::GenericSchedulerBase::CandPolicy::ReduceLatency' data-ref="llvm::GenericSchedulerBase::CandPolicy::ReduceLatency" data-ref-filename="llvm..GenericSchedulerBase..CandPolicy..ReduceLatency">ReduceLatency</a> &amp;&amp; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm10tryLatencyERNS_20GenericSchedulerBase14SchedCandidateES2_RNS_13SchedBoundaryE" title='llvm::tryLatency' data-ref="_ZN4llvm10tryLatencyERNS_20GenericSchedulerBase14SchedCandidateES2_RNS_13SchedBoundaryE" data-ref-filename="_ZN4llvm10tryLatencyERNS_20GenericSchedulerBase14SchedCandidateES2_RNS_13SchedBoundaryE">tryLatency</a>(<span class='refarg'><a class="local col1 ref" href="#31TryCand" title='TryCand' data-ref="31TryCand" data-ref-filename="31TryCand">TryCand</a></span>, <span class='refarg'><a class="local col0 ref" href="#30Cand" title='Cand' data-ref="30Cand" data-ref-filename="30Cand">Cand</a></span>, <span class='refarg'><a class="member field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler::Top" title='llvm::PostGenericScheduler::Top' data-ref="llvm::PostGenericScheduler::Top" data-ref-filename="llvm..PostGenericScheduler..Top">Top</a></span>)) {</td></tr>
<tr><th id="206">206</th><td>    <b>return</b>;</td></tr>
<tr><th id="207">207</th><td>  }</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>  <i>// Fall through to original instruction order.</i></td></tr>
<tr><th id="210">210</th><td>  <b>if</b> (<a class="local col1 ref" href="#31TryCand" title='TryCand' data-ref="31TryCand" data-ref-filename="31TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..SU">SU</a>-&gt;<a class="ref field" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum" data-ref-filename="llvm..SUnit..NodeNum">NodeNum</a> &lt; <a class="local col0 ref" href="#30Cand" title='Cand' data-ref="30Cand" data-ref-filename="30Cand">Cand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::SU" title='llvm::GenericSchedulerBase::SchedCandidate::SU' data-ref="llvm::GenericSchedulerBase::SchedCandidate::SU" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..SU">SU</a>-&gt;<a class="ref field" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit::NodeNum" title='llvm::SUnit::NodeNum' data-ref="llvm::SUnit::NodeNum" data-ref-filename="llvm..SUnit..NodeNum">NodeNum</a>)</td></tr>
<tr><th id="211">211</th><td>    <a class="local col1 ref" href="#31TryCand" title='TryCand' data-ref="31TryCand" data-ref-filename="31TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..Reason">Reason</a> = <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::NodeOrder" title='llvm::GenericSchedulerBase::NodeOrder' data-ref="llvm::GenericSchedulerBase::NodeOrder" data-ref-filename="llvm..GenericSchedulerBase..NodeOrder">NodeOrder</a>;</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>  <i>// PostGenericScheduler::tryCandidate end</i></td></tr>
<tr><th id="214">214</th><td><i></i></td></tr>
<tr><th id="215">215</th><td><i>  // Add powerpc post ra specific heuristic only when TryCand isn't selected or</i></td></tr>
<tr><th id="216">216</th><td><i>  // selected as node order.</i></td></tr>
<tr><th id="217">217</th><td>  <b>if</b> (<a class="local col1 ref" href="#31TryCand" title='TryCand' data-ref="31TryCand" data-ref-filename="31TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..Reason">Reason</a> != <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::NodeOrder" title='llvm::GenericSchedulerBase::NodeOrder' data-ref="llvm::GenericSchedulerBase::NodeOrder" data-ref-filename="llvm..GenericSchedulerBase..NodeOrder">NodeOrder</a> &amp;&amp; <a class="local col1 ref" href="#31TryCand" title='TryCand' data-ref="31TryCand" data-ref-filename="31TryCand">TryCand</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::SchedCandidate::Reason" title='llvm::GenericSchedulerBase::SchedCandidate::Reason' data-ref="llvm::GenericSchedulerBase::SchedCandidate::Reason" data-ref-filename="llvm..GenericSchedulerBase..SchedCandidate..Reason">Reason</a> != <a class="enum" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::GenericSchedulerBase::NoCand" title='llvm::GenericSchedulerBase::NoCand' data-ref="llvm::GenericSchedulerBase::NoCand" data-ref-filename="llvm..GenericSchedulerBase..NoCand">NoCand</a>)</td></tr>
<tr><th id="218">218</th><td>    <b>return</b>;</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>  <i>// There are some benefits to schedule the ADDI as early as possible post ra</i></td></tr>
<tr><th id="221">221</th><td><i>  // to avoid stalled by vector instructions which take up all the hw units.</i></td></tr>
<tr><th id="222">222</th><td><i>  // And ADDI is usually used to post inc the loop indvar, which matters the</i></td></tr>
<tr><th id="223">223</th><td><i>  // performance.</i></td></tr>
<tr><th id="224">224</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm22PPCPostRASchedStrategy17biasAddiCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_" title='llvm::PPCPostRASchedStrategy::biasAddiCandidate' data-ref="_ZNK4llvm22PPCPostRASchedStrategy17biasAddiCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_" data-ref-filename="_ZNK4llvm22PPCPostRASchedStrategy17biasAddiCandidateERNS_20GenericSchedulerBase14SchedCandidateES3_">biasAddiCandidate</a>(<span class='refarg'><a class="local col0 ref" href="#30Cand" title='Cand' data-ref="30Cand" data-ref-filename="30Cand">Cand</a></span>, <span class='refarg'><a class="local col1 ref" href="#31TryCand" title='TryCand' data-ref="31TryCand" data-ref-filename="31TryCand">TryCand</a></span>))</td></tr>
<tr><th id="225">225</th><td>    <b>return</b>;</td></tr>
<tr><th id="226">226</th><td>}</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><em>void</em> <a class="type" href="PPCMachineScheduler.h.html#llvm::PPCPostRASchedStrategy" title='llvm::PPCPostRASchedStrategy' data-ref="llvm::PPCPostRASchedStrategy" data-ref-filename="llvm..PPCPostRASchedStrategy">PPCPostRASchedStrategy</a>::<dfn class="virtual decl def fn" id="_ZN4llvm22PPCPostRASchedStrategy8enterMBBEPNS_17MachineBasicBlockE" title='llvm::PPCPostRASchedStrategy::enterMBB' data-ref="_ZN4llvm22PPCPostRASchedStrategy8enterMBBEPNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm22PPCPostRASchedStrategy8enterMBBEPNS_17MachineBasicBlockE">enterMBB</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="32MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="32MBB" data-ref-filename="32MBB">MBB</dfn>) {</td></tr>
<tr><th id="229">229</th><td>  <i>// Custom PPC PostRA specific behavior here.</i></td></tr>
<tr><th id="230">230</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler" title='llvm::PostGenericScheduler' data-ref="llvm::PostGenericScheduler" data-ref-filename="llvm..PostGenericScheduler">PostGenericScheduler</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedStrategy8enterMBBEPNS_17MachineBasicBlockE" title='llvm::MachineSchedStrategy::enterMBB' data-ref="_ZN4llvm20MachineSchedStrategy8enterMBBEPNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm20MachineSchedStrategy8enterMBBEPNS_17MachineBasicBlockE">enterMBB</a>(<a class="local col2 ref" href="#32MBB" title='MBB' data-ref="32MBB" data-ref-filename="32MBB">MBB</a>);</td></tr>
<tr><th id="231">231</th><td>}</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><em>void</em> <a class="type" href="PPCMachineScheduler.h.html#llvm::PPCPostRASchedStrategy" title='llvm::PPCPostRASchedStrategy' data-ref="llvm::PPCPostRASchedStrategy" data-ref-filename="llvm..PPCPostRASchedStrategy">PPCPostRASchedStrategy</a>::<dfn class="virtual decl def fn" id="_ZN4llvm22PPCPostRASchedStrategy8leaveMBBEv" title='llvm::PPCPostRASchedStrategy::leaveMBB' data-ref="_ZN4llvm22PPCPostRASchedStrategy8leaveMBBEv" data-ref-filename="_ZN4llvm22PPCPostRASchedStrategy8leaveMBBEv">leaveMBB</dfn>() {</td></tr>
<tr><th id="234">234</th><td>  <i>// Custom PPC PostRA specific behavior here.</i></td></tr>
<tr><th id="235">235</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler" title='llvm::PostGenericScheduler' data-ref="llvm::PostGenericScheduler" data-ref-filename="llvm..PostGenericScheduler">PostGenericScheduler</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20MachineSchedStrategy8leaveMBBEv" title='llvm::MachineSchedStrategy::leaveMBB' data-ref="_ZN4llvm20MachineSchedStrategy8leaveMBBEv" data-ref-filename="_ZN4llvm20MachineSchedStrategy8leaveMBBEv">leaveMBB</a>();</td></tr>
<tr><th id="236">236</th><td>}</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><em>void</em> <a class="type" href="PPCMachineScheduler.h.html#llvm::PPCPostRASchedStrategy" title='llvm::PPCPostRASchedStrategy' data-ref="llvm::PPCPostRASchedStrategy" data-ref-filename="llvm..PPCPostRASchedStrategy">PPCPostRASchedStrategy</a>::<dfn class="virtual decl def fn" id="_ZN4llvm22PPCPostRASchedStrategy10initializeEPNS_13ScheduleDAGMIE" title='llvm::PPCPostRASchedStrategy::initialize' data-ref="_ZN4llvm22PPCPostRASchedStrategy10initializeEPNS_13ScheduleDAGMIE" data-ref-filename="_ZN4llvm22PPCPostRASchedStrategy10initializeEPNS_13ScheduleDAGMIE">initialize</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI" title='llvm::ScheduleDAGMI' data-ref="llvm::ScheduleDAGMI" data-ref-filename="llvm..ScheduleDAGMI">ScheduleDAGMI</a> *<dfn class="local col3 decl" id="33Dag" title='Dag' data-type='llvm::ScheduleDAGMI *' data-ref="33Dag" data-ref-filename="33Dag">Dag</dfn>) {</td></tr>
<tr><th id="239">239</th><td>  <i>// Custom PPC PostRA specific initialization here.</i></td></tr>
<tr><th id="240">240</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler" title='llvm::PostGenericScheduler' data-ref="llvm::PostGenericScheduler" data-ref-filename="llvm..PostGenericScheduler">PostGenericScheduler</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20PostGenericScheduler10initializeEPNS_13ScheduleDAGMIE" title='llvm::PostGenericScheduler::initialize' data-ref="_ZN4llvm20PostGenericScheduler10initializeEPNS_13ScheduleDAGMIE" data-ref-filename="_ZN4llvm20PostGenericScheduler10initializeEPNS_13ScheduleDAGMIE">initialize</a>(<a class="local col3 ref" href="#33Dag" title='Dag' data-ref="33Dag" data-ref-filename="33Dag">Dag</a>);</td></tr>
<tr><th id="241">241</th><td>}</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit" data-ref-filename="llvm..SUnit">SUnit</a> *<a class="type" href="PPCMachineScheduler.h.html#llvm::PPCPostRASchedStrategy" title='llvm::PPCPostRASchedStrategy' data-ref="llvm::PPCPostRASchedStrategy" data-ref-filename="llvm..PPCPostRASchedStrategy">PPCPostRASchedStrategy</a>::<dfn class="virtual decl def fn" id="_ZN4llvm22PPCPostRASchedStrategy8pickNodeERb" title='llvm::PPCPostRASchedStrategy::pickNode' data-ref="_ZN4llvm22PPCPostRASchedStrategy8pickNodeERb" data-ref-filename="_ZN4llvm22PPCPostRASchedStrategy8pickNodeERb">pickNode</dfn>(<em>bool</em> &amp;<dfn class="local col4 decl" id="34IsTopNode" title='IsTopNode' data-type='bool &amp;' data-ref="34IsTopNode" data-ref-filename="34IsTopNode">IsTopNode</dfn>) {</td></tr>
<tr><th id="244">244</th><td>  <i>// Custom PPC PostRA specific scheduling here.</i></td></tr>
<tr><th id="245">245</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::PostGenericScheduler" title='llvm::PostGenericScheduler' data-ref="llvm::PostGenericScheduler" data-ref-filename="llvm..PostGenericScheduler">PostGenericScheduler</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#_ZN4llvm20PostGenericScheduler8pickNodeERb" title='llvm::PostGenericScheduler::pickNode' data-ref="_ZN4llvm20PostGenericScheduler8pickNodeERb" data-ref-filename="_ZN4llvm20PostGenericScheduler8pickNodeERb">pickNode</a>(<span class='refarg'><a class="local col4 ref" href="#34IsTopNode" title='IsTopNode' data-ref="34IsTopNode" data-ref-filename="34IsTopNode">IsTopNode</a></span>);</td></tr>
<tr><th id="246">246</th><td>}</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>