Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Jun  1 21:48:57 2018
| Host         : DESKTOP-N4TGOPP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_example_timing_summary_routed.rpt -pb vga_example_timing_summary_routed.pb -rpx vga_example_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_example
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.964        0.000                      0                  178        0.087        0.000                      0                  178        3.000        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0        8.964        0.000                      0                  178        0.087        0.000                      0                  178       11.520        0.000                       0                   111  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.964ns  (required time - arrival time)
  Source:                 my_background/address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/rgb_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.991ns  (logic 5.837ns (36.501%)  route 10.154ns (63.499%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 23.503 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         1.648    -0.864    my_background/clk_out2
    DSP48_X0Y20          DSP48E1                                      r  my_background/address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     3.145 r  my_background/address0/P[0]
                         net (fo=1271, routed)        6.588     9.732    my_screen/P[0]
    SLICE_X9Y82          LUT6 (Prop_lut6_I0_O)        0.124     9.856 r  my_screen/g1015_b2/O
                         net (fo=1, routed)           0.817    10.674    my_background/address0_1270
    SLICE_X10Y82         LUT6 (Prop_lut6_I0_O)        0.124    10.798 r  my_background/rgb_temp[2]_i_143/O
                         net (fo=1, routed)           0.000    10.798    my_background/rgb_temp[2]_i_143_n_0
    SLICE_X10Y82         MUXF7 (Prop_muxf7_I0_O)      0.209    11.007 r  my_background/rgb_temp_reg[2]_i_73/O
                         net (fo=1, routed)           0.976    11.983    my_background/rgb_temp_reg[2]_i_73_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.297    12.280 r  my_background/rgb_temp[2]_i_29/O
                         net (fo=1, routed)           0.000    12.280    my_background/rgb_temp[2]_i_29_n_0
    SLICE_X10Y77         MUXF7 (Prop_muxf7_I1_O)      0.214    12.494 r  my_background/rgb_temp_reg[2]_i_11/O
                         net (fo=1, routed)           1.246    13.740    my_background/rgb_temp_reg[2]_i_11_n_0
    SLICE_X8Y67          LUT3 (Prop_lut3_I2_O)        0.323    14.063 r  my_background/rgb_temp[2]_i_4/O
                         net (fo=1, routed)           0.527    14.590    my_background/rgb_temp[2]_i_4_n_0
    SLICE_X6Y67          LUT5 (Prop_lut5_I0_O)        0.328    14.918 r  my_background/rgb_temp[2]_i_2/O
                         net (fo=1, routed)           0.000    14.918    my_background/rgb_temp[2]_i_2_n_0
    SLICE_X6Y67          MUXF7 (Prop_muxf7_I0_O)      0.209    15.127 r  my_background/rgb_temp_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    15.127    my_background/rgb_back[2]
    SLICE_X6Y67          FDRE                                         r  my_background/rgb_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         1.499    23.503    my_background/clk_out2
    SLICE_X6Y67          FDRE                                         r  my_background/rgb_temp_reg[2]/C
                         clock pessimism              0.562    24.065    
                         clock uncertainty           -0.087    23.978    
    SLICE_X6Y67          FDRE (Setup_fdre_C_D)        0.113    24.091    my_background/rgb_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         24.091    
                         arrival time                         -15.127    
  -------------------------------------------------------------------
                         slack                                  8.964    

Slack (MET) :             9.378ns  (required time - arrival time)
  Source:                 my_background/address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/rgb_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.546ns  (logic 5.930ns (38.144%)  route 9.616ns (61.856%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 23.508 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         1.648    -0.864    my_background/clk_out2
    DSP48_X0Y20          DSP48E1                                      r  my_background/address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     3.145 r  my_background/address0/P[1]
                         net (fo=1418, routed)        6.634     9.779    my_screen/P[1]
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.124     9.903 r  my_screen/g728_b0/O
                         net (fo=1, routed)           0.000     9.903    my_background/address0_307
    SLICE_X36Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    10.115 r  my_background/rgb_temp_reg[0]_i_474/O
                         net (fo=1, routed)           0.444    10.559    my_background/rgb_temp_reg[0]_i_474_n_0
    SLICE_X34Y64         LUT6 (Prop_lut6_I4_O)        0.299    10.858 r  my_background/rgb_temp[0]_i_346/O
                         net (fo=1, routed)           0.000    10.858    my_background/rgb_temp[0]_i_346_n_0
    SLICE_X34Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    11.072 r  my_background/rgb_temp_reg[0]_i_180/O
                         net (fo=1, routed)           0.000    11.072    my_background/rgb_temp_reg[0]_i_180_n_0
    SLICE_X34Y64         MUXF8 (Prop_muxf8_I1_O)      0.088    11.160 r  my_background/rgb_temp_reg[0]_i_88/O
                         net (fo=1, routed)           1.153    12.313    my_background/rgb_temp_reg[0]_i_88_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I1_O)        0.319    12.632 r  my_background/rgb_temp[0]_i_34/O
                         net (fo=1, routed)           0.000    12.632    my_background/rgb_temp[0]_i_34_n_0
    SLICE_X29Y61         MUXF7 (Prop_muxf7_I1_O)      0.245    12.877 r  my_background/rgb_temp_reg[0]_i_11/O
                         net (fo=1, routed)           0.000    12.877    my_background/rgb_temp_reg[0]_i_11_n_0
    SLICE_X29Y61         MUXF8 (Prop_muxf8_I0_O)      0.104    12.981 r  my_background/rgb_temp_reg[0]_i_4/O
                         net (fo=1, routed)           1.385    14.366    my_background/rgb_temp_reg[0]_i_4_n_0
    SLICE_X6Y61          LUT6 (Prop_lut6_I3_O)        0.316    14.682 r  my_background/rgb_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    14.682    my_background/rgb_back[0]
    SLICE_X6Y61          FDRE                                         r  my_background/rgb_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         1.504    23.508    my_background/clk_out2
    SLICE_X6Y61          FDRE                                         r  my_background/rgb_temp_reg[0]/C
                         clock pessimism              0.562    24.070    
                         clock uncertainty           -0.087    23.983    
    SLICE_X6Y61          FDRE (Setup_fdre_C_D)        0.077    24.060    my_background/rgb_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         24.060    
                         arrival time                         -14.682    
  -------------------------------------------------------------------
                         slack                                  9.378    

Slack (MET) :             9.596ns  (required time - arrival time)
  Source:                 my_background/address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/rgb_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.260ns  (logic 5.408ns (35.438%)  route 9.852ns (64.562%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 23.436 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         1.648    -0.864    my_background/clk_out2
    DSP48_X0Y20          DSP48E1                                      r  my_background/address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     3.145 r  my_background/address0/P[3]
                         net (fo=1460, routed)        6.630     9.775    my_screen/P[3]
    SLICE_X4Y81          LUT6 (Prop_lut6_I3_O)        0.124     9.899 r  my_screen/g503_b1/O
                         net (fo=1, routed)           0.580    10.479    my_background/address0_827
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.124    10.603 r  my_background/rgb_temp[1]_i_240/O
                         net (fo=1, routed)           0.000    10.603    my_background/rgb_temp[1]_i_240_n_0
    SLICE_X3Y81          MUXF7 (Prop_muxf7_I0_O)      0.212    10.815 r  my_background/rgb_temp_reg[1]_i_103/O
                         net (fo=1, routed)           1.140    11.955    my_background/rgb_temp_reg[1]_i_103_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I0_O)        0.299    12.254 r  my_background/rgb_temp[1]_i_35/O
                         net (fo=1, routed)           0.000    12.254    my_background/rgb_temp[1]_i_35_n_0
    SLICE_X3Y78          MUXF7 (Prop_muxf7_I1_O)      0.217    12.471 r  my_background/rgb_temp_reg[1]_i_13/O
                         net (fo=1, routed)           0.985    13.456    my_background/rgb_temp_reg[1]_i_13_n_0
    SLICE_X7Y67          LUT6 (Prop_lut6_I0_O)        0.299    13.755 r  my_background/rgb_temp[1]_i_4/O
                         net (fo=1, routed)           0.518    14.272    my_background/rgb_temp[1]_i_4_n_0
    SLICE_X8Y67          LUT5 (Prop_lut5_I4_O)        0.124    14.396 r  my_background/rgb_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    14.396    my_background/rgb_back[1]
    SLICE_X8Y67          FDRE                                         r  my_background/rgb_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         1.432    23.436    my_background/clk_out2
    SLICE_X8Y67          FDRE                                         r  my_background/rgb_temp_reg[1]/C
                         clock pessimism              0.562    23.998    
                         clock uncertainty           -0.087    23.911    
    SLICE_X8Y67          FDRE (Setup_fdre_C_D)        0.081    23.992    my_background/rgb_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         23.992    
                         arrival time                         -14.396    
  -------------------------------------------------------------------
                         slack                                  9.596    

Slack (MET) :             9.686ns  (required time - arrival time)
  Source:                 my_background/address0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/rgb_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.153ns  (logic 5.496ns (36.269%)  route 9.657ns (63.731%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 23.436 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         1.648    -0.864    my_background/clk_out2
    DSP48_X0Y20          DSP48E1                                      r  my_background/address0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     3.145 r  my_background/address0/P[0]
                         net (fo=1271, routed)        7.133    10.278    my_screen/P[0]
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124    10.402 r  my_screen/g1084_b3/O
                         net (fo=1, routed)           0.154    10.556    my_background/address0_1415
    SLICE_X1Y75          LUT5 (Prop_lut5_I4_O)        0.124    10.680 r  my_background/rgb_temp[3]_i_81/O
                         net (fo=1, routed)           0.000    10.680    my_background/rgb_temp[3]_i_81_n_0
    SLICE_X1Y75          MUXF7 (Prop_muxf7_I1_O)      0.217    10.897 r  my_background/rgb_temp_reg[3]_i_41/O
                         net (fo=1, routed)           0.966    11.863    my_background/rgb_temp_reg[3]_i_41_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I0_O)        0.299    12.162 r  my_background/rgb_temp[3]_i_19/O
                         net (fo=1, routed)           0.000    12.162    my_background/rgb_temp[3]_i_19_n_0
    SLICE_X2Y75          MUXF7 (Prop_muxf7_I0_O)      0.209    12.371 r  my_background/rgb_temp_reg[3]_i_7/O
                         net (fo=1, routed)           1.404    13.775    my_background/rgb_temp_reg[3]_i_7_n_0
    SLICE_X9Y67          LUT6 (Prop_lut6_I0_O)        0.297    14.072 r  my_background/rgb_temp[3]_i_3/O
                         net (fo=1, routed)           0.000    14.072    my_background/rgb_temp[3]_i_3_n_0
    SLICE_X9Y67          MUXF7 (Prop_muxf7_I1_O)      0.217    14.289 r  my_background/rgb_temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.289    my_background/rgb_back[3]
    SLICE_X9Y67          FDRE                                         r  my_background/rgb_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         1.432    23.436    my_background/clk_out2
    SLICE_X9Y67          FDRE                                         r  my_background/rgb_temp_reg[3]/C
                         clock pessimism              0.562    23.998    
                         clock uncertainty           -0.087    23.911    
    SLICE_X9Y67          FDRE (Setup_fdre_C_D)        0.064    23.975    my_background/rgb_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         23.975    
                         arrival time                         -14.289    
  -------------------------------------------------------------------
                         slack                                  9.686    

Slack (MET) :             18.124ns  (required time - arrival time)
  Source:                 my_timing/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/rgb_next_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.520ns  (logic 1.380ns (21.166%)  route 5.140ns (78.834%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 23.525 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         1.558    -0.954    my_timing/clk_out2
    SLICE_X11Y51         FDRE                                         r  my_timing/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  my_timing/vcount_out_reg[7]/Q
                         net (fo=18, routed)          1.582     1.084    my_timing/Q[6]
    SLICE_X9Y49          LUT6 (Prop_lut6_I3_O)        0.124     1.208 r  my_timing/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.208    my_background/S[2]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.606 r  my_background/rgb_next1_inferred__1/i__carry/CO[3]
                         net (fo=18, routed)          1.398     3.003    my_timing/CO[0]
    SLICE_X6Y49          LUT6 (Prop_lut6_I1_O)        0.124     3.127 r  my_timing/rgb_next[7]_i_5/O
                         net (fo=1, routed)           0.706     3.834    my_timing/rgb_next[7]_i_5_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I5_O)        0.124     3.958 r  my_timing/rgb_next[7]_i_2/O
                         net (fo=4, routed)           0.971     4.928    my_timing/rgb_next[7]_i_2_n_0
    SLICE_X4Y48          LUT3 (Prop_lut3_I2_O)        0.154     5.082 r  my_timing/rgb_next[6]_i_1/O
                         net (fo=1, routed)           0.484     5.566    my_background/vcount_out_reg[9]_0[6]
    SLICE_X2Y48          FDSE                                         r  my_background/rgb_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         1.520    23.525    my_background/clk_out2
    SLICE_X2Y48          FDSE                                         r  my_background/rgb_next_reg[6]/C
                         clock pessimism              0.484    24.008    
                         clock uncertainty           -0.087    23.921    
    SLICE_X2Y48          FDSE (Setup_fdse_C_D)       -0.231    23.690    my_background/rgb_next_reg[6]
  -------------------------------------------------------------------
                         required time                         23.690    
                         arrival time                          -5.566    
  -------------------------------------------------------------------
                         slack                                 18.124    

Slack (MET) :             18.144ns  (required time - arrival time)
  Source:                 my_timing/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/rgb_next_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 1.376ns (21.176%)  route 5.122ns (78.824%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 23.525 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         1.558    -0.954    my_timing/clk_out2
    SLICE_X11Y51         FDRE                                         r  my_timing/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  my_timing/vcount_out_reg[7]/Q
                         net (fo=18, routed)          1.582     1.084    my_timing/Q[6]
    SLICE_X9Y49          LUT6 (Prop_lut6_I3_O)        0.124     1.208 r  my_timing/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.208    my_background/S[2]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.606 r  my_background/rgb_next1_inferred__1/i__carry/CO[3]
                         net (fo=18, routed)          1.398     3.003    my_timing/CO[0]
    SLICE_X6Y49          LUT6 (Prop_lut6_I1_O)        0.124     3.127 r  my_timing/rgb_next[7]_i_5/O
                         net (fo=1, routed)           0.706     3.834    my_timing/rgb_next[7]_i_5_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I5_O)        0.124     3.958 r  my_timing/rgb_next[7]_i_2/O
                         net (fo=4, routed)           0.807     4.764    my_timing/rgb_next[7]_i_2_n_0
    SLICE_X4Y48          LUT3 (Prop_lut3_I2_O)        0.150     4.914 r  my_timing/rgb_next[4]_i_1/O
                         net (fo=1, routed)           0.630     5.544    my_background/vcount_out_reg[9]_0[4]
    SLICE_X2Y48          FDSE                                         r  my_background/rgb_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         1.520    23.525    my_background/clk_out2
    SLICE_X2Y48          FDSE                                         r  my_background/rgb_next_reg[4]/C
                         clock pessimism              0.484    24.008    
                         clock uncertainty           -0.087    23.921    
    SLICE_X2Y48          FDSE (Setup_fdse_C_D)       -0.233    23.688    my_background/rgb_next_reg[4]
  -------------------------------------------------------------------
                         required time                         23.688    
                         arrival time                          -5.544    
  -------------------------------------------------------------------
                         slack                                 18.144    

Slack (MET) :             18.223ns  (required time - arrival time)
  Source:                 my_timing/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/rgb_next_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 1.375ns (21.562%)  route 5.002ns (78.438%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 23.525 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         1.558    -0.954    my_timing/clk_out2
    SLICE_X11Y51         FDRE                                         r  my_timing/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  my_timing/vcount_out_reg[7]/Q
                         net (fo=18, routed)          1.582     1.084    my_timing/Q[6]
    SLICE_X9Y49          LUT6 (Prop_lut6_I3_O)        0.124     1.208 r  my_timing/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.208    my_background/S[2]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.606 r  my_background/rgb_next1_inferred__1/i__carry/CO[3]
                         net (fo=18, routed)          1.398     3.003    my_timing/CO[0]
    SLICE_X6Y49          LUT6 (Prop_lut6_I1_O)        0.124     3.127 r  my_timing/rgb_next[7]_i_5/O
                         net (fo=1, routed)           0.706     3.834    my_timing/rgb_next[7]_i_5_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I5_O)        0.124     3.958 r  my_timing/rgb_next[7]_i_2/O
                         net (fo=4, routed)           0.972     4.930    my_timing/rgb_next[7]_i_2_n_0
    SLICE_X4Y48          LUT3 (Prop_lut3_I2_O)        0.149     5.079 r  my_timing/rgb_next[7]_i_1/O
                         net (fo=1, routed)           0.344     5.423    my_background/vcount_out_reg[9]_0[7]
    SLICE_X3Y48          FDSE                                         r  my_background/rgb_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         1.520    23.525    my_background/clk_out2
    SLICE_X3Y48          FDSE                                         r  my_background/rgb_next_reg[7]/C
                         clock pessimism              0.484    24.008    
                         clock uncertainty           -0.087    23.921    
    SLICE_X3Y48          FDSE (Setup_fdse_C_D)       -0.275    23.646    my_background/rgb_next_reg[7]
  -------------------------------------------------------------------
                         required time                         23.646    
                         arrival time                          -5.423    
  -------------------------------------------------------------------
                         slack                                 18.223    

Slack (MET) :             18.270ns  (required time - arrival time)
  Source:                 my_timing/vcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/rgb_next_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 1.378ns (21.694%)  route 4.974ns (78.306%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 23.525 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         1.558    -0.954    my_timing/clk_out2
    SLICE_X11Y51         FDRE                                         r  my_timing/vcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  my_timing/vcount_out_reg[7]/Q
                         net (fo=18, routed)          1.582     1.084    my_timing/Q[6]
    SLICE_X9Y49          LUT6 (Prop_lut6_I3_O)        0.124     1.208 r  my_timing/i__carry_i_2/O
                         net (fo=1, routed)           0.000     1.208    my_background/S[2]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.606 r  my_background/rgb_next1_inferred__1/i__carry/CO[3]
                         net (fo=18, routed)          1.398     3.003    my_timing/CO[0]
    SLICE_X6Y49          LUT6 (Prop_lut6_I1_O)        0.124     3.127 r  my_timing/rgb_next[7]_i_5/O
                         net (fo=1, routed)           0.706     3.834    my_timing/rgb_next[7]_i_5_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I5_O)        0.124     3.958 r  my_timing/rgb_next[7]_i_2/O
                         net (fo=4, routed)           0.799     4.757    my_timing/rgb_next[7]_i_2_n_0
    SLICE_X4Y48          LUT3 (Prop_lut3_I2_O)        0.152     4.909 r  my_timing/rgb_next[5]_i_1/O
                         net (fo=1, routed)           0.490     5.398    my_background/vcount_out_reg[9]_0[5]
    SLICE_X2Y48          FDSE                                         r  my_background/rgb_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         1.520    23.525    my_background/clk_out2
    SLICE_X2Y48          FDSE                                         r  my_background/rgb_next_reg[5]/C
                         clock pessimism              0.484    24.008    
                         clock uncertainty           -0.087    23.921    
    SLICE_X2Y48          FDSE (Setup_fdse_C_D)       -0.253    23.668    my_background/rgb_next_reg[5]
  -------------------------------------------------------------------
                         required time                         23.668    
                         arrival time                          -5.398    
  -------------------------------------------------------------------
                         slack                                 18.270    

Slack (MET) :             19.497ns  (required time - arrival time)
  Source:                 my_background/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_rect/rgb_out_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 0.890ns (18.339%)  route 3.963ns (81.661%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 23.524 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         1.558    -0.954    my_background/clk_out2
    SLICE_X10Y50         FDRE                                         r  my_background/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  my_background/hcount_out_reg[4]/Q
                         net (fo=2, routed)           0.988     0.552    my_rect/vga_bus[0][13]
    SLICE_X10Y50         LUT4 (Prop_lut4_I1_O)        0.124     0.676 r  my_rect/rgb_out[11]_i_7/O
                         net (fo=1, routed)           1.219     1.896    my_rect/rgb_out[11]_i_7_n_0
    SLICE_X10Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.020 r  my_rect/rgb_out[11]_i_5/O
                         net (fo=1, routed)           1.052     3.071    my_rect/rgb_out[11]_i_5_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I5_O)        0.124     3.195 r  my_rect/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.704     3.899    my_rect/rgb_out[11]_i_1_n_0
    SLICE_X2Y45          FDSE                                         r  my_rect/rgb_out_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         1.519    23.524    my_rect/clk_out2
    SLICE_X2Y45          FDSE                                         r  my_rect/rgb_out_reg[1]/C
                         clock pessimism              0.484    24.007    
                         clock uncertainty           -0.087    23.920    
    SLICE_X2Y45          FDSE (Setup_fdse_C_S)       -0.524    23.396    my_rect/rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                         23.396    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                 19.497    

Slack (MET) :             19.497ns  (required time - arrival time)
  Source:                 my_background/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_rect/rgb_out_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_0 rise@25.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 0.890ns (18.339%)  route 3.963ns (81.661%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 23.524 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         1.558    -0.954    my_background/clk_out2
    SLICE_X10Y50         FDRE                                         r  my_background/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  my_background/hcount_out_reg[4]/Q
                         net (fo=2, routed)           0.988     0.552    my_rect/vga_bus[0][13]
    SLICE_X10Y50         LUT4 (Prop_lut4_I1_O)        0.124     0.676 r  my_rect/rgb_out[11]_i_7/O
                         net (fo=1, routed)           1.219     1.896    my_rect/rgb_out[11]_i_7_n_0
    SLICE_X10Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.020 r  my_rect/rgb_out[11]_i_5/O
                         net (fo=1, routed)           1.052     3.071    my_rect/rgb_out[11]_i_5_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I5_O)        0.124     3.195 r  my_rect/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.704     3.899    my_rect/rgb_out[11]_i_1_n_0
    SLICE_X2Y45          FDSE                                         r  my_rect/rgb_out_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    21.914    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.005 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         1.519    23.524    my_rect/clk_out2
    SLICE_X2Y45          FDSE                                         r  my_rect/rgb_out_reg[2]/C
                         clock pessimism              0.484    24.007    
                         clock uncertainty           -0.087    23.920    
    SLICE_X2Y45          FDSE (Setup_fdse_C_S)       -0.524    23.396    my_rect/rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                         23.396    
                         arrival time                          -3.899    
  -------------------------------------------------------------------
                         slack                                 19.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 my_timing/vcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/vsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.209ns (43.567%)  route 0.271ns (56.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         0.565    -0.616    my_timing/clk_out2
    SLICE_X8Y50          FDRE                                         r  my_timing/vcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  my_timing/vcount_out_reg[4]/Q
                         net (fo=16, routed)          0.271    -0.182    my_timing/Q[3]
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.045    -0.137 r  my_timing/vsync_out_i_1/O
                         net (fo=1, routed)           0.000    -0.137    my_timing/vsync_out0
    SLICE_X8Y49          FDRE                                         r  my_timing/vsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         0.837    -0.853    my_timing/clk_out2
    SLICE_X8Y49          FDRE                                         r  my_timing/vsync_out_reg/C
                         clock pessimism              0.508    -0.344    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.121    -0.223    my_timing/vsync_out_reg
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 my_background/rgb_merge_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/rgb_next_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.624%)  route 0.308ns (62.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         0.591    -0.590    my_background/clk_out2
    SLICE_X5Y54          FDRE                                         r  my_background/rgb_merge_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  my_background/rgb_merge_reg[10]/Q
                         net (fo=3, routed)           0.308    -0.141    my_timing/rgb_merge_reg[11][2]
    SLICE_X5Y49          LUT6 (Prop_lut6_I5_O)        0.045    -0.096 r  my_timing/rgb_next[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    my_background/vcount_out_reg[9]_0[10]
    SLICE_X5Y49          FDSE                                         r  my_background/rgb_next_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         0.865    -0.825    my_background/clk_out2
    SLICE_X5Y49          FDSE                                         r  my_background/rgb_next_reg[10]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X5Y49          FDSE (Hold_fdse_C_D)         0.091    -0.225    my_background/rgb_next_reg[10]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 my_background/rgb_merge_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/rgb_next_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.484%)  route 0.310ns (62.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         0.591    -0.590    my_background/clk_out2
    SLICE_X5Y54          FDRE                                         r  my_background/rgb_merge_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  my_background/rgb_merge_reg[11]/Q
                         net (fo=3, routed)           0.310    -0.139    my_timing/rgb_merge_reg[11][3]
    SLICE_X4Y48          LUT3 (Prop_lut3_I1_O)        0.045    -0.094 r  my_timing/rgb_next[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.094    my_background/vcount_out_reg[9]_0[3]
    SLICE_X4Y48          FDSE                                         r  my_background/rgb_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         0.865    -0.825    my_background/clk_out2
    SLICE_X4Y48          FDSE                                         r  my_background/rgb_next_reg[3]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X4Y48          FDSE (Hold_fdse_C_D)         0.092    -0.224    my_background/rgb_next_reg[3]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 my_timing/hcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_timing/hcount_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.206ns (39.322%)  route 0.318ns (60.678%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         0.567    -0.614    my_timing/clk_out2
    SLICE_X10Y48         FDRE                                         r  my_timing/hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  my_timing/hcount_out_reg[0]/Q
                         net (fo=8, routed)           0.318    -0.132    my_timing/hcount_out[0]
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.042    -0.090 r  my_timing/hcount_out[1]_i_1/O
                         net (fo=2, routed)           0.000    -0.090    my_timing/D[0]
    SLICE_X11Y50         FDRE                                         r  my_timing/hcount_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         0.834    -0.855    my_timing/clk_out2
    SLICE_X11Y50         FDRE                                         r  my_timing/hcount_out_reg[1]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.098    -0.248    my_timing/hcount_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 my_background/rgb_next_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/rgb_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.312%)  route 0.119ns (45.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         0.594    -0.587    my_background/clk_out2
    SLICE_X4Y48          FDSE                                         r  my_background/rgb_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDSE (Prop_fdse_C_Q)         0.141    -0.446 r  my_background/rgb_next_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.328    my_background/rgb_next_reg_n_0_[0]
    SLICE_X2Y47          FDRE                                         r  my_background/rgb_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         0.867    -0.823    my_background/clk_out2
    SLICE_X2Y47          FDRE                                         r  my_background/rgb_out_reg[0]/C
                         clock pessimism              0.274    -0.548    
    SLICE_X2Y47          FDRE (Hold_fdre_C_D)         0.059    -0.489    my_background/rgb_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 my_background/rgb_next_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/rgb_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         0.594    -0.587    my_background/clk_out2
    SLICE_X5Y49          FDSE                                         r  my_background/rgb_next_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDSE (Prop_fdse_C_Q)         0.141    -0.446 r  my_background/rgb_next_reg[10]/Q
                         net (fo=1, routed)           0.110    -0.336    my_background/rgb_next_reg_n_0_[10]
    SLICE_X5Y48          FDRE                                         r  my_background/rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         0.865    -0.825    my_background/clk_out2
    SLICE_X5Y48          FDRE                                         r  my_background/rgb_out_reg[10]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.070    -0.501    my_background/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 my_background/rgb_next_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/rgb_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         0.594    -0.587    my_background/clk_out2
    SLICE_X5Y49          FDSE                                         r  my_background/rgb_next_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDSE (Prop_fdse_C_Q)         0.141    -0.446 r  my_background/rgb_next_reg[8]/Q
                         net (fo=1, routed)           0.110    -0.336    my_background/rgb_next_reg_n_0_[8]
    SLICE_X5Y48          FDRE                                         r  my_background/rgb_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         0.865    -0.825    my_background/clk_out2
    SLICE_X5Y48          FDRE                                         r  my_background/rgb_out_reg[8]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X5Y48          FDRE (Hold_fdre_C_D)         0.066    -0.505    my_background/rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 my_timing/hcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/address0/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.246ns (39.058%)  route 0.384ns (60.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         0.567    -0.614    my_timing/clk_out2
    SLICE_X10Y48         FDRE                                         r  my_timing/hcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.148    -0.466 r  my_timing/hcount_out_reg[2]/Q
                         net (fo=7, routed)           0.087    -0.379    my_timing/hcount_out_reg[10]_0[1]
    SLICE_X10Y48         LUT4 (Prop_lut4_I0_O)        0.098    -0.281 r  my_timing/hcount_out[3]_i_1/O
                         net (fo=2, routed)           0.297     0.015    my_background/hcount_out_reg[9]_0[2]
    DSP48_X0Y20          DSP48E1                                      r  my_background/address0/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         0.924    -0.765    my_background/clk_out2
    DSP48_X0Y20          DSP48E1                                      r  my_background/address0/CLK
                         clock pessimism              0.508    -0.257    
    DSP48_X0Y20          DSP48E1 (Hold_dsp48e1_CLK_C[2])
                                                      0.096    -0.161    my_background/address0
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 my_background/rgb_next_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_background/rgb_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         0.596    -0.585    my_background/clk_out2
    SLICE_X3Y48          FDSE                                         r  my_background/rgb_next_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.141    -0.444 r  my_background/rgb_next_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.332    my_background/rgb_next_reg_n_0_[7]
    SLICE_X2Y49          FDRE                                         r  my_background/rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         0.867    -0.823    my_background/clk_out2
    SLICE_X2Y49          FDRE                                         r  my_background/rgb_out_reg[7]/C
                         clock pessimism              0.253    -0.569    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.059    -0.510    my_background/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 my_background/rgb_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            my_rect/rgb_out_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         0.596    -0.585    my_background/clk_out2
    SLICE_X3Y47          FDRE                                         r  my_background/rgb_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  my_background/rgb_out_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.329    my_rect/D[3]
    SLICE_X2Y45          FDSE                                         r  my_rect/rgb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    myClk/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  myClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    myClk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  myClk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    myClk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  myClk/inst/clkout2_buf/O
                         net (fo=110, routed)         0.866    -0.824    my_rect/clk_out2
    SLICE_X2Y45          FDSE                                         r  my_rect/rgb_out_reg[3]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X2Y45          FDSE (Hold_fdse_C_D)         0.063    -0.507    my_rect/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { myClk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    myClk/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y37      b_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y37      b_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y37      b_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y37      b_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y37      g_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X1Y42      g_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X0Y42      g_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y46      my_rect/vsync_out_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y44     my_rect/hsync_out_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y44     my_rect/hsync_out_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y46      my_rect/vsync_out_reg_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y37      b_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y37      b_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y37      b_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y37      b_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y37      g_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X1Y42      g_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y44     my_rect/hsync_out_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X10Y44     my_rect/hsync_out_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y46      my_rect/vsync_out_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X6Y46      my_rect/vsync_out_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X0Y49      g_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y44     hs_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X6Y51      my_background/hblnk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y51      my_background/hcount_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y50     my_background/hcount_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y50     my_background/hcount_out_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { myClk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    myClk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  myClk/inst/mmcm_adv_inst/CLKFBOUT



