module instruction_mem ();

reg [7:0] instruction_address;
reg [7:0] instruction_data;

input [7:0] instruction_address;
output [7:0] instruction_data;

assign
instruction_address <= instuction_data;
end

endmodule
