{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702057478781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702057478781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  8 18:44:38 2023 " "Processing started: Fri Dec  8 18:44:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702057478781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702057478781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hyperram_system -c hyperram_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off hyperram_system -c hyperram_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702057478781 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702057478941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702057478941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_entity-behavior " "Found design unit 1: top_level_entity-behavior" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702057489060 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_entity " "Found entity 1: top_level_entity" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702057489060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702057489060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/reg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702057489061 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702057489061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702057489061 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_entity " "Elaborating entity \"top_level_entity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702057489105 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hBusCk top_level_entity.vhd(18) " "VHDL Signal Declaration warning at top_level_entity.vhd(18): used implicit default value for signal \"hBusCk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702057489106 "|top_level_entity"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hBusnCk top_level_entity.vhd(19) " "VHDL Signal Declaration warning at top_level_entity.vhd(19): used implicit default value for signal \"hBusnCk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702057489106 "|top_level_entity"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hBusCs top_level_entity.vhd(20) " "VHDL Signal Declaration warning at top_level_entity.vhd(20): used implicit default value for signal \"hBusCs\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702057489106 "|top_level_entity"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hBusRst top_level_entity.vhd(21) " "VHDL Signal Declaration warning at top_level_entity.vhd(21): used implicit default value for signal \"hBusRst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702057489106 "|top_level_entity"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mcuUartRx top_level_entity.vhd(30) " "VHDL Signal Declaration warning at top_level_entity.vhd(30): used implicit default value for signal \"mcuUartRx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702057489107 "|top_level_entity"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "leds top_level_entity.vhd(36) " "VHDL Signal Declaration warning at top_level_entity.vhd(36): used implicit default value for signal \"leds\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702057489107 "|top_level_entity"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:dummy_reg " "Elaborating entity \"reg\" for hierarchy \"reg:dummy_reg\"" {  } { { "top_level_entity.vhd" "dummy_reg" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702057489113 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lsasBus\[0\] " "Inserted always-enabled tri-state buffer between \"lsasBus\[0\]\" and its non-tri-state driver." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lsasBus\[1\] " "Inserted always-enabled tri-state buffer between \"lsasBus\[1\]\" and its non-tri-state driver." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lsasBus\[2\] " "Inserted always-enabled tri-state buffer between \"lsasBus\[2\]\" and its non-tri-state driver." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lsasBus\[3\] " "Inserted always-enabled tri-state buffer between \"lsasBus\[3\]\" and its non-tri-state driver." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lsasBus\[4\] " "Inserted always-enabled tri-state buffer between \"lsasBus\[4\]\" and its non-tri-state driver." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lsasBus\[5\] " "Inserted always-enabled tri-state buffer between \"lsasBus\[5\]\" and its non-tri-state driver." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lsasBus\[6\] " "Inserted always-enabled tri-state buffer between \"lsasBus\[6\]\" and its non-tri-state driver." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "lsasBus\[7\] " "Inserted always-enabled tri-state buffer between \"lsasBus\[7\]\" and its non-tri-state driver." {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702057489607 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1702057489607 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hBusD\[0\] " "bidirectional pin \"hBusD\[0\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hBusD\[1\] " "bidirectional pin \"hBusD\[1\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hBusD\[2\] " "bidirectional pin \"hBusD\[2\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hBusD\[3\] " "bidirectional pin \"hBusD\[3\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hBusD\[4\] " "bidirectional pin \"hBusD\[4\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hBusD\[5\] " "bidirectional pin \"hBusD\[5\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hBusD\[6\] " "bidirectional pin \"hBusD\[6\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hBusD\[7\] " "bidirectional pin \"hBusD\[7\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "hBusRwds " "bidirectional pin \"hBusRwds\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mcuSpiIo\[0\] " "bidirectional pin \"mcuSpiIo\[0\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mcuSpiIo\[1\] " "bidirectional pin \"mcuSpiIo\[1\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mcuSpiIo\[2\] " "bidirectional pin \"mcuSpiIo\[2\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mcuSpiIo\[3\] " "bidirectional pin \"mcuSpiIo\[3\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "mcuI2cSda " "bidirectional pin \"mcuI2cSda\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[8\] " "bidirectional pin \"lsasBus\[8\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[9\] " "bidirectional pin \"lsasBus\[9\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[10\] " "bidirectional pin \"lsasBus\[10\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[11\] " "bidirectional pin \"lsasBus\[11\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[12\] " "bidirectional pin \"lsasBus\[12\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[13\] " "bidirectional pin \"lsasBus\[13\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[14\] " "bidirectional pin \"lsasBus\[14\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[15\] " "bidirectional pin \"lsasBus\[15\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[16\] " "bidirectional pin \"lsasBus\[16\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[17\] " "bidirectional pin \"lsasBus\[17\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[18\] " "bidirectional pin \"lsasBus\[18\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[19\] " "bidirectional pin \"lsasBus\[19\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[20\] " "bidirectional pin \"lsasBus\[20\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[21\] " "bidirectional pin \"lsasBus\[21\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[22\] " "bidirectional pin \"lsasBus\[22\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[23\] " "bidirectional pin \"lsasBus\[23\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[24\] " "bidirectional pin \"lsasBus\[24\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[25\] " "bidirectional pin \"lsasBus\[25\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[26\] " "bidirectional pin \"lsasBus\[26\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[27\] " "bidirectional pin \"lsasBus\[27\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[28\] " "bidirectional pin \"lsasBus\[28\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[29\] " "bidirectional pin \"lsasBus\[29\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[30\] " "bidirectional pin \"lsasBus\[30\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lsasBus\[31\] " "bidirectional pin \"lsasBus\[31\]\" has no driver" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702057489607 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1702057489607 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[0\]~synth " "Node \"lsasBus\[0\]~synth\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057489617 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[1\]~synth " "Node \"lsasBus\[1\]~synth\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057489617 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[2\]~synth " "Node \"lsasBus\[2\]~synth\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057489617 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[3\]~synth " "Node \"lsasBus\[3\]~synth\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057489617 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[4\]~synth " "Node \"lsasBus\[4\]~synth\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057489617 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[5\]~synth " "Node \"lsasBus\[5\]~synth\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057489617 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[6\]~synth " "Node \"lsasBus\[6\]~synth\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057489617 ""} { "Warning" "WMLS_MLS_NODE_NAME" "lsasBus\[7\]~synth " "Node \"lsasBus\[7\]~synth\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057489617 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702057489617 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hBusCk GND " "Pin \"hBusCk\" is stuck at GND" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702057489618 "|top_level_entity|hBusCk"} { "Warning" "WMLS_MLS_STUCK_PIN" "hBusnCk GND " "Pin \"hBusnCk\" is stuck at GND" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702057489618 "|top_level_entity|hBusnCk"} { "Warning" "WMLS_MLS_STUCK_PIN" "hBusCs GND " "Pin \"hBusCs\" is stuck at GND" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702057489618 "|top_level_entity|hBusCs"} { "Warning" "WMLS_MLS_STUCK_PIN" "hBusRst GND " "Pin \"hBusRst\" is stuck at GND" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702057489618 "|top_level_entity|hBusRst"} { "Warning" "WMLS_MLS_STUCK_PIN" "mcuUartRx GND " "Pin \"mcuUartRx\" is stuck at GND" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702057489618 "|top_level_entity|mcuUartRx"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702057489618 "|top_level_entity|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702057489618 "|top_level_entity|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702057489618 "|top_level_entity|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702057489618 "|top_level_entity|leds[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702057489618 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702057489714 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702057490195 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702057490195 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mainClk " "No output dependent on input pin \"mainClk\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057490231 "|top_level_entity|mainClk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slowClk " "No output dependent on input pin \"slowClk\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057490231 "|top_level_entity|slowClk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057490231 "|top_level_entity|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuSpiCk " "No output dependent on input pin \"mcuSpiCk\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057490231 "|top_level_entity|mcuSpiCk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuSpiCs " "No output dependent on input pin \"mcuSpiCs\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057490231 "|top_level_entity|mcuSpiCs"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuUartTx " "No output dependent on input pin \"mcuUartTx\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057490231 "|top_level_entity|mcuUartTx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mcuI2cScl " "No output dependent on input pin \"mcuI2cScl\"" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702057490231 "|top_level_entity|mcuI2cScl"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702057490231 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702057490231 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702057490231 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "46 " "Implemented 46 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1702057490231 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702057490231 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702057490231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702057490243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  8 18:44:50 2023 " "Processing ended: Fri Dec  8 18:44:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702057490243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702057490243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702057490243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702057490243 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702057491653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702057491653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  8 18:44:51 2023 " "Processing started: Fri Dec  8 18:44:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702057491653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702057491653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hyperram_system -c hyperram_system " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hyperram_system -c hyperram_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702057491653 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702057491689 ""}
{ "Info" "0" "" "Project  = hyperram_system" {  } {  } 0 0 "Project  = hyperram_system" 0 0 "Fitter" 0 0 1702057491690 ""}
{ "Info" "0" "" "Revision = hyperram_system" {  } {  } 0 0 "Revision = hyperram_system" 0 0 "Fitter" 0 0 1702057491690 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702057491756 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702057491757 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hyperram_system 10CL025YE144C8G " "Selected device 10CL025YE144C8G for design \"hyperram_system\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702057491761 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702057491842 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702057491843 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702057492003 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702057492007 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YE144C8G " "Device 10CL006YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702057492058 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YE144C8G " "Device 10CL010YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702057492058 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YE144C8G " "Device 10CL016YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702057492058 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1702057492058 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702057492060 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702057492060 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1702057492060 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1702057492061 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1702057492061 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702057492062 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "62 62 " "No exact pin location assignment(s) for 62 pins of 62 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702057492450 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hyperram_system.sdc " "Synopsys Design Constraints File file not found: 'hyperram_system.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702057492665 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702057492668 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1702057492670 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1702057492670 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1702057492671 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hBusRwds~input (placed in PIN 10 (DIFFIO_L6p, DPCLK0)) " "Automatically promoted node hBusRwds~input (placed in PIN 10 (DIFFIO_L6p, DPCLK0))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702057492679 ""}  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702057492679 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702057492874 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702057492874 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702057492874 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702057492875 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702057492876 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702057492876 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702057492876 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702057492876 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702057492881 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702057492881 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702057492881 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "61 unused 2.5V 7 9 45 " "Number of I/O pins in group: 61 (unused VREF, 2.5V VCCIO, 7 input, 9 output, 45 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1702057492883 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1702057492883 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1702057492883 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 3 6 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702057492884 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 6 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702057492884 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 10 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702057492884 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 12 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702057492884 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 9 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702057492884 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702057492884 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 11 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702057492884 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 11 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1702057492884 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1702057492884 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1702057492884 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702057492963 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1702057492966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702057493865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702057493897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702057493913 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702057494145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702057494145 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702057494437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X9_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34" {  } { { "loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34"} { { 12 { 0 ""} 0 23 10 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702057495309 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702057495309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702057495357 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1702057495357 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702057495357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702057495359 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702057495471 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702057495478 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702057495668 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702057495668 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702057495900 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702057496313 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "46 " "Following 46 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mcuSpiIo\[0\] a permanently disabled " "Pin mcuSpiIo\[0\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiIo[0] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mcuSpiIo\[1\] a permanently disabled " "Pin mcuSpiIo\[1\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiIo[1] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mcuSpiIo\[2\] a permanently disabled " "Pin mcuSpiIo\[2\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiIo[2] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mcuSpiIo\[3\] a permanently disabled " "Pin mcuSpiIo\[3\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuSpiIo[3] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "mcuI2cSda a permanently disabled " "Pin mcuI2cSda has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { mcuI2cSda } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[8\] a permanently disabled " "Pin lsasBus\[8\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[8] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[9\] a permanently disabled " "Pin lsasBus\[9\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[9] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[10\] a permanently disabled " "Pin lsasBus\[10\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[10] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[11\] a permanently disabled " "Pin lsasBus\[11\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[11] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[12\] a permanently disabled " "Pin lsasBus\[12\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[12] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[13\] a permanently disabled " "Pin lsasBus\[13\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[13] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[14\] a permanently disabled " "Pin lsasBus\[14\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[14] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[15\] a permanently disabled " "Pin lsasBus\[15\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[15] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[16\] a permanently disabled " "Pin lsasBus\[16\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[16] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[17\] a permanently disabled " "Pin lsasBus\[17\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[17] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[18\] a permanently disabled " "Pin lsasBus\[18\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[18] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[19\] a permanently disabled " "Pin lsasBus\[19\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[19] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[20\] a permanently disabled " "Pin lsasBus\[20\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[20] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[21\] a permanently disabled " "Pin lsasBus\[21\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[21] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[22\] a permanently disabled " "Pin lsasBus\[22\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[22] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[23\] a permanently disabled " "Pin lsasBus\[23\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[23] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[24\] a permanently disabled " "Pin lsasBus\[24\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[24] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[25\] a permanently disabled " "Pin lsasBus\[25\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[25] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[26\] a permanently disabled " "Pin lsasBus\[26\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[26] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[27\] a permanently disabled " "Pin lsasBus\[27\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[27] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[28\] a permanently disabled " "Pin lsasBus\[28\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[28] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[29\] a permanently disabled " "Pin lsasBus\[29\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[29] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[30\] a permanently disabled " "Pin lsasBus\[30\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[30] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[31\] a permanently disabled " "Pin lsasBus\[31\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[31] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hBusD\[0\] a permanently disabled " "Pin hBusD\[0\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[0] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hBusD\[1\] a permanently disabled " "Pin hBusD\[1\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[1] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hBusD\[2\] a permanently disabled " "Pin hBusD\[2\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[2] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hBusD\[3\] a permanently disabled " "Pin hBusD\[3\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[3] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hBusD\[4\] a permanently disabled " "Pin hBusD\[4\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[4] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hBusD\[5\] a permanently disabled " "Pin hBusD\[5\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[5] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hBusD\[6\] a permanently disabled " "Pin hBusD\[6\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[6] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hBusD\[7\] a permanently disabled " "Pin hBusD\[7\] has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusD[7] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "hBusRwds a permanently disabled " "Pin hBusRwds has a permanently disabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { hBusRwds } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[0\] a permanently enabled " "Pin lsasBus\[0\] has a permanently enabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[0] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[1\] a permanently enabled " "Pin lsasBus\[1\] has a permanently enabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[1] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[2\] a permanently enabled " "Pin lsasBus\[2\] has a permanently enabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[2] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[3\] a permanently enabled " "Pin lsasBus\[3\] has a permanently enabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[3] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[4\] a permanently enabled " "Pin lsasBus\[4\] has a permanently enabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[4] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[5\] a permanently enabled " "Pin lsasBus\[5\] has a permanently enabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[5] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[6\] a permanently enabled " "Pin lsasBus\[6\] has a permanently enabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[6] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "lsasBus\[7\] a permanently enabled " "Pin lsasBus\[7\] has a permanently enabled output enable" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { lsasBus[7] } } } { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/top_level_entity.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702057496621 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1702057496621 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andrea/Documents/Tesi_287628/287628/hyperram_system/output_files/hyperram_system.fit.smsg " "Generated suppressed messages file /home/andrea/Documents/Tesi_287628/287628/hyperram_system/output_files/hyperram_system.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702057496663 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "665 " "Peak virtual memory: 665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702057496901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  8 18:44:56 2023 " "Processing ended: Fri Dec  8 18:44:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702057496901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702057496901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702057496901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702057496901 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702057498304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702057498305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  8 18:44:58 2023 " "Processing started: Fri Dec  8 18:44:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702057498305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702057498305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hyperram_system -c hyperram_system " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hyperram_system -c hyperram_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702057498305 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702057498490 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1702057499103 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702057499132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702057499214 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  8 18:44:59 2023 " "Processing ended: Fri Dec  8 18:44:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702057499214 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702057499214 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702057499214 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702057499214 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702057499843 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702057500545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702057500545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  8 18:45:00 2023 " "Processing started: Fri Dec  8 18:45:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702057500545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702057500545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hyperram_system -c hyperram_system " "Command: quartus_sta hyperram_system -c hyperram_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702057500546 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702057500587 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702057500663 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702057500663 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702057500740 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702057500740 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hyperram_system.sdc " "Synopsys Design Constraints File file not found: 'hyperram_system.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1702057500965 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1702057500966 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hBusRwds hBusRwds " "create_clock -period 1.000 -name hBusRwds hBusRwds" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702057500966 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702057500966 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1702057500967 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702057500968 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702057500970 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702057500974 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702057500974 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702057500977 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702057500977 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702057500978 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702057500978 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702057500979 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702057500979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.444 " "Worst-case minimum pulse width slack is -3.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702057500979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702057500979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444             -15.340 hBusRwds  " "   -3.444             -15.340 hBusRwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702057500979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702057500979 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702057500992 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702057501014 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702057501297 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702057501347 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702057501348 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702057501350 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702057501351 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702057501353 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702057501354 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702057501354 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702057501354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.444 " "Worst-case minimum pulse width slack is -3.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702057501355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702057501355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444             -15.340 hBusRwds  " "   -3.444             -15.340 hBusRwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702057501355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702057501355 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702057501367 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702057501469 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702057501470 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702057501471 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702057501471 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702057501472 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702057501472 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702057501472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702057501472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702057501472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.728 hBusRwds  " "   -3.000             -11.728 hBusRwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702057501472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702057501472 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702057501869 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702057501869 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "445 " "Peak virtual memory: 445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702057501897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  8 18:45:01 2023 " "Processing ended: Fri Dec  8 18:45:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702057501897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702057501897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702057501897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702057501897 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1702057503277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702057503277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  8 18:45:03 2023 " "Processing started: Fri Dec  8 18:45:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702057503277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702057503277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off hyperram_system -c hyperram_system " "Command: quartus_eda --read_settings_files=off --write_settings_files=off hyperram_system -c hyperram_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702057503277 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1702057503529 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hyperram_system.vho /home/andrea/Documents/Tesi_287628/287628/hyperram_system/netlist/ simulation " "Generated file hyperram_system.vho in folder \"/home/andrea/Documents/Tesi_287628/287628/hyperram_system/netlist/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702057503596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "595 " "Peak virtual memory: 595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702057503609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec  8 18:45:03 2023 " "Processing ended: Fri Dec  8 18:45:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702057503609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702057503609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702057503609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702057503609 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 95 s " "Quartus Prime Full Compilation was successful. 0 errors, 95 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702057504242 ""}
