0 1 1
3 n3 ~ 2 724 1220 0 0 ~
3 n33 ~ 2 2244 3228 0 0 ~
3 n46 ~ 2 964 2734 0 0 ~
3 counter_state_1_port ~ 2 804 2766 0 0 ~
3 N27 ~ 2 2084 2240 0 0 ~
3 N25 ~ 2 564 3196 0 0 ~
3 n35 ~ 2 2204 3196 0 0 ~
3 n2 ~ 2 1484 1252 0 0 ~
3 n9 ~ 2 1364 1220 0 0 ~
3 n32 ~ 2 2604 3196 0 0 ~
3 N28 ~ 2 2204 3754 0 0 ~
3 N26 ~ 2 924 264 0 0 ~
3 n41 ~ 2 764 56 0 0 ~
3 n48 ~ 2 2084 3196 0 0 ~
3 n30 ~ 2 2644 2734 0 0 ~
3 n37 ~ 2 1084 2734 0 0 ~
3 n44 ~ 2 1204 3196 0 0 ~
3 n47 ~ 2 3444 3196 0 0 ~
3 counter_state_3_port ~ 2 1844 2208 0 0 ~
3 n28_port ~ 2 2564 2734 0 0 ~
3 n43 ~ 2 1444 3196 0 0 ~
3 n8 ~ 2 884 1954 0 0 ~
3 n4 ~ 2 244 2032 0 0 ~
3 n1 ~ 2 1444 1220 0 0 ~
3 n45 ~ 2 884 2734 0 0 ~
3 n38 ~ 2 3564 2766 0 0 ~
3 n34 ~ 2 2124 3196 0 0 ~
3 counter_state_2_port ~ 2 764 2240 0 0 ~
3 N24 ~ 2 1324 1220 0 0 ~
3 n42 ~ 2 764 1220 0 0 ~
3 n6 ~ 2 124 264 0 0 ~
3 n7 ~ 2 2404 2766 0 0 ~
3 n31 ~ 2 2444 2240 0 0 ~
3 counter_state_4_port ~ 2 2044 3196 0 0 ~
3 n36 ~ 2 2564 3196 0 0 ~
3 n39 ~ 2 2044 3754 0 0 ~
3 n5 ~ 2 84 232 0 0 ~
3 n29 ~ 2 2604 2766 0 0 ~
3 n40 ~ 2 844 232 0 0 ~
3 mem_addr_enable ~ 2 2684 2734 0 0 ~
3 counter_state_0_port ~ 2 2884 3196 0 0 ~
3 n10 ~ 2 1404 264 0 0 ~
