/* For ddrmoderegisters.h */

{class: "branch",
global_defaults: {
	branch_default: {
		c_prefix: "union",
		atomtree: "atui_nullstruct",
		access: "bios",
		num_bytes: "sizeof(*bios)",
		expanded: true,
	},
	leaf_defaults: {
		generic: {
			display: "ATUI_BIN",
			fancy: "ATUI_BITFIELD",
		},
		bitchild: {
			display: "ATUI_DEC",
			fancy: "ATUI_NOFANCY",
		},
		dynpattern: {
			display: "ATUI_DEC",
			fancy: "ATUI_NOFANCY",
		},
	},
}, branches: [
{
	c_type: "ddr1_mr0",
	leaves: [{
		access: "bios->ddr1_mr0",
		name: "ddr1_mr0",
		fancy_data: { fields: [
			{
				access: "burst_length",
				description: {
					eng: "1=BL2, 2=BL4, 3=BL8; all else reserved",
				},
			}, {
				access: "burst_type",
				description: {
					eng: "0=sequential, 1=interleave",
				},
			}, {
				access: "tCL",
				description: {
					eng: "2=2,3=3, 5=1.5,6=2.5, all else reseved",
				},
			}, {
				access: "test_mode",
				description: {
					eng: "behaviour is vendor specific",
				},
			}, {
				access: "DLL_reset",
				description: {
					eng: "self clearing",
				},
			}, {
				access: "operating_rsvd",
				description: {
					eng: "operation_mode reserved",
				},
			}, {
				access: "ID",
			},
		],},
		},
	],
}, {
	c_type: "ddr1_emr1",
	leaves: [{
		access: "bios->ddr1_emr1",
		name: "ddr1_emr1",
		fancy_data: { fields: [
			{
				access: "DLL",
				description: {
					eng: "0=enable",
				},
			}, {
				access: "drive_strength",
				description: {
					eng: "0=full, 1=reduced; (see SSTL_2, Class II)",
				},
			}, {
				access: "reserved",
				description: {
					eng: "compatibility with early DDR1",
				},
			}, {
				access: "operating_rsvd",
			}, {
				access: "ID",
			},
		],},
		},
	],
}, {
	c_type: "ddr2_mr0",
	leaves: [{
		access: "bios->ddr2_mr0",
		name: "ddr2_mr0",
		fancy_data: { fields: [
			{
				access: "burst_length",
				description: {
					eng: "2=BL4, 3=BL8; all else reserved",
				},
			}, {
				access: "burst_type",
				description: {
					eng: "0=sequential, 1=interleave",
				},
			}, {
				access: "tCL",
				description: {
					eng: "tCL=n; 0,1,7=reserved",
				},
			}, {
				access: "test_mode",
				description: {
					eng: "behaviour is vendor specific",
				},
			}, {
				access: "DLL_reset",
				description: {
					eng: "self clearing",
				},
			}, {
				access: "WR",
				description: {
					eng: "tWR = n+1",
				},
			}, {
				access: "PD_exit_time",
				description: {
					eng: "0=fast, 1=slow",
				},
			}, {
				access: "rsvd_15_13",
				display: "ATUI_HEX",
			},
		],},
		},
	],
}, {
	c_type: "ddr2_emr1",
	leaves: [{
		access: "bios->ddr2_emr1",
		name: "ddr2_emr1",
		fancy_data: { fields: [
			{
				access: "DLL",
				description: {
					eng: "0=enable",
				},
			}, {
				access: "drive_strength",
				description: {
					eng: "0=full, 1=reduced",
				},
			}, {
				access: "RTT_Nom_lo_bit",
				description: {
					eng: "A[6,2] -> Nom[1:0]",
				},
			}, {
				access: "Additive_Latency",
				description: {
					eng: "0=0...  6+=reserved",
				},
			}, {
				access: "RTT_Nom_hi_bit",
				description: {
					eng: "0=disabled, 1=75 ohms, 2=150, 3=50",
				},
			}, {
				access: "OCD_calibration",
				description: {
					eng: "0=exit,1=drive1,2=drive2,4=adjust,7=default",
				},
			}, {
				access: "DQS",
				description: {
					eng: "0=enable",
				},
			}, {
				access: "RDQS",
				description: {
					eng: "0=disable",
				},
			}, {
				access: "output_disable",
				description: {
					eng: "1=turn off drivers for DQ, DQS, RDQS",
				},
			}, {
				access: "rsvd_15_13",
				display: "ATUI_HEX",
			},
		],},
		},
	],
}, {
	c_type: "ddr2_emr2",
	leaves: [{
		access: "bios->ddr2_emr2",
		name: "ddr2_emr2",
		fancy_data: { fields: [
			{
				access: "PASR",
				description: {
					eng: "0=full (BA[2:0]=xxx), 0xx, 00x, 000, 3/4 (>1), 1xx, 11x, 111",
				},
			}, {
				access: "DCC",
				description: {
					eng: "0=disable; Duty Cycle Correction",
				},
			}, {
				access: "rsvd_6_4",
				display: "ATUI_HEX",
				description: {
					eng: "reserved",
				},
			}, {
				access: "HT_SRF",
				description: {
					eng: "0=disable; hi-temp self-refresh mode",
				},
			}, {
				access: "rsvd_12_8",
				display: "ATUI_HEX",
				description: {
					eng: "reserved",
				},
			}, {
				access: "rsvd_15_13",
				display: "ATUI_HEX",
			},
		],},
		},
	],
}, {
	c_type: "ddr2_emr3",
	leaves: [{
		access: "bios->ddr2_emr3",
		name: "ddr2_emr3",
		fancy_data: { fields: [
			{
				access: "rsvd_15_0",
				display: "ATUI_HEX",
				description: {
					eng: "all reserved",
				},
			},
		],},
		},
	],
}, {
	c_type: "ddr3_mr0",
	leaves: [{
		access: "bios->ddr3_mr0",
		name: "ddr3_mr0",
		fancy_data: { fields: [
			{
				access: "burst_length",
				description: {
					eng: "0=BL8, 1=OTF 4/8, 2=BC4, 3=reserved",
				},
			}, {
				access: "CL_hi_bit",
				description: {
					eng: "A[2,6,5,4] -> CL[4:0]",
				},
			}, {
				access: "read_burst_type",
				description: {
					eng: "0=nibble sequential, 1=interleave",
				},
			}, {
				access: "CL_lo_bits",
				description: {
					eng: "tCL = 4+n",
				},
			}, {
				access: "testmode",
				description: {
					eng: "behaviour is vendor specific",
				},
			}, {
				access: "DLL_reset",
				description: {
					eng: "self clearing",
				},
			}, {
				access: "WR",
				description: {
					eng: "tWR; 16,5,6,7,8,10,12,14",
				},
			}, {
				access: "DLL_PPD",
				description: {
					eng: "0=slow exit (DLL off), 1=fast (DLL on)",
				},
			}, {
				access: "RFU_15_13",
			},
		],},
		},
	],
}, {
	c_type: "ddr3_mr1",
	leaves: [{
		access: "bios->ddr3_mr1",
		name: "ddr3_mr1",
		fancy_data: { fields: [
			{
				access: "DLL",
				description: {
					eng: "0=enable",
				},
			}, {
				access: "DrvStr_lo_bit",
				description: {
					eng: "0=RZQ/6, 1=RZQ/7",
				},
			}, {
				access: "RTTNom_lo_bit",
				description: {
					eng: "A[9,6,2] -> RTT_Nom[2:0]",
				},
			}, {
				access: "Additive_Latency",
				description: {
					eng: "0=0, 1=tCL-1, 2=tCL-2, 3=reserved",
				},
			}, {
				access: "DrvStr_hi_bit",
				description: {
					eng: "A[5,1] -> DrvStr[1:0]; 2,3=reserved",
				},
			}, {
				access: "RTTNom_mid_bit",
				description: {
					eng: "0=dis, RZQ/4, /2, /6, /12, /8,  6,7=rsvd",
				},
			}, {
				access: "write_leveling",
				description: {
					eng: "0=disabled",
				},
			}, {
				access: "RFU_8",
				description: {
					eng: "reserved",
				},
			}, {
				access: "RTTNom_hi_bit",
				description: {
					eng: "2,4,6 only if writelevel on and drivers on",
				},
			}, {
				access: "RFU_10",
				description: {
					eng: "reserved",
				},
			}, {
				access: "TDQS",
				description: {
					eng: "0=disabled; Termination Data Strobe pins",
				},
			}, {
				access: "output_disable",
				description: {
					eng: "1=turn off drivers for DQ, DQS, DQS#",
				},
			}, {
				access: "RFU_15_13",
			},
		],},
		},
	],
}, {
	c_type: "ddr3_mr2",
	leaves: [{
		access: "bios->ddr3_mr2",
		name: "ddr3_mr2",
		fancy_data: { fields: [
			{
				access: "PASR",
				description: {
					eng: "0=full (BA[2:0]=xxx), 0xx, 00x, 000, 3/4 (>1), 1xx, 11x, 111",
				},
			}, {
				access: "CWL",
				description: {
					eng: "tCWl = 5+n",
				},
			}, {
				access: "ASR",
				description: {
					eng: "0=manual; auto self refresh",
				},
			}, {
				access: "SRT",
				description: {
					eng: "0=normal, 1=extended; self refresh temp range",
				},
			}, {
				access: "RFU_8",
				description: {
					eng: "reserved",
				},
			}, {
				access: "RTT_WR",
				description: {
					eng: "0=off, RZQ/4, /2, reserved",
				},
			}, {
				access: "RFU_15_11",
			},
		],},
		},
	],
}, {
	c_type: "ddr3_mr3",
	leaves: [{
		access: "bios->ddr3_mr3",
		name: "ddr3_mr3",
		fancy_data: { fields: [
			{
				access: "MPR_location",
				description: {
					eng: "0=predefined pattern for read sync, 1,2,3=RFU",
				},
			}, {
				access: "MPR_operation",
				description: {
					eng: "0=normal, 1=dataflow from MPR",
				},
			}, {
				access: "RFU_15_3",
			},
		],},
		},
	],
}, {
	c_type: "ddr4_mr0",
	leaves: [{
		access: "bios->ddr4_mr0",
		name: "ddr4_mr0",
		fancy_data: { fields: [
			{
				access: "BL",
				description: {
					eng: "0=BL8; 1=OTF BC4/BC8; 2=BC4",
				},
			}, {
				access: "tCL_lo",
				description: {
					eng: "MR0[12,6:4,2] -> tCL[5:0]",
				},
			}, {
				access: "burst_type",
				description: {
					eng: "0=nibble sequential; 1=interleave",
				},
			}, {
				access: "tCL_mid",
				description: {
					eng: "0..7=9+n; 8=18 9=20 10=22 11=24 12=23 13=17 14=19 15=21 16=25 17=26 19=28 20=29 21=30 22=31 23=32",
				},
			}, {
				access: "test_mode",
			}, {
				access: "DLL_reset",
				description: {
					eng: "1=reset",
				},
			}, {
				access: "tWRtRTP_lo",
				description: {
					eng: "auto-pre; MR0[13,11:9] -> tWRtRTP[3:0]",
				},
			}, {
				access: "tCL_hi",
			}, {
				access: "tWRtRTP_hi",
				description: {
					eng: "tWR is 2x; tRTP: 0..5=5+n; 6=12 7=11 8=13 9=14",
				},
			}, {
				access: "mr_zero",
			},
		],},
		},
	],
}, {
	c_type: "ddr4_mr1",
	leaves: [{
		access: "bios->ddr4_mr1",
		name: "ddr4_mr1",
		fancy_data: { fields: [
			{
				access: "DLL",
				description: {
					eng: "1=enabled",
				},
			}, {
				access: "ODI",
				description: {
					eng: "drive strength; 0=RZQ/7; 1=/5; (2: micron: /6)",
				},
			}, {
				access: "AL",
				description: {
					eng: "additive latency; 0=0;  1=CL-1; 2=CL-2",
				},
			}, {
				access: "RXCTLE_lo",
				description: {
					eng: "MR1[13,6:5] -> RX_CTLE_CTRL[2:0]",
				},
			}, {
				access: "WL",
				description: {
					eng: "write leveling; 0=disabled; 1=enabled",
				},
			}, {
				access: "RTT_NOM",
				description: {
					eng: "0=off; 1=RZQ/4 2=/2 3=/6 4=/1 5=/5 6=/3 7=/7",
				},
			}, {
				access: "TDQS",
				description: {
					eng: "DQS termination (x8 only); 0=disabled; 1=enabled",
				},
			}, {
				access: "Qoff",
				description: {
					eng: "output buffer disabled; 0=normal; 1=ODI/RTT off",
				},
			}, {
				access: "RXCTLE_hi",
				description: {
					eng: "MR1[13,6:5] -> RX_CTLE_CTRL[2:0]",
				},
			}, {
				access: "mr_zero",
			},
		],},
		},
	],
}, {
	c_type: "ddr4_mr2",
	leaves: [{
		access: "bios->ddr4_mr2",
		name: "ddr4_mr2",
		fancy_data: { fields: [
			{
				access: "RFU_2_0",
			}, {
				access: "tCWL",
				description: {
					eng: "1t preamble: 0=9 1=10 2=11 3=12 4=14 5=16 6=18 7=20; 2t pramble: 14..20",
				},
			}, {
				access: "LPASR",
				description: {
					eng: "auto refresh; 0=normal 1=reduced 1=extended 3=auto",
				},
			}, {
				access: "RFU_8",
			}, {
				access: "RTT_WR",
				description: {
					eng: "0=disabled 1=RZQ/2 2=/1 3=HiZ 4=/3",
				},
			}, {
				access: "WRCRC",
				description: {
					eng: "write CRC; 0=disabled",
				},
			}, {
				access: "RFU_13",
			}, {
				access: "mr_zero",
			},
		],},
		},
	],
}, {
	c_type: "ddr4_mr3",
	leaves: [{
		access: "bios->ddr4_mr3",
		name: "ddr4_mr3",
		fancy_data: { fields: [
			{
				access: "MPR_page",
				description: {
					eng: "multi-purpose register; 0=0..3=3",
				},
			}, {
				access: "MPR_access",
				description: {
					eng: "0=normal; 1=data from MPR",
				},
			}, {
				access: "GDM",
				description: {
					eng: "0=normal; 1=geared",
				},
			}, {
				access: "PDA",
				description: {
					eng: "per-dram addressability; 0=normal; 1=enable",
				},
			}, {
				access: "temp_sensor",
				description: {
					eng: "0=disabled",
				},
			}, {
				access: "FGR",
				description: {
					eng: "0=1x 1=2x 3=4x; 5=OTF 1x/2x; 6=OTF 1x/4x",
				},
			}, {
				access: "tWCL",
				description: {
					eng: "when CRC, DM are both enabled; 0..2=4+n",
				},
			}, {
				access: "MPR_format",
				description: {
					eng: "read format; 0=serial 1=parallell 2=staggered",
				},
			}, {
				access: "RFU_13",
			}, {
				access: "mr_zero",
			},
		],},
		},
	],
}, {
	c_type: "ddr4_mr4",
	leaves: [{
		access: "bios->ddr4_mr4",
		name: "ddr4_mr4",
		fancy_data: { fields: [
			{
				access: "MBIST_PPR",
				description: {
					eng: "self-contained PPR; 0=disabled",
				},
			}, {
				access: "max_power_savings",
				description: {
					eng: "lossy powersave; 0=normal; 1=enabled",
				},
			}, {
				access: "TCR_range",
				description: {
					eng: "0=normal; 1=extended",
				},
			}, {
				access: "TCR",
				description: {
					eng: "temp controlled refresh; 0=disabled",
				},
			}, {
				access: "internal_vref",
				description: {
					eng: "for Vrefdq training; 0=disabled",
				},
			}, {
				access: "soft_PPR",
				description: {
					eng: "soft post-package-repair; 0=disabled",
				},
			}, {
				access: "command_address_lat",
				description: {
					eng: "power savings;  0=0 1=3 2=4 3=5 4=6 5=8",
				},
			}, {
				access: "refresh_abort_mode",
				description: {
					eng: "0=disabled",
				},
			}, {
				access: "read_preamble_train",
				description: {
					eng: "o=disabled",
				},
			}, {
				access: "read_preamble",
				description: {
					eng: "0=1tCK 1=2tCK",
				},
			}, {
				access: "write_preamble",
				description: {
					eng: "0=1tCK; 1=2tCK, tCWL must be >9",
				},
			}, {
				access: "hard_PPR",
				description: {
					eng: "hard post-package-repair; 0=disabled",
				},
			}, {
				access: "mr_zero",
			},
		],},
		},
	],
}, {
	c_type: "ddr4_mr5",
	leaves: [{
		access: "bios->ddr4_mr5",
		name: "ddr4_mr5",
		fancy_data: { fields: [
			{
				access: "CA_parity",
				description: {
					eng: "0=off; n-clocks: 1=4 2=5 3=6",
				},
			}, {
				access: "CRC_error",
				description: {
					eng: "0=clear; 1=error",
				},
			}, {
				access: "CA_parity_error",
				description: {
					eng: "0=clear; 1=error",
				},
			}, {
				access: "ODT_powerdown",
				description: {
					eng: "0=buffer enabled; 1=disabled",
				},
			}, {
				access: "RTT_Park",
				description: {
					eng: "0=disabled 1=RZQ/4 2=/2 3=/6 4=/1 5=/5 6=/3 7=/7",
				},
			}, {
				access: "CA_parity_stop",
				description: {
					eng: "CA parity stops on error; 0=stop 1=continue",
				},
			}, {
				access: "data_maask",
				description: {
					eng: "write data mask (x8/x16 only); 0=disabled",
				},
			}, {
				access: "read_DBI",
				description: {
					eng: "data bus inversion; 0=disabled",
				},
			}, {
				access: "write_DBI",
				description: {
					eng: "data bus inversion; 0=disabled",
				},
			}, {
				access: "RFU_13",
			}, {
				access: "mr_zero",
			},
		],},
		},
	],
}, {
	c_type: "ddr4_mr6",
	leaves: [{
		access: "bios->ddr4_mr6",
		name: "ddr4_mr6",
		fancy_data: { fields: [
			{
				access: "vref_cal_val",
				description: {
					eng: "0..50 = (n/154 + range) x Vddq",
				},
			}, {
				access: "vref_cal_range",
				description: {
					eng: "0=0.6 (range 1); 1=0.45 (range 2)",
				},
			}, {
				access: "vref_cal",
				description: {
					eng: "internal Vrefdq gen; 0=disable; 1=enable",
				},
			}, {
				access: "RFU_9_8",
			}, {
				access: "data_rate",
				description: {
					eng: "0:<=1333; 1:<=1866; 2:<=2400; 3:<=2666; 4:<=3200",
				},
			}, {
				access: "RFU_13",
			}, {
				access: "mr_zero",
			},
		],},
		},
	],
},

{
	c_type: "gddr2_mr0",
	leaves: [{
		access: "bios->gddr2_mr0",
		name: "gddr2_mr0",
		fancy_data: { fields: [
			{
				access: "burst_length",
				description: {
					eng: "0=4, 1=reserved",
				},
			}, {
				access: "WL",
				description: {
					eng: "1=1..7=7; 0=reserved",
				},
			}, {
				access: "RL",
				description: {
					eng: "8,9,10,rsvd,4,5,6,7",
				},
			}, {
				access: "testmode",
				description: {
					eng: "behaviour is vendor specific",
				},
			}, {
				access: "DLL_reset",
				description: {
					eng: "self clearing",
				},
			}, {
				access: "WR",
				description: {
					eng: "tWR=n+1; 0,1,7=reserved",
				},
			}, {
				access: "rsvd_15_12",
				display: "ATUI_HEX",
			},
		],},
		},
	],
}, {
	c_type: "gddr2_emr1",
	leaves: [{
		access: "bios->gddr2_emr1",
		name: "gddr2_emr1",
		fancy_data: { fields: [
			{
				access: "addrcmd_ODT",
				description: {
					eng: "0=off 1=1xDQ, 2=2x, 3=4xDQ",
				},
			}, {
				access: "data_ck_ODT",
				description: {
					eng: "0=off, 1=auto cal., 2=60ohms, 3=120",
				},
			}, {
				access: "additive_latency",
				description: {
					eng: "0=0, 1=1",
				},
			}, {
				access: "DQS",
				description: {
					eng: "0=differential, 1=single",
				},
			}, {
				access: "DLL",
				description: {
					eng: "0=off, 1=on",
				},
			}, {
				access: "driver_Ron",
				description: {
					eng: "0=60, 1=55 ... 7=25",
				},
			}, {
				access: "rankness",
				description: {
					eng: "0=single 1=multi",
				},
			}, {
				access: "vendor_id",
				description: {
					eng: "0=disabled 1=enabled",
				},
			}, {
				access: "rsvd_15_12",
				display: "ATUI_HEX",
			},
		],},
		},
	],
}, {
	c_type: "gddr2_emr2",
	leaves: [{
		access: "bios->gddr2_emr2",
		name: "gddr2_emr2",
		fancy_data: { fields: [
			{
				access: "rsvd_1_0",
				display: "ATUI_HEX",
			}, {
				access: "ODT_at_powerdown",
				description: {
					eng: "0=all off except CK, CKE, 1=EMRS/EMRS2",
				},
			}, {
				access: "low_power_mode",
				description: {
					eng: "0=self-refresh, 1=fast wakeup",
				},
			}, {
				access: "CK_ODT",
				description: {
					eng: "0=off, 1=1xDQ, 2=2x, 3=4xDQ",
				},
			}, {
				access: "CS_ODT",
				description: {
					eng: "0=off, 1=0.5x addrcmd, 2=1x, 3=reserved",
				},
			}, {
				access: "CKE_ODT",
				description: {
					eng: "0=off, 1=addrcmd",
				},
			}, {
				access: "ODT_W_mode",
				description: {
					eng: "0=enable 1=disable. \"W\" mode??",
				},
			}, {
				access: "rsvd_11_10",
				display: "ATUI_HEX",
			}, {
				access: "rsvd_15_12",
				display: "ATUI_HEX",
			},
		],},
		},
	],
}, {
	c_type: "gddr3_mr0",
	leaves: [{
		access: "bios->gddr3_mr0",
		name: "gddr3_mr0",
		fancy_data: { fields: [
			{
				access: "burst_length",
				description: {
					eng: "0,1=RFU, 2=BL4, 3=BL8",
				},
			}, {
				access: "CL_hi_bit",
				description: {
					eng: "A[2,6,5,4]->tCL[3:0] | JEDEC says A[3] is for BL; BL[2:0]",
				},
			}, {
				access: "burst_type",
				description: {
					eng: "0=sequential 1=RFU",
				},
			}, {
				access: "CL_lo_bits",
				description: {
					eng: "8,9,10,11,rsvd,5,6,7,12,13,14,15, rsvd...",
				},
			}, {
				access: "test_mode",
				description: {
					eng: "behaviour is vendor specific",
				},
			}, {
				access: "DLL_reset",
				description: {
					eng: "self clearing",
				},
			}, {
				access: "tWL",
				description: {
					eng: "0=reserved; tCWL",
				},
			}, {
				access: "rsvd_15_12",
				display: "ATUI_HEX",
			},
		],},
		},
	],
}, {
	c_type: "gddr3_emr1", // page 14
	leaves: [{
		access: "bios->gddr3_emr1",
		name: "gddr3_emr1",
		fancy_data: { fields: [
			{
				access: "drive_strength",
				description: {
					eng: "0=auto cal. 1=30ohms, 2=40, 3=50",
				},
			}, {
				access: "data_terminaton",
				description: {
					eng: "0=ALL ODT disabled, 1=rsvd, 2=ZQ/4, 3=ZQ/2",
				},
			}, {
				access: "WR_lo_bits",
				description: {
					eng: "A[7,5,4] -> WR[2:0]; 11,13,5,6,7,8,9,10",
				},
			}, {
				access: "DLL",
				description: {
					eng: "0=enable",
				},
			}, {
				access: "tWR_hi_bit",
			}, {
				access: "rsvd_8_8",
				display: "ATUI_HEX",
				description: {
					eng: "reserved",
				},
			}, {
				access: "R_on",
				description: {
					eng: "0=40 ohms, 1=60 ohms; pull-up",
				},
			}, {
				access: "vendor_ID",
				description: {
					eng: "0=off",
				},
			}, {
				access: "AddrCmd_term",
				description: {
					eng: "0=inherit CKE, 1=CKE/2",
				},
			}, {
				access: "rsvd_15_12",
				display: "ATUI_HEX",
			},
		],},
		},
	],
}, {
	c_type: "gddr4_mr0",
	leaves: [{
		access: "bios->gddr4_mr0",
		name: "gddr4_mr0",
		fancy_data: { fields: [
			{
				access: "WR",
				description: {
					eng: "Write recovery; 16,18,20, 6,8,10,12,14",
				},
			}, {
				access: "tCL",
				description: {
					eng: "16,17..21,22, 7,8,9..15",
				},
			}, {
				access: "testmode",
				description: {
					eng: "behaviour is vendor specific",
				},
			}, {
				access: "DLL_reset",
				description: {
					eng: "self clearing",
				},
			}, {
				access: "WL",
				description: {
					eng: "write latency; 0=RFU, 1=1..7=7",
				},
			}, {
				access: "RFU_12",
				description: {
					eng: "reserved",
				},
			}, {
				access: "ID",
				description: {
					eng: "MR 0",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr4_emr1",
	leaves: [{
		access: "bios->gddr4_emr1",
		name: "gddr4_emr1",
		fancy_data: { fields: [
			{
				access: "Drive_Term",
				description: {
					eng: "0=auto cal., 2=nominal (no compensation), 1,3=RFU. (drive: 40 down/60 up ; termination: 60/120; CA 60/120/240)",
				},
			}, {
				access: "DQ_term",
				description: {
					eng: "0=all off, 1=DQ off, 2=1/4, 3=1/2",
				},
			}, {
				access: "tPreamble",
				description: {
					eng: "0=1..  5..7=RFU. read/write preamble in tCK",
				},
			}, {
				access: "DLL",
				description: {
					eng: "0=enable",
				},
			}, {
				access: "read_DBI",
				description: {
					eng: "0=disable. data bus iversion",
				},
			}, {
				access: "write_DBI",
				description: {
					eng: "0=disable",
				},
			}, {
				access: "DBI_mode",
				description: {
					eng: "0=DC, 1=AC. optimise for DC/AC power reduction",
				},
			}, {
				access: "Vendor_ID",
				description: {
					eng: "0=disable",
				},
			}, {
				access: "RFU_12",
				description: {
					eng: "reserved",
				},
			}, {
				access: "ID",
				description: {
					eng: "EMR 1",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr4_emr2",
	leaves: [{
		access: "bios->gddr4_emr2",
		name: "gddr4_emr2",
		fancy_data: { fields: [
			{
				access: "OCD_down_offset",
				display: ["ATUI_DEC", "ATUI_SIGNED"],
				description: {
					eng: "Two's Compl. Driver/term pulldown offset",
				},
			}, {
				access: "OCD_up_offset",
				display: ["ATUI_DEC", "ATUI_SIGNED"],
				description: {
					eng: "Two's Compl. Driver/terminator pullup offset",
				},
			}, {
				access: "tRAS",
				description: {
					eng: "tRAS latency; 0=RFU, 1=1..63=63",
				},
			}, {
				access: "RFU_12",
				description: {
					eng: "reserved",
				},
			}, {
				access: "ID",
				description: {
					eng: "EMR 2",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr4_emr3",
	leaves: [{
		access: "bios->gddr4_emr3",
		name: "gddr4_emr3",
		fancy_data: { fields: [
			{
				access: "RFU",
				description: {
					eng: "reserved",
				},
			}, {
				access: "LP_term",
				description: {
					eng: "0=disabled",
				},
			}, {
				access: "DRAM_info",
				description: {
					eng: "0=vendor ID, 1=PERR_Info, 2,3=vendor specific",
				},
			}, {
				access: "parity_reset",
				description: {
					eng: "0=store, 1=reset; clear PERR_Info",
				},
			}, {
				access: "parity_enable",
				description: {
					eng: "0=disable",
				},
			}, {
				access: "parity_mask",
				description: {
					eng: "0=DQ[7:0], 1=[15:8], 2=[23:16], 3=[31:24]",
				},
			}, {
				access: "RFU_12",
				description: {
					eng: "reserved",
				},
			}, {
				access: "ID",
				description: {
					eng: "EMR 3",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr5_mr0",
	leaves: [{
		access: "bios->gddr5_mr0",
		name: "gddr5_mr0",
		fancy_data: { fields: [
			{
				access: "WLmrs",
				description: {
					eng: "0=RFU 1=1..7=7",
				},
			}, {
				access: "CLmrs_lo",
				description: {
					eng: "tCL = 5+n. [MR8[0], MR0[6:3]] -> tCL[4:0]",
				},
			}, {
				access: "testmode",
				description: {
					eng: "behavior is vendor specific",
				},
			}, {
				access: "WR",
				description: {
					eng: "tWR = 4+n. [MR8[1], MR0[11:8]] -> tWR[4:0]",
				},
			}, {
				access: "rsvd_15_12",
				display: "ATUI_HEX",
			},
		],},
		},
	],
}, {
	c_type: "gddr5_mr1",
	leaves: [{
		access: "bios->gddr5_mr1",
		name: "gddr5_mr1",
		fancy_data: { fields: [
			{
				access: "drive_strength",
				description: {
					eng: "0=auto cal., 1,3=vendor, 2=nom (60/40)",
				},
			}, {
				access: "data_termination",
				description: {
					eng: "0=disabled, 1=ZQ, 2=ZQ/2, 3=RFU",
				},
			}, {
				access: "addrcmd_term",
				description: {
					eng: "0=inherit CKE_n, 1=ZQ, 2=ZQ/2, 3=disabled",
				},
			}, {
				access: "calibration_update",
				description: {
					eng: "0=on; impedance calibration engine",
				},
			}, {
				access: "PLL_DLL",
				description: {
					eng: "0=off",
				},
			}, {
				access: "read_DBI",
				description: {
					eng: "0=on; data bus inversion",
				},
			}, {
				access: "write_DBI",
				description: {
					eng: "0=on; data bus inversion",
				},
			}, {
				access: "address_BI",
				description: {
					eng: "0=on; address bus inversion",
				},
			}, {
				access: "PLLDLL_reset",
				description: {
					eng: "self clearing",
				},
			}, {
				access: "rsvd_15_12",
				display: "ATUI_HEX",
			},
		],},
		},
	],
}, {
	c_type: "gddr5_mr2",
	leaves: [{
		access: "bios->gddr5_mr2",
		name: "gddr5_mr2",
		fancy_data: { fields: [
			{
				access: "drive_pulldown_offset",
				display: ["ATUI_DEC", "ATUI_SIGNED"],
				description: {
					eng: "Two's Compl. vendor specific",
				},
			}, {
				access: "drive_pullup_offset",
				display: ["ATUI_DEC", "ATUI_SIGNED"],
				description: {
					eng: "Two's Compl. vendor specific",
				},
			}, {
				access: "data_wck_term_offset",
				display: ["ATUI_DEC", "ATUI_SIGNED"],
				description: {
					eng: "Two's Compl. vendor specific",
				},
			}, {
				access: "AddrCmd_term_offset",
				display: ["ATUI_DEC", "ATUI_SIGNED"],
				description: {
					eng: "Two's Compl. vendor specific",
				},
			}, {
				access: "rsvd_15_12",
				display: "ATUI_HEX",
			},
		],},
		},
	],
}, {
	c_type: "gddr5_mr3",
	leaves: [{
		access: "bios->gddr5_mr3",
		name: "gddr5_mr3",
		fancy_data: { fields: [
			{
				access: "self_refresh",
				description: {
					eng: "0=32ms 1,2=vendor, 3=temp controlled",
				},
			}, {
				access: "WCK01_invert",
				description: {
					eng: "phase invert",
				},
			}, {
				access: "WCK23_invert",
				description: {
					eng: "phase invert",
				},
			}, {
				access: "WCK2CK_training",
				description: {
					eng: "0=off; WCK to CK alignment training",
				},
			}, {
				access: "RDQS_mode",
				description: {
					eng: "0=off; EDC becomes RDQS",
				},
			}, {
				access: "DRAM_info",
				description: {
					eng: "0=off, 1=vendor ID, 2=temp, 3=vemdor spec.",
				},
			}, {
				access: "WCK_termination",
				description: {
					eng: "0=dis, 1=ZQ/2, 2=ZQ, 3=RFU",
				},
			}, {
				access: "bank_groups",
				description: {
					eng: "0,1=off, 2=on tCCDL=4, 3=on tCCL=3",
				},
			}, {
				access: "rsvd_15_12",
				display: "ATUI_HEX",
			},
		],},
		},
	],
}, {
	c_type: "gddr5_mr4",
	leaves: [{
		access: "bios->gddr5_mr4",
		name: "gddr5_mr4",
		fancy_data: { fields: [
			{
				access: "EDC_pattern",
				description: {
					eng: "little-endian-based burst position",
				},
			}, {
				access: "CRCWL",
				description: {
					eng: "7+n; CRC write latency",
				},
			}, {
				access: "CRCRL",
				description: {
					eng: "4,1,2,3; CRC read laency",
				},
			}, {
				access: "read_CRC",
				description: {
					eng: "0=on",
				},
			}, {
				access: "write_crc",
				description: {
					eng: "0=on",
				},
			}, {
				access: "hold_invert",
				description: {
					eng: "1=inverted; EDC hold pattern inversion",
				},
			}, {
				access: "rsvd_15_12",
				display: "ATUI_HEX",
			},
		],},
		},
	],
}, {
	c_type: "gddr5_mr5",
	leaves: [{
		access: "bios->gddr5_mr5",
		name: "gddr5_mr5",
		fancy_data: { fields: [
			{
				access: "LP1",
				description: {
					eng: "0=off; power saving, relaxed core",
				},
			}, {
				access: "LP2",
				description: {
					eng: "0=off; power saving, WCK off during powerdown",
				},
			}, {
				access: "LP3",
				description: {
					eng: "0=off; training during refresh disabled",
				},
			}, {
				access: "PLLDLL_BW",
				description: {
					eng: "vendor specific; PLL bandwidth",
				},
			}, {
				access: "tRAS",
				description: {
					eng: "0=RFU, 1=1..63=63",
				},
			}, {
				access: "rsvd_15_12",
				display: "ATUI_HEX",
			},
		],},
		},
	],
}, {
	c_type: "gddr5_mr6",
	leaves: [{
		access: "bios->gddr5_mr6",
		name: "gddr5_mr6",
		fancy_data: { fields: [
			{
				access: "WCK2CK_alignment",
				description: {
					eng: "0=inside DRAM, 1=at balls",
				},
			}, {
				access: "VREFD_merge",
				description: {
					eng: "0=off 1=average VREFD and internal vref",
				},
			}, {
				access: "VREFD_training",
				description: {
					eng: "0=ff 1=train; self clearing",
				},
			}, {
				access: "VREFD_source",
				description: {
					eng: "0=VREFD pins, 1=internally generated",
				},
			}, {
				access: "VREFD_offset_MU",
				display: ["ATUI_DEC", "ATUI_SIGNED"],
				description: {
					eng: "semi Two's Compl. -8 = 0/auto",
				},
			}, {
				access: "VREFD_offset_AF",
				display: ["ATUI_DEC", "ATUI_SIGNED"],
				description: {
					eng: "semi Two's Compl. -8 = 0/auto",
				},
			}, {
				access: "rsvd_15_12",
				display: "ATUI_HEX",
			},
		],},
		},
	],
}, {
	c_type: "gddr5_mr7",
	leaves: [{
		access: "bios->gddr5_mr7",
		name: "gddr5_mr7",
		fancy_data: { fields: [
			{
				access: "PLL_standby",
				description: {
					eng: "0=off 1=standby when self-refresh",
				},
			}, {
				access: "PLL_fast_lock",
				description: {
					eng: "1=faster lock but higher power; self clears",
				},
			}, {
				access: "PLL_delay_comp",
				description: {
					eng: "1=PLL feedback = WCK clock tree delay",
				},
			}, {
				access: "low_freq_mode",
				description: {
					eng: "1=reduced power for low freq",
				},
			}, {
				access: "WCK2CK_autosync",
				description: {
					eng: "1=auto WCK2CK after PD exit",
				},
			}, {
				access: "DQ_preamble",
				description: {
					eng: "1=non-gapped READs will have 4UI preamble",
				},
			}, {
				access: "temp_sensor",
				description: {
					eng: "1=enable temperature sense",
				},
			}, {
				access: "half_VREFD",
				description: {
					eng: "0=0.7x 1=0.5x VDDQ",
				},
			}, {
				access: "VDD_range",
				description: {
					eng: "0=1.5V 1,2,3=vendor; adapt to different VDD",
				},
			}, {
				access: "DCC",
				description: {
					eng: "0=off, 1=start, 2=reset, 3=RFU; Duty Cycle Correction",
				},
			}, {
				access: "rsvd_15_12",
				display: "ATUI_HEX",
			},
		],},
		},
	],
}, {
	c_type: "gddr5_mr8",
	leaves: [{
		access: "bios->gddr5_mr8",
		name: "gddr5_mr8",
		fancy_data: { fields: [
			{
				access: "CL_EHF",
				description: {
					eng: "tCL range extension; see MR0",
				},
			}, {
				access: "WR_EHF",
				description: {
					eng: "tWR range extension; see MR0",
				},
			}, {
				access: "EDC_HiZ",
				description: {
					eng: "1=Hi-Z state; precedence over all other states",
				},
			}, {
				access: "REFPB",
				description: {
					eng: "1=per-bank refresh feature enable",
				},
			}, {
				access: "rsvd_11_4",
				display: "ATUI_HEX",
				description: {
					eng: "reserved",
				},
			}, {
				access: "rsvd_15_12",
				display: "ATUI_HEX",
			},
		],},
		},
	],
}, {
	c_type: "gddr5_mr9",
	leaves: [{
		access: "bios->gddr5_mr9",
		name: "gddr5_mr9",
		fancy_data: { fields: [
			{
				access: "vendor_specific",
				description: {
					eng: "vendor specific features.",
				},
			}, {
				access: "rsvd_15_12",
				display: "ATUI_HEX",
			},
		],},
		},
	],
}, {
	c_type: "gddr5_mr10",
	leaves: [{
		access: "bios->gddr5_mr10",
		name: "gddr5_mr10",
		fancy_data: { fields: [
			{
				access: "vendor_specific",
				description: {
					eng: "vendor specific features.",
				},
			}, {
				access: "rsvd_15_12",
				display: "ATUI_HEX",
			},
		],},
		},
	],
}, {
	c_type: "gddr5_mr11",
	leaves: [{
		access: "bios->gddr5_mr11",
		name: "gddr5_mr11",
		fancy_data: { fields: [
			{
				access: "PASR_banks_01",
				description: {
					eng: "exclude banks 0, 1",
				},
			}, {
				access: "PASR_banks_23",
				description: {
					eng: "exclude banks 2, 3",
				},
			}, {
				access: "PASR_banks_45",
				description: {
					eng: "exclude banks 4, 5",
				},
			}, {
				access: "PASR_banks_67",
				description: {
					eng: "exclude banks 6, 7",
				},
			}, {
				access: "PASR_banks_89",
				description: {
					eng: "exclude banks 8, 9",
				},
			}, {
				access: "PASR_banks_1011",
				description: {
					eng: "exclude banks 10, 11",
				},
			}, {
				access: "PASR_banks_1213",
				description: {
					eng: "exclude banks 12, 13",
				},
			}, {
				access: "PASR_banks_1415",
				description: {
					eng: "exclude banks 14, 15",
				},
			}, {
				access: "PASR_row_00",
				description: {
					eng: "exclude row segment A[13:12]=00 (MSB)",
				},
			}, {
				access: "PASR_row_01",
				description: {
					eng: "exclude row segment A[13:12]=01 (MSB)",
				},
			}, {
				access: "PASR_row_10",
				description: {
					eng: "exclude row segment A[13:12]=10 (MSB)",
				},
			}, {
				access: "PASR_row_11",
				description: {
					eng: "exclude row segment A[13:12]=11 (MSB)",
				},
			}, {
				access: "rsvd_15_12",
				display: "ATUI_HEX",
			}, {
				access: "PASR_bank_mask",
				description: {
					eng: "bank exclusion mask",
				},
			}, {
				access: "PASR_row_segment_mask",
				description: {
					eng: "row exclusion mask",
				},
			}, {
				access: "rsvd_15_12__2",
				display: "ATUI_HEX",
			},
		],},
		},
	],
}, {
	c_type: "gddr5_mr12",
	leaves: [{
		access: "bios->gddr5_mr12",
		name: "gddr5_mr12",
		fancy_data: { fields: [
			{
				access: "vendor_specific",
				description: {
					eng: "vendor specific features.",
				},
			}, {
				access: "rsvd_15_12",
				display: "ATUI_HEX",
			},
		],},
		},
	],
}, {
	c_type: "gddr5_mr13",
	leaves: [{
		access: "bios->gddr5_mr13",
		name: "gddr5_mr13",
		fancy_data: { fields: [
			{
				access: "vendor_specific",
				description: {
					eng: "vendor specific features.",
				},
			}, {
				access: "rsvd_15_12",
				display: "ATUI_HEX",
			},
		],},
		},
	],
}, {
	c_type: "gddr5_mr14",
	leaves: [{
		access: "bios->gddr5_mr14",
		name: "gddr5_mr14",
		fancy_data: { fields: [
			{
				access: "vendor_specific",
				description: {
					eng: "vendor specific features.",
				},
			}, {
				access: "rsvd_15_12",
				display: "ATUI_HEX",
			},
		],},
		},
	],
}, {
	c_type: "gddr5_mr15",
	leaves: [{
		access: "bios->gddr5_mr15",
		name: "gddr5_mr15",
		fancy_data: { fields: [
			{
				access: "rsvd_7_0",
				display: "ATUI_HEX",
			}, {
				access: "MRE_0_disable",
				description: {
					eng: "1=disable MRS commands on channel 0",
				},
			}, {
				access: "MRE_1_disable",
				description: {
					eng: "1=disable MRS commands on channel 1",
				},
			}, {
				access: "address_training",
				description: {
					eng: "1=address training mode",
				},
			}, {
				access: "RFU",
				description: {
					eng: "reserved",
				},
			}, {
				access: "rsvd_15_12",
				display: "ATUI_HEX",
			},
		],},
		},
	],
}, {
	c_type: "gddr6_mr0",
	leaves: [{
		access: "bios->gddr6_mr0",
		name: "gddr6_mr0",
		fancy_data: { fields: [
			{
				access: "WLmrs",
				description: {
					eng: "tCWL, 8,9,10,11,12,5,6,7.",
				},
			}, {
				access: "RLmrs_lo",
				description: {
					eng: "tCL = 5+n. [MR12[3], MR8[8], MR0[6:3]] -> tCL[5:0]",
				},
			}, {
				access: "testmode",
				description: {
					eng: "Test mode; behavior is vendor specific",
				},
			}, {
				access: "WRmrs",
				description: {
					eng: "tWR for auto-pre, 0=4,1=5..47=51. See MR8, MR12",
				},
			}, {
				access: "ID",
				description: {
					eng: "MR 0",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr6_mr1",
	leaves: [{
		access: "bios->gddr6_mr1",
		name: "gddr6_mr1",
		fancy_data: { fields: [
			{
				access: "drive_stren",
				description: {
					eng: "0=Auto Cal.(60/40), 1=AC(48/40). 2,3 vndr spec",
				},
			}, {
				access: "data_term",
				description: {
					eng: "0=disabled 1=60ohm 2=120ohm 3=48ohm",
				},
			}, {
				access: "PLLDLL_range",
				description: {
					eng: "min-to-max WCK freq, vendor specific",
				},
			}, {
				access: "Cal_Upd",
				description: {
					eng: "Auto Calibration Engine, 0=enabled.",
				},
			}, {
				access: "PLL_DLL",
				description: {
					eng: "0=disabled 1=enabled",
				},
			}, {
				access: "read_DBI",
				description: {
					eng: "Data Bus Inversion, for reads.   0=enabled",
				},
			}, {
				access: "write_DBI",
				description: {
					eng: "Data Bus Inversion, for writes.  1=disabled",
				},
			}, {
				access: "addrcmd_BI",
				description: {
					eng: "Command-address bus inversion.  0=enabled",
				},
			}, {
				access: "PLLDLL_reset",
				description: {
					eng: "1 = reset. self-clears after reset.",
				},
			}, {
				access: "ID",
				description: {
					eng: "MR 1",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr6_mr2",
	leaves: [{
		access: "bios->gddr6_mr2",
		name: "gddr6_mr2",
		fancy_data: { fields: [
			{
				access: "OCD_up",
				display: ["ATUI_DEC", "ATUI_SIGNED"],
				description: {
					eng: "output driver pullup offset. 0=0, Two's Compl.",
				},
			}, {
				access: "OCD_down",
				display: ["ATUI_DEC", "ATUI_SIGNED"],
				description: {
					eng: "pulldown. See JES250D Figure 33.",
				},
			}, {
				access: "self_refresh",
				description: {
					eng: "0=32ms, 1-2 vendor specific, 3=temp controlled",
				},
			}, {
				access: "EDC_mode",
				description: {
					eng: "0=full data rate, 1=half",
				},
			}, {
				access: "RDQS",
				description: {
					eng: "1 = EDC pins will act as RDQS; no CRC.",
				},
			}, {
				access: "CADT_SRF",
				description: {
					eng: "Self refesh while CA training",
				},
			}, {
				access: "EDC_HR",
				description: {
					eng: "EDC hold data rate 0=full, 1=half",
				},
			}, {
				access: "ID",
				description: {
					eng: "MR 2",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr6_mr3",
	leaves: [{
		access: "bios->gddr6_mr3",
		name: "gddr6_mr3",
		fancy_data: { fields: [
			{
				access: "dataWCK_term_offset",
				display: ["ATUI_DEC", "ATUI_SIGNED"],
				description: {
					eng: "DQ, DBI & WCK termination offset. Two's",
				},
			}, {
				access: "CA_term_offset",
				display: ["ATUI_DEC", "ATUI_SIGNED"],
				description: {
					eng: "command address. See MR2.",
				},
			}, {
				access: "DRAM_info",
				description: {
					eng: "0=off 1=vndr ID1 2=temp 3=vndr ID2",
				},
			}, {
				access: "WR_scaling",
				description: {
					eng: "1x 2x 3x value of tWR in MR8 and MR0",
				},
			}, {
				access: "bank_groups",
				description: {
					eng: "0,1=off, 2=on tCCDL=4, 3=on tCCDL=3",
				},
			}, {
				access: "ID",
				description: {
					eng: "MR 3",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr6_mr4",
	leaves: [{
		access: "bios->gddr6_mr4",
		name: "gddr6_mr4",
		fancy_data: { fields: [
			{
				access: "EDC_hold_pattern",
				description: {
					eng: "little-endian. pattern during EDC idle",
				},
			}, {
				access: "CRCWL",
				description: {
					eng: "15,16,RFU,10,11..21,RFU. See MR12 OP4",
				},
			}, {
				access: "CRCRL",
				description: {
					eng: "CRC latency for reads. 4,1,2,3.",
				},
			}, {
				access: "RDCRC",
				description: {
					eng: "read CRC 0=enable",
				},
			}, {
				access: "WRCRC",
				description: {
					eng: "write CRC 0=enable",
				},
			}, {
				access: "EDC_hold_invert",
				description: {
					eng: "0 = EDC hold pattern not inverted",
				},
			}, {
				access: "ID",
				description: {
					eng: "MR 4",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr6_mr5",
	leaves: [{
		access: "bios->gddr6_mr5",
		name: "gddr6_mr5",
		fancy_data: { fields: [
			{
				access: "LP1",
				description: {
					eng: "0=off, Low Power Mode 1, relax several core params",
				},
			}, {
				access: "LP2",
				description: {
					eng: "WCK recievers turned off during powerdown.",
				},
			}, {
				access: "LP3",
				description: {
					eng: "no read/write training and temp reads during REFab",
				},
			}, {
				access: "PLLDLL_BW",
				description: {
					eng: "PLL/DLL bandwidth. All except 0 vendor specific",
				},
			}, {
				access: "RAS",
				description: {
					eng: "0,1,2...63. tRAS for auto precharge",
				},
			}, {
				access: "ID",
				description: {
					eng: "MR 5",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr6_mr6",
	leaves: [{
		access: "bios->gddr6_mr6",
		name: "gddr6_mr6",
		fancy_data: { fields: [
			{
				access: "VREFD_level",
				description: {
					eng: "0.005x steps of VDDQ, from 0=0.49x to 95=0.965x",
				},
			}, {
				access: "pin_subaddr",
				description: {
					eng: "pin to configure the VREFD for. See JESD250",
				},
			}, {
				access: "ID",
				description: {
					eng: "MR 6",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr6_mr7",
	leaves: [{
		access: "bios->gddr6_mr7",
		name: "gddr6_mr7",
		fancy_data: { fields: [
			{
				access: "WCK2CK_AP",
				description: {
					eng: "WCK alignment point. 0=inside 1=at balls",
				},
			}, {
				access: "hibernate",
				description: {
					eng: "1=Hibernate Self Refresh mode. self clearing",
				},
			}, {
				access: "PLL_delay_comp",
				description: {
					eng: "1=(PLL feedback delay == WCK clock tree)",
				},
			}, {
				access: "low_freq_mode",
				description: {
					eng: "1=reduce power of input RX, clock trees",
				},
			}, {
				access: "WCK2CK_autosync",
				description: {
					eng: "1=auto sync, reduces WCK2CK MRS to 2.",
				},
			}, {
				access: "DQ_preamble",
				description: {
					eng: "1=preamble on DQ, DBI_n for gapped reads.",
				},
			}, {
				access: "half_VREFC",
				description: {
					eng: "0=0.7x VDDQ, 1=0.5x See MR6, MR9",
				},
			}, {
				access: "half_VREFD",
				description: {
					eng: "0=prog'd VREFD,DFE. 1=0.5x VDDQ. See MR6,MR9",
				},
			}, {
				access: "VDD_range",
				description: {
					eng: "0>1>2>3. Adapt to lower VDD voltages",
				},
			}, {
				access: "WCK_DCC",
				description: {
					eng: "Duty Cycle Corr. 0=off,1=start,2=RFU,3=hold",
				},
			}, {
				access: "ID",
				description: {
					eng: "MR 7",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr6_mr8",
	leaves: [{
		access: "bios->gddr6_mr8",
		name: "gddr6_mr8",
		fancy_data: { fields: [
			{
				access: "CA_low_term",
				description: {
					eng: "0=disable, 1=60ohm, 2=120, 3=rsvd. For CA[3:0]",
				},
			}, {
				access: "CA_high_term",
				description: {
					eng: "For CA[10:4]",
				},
			}, {
				access: "CA_TO",
				description: {
					eng: "Command Address Termin. Override 1=use CAL,CAH",
				},
			}, {
				access: "EDC_hiZ",
				description: {
					eng: "1=Hi-Z state. Precidence over all other states.",
				},
			}, {
				access: "CK_auto_cal",
				description: {
					eng: "0=auto calib. during REFab disabled, 1=enabled",
				},
			}, {
				access: "REFpb",
				description: {
					eng: "0=per-bank, 1=per-2-bank",
				},
			}, {
				access: "RL_EHF",
				description: {
					eng: "Extends RLmrs of MR0 from 4 to 5 bits.",
				},
			}, {
				access: "WR_EHF",
				description: {
					eng: "Extends WRmrs of MR0 from 4 to 5 bits.",
				},
			}, {
				access: "CK_term",
				description: {
					eng: "0=reset, 1=60ohm,2=120-ohm, 3=disabled",
				},
			}, {
				access: "ID",
				description: {
					eng: "MR 8",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr6_mr9",
	leaves: [{
		access: "bios->gddr6_mr9",
		name: "gddr6_mr9",
		fancy_data: { fields: [
			{
				access: "DFE",
				description: {
					eng: "0=off, in steps of +-0.5% VDDQ or 7mV",
				},
			}, {
				access: "RFU",
				description: {
					eng: "reserved",
				},
			}, {
				access: "pin_subaddr",
				description: {
					eng: "see JESD250",
				},
			}, {
				access: "ID",
				description: {
					eng: "MR 9",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr6_mr10",
	leaves: [{
		access: "bios->gddr6_mr10",
		name: "gddr6_mr10",
		fancy_data: { fields: [
			{
				access: "VREFC_offset",
				display: ["ATUI_DEC", "ATUI_SIGNED"],
				description: {
					eng: "CA bus. semi Two's Complement: -8=0",
				},
			}, {
				access: "WCK_inv_byte0",
				description: {
					eng: "for WCK2CK training 0=0;1=90 degr;2=180;3=270",
				},
			}, {
				access: "WCK_inv_byte1",
				description: {
					eng: "B1 on chan A, B0 on chan B ignored if WCK/word",
				},
			}, {
				access: "WCK2CK",
				description: {
					eng: "1=enable WCK2CK alignment training",
				},
			}, {
				access: "WCK_ratio",
				description: {
					eng: "0=half data rate, 1=full data rate",
				},
			}, {
				access: "WCK_term",
				description: {
					eng: "0=disabled, 1=60 ohm, 2=120, 3=reserved",
				},
			}, {
				access: "ID",
				description: {
					eng: "MR 10",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr6_mr11",
	leaves: [{
		access: "bios->gddr6_mr11",
		name: "gddr6_mr11",
		fancy_data: { fields: [
			{
				access: "PASR_banks_01",
				description: {
					eng: "exclude banks 0, 1",
				},
			}, {
				access: "PASR_banks_23",
				description: {
					eng: "exclude banks 2, 3",
				},
			}, {
				access: "PASR_banks_45",
				description: {
					eng: "exclude banks 4, 5",
				},
			}, {
				access: "PASR_banks_67",
				description: {
					eng: "exclude banks 6, 7",
				},
			}, {
				access: "PASR_banks_89",
				description: {
					eng: "exclude banks 8, 9",
				},
			}, {
				access: "PASR_banks_1011",
				description: {
					eng: "exclude banks 10, 11",
				},
			}, {
				access: "PASR_banks_1213",
				description: {
					eng: "exclude banks 12, 13",
				},
			}, {
				access: "PASR_banks_1415",
				description: {
					eng: "exclude banks 14, 15",
				},
			}, {
				access: "PASR_row_00",
				description: {
					eng: "exclude row segment R[13:12]=00 (MSB)",
				},
			}, {
				access: "PASR_row_01",
				description: {
					eng: "exclude row segment R[13:12]=01 (MSB)",
				},
			}, {
				access: "PASR_row_10",
				description: {
					eng: "exclude row segment R[13:12]=10 (MSB)",
				},
			}, {
				access: "PASR_row_11",
				description: {
					eng: "exclude row segment R[13:12]=11 (MSB)",
				},
			}, {
				access: "ID",
				description: {
					eng: "MR 11",
				},
			}, {
				access: "PASR_bank_mask",
				description: {
					eng: "bank exclusion mask",
				},
			}, {
				access: "PASR_row_segment_mask",
				description: {
					eng: "row exclusion mask",
				},
			}, {
				access: "ID__2",
				description: {
					eng: "MR 11",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr6_mr12",
	leaves: [{
		access: "bios->gddr6_mr12",
		name: "gddr6_mr12",
		fancy_data: { fields: [
			{
				access: "VDDQ_off",
				description: {
					eng: "0=disabled. For Hibernate Self Refresh",
				},
			}, {
				access: "P2BR_addr",
				description: {
					eng: "0=LSB/BA0 1=MSB/BA3. Select \"Dont Care\" for REFp2b",
				},
			}, {
				access: "PRBS",
				description: {
					eng: "1=Psudorandom bit stream instead of EDC hold",
				},
			}, {
				access: "RL_EHF2",
				description: {
					eng: "Extends RLmrs from 5 bits to 6 bits. See MR0, MR8",
				},
			}, {
				access: "CRCWL_EHF",
				description: {
					eng: "Extends CRCWL from 3 bits to 4 bits. See MR4.",
				},
			}, {
				access: "WR_EHF2",
				description: {
					eng: "Extends WRmrs from 5 bits to 6 bits. See MR0, MR8",
				},
			}, {
				access: "RFU",
				description: {
					eng: "reserved.",
				},
			}, {
				access: "ID",
				description: {
					eng: "MR 12",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr6_mr13",
	leaves: [{
		access: "bios->gddr6_mr13",
		name: "gddr6_mr13",
		fancy_data: { fields: [
			{
				access: "vendor_specific",
				description: {
					eng: "vendor specific features.",
				},
			}, {
				access: "ID",
				description: {
					eng: "MR 13",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr6_mr14",
	leaves: [{
		access: "bios->gddr6_mr14",
		name: "gddr6_mr14",
		fancy_data: { fields: [
			{
				access: "vendor_specific",
				description: {
					eng: "vendor specific features.",
				},
			}, {
				access: "ID",
				description: {
					eng: "MR 14",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr6_mr15",
	leaves: [{
		access: "bios->gddr6_mr15",
		name: "gddr6_mr15",
		fancy_data: { fields: [
			{
				access: "MRS_to_chan_A",
				description: {
					eng: "MRS to the two channels for individual config",
				},
			}, {
				access: "MRS_to_chan_B",
				description: {
					eng: "0=unblocked 1=blocked",
				},
			}, {
				access: "CA_training",
				description: {
					eng: "0=off 1=rising of CK, 2=falling, 3=CABI_n,CA10",
				},
			}, {
				access: "unused",
				description: {
					eng: "defined to be absent",
				},
			}, {
				access: "ID",
				description: {
					eng: "MR 15",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr0",
	leaves: [{
		access: "bios->gddr7_mr0",
		name: "gddr7_mr0",
		fancy_data: { fields: [
			{
				access: "CABI",
				description: {
					eng: "CA bus inversion; 0=enable",
				},
			}, {
				access: "rsvd_2_1",
				display: "ATUI_HEX",
			}, {
				access: "RDCRC",
				description: {
					eng: "Read CRC; 0=disable",
				},
			}, {
				access: "WRCRC",
				description: {
					eng: "Write CRC; 0=disable",
				},
			}, {
				access: "SLX2CAT",
				description: {
					eng: "auto CA training after sleepmode exit; 0=enable",
				},
			}, {
				access: "SRSLX2CAT",
				description: {
					eng: "same idea but for self-refresh sleepmode",
				},
			}, {
				access: "testmode",
				description: {
					eng: "Test mode; behavior is vendor specific",
				},
			}, {
				access: "PAM3",
				description: {
					eng: "PAM3 for DQ/DQE; 0=NRZ 1=PAM3",
				},
			}, {
				access: "severity",
				description: {
					eng: "ECC reporting; 0=disable",
				},
			}, {
				access: "poison",
				description: {
					eng: "ECC poisoning; 0=disable",
				},
			}, {
				access: "FD_flag",
				description: {
					eng: "postpone MR10~15 until sleep-mode entry; 0=enable",
				},
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 0. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr1",
	leaves: [{
		access: "bios->gddr7_mr1",
		name: "gddr7_mr1",
		fancy_data: { fields: [
			{
				access: "RL",
				description: {
					eng: "tCL; 10=10..47=47",
				},
			}, {
				access: "RFU_7_6",
			}, {
				access: "DQERL",
				description: {
					eng: "additionl latency; 0=0..12=12",
				},
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 1. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr2",
	leaves: [{
		access: "bios->gddr7_mr2",
		name: "gddr7_mr2",
		fancy_data: { fields: [
			{
				access: "WL",
				description: {
					eng: "tCWL; 6=6..31=31",
				},
			}, {
				access: "RFU_6_5",
			}, {
				access: "WRCRC2ERR",
				description: {
					eng: "write error latency; 10=10..31=31",
				},
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 2. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr3",
	leaves: [{
		access: "bios->gddr7_mr3",
		name: "gddr7_mr3",
		fancy_data: { fields: [
			{
				access: "tRAS",
				description: {
					eng: "4=4..80=80",
				},
			}, {
				access: "RFU_11_7",
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 3. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr4",
	leaves: [{
		access: "bios->gddr7_mr4",
		name: "gddr7_mr4",
		fancy_data: { fields: [
			{
				access: "WR",
				description: {
					eng: "write recovery for autopre; 4=4..80=80",
				},
			}, {
				access: "RFU_7",
			}, {
				access: "RTPSB",
				description: {
					eng: "tRTP for autopre; 4=4..15=15",
				},
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 4. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr5",
	leaves: [{
		access: "bios->gddr7_mr5",
		name: "gddr7_mr5",
		fancy_data: { fields: [
			{
				access: "DQ_drvstr",
				description: {
					eng: "DQ/E/RCK; 0=40,1=80; 2,3=vendor",
				},
			}, {
				access: "DQ_term",
				description: {
					eng: "DQ/E; 0=off; 1=40,2=48,3=80",
				},
			}, {
				access: "RFU_4",
			}, {
				access: "ERR_drvstr",
				description: {
					eng: "ERR pin; 0=40,1=80",
				},
			}, {
				access: "RFU_6",
			}, {
				access: "CAL_UPD",
				description: {
					eng: "0=all; 1=dis for WCK; 2=rsvd; 3=disable all",
				},
			}, {
				access: "SEV2ERR",
				description: {
					eng: "error signaling; 0=disable",
				},
			}, {
				access: "DQE_HZ",
				description: {
					eng: "DQE in high-Z; 0=disable",
				},
			}, {
				access: "RFU_11",
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 5. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr6",
	leaves: [{
		access: "bios->gddr7_mr6",
		name: "gddr7_mr6",
		fancy_data: { fields: [
			{
				access: "DQ_pulldown_leg1_offset",
				description: {
					eng: "DQ/E/RCK; Two's Complement",
				},
			}, {
				access: "DQ_pulldown_leg2_offset",
				description: {
					eng: "DQ/E/RCK; Two's Complement",
				},
			}, {
				access: "RFU_11_8",
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 6. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr7",
	leaves: [{
		access: "bios->gddr7_mr7",
		name: "gddr7_mr7",
		fancy_data: { fields: [
			{
				access: "DQ_pullup_leg1_offset",
				description: {
					eng: "DQ/E/RCK; Two's Complement",
				},
			}, {
				access: "DQ_pullup_leg2_offset",
				description: {
					eng: "DQ/E/RCK; Two's Complement",
				},
			}, {
				access: "DQ_termination_offset",
				description: {
					eng: "DQ/E; Two's Complement",
				},
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 7. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr8",
	leaves: [{
		access: "bios->gddr7_mr8",
		name: "gddr7_mr8",
		fancy_data: { fields: [
			{
				access: "ARFM",
				description: {
					eng: "management level; 0=default; 1=A,2=B,3=C",
				},
			}, {
				access: "DRFM",
				description: {
					eng: "directed management; 0=disable",
				},
			}, {
				access: "BRC",
				description: {
					eng: "bounded config; 0=1,2; 1=12,3; 2=123,4; 3=rsvd",
				},
			}, {
				access: "DCC",
				description: {
					eng: "duty cycle; 0=disable;1=start;2=rsvd;3=hold",
				},
			}, {
				access: "self_refresh",
				description: {
					eng: "0=fixed; 1,2=vendor; 3=temp-controlled",
				},
			}, {
				access: "hibernate",
				description: {
					eng: "hibernate refresh sleep; 0=disable",
				},
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 8. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr9",
	leaves: [{
		access: "bios->gddr7_mr9",
		name: "gddr7_mr9",
		fancy_data: { fields: [
			{
				access: "RCKMODE",
				description: {
					eng: "0=disable; 1=with read; 2=with RCKSTRT; 3=always on",
				},
			}, {
				access: "RCK_LS",
				description: {
					eng: "pramble; 0=0,1=2 half-freq RCK cycles",
				},
			}, {
				access: "RCKEN",
				description: {
					eng: "enable latency; n+6; 0=6..31=37",
				},
			}, {
				access: "RFU_8",
			}, {
				access: "RCKSTOP",
				description: {
					eng: "stop latency; n*2+10; 0=10,1=12..7=24",
				},
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 9. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr10",
	leaves: [{
		access: "bios->gddr7_mr10",
		name: "gddr7_mr10",
		fancy_data: { fields: [
			{
				access: "RFU_11_0",
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 10. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr11",
	leaves: [{
		access: "bios->gddr7_mr11",
		name: "gddr7_mr11",
		fancy_data: { fields: [
			{
				access: "RFU_11_0",
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 11. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr12",
	leaves: [{
		access: "bios->gddr7_mr12",
		name: "gddr7_mr12",
		fancy_data: { fields: [
			{
				access: "VDD_range",
				description: {
					eng: "progressively lowers, 0>1>2>3",
				},
			}, {
				access: "VDDQ_range",
				description: {
					eng: "progressively lowers, 0>1>2>3",
				},
			}, {
				access: "WCK_range",
				description: {
					eng: "0:(Fwck<=Fwcknrz); 1..24: (n-1)/2 <=f< n/2 GHz",
				},
			}, {
				access: "RFU_9",
			}, {
				access: "RCKTYPE",
				description: {
					eng: "0=single (RCK_c is HiZ), 1=differential",
				},
			}, {
				access: "RCKLEVEL",
				description: {
					eng: "PAM3 level; 0=full swing (+-1); 1=half (+1/0)",
				},
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 12. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr13",
	leaves: [{
		access: "bios->gddr7_mr13",
		name: "gddr7_mr13",
		fancy_data: { fields: [
			{
				access: "CA_termination",
				description: {
					eng: "0=CA1 latch; 1=48; 2=60, 3=96, 5=80, 7=off",
				},
			}, {
				access: "CA_term_offset",
				description: {
					eng: "Two's Complement",
				},
			}, {
				access: "WCK_termination",
				description: {
					eng: "0=CA2 latch; 1=48; 2=60, 3=96, 5=80, 7=off",
				},
			}, {
				access: "WCK_term_offset",
				description: {
					eng: "Two's Complement",
				},
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 13. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr14",
	leaves: [{
		access: "bios->gddr7_mr14",
		name: "gddr7_mr14",
		fancy_data: { fields: [
			{
				access: "VREFCA",
				description: {
					eng: "0..95: (98+n)/200 x VDDQ; default=47=.725",
				},
			}, {
				access: "DFE_CA",
				description: {
					eng: "DFE; 0=+-0..15=+-15 VREFCA steps",
				},
			}, {
				access: "half_VREFCA",
				description: {
					eng: "0=programmed; 1=0.5",
				},
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 14. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr15",
	leaves: [{
		access: "bios->gddr7_mr15",
		name: "gddr7_mr15",
		fancy_data: { fields: [
			{
				access: "CAPAR",
				description: {
					eng: "CA parity; 0=disable",
				},
			}, {
				access: "CAPARBLK",
				description: {
					eng: "parity blocking; 0=dis; must be 0 if CAPAR==0",
				},
			}, {
				access: "CSP_FB",
				description: {
					eng: "CSP command feedback; 0=default",
				},
			}, {
				access: "CAPARBLK_LAT",
				description: {
					eng: "parity error latency; 0=0..4=4",
				},
			}, {
				access: "CAPARBLK_ctrl",
				description: {
					eng: "0=implicit CAPARBLK_LAT",
				},
			}, {
				access: "RFU_7",
			}, {
				access: "CAPAR2ERR",
				description: {
					eng: "parity error latency; 0=variable; 1=1..15=15",
				},
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 15. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr16",
	leaves: [{
		access: "bios->gddr7_mr16",
		name: "gddr7_mr16",
		fancy_data: { fields: [
			{
				access: "VREFD_L_2",
				description: {
					eng: "PAM3 low; NRZ ref; (158+n)/360 * VDDQ; default=67",
				},
			}, {
				access: "RFU_7",
			}, {
				access: "L_2_addr",
				description: {
					eng: "0..9=DQ,10=DQE (PAM3); 12=DQ[7:0]/E (NRZ); 14=offset all; 15=all",
				},
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 16. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr17",
	leaves: [{
		access: "bios->gddr7_mr17",
		name: "gddr7_mr17",
		fancy_data: { fields: [
			{
				access: "VREFD_H",
				description: {
					eng: "PAM3 low; (230+n)/360 * VDDQ; default=85",
				},
			}, {
				access: "RFU_7",
			}, {
				access: "H_addr",
				description: {
					eng: "0..9=DQ,10=DQE (PAM3); 14=offset all; 15=all",
				},
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 17. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr18",
	leaves: [{
		access: "bios->gddr7_mr18",
		name: "gddr7_mr18",
		fancy_data: { fields: [
			{
				access: "DQ_DQE_CTLE",
				description: {
					eng: "0=off; 1=1..15=15 or max",
				},
			}, {
				access: "RFU_5_4",
			}, {
				access: "CTLE_RX_addr",
				description: {
					eng: "0=both; 1=upper; 2=lower",
				},
			}, {
				access: "CTLE_IO_addr",
				description: {
					eng: "0..9=DQ; 10=DQE; 15=all",
				},
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 18. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr19",
	leaves: [{
		access: "bios->gddr7_mr19",
		name: "gddr7_mr19",
		fancy_data: { fields: [
			{
				access: "DQ_DQE_DFE",
				description: {
					eng: "0=off; 1=1..15=15 or max (1-tap)",
				},
			}, {
				access: "RFU_5_4",
			}, {
				access: "DFE_RX_addr",
				description: {
					eng: "0=both; 1=upper; 2=lower",
				},
			}, {
				access: "DFE_IO_addr",
				description: {
					eng: "0..9=DQ; 10=DQE; 15=all",
				},
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 19. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr20",
	leaves: [{
		access: "bios->gddr7_mr20",
		name: "gddr7_mr20",
		fancy_data: { fields: [
			{
				access: "scramble_code",
				description: {
					eng: "8-bit or 32-bit; 32UI x 8",
				},
			}, {
				access: "RFU_8",
			}, {
				access: "byte_address",
				description: {
					eng: "0..3=byte; 7=all",
				},
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 20. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr21",
	leaves: [{
		access: "bios->gddr7_mr21",
		name: "gddr7_mr21",
		fancy_data: { fields: [
			{
				access: "DQ_DQE_TX_EQ",
				description: {
					eng: "0=off; 1=1..15=15 or max",
				},
			}, {
				access: "RFU_5_4",
			}, {
				access: "TX_EQ_addr",
				description: {
					eng: "0..9=DQ; 10=DQE; 15=all",
				},
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 21. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr22",
	leaves: [{
		access: "bios->gddr7_mr22",
		name: "gddr7_mr22",
		fancy_data: { fields: [
			{
				access: "RFU_7_0",
			}, {
				access: "ECS_LOG_RULES",
				description: {
					eng: "0=maintain; 1=overwrite",
				},
			}, {
				access: "ECS_FLAG_RESET",
				description: {
					eng: "0=disable; 1=reset (self-clear)",
				},
			}, {
				access: "ECS_RESET",
				description: {
					eng: "0=disable; 1=reset (self-clear)",
				},
			}, {
				access: "ECS_ON",
				description: {
					eng: "0=disable",
				},
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 22. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr23",
	leaves: [{
		access: "bios->gddr7_mr23",
		name: "gddr7_mr23",
		fancy_data: { fields: [
			{
				access: "DT_LFSR",
				description: {
					eng: "data training mode; 0=read fifo; 1=LFSR",
				},
			}, {
				access: "LFSR_TYPE",
				description: {
					eng: "polynomial selection; 0=PRBS15; 1=PRBS11",
				},
			}, {
				access: "LFSTR_CNT_RESET",
				description: {
					eng: "per-lane error counter; 1=reset",
				},
			}, {
				access: "LFSTR_RST_MODE",
				description: {
					eng: "0=auto after RDWTEC; 1=manual",
				},
			}, {
				access: "DT_EYE_MASK",
				description: {
					eng: "0=no masking; 1=upper; 2=lower",
				},
			}, {
				access: "CAOSC",
				description: {
					eng: "CA bus oscillator; 0=disaable",
				},
			}, {
				access: "LFSR_CNT_MODE",
				description: {
					eng: "0=12-bit combined; 1=two 6-bit",
				},
			}, {
				access: "FIFO_PTR_RST",
				description: {
					eng: "1=reset",
				},
			}, {
				access: "DT_ERR_PATTERN",
				description: {
					eng: "0=normal 1=HiZ 2=1 3=0 4=-1 5=CK4 6=half CK4",
				},
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 23. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr24",
	leaves: [{
		access: "bios->gddr7_mr24",
		name: "gddr7_mr24",
		fancy_data: { fields: [
			{
				access: "LFSR_seed_lo",
				description: {
					eng: "lower 10 of 15-bit start value; see MR25[4:0]",
				},
			}, {
				access: "LFSR_address",
				description: {
					eng: "0=DQ[3:0]; 1=DQ[7:4]; 2=DQ[9:8]/E",
				},
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 24. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr25",
	leaves: [{
		access: "bios->gddr7_mr25",
		name: "gddr7_mr25",
		fancy_data: { fields: [
			{
				access: "LFSR_seed_hi",
				description: {
					eng: "lower 10 of 15-bit start value; see MR24[9:0]",
				},
			}, {
				access: "RFU_9_5",
			}, {
				access: "LFSR_address",
				description: {
					eng: "0=DQ[3:0]; 1=DQ[7:4]; 2=DQ[9:8]/E",
				},
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 25. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr26",
	leaves: [{
		access: "bios->gddr7_mr26",
		name: "gddr7_mr26",
		fancy_data: { fields: [
			{
				access: "LFSR_SHIFT_SEL",
				description: {
					eng: "symbol offset; n*4 symbols",
				},
			}, {
				access: "LFSR_INV",
				description: {
					eng: "symbol inversion; 0=not inverted",
				},
			}, {
				access: "DT_LANE_MASK",
				description: {
					eng: "0 no masking",
				},
			}, {
				access: "RFU_7_4",
			}, {
				access: "IO_ADDRESS",
				description: {
					eng: "0..9=DQ; 10=DQE",
				},
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 26. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr27",
	leaves: [{
		access: "bios->gddr7_mr27",
		name: "gddr7_mr27",
		fancy_data: { fields: [
			{
				access: "err_pulldown_offset",
				description: {
					eng: "Two's Complement",
				},
			}, {
				access: "err_pullup_offset",
				description: {
					eng: "Two's Complement",
				},
			}, {
				access: "RFU_11_8",
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 27. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr28",
	leaves: [{
		access: "bios->gddr7_mr28",
		name: "gddr7_mr28",
		fancy_data: { fields: [
			{
				access: "RFU_11_0",
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 28. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr29",
	leaves: [{
		access: "bios->gddr7_mr29",
		name: "gddr7_mr29",
		fancy_data: { fields: [
			{
				access: "DQ_map_mode",
				description: {
					eng: "logical-to-physical; 0=disabled 16..25=DQ",
				},
			}, {
				access: "RFU_11_5",
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 29. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr30",
	leaves: [{
		access: "bios->gddr7_mr30",
		name: "gddr7_mr30",
		fancy_data: { fields: [
			{
				access: "ECC_TM",
				description: {
					eng: "ECC test mode; 0=disable",
				},
			}, {
				access: "ECC_VEC",
				description: {
					eng: "ecc test vector; 0=codeword 0; 1=codeword 1",
				},
			}, {
				access: "ECC_PAR_SEL",
				description: {
					eng: "inject on parity bit 0=0..15=15",
				},
			}, {
				access: "ECC_PAR_EN",
				description: {
					eng: "0=error injection disable",
				},
			}, {
				access: "ECC_PAR_RSVD",
				description: {
					eng: "ECC_PAR_SEL is technically[7:2]",
				},
			}, {
				access: "ECC_2CH",
				description: {
					eng: "ECC in 2ch mode; 0=first pass; 1=second",
				},
			}, {
				access: "RFU_11_9",
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 30. low bits",
				},
			},
		],},
		},
	],
}, {
	c_type: "gddr7_mr31",
	leaves: [{
		access: "bios->gddr7_mr31",
		name: "gddr7_mr31",
		fancy_data: { fields: [
			{
				access: "PPR_guard_key",
				description: {
					eng: "Post Package Repair; 0xCF; 0x73; 0xBB; 0x3B",
				},
			}, {
				access: "RFU_10_8",
			}, {
				access: "hPPR",
				description: {
					eng: "hard PPR; 0=disable",
				},
			}, {
				access: "ID_lo",
				description: {
					eng: "MR 31. low bits",
				},
			},
		],},
		},
	],
},


{
	c_type: "hbm_mr0",
	leaves: [{
		access: "bios->hbm_mr0",
		name: "hbm_mr0",
		fancy_data: { fields: [
			{
				access: "read_DBI",
				description: {
					eng: "1=enable; data bus inversion, AC.",
				},
			}, {
				access: "write_DBI",
				description: {
					eng: "1=enable; data bus inversion, AC.",
				},
			}, {
				access: "TCSR",
				description: {
					eng: "1=enable; temperature-controlled self-refresh",
				},
			}, {
				access: "rsvd_3_3",
				display: "ATUI_HEX",
				description: {
					eng: "reserved",
				},
			}, {
				access: "read_parity",
				description: {
					eng: "0=disable; DQ parity",
				},
			}, {
				access: "write_parity",
				description: {
					eng: "0=disable; DQ parity",
				},
			}, {
				access: "addrcmd_parity",
				description: {
					eng: "0=disable; command-address parity",
				},
			}, {
				access: "test_mode",
				description: {
					eng: "1=Test mode; behavior is vendor specific",
				},
			},
		],},
		},
	],
}, {
	c_type: "hbm_mr1",
	leaves: [{
		access: "bios->hbm_mr1",
		name: "hbm_mr1",
		fancy_data: { fields: [
			{
				access: "tWR",
				description: {
					eng: "3=3,4=4...31=31. 0..2=reserved",
				},
			}, {
				access: "nom_drive",
				description: {
					eng: "6mA,9,12,15,18, 5..7=reserved",
				},
			},
		],},
		},
	],
}, {
	c_type: "hbm_mr2",
	leaves: [{
		access: "bios->hbm_mr2",
		name: "hbm_mr2",
		fancy_data: { fields: [
			{
				access: "WL",
				description: {
					eng: "[MR4[4], MR2[2:0]] -> WL[3:0]; tWL=1+n",
				},
			}, {
				access: "RL",
				description: {
					eng: "[MR4[5], MR2[7:3]] -> RL[5:0]; tRL=2+n",
				},
			},
		],},
		},
	],
}, {
	c_type: "hbm_mr3",
	leaves: [{
		access: "bios->hbm_mr3",
		name: "hbm_mr3",
		fancy_data: { fields: [
			{
				access: "tRAS",
				description: {
					eng: "3=3... 63=63; 0,1,2=reserved",
				},
			}, {
				access: "bank_groups",
				description: {
					eng: "1=enable",
				},
			}, {
				access: "burst_length",
				description: {
					eng: "0=BL2, 1=BL4",
				},
			},
		],},
		},
	],
}, {
	c_type: "hbm_mr4",
	leaves: [{
		access: "bios->hbm_mr4",
		name: "hbm_mr4",
		fancy_data: { fields: [
			{
				access: "ECC",
				description: {
					eng: "0=disabled; ECC and WDM are mutually exlusive.",
				},
			}, {
				access: "WDM",
				description: {
					eng: "0=enabled; write data mask",
				},
			}, {
				access: "PL",
				description: {
					eng: "0=0..3=3; parity latency",
				},
			}, {
				access: "EWL",
				description: {
					eng: "extended write latency; see MR0",
				},
			}, {
				access: "ERL",
				description: {
					eng: "extended read latency; see MR0",
				},
			}, {
				access: "reserved",
				description: {
					eng: "reserved",
				},
			},
		],},
		},
	],
}, {
	c_type: "hbm_mr5",
	leaves: [{
		access: "bios->hbm_mr5",
		name: "hbm_mr5",
		fancy_data: { fields: [
			{
				access: "TRR_bank_address",
				description: {
					eng: "0=0; target bank of target row",
				},
			}, {
				access: "reserved",
				description: {
					eng: "reserved",
				},
			}, {
				access: "TRR_peudochannel",
				description: {
					eng: "0=PC0, 1=PC1",
				},
			}, {
				access: "TRR_mode",
				description: {
					eng: "0=disable; Target Row Refresh for rowhammer",
				},
			},
		],},
		},
	],
}, {
	c_type: "hbm_mr6",
	leaves: [{
		access: "bios->hbm_mr6",
		name: "hbm_mr6",
		fancy_data: { fields: [
			{
				access: "reserved",
			}, {
				access: "implicit_RP",
				description: {
					eng: "tRP=n+2; imPRE has PRE implied with ACT.",
				},
			},
		],},
		},
	],
}, {
	c_type: "hbm_mr7",
	leaves: [{
		access: "bios->hbm_mr7",
		name: "hbm_mr7",
		fancy_data: { fields: [
			{
				access: "DWORD_loopback",
				description: {
					eng: "0=disable; 1=link test (MISR) mode",
				},
			}, {
				access: "DWORD_read_mux",
				description: {
					eng: "1=MISR regs, 2=Rx path, 3=LFSR sticky",
				},
			}, {
				access: "DWORD_MISR",
				description: {
					eng: "0=preset 0xAAAAA/0x00000, 1=LFSR read, 2=register (R/W), 3=MISR write, 4=LFSR write",
				},
			}, {
				access: "reserved",
				description: {
					eng: "reserved",
				},
			}, {
				access: "CATTRIP",
				description: {
					eng: "0=clear pin, 1=assert to 1.",
				},
			},
		],},
		},
	],
}, {
	c_type: "hbm_mr8",
	leaves: [{
		access: "bios->hbm_mr8",
		name: "hbm_mr8",
		fancy_data: { fields: [
			{
				access: "DA28_lockout",
				description: {
					eng: "1=if on chan A or E, hardlock DA port",
				},
			}, {
				access: "reserved",
				description: {
					eng: "reserved",
				},
			},
		],},
		},
	],
}, {
	c_type: "hbm_mr9",
	leaves: [{
		access: "bios->hbm_mr9",
		name: "hbm_mr9",
		fancy_data: { fields: [
			{
				access: "reserved",
				description: {
					eng: "reserved",
				},
			},
		],},
		},
	],
}, {
	c_type: "hbm_mr10",
	leaves: [{
		access: "bios->hbm_mr10",
		name: "hbm_mr10",
		fancy_data: { fields: [
			{
				access: "reserved",
				description: {
					eng: "reserved",
				},
			},
		],},
		},
	],
}, {
	c_type: "hbm_mr11",
	leaves: [{
		access: "bios->hbm_mr11",
		name: "hbm_mr11",
		fancy_data: { fields: [
			{
				access: "reserved",
				description: {
					eng: "reserved",
				},
			},
		],},
		},
	],
}, {
	c_type: "hbm_mr12",
	leaves: [{
		access: "bios->hbm_mr12",
		name: "hbm_mr12",
		fancy_data: { fields: [
			{
				access: "reserved",
				description: {
					eng: "reserved",
				},
			},
		],},
		},
	],
}, {
	c_type: "hbm_mr13",
	leaves: [{
		access: "bios->hbm_mr13",
		name: "hbm_mr13",
		fancy_data: { fields: [
			{
				access: "reserved",
				description: {
					eng: "reserved",
				},
			},
		],},
		},
	],
}, {
	c_type: "hbm_mr14",
	leaves: [{
		access: "bios->hbm_mr14",
		name: "hbm_mr14",
		fancy_data: { fields: [
			{
				access: "reserved",
				description: {
					eng: "reserved",
				},
			},
		],},
		},
	],
}, {
	c_type: "hbm_mr15",
	leaves: [{
		access: "bios->hbm_mr15",
		name: "hbm_mr15",
		fancy_data: { fields: [
			{
				access: "internal_vref",
				description: {
					eng: "Two's: 0.50 - 0.04*n; 0=.50, 1=.46, 4=.54",
				},
			}, {
				access: "reserved",
				description: {
					eng: "reserved",
				},
			},
		],},
		},
	],
}, {
	c_type: "hbm3_mr0",
	leaves: [{
		access: "bios->hbm3_mr0",
		name: "hbm3_mr0",
		fancy_data: { fields: [
			{
				access: "read_DBI",
				description: {
					eng: "1=enable; data bus inversion, AC.",
				},
			}, {
				access: "write_DBI",
				description: {
					eng: "1=enable; data bus inversion, AC.",
				},
			}, {
				access: "TCSR",
				description: {
					eng: "1=enable; temperature-controlled self-refresh",
				},
			}, {
				access: "rsvd_3_3",
				display: "ATUI_HEX",
				description: {
					eng: "reserved",
				},
			}, {
				access: "read_parity",
				description: {
					eng: "0=disable; DQ parity",
				},
			}, {
				access: "write_parity",
				description: {
					eng: "0=disable; DQ parity",
				},
			}, {
				access: "addrcmd_parity",
				description: {
					eng: "0=disable; command-address parity",
				},
			}, {
				access: "test_mode",
				description: {
					eng: "1=Test mode; behavior is vendor specific",
				},
			},
		],},
		},
	],
}, {
	c_type: "hbm3_mr1",
	leaves: [{
		access: "bios->hbm3_mr1",
		name: "hbm3_mr1",
		fancy_data: { fields: [
			{
				access: "tWL",
				description: {
					eng: "4=4..16=16,  0..3,17+ reserved",
				},
			}, {
				access: "tPL",
				description: {
					eng: "0=0..4=4, 5+ reserved",
				},
			},
		],},
		},
	],
}, {
	c_type: "hbm3_mr2",
	leaves: [{
		access: "bios->hbm3_mr2",
		name: "hbm3_mr2",
		fancy_data: { fields: [
			{
				access: "tRL",
				description: {
					eng: "4=4..63=63,  0..3,64+ reserved",
				},
			},
		],},
		},
	],
}, {
	c_type: "hbm3_mr3",
	leaves: [{
		access: "bios->hbm3_mr3",
		name: "hbm3_mr3",
		fancy_data: { fields: [
			{
				access: "tWR",
				description: {
					eng: "4=4..63=63,  0..3,64+ reserved",
				},
			},
		],},
		},
	],
}, {
	c_type: "hbm3_mr4",
	leaves: [{
		access: "bios->hbm3_mr4",
		name: "hbm3_mr4",
		fancy_data: { fields: [
			{
				access: "tRAS",
				description: {
					eng: "4=4..63=63,  0..3,64+ reserved",
				},
			},
		],},
		},
	],
}, {
	c_type: "hbm3_mr5",
	leaves: [{
		access: "bios->hbm3_mr5",
		name: "hbm3_mr5",
		fancy_data: { fields: [
			{
				access: "tRTP",
				description: {
					eng: "2=2..15=15,  0,1 reserved",
				},
			},
		],},
		},
	],
}, {
	c_type: "hbm3_mr6",
	leaves: [{
		access: "bios->hbm3_mr6",
		name: "hbm3_mr6",
		fancy_data: { fields: [
			{
				access: "drive_down_strength",
				description: {
					eng: "0=8mA, 1=10, *2=12, 3=14, 4+ reserved",
				},
			}, {
				access: "drive_up_strength",
				description: {
					eng: "0=8mA, 1=10, *2=12, 3=14, 4+ reserved",
				},
			}, {
				access: "reserved",
				description: {
					eng: "reserved",
				},
			},
		],},
		},
	],
}, {
	c_type: "hbm3_mr7",
	leaves: [{
		access: "bios->hbm3_mr7",
		name: "hbm3_mr7",
		fancy_data: { fields: [
			{
				access: "DWORD_loopback",
				description: {
					eng: "0=disable; 1=link test (MISR) mode",
				},
			}, {
				access: "DWORD_read_mux",
				description: {
					eng: "0=MISR regs, 3=LFSR sticky",
				},
			}, {
				access: "reserved_2_2",
				description: {
					eng: "reserved",
				},
			}, {
				access: "DWORD_MISR",
				description: {
					eng: "0=preset, 1=LFSR read, 2=register (R/W), 3=MISR write, 4=LFSR write",
				},
			}, {
				access: "reserved_6_6",
				description: {
					eng: "reserved",
				},
			}, {
				access: "CATTRIP",
				description: {
					eng: "0=auto, 1=assert to 1.",
				},
			},
		],},
		},
	],
}, {
	c_type: "hbm3_mr8",
	leaves: [{
		access: "bios->hbm3_mr8",
		name: "hbm3_mr8",
		fancy_data: { fields: [
			{
				access: "DA_lockout",
				description: {
					eng: "1=if on chan A or E, hardlock DA port",
				},
			}, {
				access: "duty_cycle_monitor",
				description: {
					eng: "0=disabled",
				},
			}, {
				access: "ECS_log_auto_clear",
				description: {
					eng: "0=disabled",
				},
			}, {
				access: "WDQS2CK_training",
				description: {
					eng: "0=disabled",
				},
			}, {
				access: "RFM_levels",
				description: {
					eng: "0=default, 1=A,2=B,3=C (1+ RFM required)",
				},
			}, {
				access: "reserved",
				description: {
					eng: "reserved",
				},
			},
		],},
		},
	],
}, {
	c_type: "hbm3_mr9",
	leaves: [{
		access: "bios->hbm3_mr9",
		name: "hbm3_mr9",
		fancy_data: { fields: [
			{
				access: "metadata",
				description: {
					eng: "1=read/writes have metadata",
				},
			}, {
				access: "severity_reporting",
				description: {
					eng: "1=repoting",
				},
			}, {
				access: "ECC_testmode",
				description: {
					eng: "0=disable ECC engine test mode",
				},
			}, {
				access: "ECC_test_pattern",
				description: {
					eng: "0=CW0 (1's are errors), 1=CW1 (0=error)",
				},
			}, {
				access: "ECS_via_REFab",
				description: {
					eng: "0=disabled",
				},
			}, {
				access: "ECS_during_SRF",
				description: {
					eng: "0=disabled",
				},
			}, {
				access: "ECS_multibit",
				description: {
					eng: "0=correction of multibit errors disabled",
				},
			}, {
				access: "ECS_logging",
				description: {
					eng: "0=maintain, 1=reset",
				},
			},
		],},
		},
	],
}, {
	c_type: "hbm3_mr10",
	leaves: [{
		access: "bios->hbm3_mr10",
		name: "hbm3_mr10",
		fancy_data: { fields: [
			{
				access: "vendor_specific",
			},
		],},
		},
	],
}, {
	c_type: "hbm3_mr11",
	leaves: [{
		access: "bios->hbm3_mr11",
		name: "hbm3_mr11",
		fancy_data: { fields: [
			{
				access: "DCA_WDQS0",
				description: {
					eng: "broken Two's: 0=0, 7=-7, 8=reserved, 9=+1 15=+7",
				},
			}, {
				access: "DCA_WDQS1",
				description: {
					eng: "broken Two's: 0=0, 7=-7, 8=reserved, 9=+1 15=+7",
				},
			},
		],},
		},
	],
}, {
	c_type: "hbm3_mr12",
	leaves: [{
		access: "bios->hbm3_mr12",
		name: "hbm3_mr12",
		fancy_data: { fields: [
			{
				access: "vendor_specific",
			},
		],},
		},
	],
}, {
	c_type: "hbm3_mr13",
	leaves: [{
		access: "bios->hbm3_mr13",
		name: "hbm3_mr13",
		fancy_data: { fields: [
			{
				access: "reserved",
				description: {
					eng: "reserved",
				},
			},
		],},
		},
	],
}, {
	c_type: "hbm3_mr14",
	leaves: [{
		access: "bios->hbm3_mr14",
		name: "hbm3_mr14",
		fancy_data: { fields: [
			{
				access: "reserved_0_0",
				description: {
					eng: "reserved",
				},
			}, {
				access: "VrefCA",
				description: {
					eng: "0.18 + 0.01*n; 1=0.19, 63=.81. (32=.50)",
				},
			}, {
				access: "reserved_7_7",
				description: {
					eng: "reserved",
				},
			},
		],},
		},
	],
}, {
	c_type: "hbm3_mr15",
	leaves: [{
		access: "bios->hbm3_mr15",
		name: "hbm3_mr15",
		fancy_data: { fields: [
			{
				access: "reserved_0_0",
				description: {
					eng: "reserved",
				},
			}, {
				access: "VrefD",
				description: {
					eng: "0.18 + 0.01*n; 1=0.19, 63=.81. (32=.50)",
				},
			}, {
				access: "reserved_7_7",
				description: {
					eng: "reserved",
				},
			},
		],},
		},
	],
},

], }
