{"sha": "5e4d7abeeea05faaa19d97c4693d5ae6c660a831", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NWU0ZDdhYmVlZWEwNWZhYWExOWQ5N2M0NjkzZDVhZTZjNjYwYTgzMQ==", "commit": {"author": {"name": "Wilco Dijkstra", "email": "wdijkstr@arm.com", "date": "2016-05-26T12:12:20Z"}, "committer": {"name": "Wilco Dijkstra", "email": "wilco@gcc.gnu.org", "date": "2016-05-26T12:12:20Z"}, "message": "SIMD operations like combine prefer to have their operands in FP registers,\n\nso increase the cost of integer registers slightly to avoid unnecessary int<->FP\nmoves. This improves register allocation of scalar SIMD operations.\n\n        * config/aarch64/aarch64-simd.md (aarch64_combinez):\n        Add ? to integer variant.\n        (aarch64_combinez_be): Likewise.\n\nFrom-SVN: r236770", "tree": {"sha": "f45799067e8c25cc5a7b171d2797792aa21d2ef6", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/f45799067e8c25cc5a7b171d2797792aa21d2ef6"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/5e4d7abeeea05faaa19d97c4693d5ae6c660a831", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5e4d7abeeea05faaa19d97c4693d5ae6c660a831", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5e4d7abeeea05faaa19d97c4693d5ae6c660a831", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5e4d7abeeea05faaa19d97c4693d5ae6c660a831/comments", "author": null, "committer": null, "parents": [{"sha": "ffa8b5523261b1374a62b5d28560e0de8a4c5e75", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ffa8b5523261b1374a62b5d28560e0de8a4c5e75", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ffa8b5523261b1374a62b5d28560e0de8a4c5e75"}], "stats": {"total": 10, "additions": 8, "deletions": 2}, "files": [{"sha": "b52e581d60af7492d7e287e4724b09670bd93d38", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5e4d7abeeea05faaa19d97c4693d5ae6c660a831/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5e4d7abeeea05faaa19d97c4693d5ae6c660a831/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=5e4d7abeeea05faaa19d97c4693d5ae6c660a831", "patch": "@@ -1,3 +1,9 @@\n+2016-05-26  Wilco Dijkstra  <wdijkstr@arm.com>\n+\n+\t* config/aarch64/aarch64-simd.md (aarch64_combinez):\n+\tAdd ? to integer variant.\n+\t(aarch64_combinez_be): Likewise.\n+\n 2016-05-26  Jakub Jelinek  <jakub@redhat.com>\n \n \t* config/i386/sse.md (*vcvtps2ph_store<mask_name>): Use v constraint"}, {"sha": "3318c2155f551c4ccd35188b2bedee5bf14ba2b0", "filename": "gcc/config/aarch64/aarch64-simd.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5e4d7abeeea05faaa19d97c4693d5ae6c660a831/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5e4d7abeeea05faaa19d97c4693d5ae6c660a831/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md?ref=5e4d7abeeea05faaa19d97c4693d5ae6c660a831", "patch": "@@ -2622,7 +2622,7 @@\n (define_insn \"*aarch64_combinez<mode>\"\n   [(set (match_operand:<VDBL> 0 \"register_operand\" \"=w,w,w\")\n         (vec_concat:<VDBL>\n-\t   (match_operand:VD_BHSI 1 \"general_operand\" \"w,r,m\")\n+\t   (match_operand:VD_BHSI 1 \"general_operand\" \"w,?r,m\")\n \t   (match_operand:VD_BHSI 2 \"aarch64_simd_imm_zero\" \"Dz,Dz,Dz\")))]\n   \"TARGET_SIMD && !BYTES_BIG_ENDIAN\"\n   \"@\n@@ -2638,7 +2638,7 @@\n   [(set (match_operand:<VDBL> 0 \"register_operand\" \"=w,w,w\")\n         (vec_concat:<VDBL>\n \t   (match_operand:VD_BHSI 2 \"aarch64_simd_imm_zero\" \"Dz,Dz,Dz\")\n-\t   (match_operand:VD_BHSI 1 \"general_operand\" \"w,r,m\")))]\n+\t   (match_operand:VD_BHSI 1 \"general_operand\" \"w,?r,m\")))]\n   \"TARGET_SIMD && BYTES_BIG_ENDIAN\"\n   \"@\n    mov\\\\t%0.8b, %1.8b"}]}