<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="counter_decoder.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="counter_decoder.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="counter_decoder.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="counter_decoder.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="counter_decoder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="counter_decoder.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="counter_decoder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="counter_decoder.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="counter_decoder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="counter_decoder.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="counter_decoder.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="counter_decoder.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="counter_decoder.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="counter_decoder.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="counter_decoder.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="counter_decoder.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="counter_decoder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="counter_decoder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="counter_decoder.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="counter_decoder.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="counter_decoder.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="counter_decoder.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="counter_decoder.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="counter_decoder.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="counter_decoder_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="counter_decoder_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="counter_decoder_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="counter_decoder_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="counter_decoder_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="counter_decoder_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="counter_decoder_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="counter_decoder_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="counter_decoder_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="counter_decoder_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="counter_decoder_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="counter_decoder_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="counter_decoder_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="counter_decoder_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="counter_decoder_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="decoder_7_seg.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="decoder_7_seg.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="decoder_7_seg.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="decoder_7_seg.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="decoder_7_seg.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="decoder_7_seg.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="decoder_7_seg.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="decoder_7_seg.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="decoder_7_seg.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="decoder_7_seg.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="decoder_7_seg.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="decoder_7_seg.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="decoder_7_seg.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decoder_7_seg.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="decoder_7_seg.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="decoder_7_seg.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="decoder_7_seg.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="decoder_7_seg.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="decoder_7_seg.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="decoder_7_seg.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="decoder_7_seg.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="decoder_7_seg.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="decoder_7_seg.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="decoder_7_seg_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="decoder_7_seg_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="decoder_7_seg_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="decoder_7_seg_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="decoder_7_seg_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="decoder_7_seg_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="decoder_7_seg_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="decoder_7_seg_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="decoder_7_seg_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="decoder_7_seg_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="decoder_7_seg_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="decoder_7_seg_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="decoder_7_seg_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="decoder_7_seg_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="decoder_7_seg_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1440160665" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1440160665">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440160665" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7721181634385290252" xil_pn:start_ts="1440160665">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440160665" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7679415814827762952" xil_pn:start_ts="1440160665">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440160665" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1440160665">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440160665" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3005053036227687988" xil_pn:start_ts="1440160665">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440160665" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1430049303116325842" xil_pn:start_ts="1440160665">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440160665" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8251888345992845186" xil_pn:start_ts="1440160665">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440509804" xil_pn:in_ck="-4955181060440380074" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-1451713487443125227" xil_pn:start_ts="1440509796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="counter_decoder.lso"/>
      <outfile xil_pn:name="counter_decoder.ngc"/>
      <outfile xil_pn:name="counter_decoder.ngr"/>
      <outfile xil_pn:name="counter_decoder.prj"/>
      <outfile xil_pn:name="counter_decoder.stx"/>
      <outfile xil_pn:name="counter_decoder.syr"/>
      <outfile xil_pn:name="counter_decoder.xst"/>
      <outfile xil_pn:name="counter_decoder_xst.xrpt"/>
      <outfile xil_pn:name="decoder_7_seg.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1440161403" xil_pn:in_ck="-8241862784164349951" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4186255919483666551" xil_pn:start_ts="1440161403">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1440509811" xil_pn:in_ck="-3073928937195250004" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5020396189670108133" xil_pn:start_ts="1440509804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="counter_decoder.bld"/>
      <outfile xil_pn:name="counter_decoder.ngd"/>
      <outfile xil_pn:name="counter_decoder_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1440509819" xil_pn:in_ck="-6549319494106694866" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="1761500947287708787" xil_pn:start_ts="1440509811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="counter_decoder.pcf"/>
      <outfile xil_pn:name="counter_decoder_map.map"/>
      <outfile xil_pn:name="counter_decoder_map.mrp"/>
      <outfile xil_pn:name="counter_decoder_map.ncd"/>
      <outfile xil_pn:name="counter_decoder_map.ngm"/>
      <outfile xil_pn:name="counter_decoder_map.xrpt"/>
      <outfile xil_pn:name="counter_decoder_summary.xml"/>
      <outfile xil_pn:name="counter_decoder_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1440509834" xil_pn:in_ck="-2263945600447132576" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="4891759239423368658" xil_pn:start_ts="1440509819">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="counter_decoder.ncd"/>
      <outfile xil_pn:name="counter_decoder.pad"/>
      <outfile xil_pn:name="counter_decoder.par"/>
      <outfile xil_pn:name="counter_decoder.ptwx"/>
      <outfile xil_pn:name="counter_decoder.unroutes"/>
      <outfile xil_pn:name="counter_decoder.xpi"/>
      <outfile xil_pn:name="counter_decoder_pad.csv"/>
      <outfile xil_pn:name="counter_decoder_pad.txt"/>
      <outfile xil_pn:name="counter_decoder_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1440509848" xil_pn:in_ck="3202139046415575301" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="8242823369169169445" xil_pn:start_ts="1440509834">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="counter_decoder.bgn"/>
      <outfile xil_pn:name="counter_decoder.bit"/>
      <outfile xil_pn:name="counter_decoder.drc"/>
      <outfile xil_pn:name="counter_decoder.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1440509834" xil_pn:in_ck="-8966367824534763482" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1440509829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="counter_decoder.twr"/>
      <outfile xil_pn:name="counter_decoder.twx"/>
    </transform>
  </transforms>

</generated_project>
