OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.

==========================================================================
resizer pre check_setup
--------------------------------------------------------------------------
Warning: There is 1 unconstrained endpoint.

==========================================================================
resizer pre report_tns
--------------------------------------------------------------------------
tns -80333.37

==========================================================================
resizer pre report_wns
--------------------------------------------------------------------------
wns -39.59

==========================================================================
resizer pre report_worst_slack
--------------------------------------------------------------------------
worst slack -39.59

==========================================================================
resizer pre report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _097312_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.60    1.60 ^ input external delay
    65    0.66    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.05    0.02    1.62 ^ _097312_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.62   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _097312_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.22    0.22   library removal time
                                  0.22   data required time
-----------------------------------------------------------------------------
                                  0.22   data required time
                                 -1.62   data arrival time
-----------------------------------------------------------------------------
                                  1.40   slack (MET)


Startpoint: _096521_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _100892_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _096521_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.06    0.36    0.36 v _096521_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         rle.dstrb (net)
                  0.06    0.00    0.36 v _100892_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.36   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _100892_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
resizer pre report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _100704_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.60    1.60 ^ input external delay
    65    0.66    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.40    0.16    1.76 ^ _100704_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.76   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ _100704_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.03    8.03   library recovery time
                                  8.03   data required time
-----------------------------------------------------------------------------
                                  8.03   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  6.27   slack (MET)


Startpoint: _097312_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _098383_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _097312_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   193    2.93   10.31    6.16    6.16 ^ _097312_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddgo (net)
                 10.38    0.48    6.64 ^ _073891_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
  1257   18.10   71.56   19.93   26.57 v _073891_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _009674_ (net)
                 71.71    5.42   31.98 v _077062_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    1.79   14.77   46.75 v _077062_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _011806_ (net)
                  1.79    0.00   46.75 v _077064_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.70    0.57   47.32 v _077064_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _001921_ (net)
                  0.70    0.00   47.32 v _098383_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                 47.32   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ _098383_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.27    7.73   library setup time
                                  7.73   data required time
-----------------------------------------------------------------------------
                                  7.73   data required time
                                -47.32   data arrival time
-----------------------------------------------------------------------------
                                -39.59   slack (VIOLATED)



==========================================================================
resizer pre report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _100704_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.60    1.60 ^ input external delay
    65    0.66    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.40    0.16    1.76 ^ _100704_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.76   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ _100704_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.03    8.03   library recovery time
                                  8.03   data required time
-----------------------------------------------------------------------------
                                  8.03   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  6.27   slack (MET)


Startpoint: _097312_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _098383_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _097312_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   193    2.93   10.31    6.16    6.16 ^ _097312_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddgo (net)
                 10.38    0.48    6.64 ^ _073891_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
  1257   18.10   71.56   19.93   26.57 v _073891_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _009674_ (net)
                 71.71    5.42   31.98 v _077062_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    1.79   14.77   46.75 v _077062_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _011806_ (net)
                  1.79    0.00   46.75 v _077064_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.70    0.57   47.32 v _077064_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _001921_ (net)
                  0.70    0.00   47.32 v _098383_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                 47.32   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ _098383_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.27    7.73   library setup time
                                  7.73   data required time
-----------------------------------------------------------------------------
                                  7.73   data required time
                                -47.32   data arrival time
-----------------------------------------------------------------------------
                                -39.59   slack (VIOLATED)



==========================================================================
resizer pre report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.06e+00   2.14e-01   1.29e-06   1.27e+00   7.2%
Combinational          1.25e+01   3.80e+00   9.56e-06   1.63e+01  92.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.36e+01   4.01e+00   1.08e-05   1.76e+01 100.0%
                          77.2%      22.8%       0.0%

==========================================================================
resizer pre report_design_area
--------------------------------------------------------------------------
Design area 2104777 u^2 45% utilization.


==========================================================================
instance_count
--------------------------------------------------------------------------
50673

==========================================================================
pin_count
--------------------------------------------------------------------------
155205

Perform port buffering...
[INFO RSZ-0027] Inserted 19 input buffers.
[INFO RSZ-0028] Inserted 26 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 15009um.
[INFO RSZ-0034] Found 4615 slew violations.
[INFO RSZ-0036] Found 12 capacitance violations.
[INFO RSZ-0038] Inserted 121 buffers in 4615 nets.
[INFO RSZ-0039] Resized 909 instances.
Repair tie lo fanout...
[INFO RSZ-0042] Inserted 1 tie gf180mcu_fd_sc_mcu9t5v0__tiel instances.
Repair tie hi fanout...

==========================================================================
report_floating_nets
--------------------------------------------------------------------------

==========================================================================
resizer check_setup
--------------------------------------------------------------------------
Warning: There is 1 unconstrained endpoint.

==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns -0.42

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns -0.12

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack -0.12

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _097311_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.60    1.60 ^ input external delay
     1    0.07    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    0.65    0.11    0.12    1.72 ^ input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net19 (net)
                  0.16    0.03    1.75 ^ _097311_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.75   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _097311_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.23    0.23   library removal time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -1.75   data arrival time
-----------------------------------------------------------------------------
                                  1.52   slack (MET)


Startpoint: _096521_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _100892_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _096521_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.06    0.36    0.36 v _096521_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         rle.dstrb (net)
                  0.06    0.00    0.36 v _100892_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.36   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _100892_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _100704_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.60    1.60 ^ input external delay
     1    0.07    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    0.65    0.11    0.12    1.72 ^ input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net19 (net)
                  0.56    0.21    1.93 ^ _100704_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.93   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ _100704_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.03    7.97   library recovery time
                                  7.97   data required time
-----------------------------------------------------------------------------
                                  7.97   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  6.03   slack (MET)


Startpoint: _097322_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _099994_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _097322_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    51    0.61    0.64    0.80    0.80 v _097322_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.65    0.03    0.82 v load_slew78/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    58    0.62    0.11    0.30    1.12 v load_slew78/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net78 (net)
                  0.24    0.08    1.20 v load_slew77/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    62    0.63    0.11    0.20    1.41 v load_slew77/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net77 (net)
                  0.24    0.08    1.49 v load_slew75/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    51    0.60    0.10    0.20    1.69 v load_slew75/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net75 (net)
                  0.28    0.10    1.79 v load_slew74/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    79    0.65    0.10    0.21    2.00 v load_slew74/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net74 (net)
                  0.30    0.11    2.11 v _057376_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.19    0.18    2.29 ^ _057376_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _034629_ (net)
                  0.19    0.00    2.29 ^ _057377_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     7    0.07    0.19    0.16    2.45 v _057377_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _034663_ (net)
                  0.19    0.00    2.45 v _089029_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.03    0.23    0.58    3.04 ^ _089029_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _034732_ (net)
                  0.23    0.00    3.04 ^ _060893_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.14    0.12    3.16 v _060893_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _034733_ (net)
                  0.14    0.00    3.16 v _089030_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.50    3.66 ^ _089030_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _034735_ (net)
                  0.14    0.00    3.66 ^ _066484_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.08    0.08    3.73 v _066484_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _034736_ (net)
                  0.08    0.00    3.73 v _089031_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.52    4.25 ^ _089031_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _034739_ (net)
                  0.16    0.00    4.25 ^ _089032_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.44    4.69 v _089032_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _034744_ (net)
                  0.16    0.00    4.69 v _062124_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    4.77 ^ _062124_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _034757_ (net)
                  0.09    0.00    4.77 ^ _089036_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.43    5.20 v _089036_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _034760_ (net)
                  0.16    0.00    5.20 v _089037_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.12    0.49    5.69 ^ _089037_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _034764_ (net)
                  0.12    0.00    5.69 ^ _095061_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.04    0.23    0.43    6.13 v _095061_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _051307_ (net)
                  0.23    0.00    6.13 v _066491_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.03    0.12    0.25    6.37 v _066491_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _006907_ (net)
                  0.12    0.00    6.37 v _066492_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     3    0.04    0.43    0.28    6.66 ^ _066492_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _006908_ (net)
                  0.43    0.00    6.66 ^ _066506_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.01    0.19    0.12    6.78 v _066506_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _006917_ (net)
                  0.19    0.00    6.78 v _066507_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.09    0.24    7.02 v _066507_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _006918_ (net)
                  0.09    0.00    7.02 v _066508_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.20    7.22 v _066508_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _034932_ (net)
                  0.08    0.00    7.22 v _089091_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.33    7.54 v _089091_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _034934_ (net)
                  0.14    0.00    7.54 v _082215_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.06    0.30    7.84 ^ _082215_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _015348_ (net)
                  0.06    0.00    7.84 ^ _082216_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.15    7.99 ^ _082216_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _003532_ (net)
                  0.06    0.00    7.99 ^ _099994_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  7.99   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ _099994_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.13    7.87   library setup time
                                  7.87   data required time
-----------------------------------------------------------------------------
                                  7.87   data required time
                                 -7.99   data arrival time
-----------------------------------------------------------------------------
                                 -0.12   slack (VIOLATED)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _100704_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.60    1.60 ^ input external delay
     1    0.07    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    0.65    0.11    0.12    1.72 ^ input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net19 (net)
                  0.56    0.21    1.93 ^ _100704_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.93   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ _100704_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.03    7.97   library recovery time
                                  7.97   data required time
-----------------------------------------------------------------------------
                                  7.97   data required time
                                 -1.93   data arrival time
-----------------------------------------------------------------------------
                                  6.03   slack (MET)


Startpoint: _097322_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _099994_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _097322_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    51    0.61    0.64    0.80    0.80 v _097322_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.65    0.03    0.82 v load_slew78/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    58    0.62    0.11    0.30    1.12 v load_slew78/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net78 (net)
                  0.24    0.08    1.20 v load_slew77/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    62    0.63    0.11    0.20    1.41 v load_slew77/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net77 (net)
                  0.24    0.08    1.49 v load_slew75/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    51    0.60    0.10    0.20    1.69 v load_slew75/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net75 (net)
                  0.28    0.10    1.79 v load_slew74/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    79    0.65    0.10    0.21    2.00 v load_slew74/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net74 (net)
                  0.30    0.11    2.11 v _057376_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.19    0.18    2.29 ^ _057376_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _034629_ (net)
                  0.19    0.00    2.29 ^ _057377_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     7    0.07    0.19    0.16    2.45 v _057377_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _034663_ (net)
                  0.19    0.00    2.45 v _089029_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.03    0.23    0.58    3.04 ^ _089029_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _034732_ (net)
                  0.23    0.00    3.04 ^ _060893_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.14    0.12    3.16 v _060893_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _034733_ (net)
                  0.14    0.00    3.16 v _089030_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.50    3.66 ^ _089030_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _034735_ (net)
                  0.14    0.00    3.66 ^ _066484_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.08    0.08    3.73 v _066484_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _034736_ (net)
                  0.08    0.00    3.73 v _089031_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.52    4.25 ^ _089031_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _034739_ (net)
                  0.16    0.00    4.25 ^ _089032_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.44    4.69 v _089032_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _034744_ (net)
                  0.16    0.00    4.69 v _062124_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    4.77 ^ _062124_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _034757_ (net)
                  0.09    0.00    4.77 ^ _089036_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.43    5.20 v _089036_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _034760_ (net)
                  0.16    0.00    5.20 v _089037_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.12    0.49    5.69 ^ _089037_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _034764_ (net)
                  0.12    0.00    5.69 ^ _095061_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.04    0.23    0.43    6.13 v _095061_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _051307_ (net)
                  0.23    0.00    6.13 v _066491_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.03    0.12    0.25    6.37 v _066491_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _006907_ (net)
                  0.12    0.00    6.37 v _066492_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     3    0.04    0.43    0.28    6.66 ^ _066492_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _006908_ (net)
                  0.43    0.00    6.66 ^ _066506_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.01    0.19    0.12    6.78 v _066506_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _006917_ (net)
                  0.19    0.00    6.78 v _066507_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.09    0.24    7.02 v _066507_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _006918_ (net)
                  0.09    0.00    7.02 v _066508_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.20    7.22 v _066508_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _034932_ (net)
                  0.08    0.00    7.22 v _089091_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.33    7.54 v _089091_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _034934_ (net)
                  0.14    0.00    7.54 v _082215_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.06    0.30    7.84 ^ _082215_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _015348_ (net)
                  0.06    0.00    7.84 ^ _082216_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.15    7.99 ^ _082216_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _003532_ (net)
                  0.06    0.00    7.99 ^ _099994_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  7.99   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ _099994_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.13    7.87   library setup time
                                  7.87   data required time
-----------------------------------------------------------------------------
                                  7.87   data required time
                                 -7.99   data arrival time
-----------------------------------------------------------------------------
                                 -0.12   slack (VIOLATED)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
1.309370994567871

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4676

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.20262037217617035

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9082

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 3

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
7.9944

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
-0.1197

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
-1.497298

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.68e-01   2.03e-01   1.29e-06   1.17e+00   8.5%
Combinational          8.82e+00   3.86e+00   9.77e-06   1.27e+01  91.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.78e+00   4.06e+00   1.11e-05   1.38e+01 100.0%
                          70.7%      29.3%       0.0%

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 2146091 u^2 46% utilization.


==========================================================================
instance_count
--------------------------------------------------------------------------
50839

==========================================================================
pin_count
--------------------------------------------------------------------------
155537

Elapsed time: 0:13.81[h:]min:sec. CPU time: user 13.70 sys 0.11 (99%). Peak memory: 379340KB.
