.global iir1_clk_i_0

.input iir1_adr_i_0
pinlist: iir1_adr_i_0 

.input iir1_adr_i_1
pinlist: iir1_adr_i_1 

.input iir1_adr_i_2
pinlist: iir1_adr_i_2 

.input iir1_clk_i_0
pinlist: iir1_clk_i_0 

.input iir1_dat_i_0
pinlist: iir1_dat_i_0 

.input iir1_dat_i_1
pinlist: iir1_dat_i_1 

.input iir1_dat_i_2
pinlist: iir1_dat_i_2 

.input iir1_dat_i_3
pinlist: iir1_dat_i_3 

.input iir1_dat_i_4
pinlist: iir1_dat_i_4 

.input iir1_dat_i_5
pinlist: iir1_dat_i_5 

.input iir1_dat_i_6
pinlist: iir1_dat_i_6 

.input iir1_dat_i_7
pinlist: iir1_dat_i_7 

.input iir1_dat_i_8
pinlist: iir1_dat_i_8 

.input iir1_dat_i_9
pinlist: iir1_dat_i_9 

.input iir1_dat_i_10
pinlist: iir1_dat_i_10 

.input iir1_dat_i_11
pinlist: iir1_dat_i_11 

.input iir1_dat_i_12
pinlist: iir1_dat_i_12 

.input iir1_dat_i_13
pinlist: iir1_dat_i_13 

.input iir1_dat_i_14
pinlist: iir1_dat_i_14 

.input iir1_dat_i_15
pinlist: iir1_dat_i_15 

.input iir1_nreset_0
pinlist: iir1_nreset_0 

.input iir1_rst_i_0
pinlist: iir1_rst_i_0 

.input iir1_stb_i_0
pinlist: iir1_stb_i_0 

.input iir1_valid_0
pinlist: iir1_valid_0 

.input iir1_we_i_0
pinlist: iir1_we_i_0 

.input iir1_x_0
pinlist: iir1_x_0 

.input iir1_x_1
pinlist: iir1_x_1 

.input iir1_x_2
pinlist: iir1_x_2 

.input iir1_x_3
pinlist: iir1_x_3 

.input iir1_x_4
pinlist: iir1_x_4 

.input iir1_x_5
pinlist: iir1_x_5 

.input iir1_x_6
pinlist: iir1_x_6 

.input iir1_x_7
pinlist: iir1_x_7 

.output out:iir1_ack_o_0
pinlist: iir1_ack_o_0 

.output out:iir1_dat_o_0
pinlist: iir1_dat_o_0 

.output out:iir1_dat_o_1
pinlist: iir1_dat_o_1 

.output out:iir1_dat_o_2
pinlist: iir1_dat_o_2 

.output out:iir1_dat_o_3
pinlist: iir1_dat_o_3 

.output out:iir1_dat_o_4
pinlist: iir1_dat_o_4 

.output out:iir1_dat_o_5
pinlist: iir1_dat_o_5 

.output out:iir1_dat_o_6
pinlist: iir1_dat_o_6 

.output out:iir1_dat_o_7
pinlist: iir1_dat_o_7 

.output out:iir1_dat_o_8
pinlist: iir1_dat_o_8 

.output out:iir1_dat_o_9
pinlist: iir1_dat_o_9 

.output out:iir1_dat_o_10
pinlist: iir1_dat_o_10 

.output out:iir1_dat_o_11
pinlist: iir1_dat_o_11 

.output out:iir1_dat_o_12
pinlist: iir1_dat_o_12 

.output out:iir1_dat_o_13
pinlist: iir1_dat_o_13 

.output out:iir1_dat_o_14
pinlist: iir1_dat_o_14 

.output out:iir1_dat_o_15
pinlist: iir1_dat_o_15 

.output out:iir1_y_0
pinlist: iir1_y_0 

.output out:iir1_y_1
pinlist: iir1_y_1 

.output out:iir1_y_2
pinlist: iir1_y_2 

.output out:iir1_y_3
pinlist: iir1_y_3 

.output out:iir1_y_4
pinlist: iir1_y_4 

.output out:iir1_y_5
pinlist: iir1_y_5 

.output out:iir1_y_6
pinlist: iir1_y_6 

.output out:iir1_y_7
pinlist: iir1_y_7 

.clb iir1_dat_o_0  # Only LUT used.
pinlist: hetero_REGISTER_61_2785_out n673 n680 open iir1_dat_o_0 open 
subblock: iir1_dat_o_0 0 1 2 open 4 open 

.clb n673  # Only LUT used.
pinlist: hetero_REGISTER_61_2801_out n674_1 n679_1 open n673 open 
subblock: n673 0 1 2 open 4 open 

.clb n674_1  # Only LUT used.
pinlist: hetero_REGISTER_61_2833_out n675 n676 n677 n674_1 open 
subblock: n674_1 0 1 2 3 4 open 

.clb n675  # Only LUT used.
pinlist: iir1_adr_i_0 iir1_adr_i_1 iir1_adr_i_2 hetero_REGISTER_61_2817_out \
n675 open 
subblock: n675 0 1 2 3 4 open 

.clb n676  # Only LUT used.
pinlist: iir1_adr_i_0 iir1_adr_i_1 iir1_adr_i_2 open n676 open 
subblock: n676 0 1 2 open 4 open 

.clb n677  # Only LUT used.
pinlist: hetero_REGISTER_61_2817_out hetero_REGISTER_61_2833_out \
hetero_REGISTER_61_2849_out n678 n677 open 
subblock: n677 0 1 2 3 4 open 

.clb n678  # Only LUT used.
pinlist: iir1_adr_i_0 iir1_adr_i_1 iir1_adr_i_2 open n678 open 
subblock: n678 0 1 2 open 4 open 

.clb n679_1  # Only LUT used.
pinlist: iir1_adr_i_0 iir1_adr_i_1 iir1_adr_i_2 open n679_1 open 
subblock: n679_1 0 1 2 open 4 open 

.clb n680  # Only LUT used.
pinlist: iir1_adr_i_0 iir1_adr_i_1 iir1_adr_i_2 open n680 open 
subblock: n680 0 1 2 open 4 open 

.clb iir1_dat_o_1  # Only LUT used.
pinlist: hetero_REGISTER_61_2786_out n680 n682 open iir1_dat_o_1 open 
subblock: iir1_dat_o_1 0 1 2 open 4 open 

.clb n682  # Only LUT used.
pinlist: hetero_REGISTER_61_2802_out n679_1 n683 open n682 open 
subblock: n682 0 1 2 open 4 open 

.clb n683  # Only LUT used.
pinlist: hetero_REGISTER_61_2834_out n676 n684_1 n685 n683 open 
subblock: n683 0 1 2 3 4 open 

.clb n684_1  # Only LUT used.
pinlist: iir1_adr_i_0 iir1_adr_i_1 iir1_adr_i_2 hetero_REGISTER_61_2818_out \
n684_1 open 
subblock: n684_1 0 1 2 3 4 open 

.clb n685  # Only LUT used.
pinlist: hetero_REGISTER_61_2818_out hetero_REGISTER_61_2834_out \
hetero_REGISTER_61_2850_out n678 n685 open 
subblock: n685 0 1 2 3 4 open 

.clb iir1_dat_o_2  # Only LUT used.
pinlist: hetero_REGISTER_61_2787_out n680 n687 open iir1_dat_o_2 open 
subblock: iir1_dat_o_2 0 1 2 open 4 open 

.clb n687  # Only LUT used.
pinlist: hetero_REGISTER_61_2803_out n679_1 n688 open n687 open 
subblock: n687 0 1 2 open 4 open 

.clb n688  # Only LUT used.
pinlist: hetero_REGISTER_61_2835_out n676 n689_1 n690 n688 open 
subblock: n688 0 1 2 3 4 open 

.clb n689_1  # Only LUT used.
pinlist: iir1_adr_i_0 iir1_adr_i_1 iir1_adr_i_2 hetero_REGISTER_61_2819_out \
n689_1 open 
subblock: n689_1 0 1 2 3 4 open 

.clb n690  # Only LUT used.
pinlist: hetero_REGISTER_61_2819_out hetero_REGISTER_61_2835_out \
hetero_REGISTER_61_2851_out n678 n690 open 
subblock: n690 0 1 2 3 4 open 

.clb iir1_dat_o_3  # Only LUT used.
pinlist: hetero_REGISTER_61_2788_out n680 n692 open iir1_dat_o_3 open 
subblock: iir1_dat_o_3 0 1 2 open 4 open 

.clb n692  # Only LUT used.
pinlist: hetero_REGISTER_61_2804_out n679_1 n693 open n692 open 
subblock: n692 0 1 2 open 4 open 

.clb n693  # Only LUT used.
pinlist: hetero_REGISTER_61_2836_out n676 n694_1 n695 n693 open 
subblock: n693 0 1 2 3 4 open 

.clb n694_1  # Only LUT used.
pinlist: iir1_adr_i_0 iir1_adr_i_1 iir1_adr_i_2 hetero_REGISTER_61_2820_out \
n694_1 open 
subblock: n694_1 0 1 2 3 4 open 

.clb n695  # Only LUT used.
pinlist: hetero_REGISTER_61_2820_out hetero_REGISTER_61_2836_out \
hetero_REGISTER_61_2852_out n678 n695 open 
subblock: n695 0 1 2 3 4 open 

.clb iir1_dat_o_4  # Only LUT used.
pinlist: hetero_REGISTER_61_2789_out n680 n697 open iir1_dat_o_4 open 
subblock: iir1_dat_o_4 0 1 2 open 4 open 

.clb n697  # Only LUT used.
pinlist: hetero_REGISTER_61_2805_out n679_1 n698 open n697 open 
subblock: n697 0 1 2 open 4 open 

.clb n698  # Only LUT used.
pinlist: hetero_REGISTER_61_2837_out n676 n699_1 n700 n698 open 
subblock: n698 0 1 2 3 4 open 

.clb n699_1  # Only LUT used.
pinlist: iir1_adr_i_0 iir1_adr_i_1 iir1_adr_i_2 hetero_REGISTER_61_2821_out \
n699_1 open 
subblock: n699_1 0 1 2 3 4 open 

.clb n700  # Only LUT used.
pinlist: hetero_REGISTER_61_2821_out hetero_REGISTER_61_2837_out \
hetero_REGISTER_61_2853_out n678 n700 open 
subblock: n700 0 1 2 3 4 open 

.clb iir1_dat_o_5  # Only LUT used.
pinlist: hetero_REGISTER_61_2790_out n680 n702 open iir1_dat_o_5 open 
subblock: iir1_dat_o_5 0 1 2 open 4 open 

.clb n702  # Only LUT used.
pinlist: hetero_REGISTER_61_2806_out n679_1 n703 open n702 open 
subblock: n702 0 1 2 open 4 open 

.clb n703  # Only LUT used.
pinlist: hetero_REGISTER_61_2838_out n676 n704_1 n705 n703 open 
subblock: n703 0 1 2 3 4 open 

.clb n704_1  # Only LUT used.
pinlist: iir1_adr_i_0 iir1_adr_i_1 iir1_adr_i_2 hetero_REGISTER_61_2822_out \
n704_1 open 
subblock: n704_1 0 1 2 3 4 open 

.clb n705  # Only LUT used.
pinlist: hetero_REGISTER_61_2822_out hetero_REGISTER_61_2838_out \
hetero_REGISTER_61_2854_out n678 n705 open 
subblock: n705 0 1 2 3 4 open 

.clb iir1_dat_o_6  # Only LUT used.
pinlist: hetero_REGISTER_61_2791_out n680 n707 open iir1_dat_o_6 open 
subblock: iir1_dat_o_6 0 1 2 open 4 open 

.clb n707  # Only LUT used.
pinlist: hetero_REGISTER_61_2807_out n679_1 n708 open n707 open 
subblock: n707 0 1 2 open 4 open 

.clb n708  # Only LUT used.
pinlist: hetero_REGISTER_61_2839_out n676 n709_1 n710 n708 open 
subblock: n708 0 1 2 3 4 open 

.clb n709_1  # Only LUT used.
pinlist: iir1_adr_i_0 iir1_adr_i_1 iir1_adr_i_2 hetero_REGISTER_61_2823_out \
n709_1 open 
subblock: n709_1 0 1 2 3 4 open 

.clb n710  # Only LUT used.
pinlist: hetero_REGISTER_61_2823_out hetero_REGISTER_61_2839_out \
hetero_REGISTER_61_2855_out n678 n710 open 
subblock: n710 0 1 2 3 4 open 

.clb iir1_dat_o_7  # Only LUT used.
pinlist: hetero_REGISTER_61_2792_out n680 n712 open iir1_dat_o_7 open 
subblock: iir1_dat_o_7 0 1 2 open 4 open 

.clb n712  # Only LUT used.
pinlist: hetero_REGISTER_61_2808_out n679_1 n713 open n712 open 
subblock: n712 0 1 2 open 4 open 

.clb n713  # Only LUT used.
pinlist: hetero_REGISTER_61_2840_out n676 n714_1 n715 n713 open 
subblock: n713 0 1 2 3 4 open 

.clb n714_1  # Only LUT used.
pinlist: iir1_adr_i_0 iir1_adr_i_1 iir1_adr_i_2 hetero_REGISTER_61_2824_out \
n714_1 open 
subblock: n714_1 0 1 2 3 4 open 

.clb n715  # Only LUT used.
pinlist: hetero_REGISTER_61_2824_out hetero_REGISTER_61_2840_out \
hetero_REGISTER_61_2856_out n678 n715 open 
subblock: n715 0 1 2 3 4 open 

.clb iir1_dat_o_8  # Only LUT used.
pinlist: hetero_REGISTER_61_2793_out n680 n717 open iir1_dat_o_8 open 
subblock: iir1_dat_o_8 0 1 2 open 4 open 

.clb n717  # Only LUT used.
pinlist: hetero_REGISTER_61_2809_out n679_1 n718 open n717 open 
subblock: n717 0 1 2 open 4 open 

.clb n718  # Only LUT used.
pinlist: hetero_REGISTER_61_2841_out n676 n719_1 n720 n718 open 
subblock: n718 0 1 2 3 4 open 

.clb n719_1  # Only LUT used.
pinlist: iir1_adr_i_0 iir1_adr_i_1 iir1_adr_i_2 hetero_REGISTER_61_2825_out \
n719_1 open 
subblock: n719_1 0 1 2 3 4 open 

.clb n720  # Only LUT used.
pinlist: hetero_REGISTER_61_2825_out hetero_REGISTER_61_2841_out \
hetero_REGISTER_61_2857_out n678 n720 open 
subblock: n720 0 1 2 3 4 open 

.clb iir1_dat_o_9  # Only LUT used.
pinlist: hetero_REGISTER_61_2794_out n680 n722 open iir1_dat_o_9 open 
subblock: iir1_dat_o_9 0 1 2 open 4 open 

.clb n722  # Only LUT used.
pinlist: hetero_REGISTER_61_2810_out n679_1 n723 open n722 open 
subblock: n722 0 1 2 open 4 open 

.clb n723  # Only LUT used.
pinlist: hetero_REGISTER_61_2842_out n676 n724_1 n725 n723 open 
subblock: n723 0 1 2 3 4 open 

.clb n724_1  # Only LUT used.
pinlist: iir1_adr_i_0 iir1_adr_i_1 iir1_adr_i_2 hetero_REGISTER_61_2826_out \
n724_1 open 
subblock: n724_1 0 1 2 3 4 open 

.clb n725  # Only LUT used.
pinlist: hetero_REGISTER_61_2826_out hetero_REGISTER_61_2842_out \
hetero_REGISTER_61_2858_out n678 n725 open 
subblock: n725 0 1 2 3 4 open 

.clb iir1_dat_o_10  # Only LUT used.
pinlist: hetero_REGISTER_61_2795_out n680 n727 open iir1_dat_o_10 open 
subblock: iir1_dat_o_10 0 1 2 open 4 open 

.clb n727  # Only LUT used.
pinlist: hetero_REGISTER_61_2811_out n679_1 n728 open n727 open 
subblock: n727 0 1 2 open 4 open 

.clb n728  # Only LUT used.
pinlist: hetero_REGISTER_61_2843_out n676 n729_1 n730 n728 open 
subblock: n728 0 1 2 3 4 open 

.clb n729_1  # Only LUT used.
pinlist: iir1_adr_i_0 iir1_adr_i_1 iir1_adr_i_2 hetero_REGISTER_61_2827_out \
n729_1 open 
subblock: n729_1 0 1 2 3 4 open 

.clb n730  # Only LUT used.
pinlist: hetero_REGISTER_61_2827_out hetero_REGISTER_61_2843_out \
hetero_REGISTER_61_2859_out n678 n730 open 
subblock: n730 0 1 2 3 4 open 

.clb iir1_dat_o_11  # Only LUT used.
pinlist: hetero_REGISTER_61_2796_out n680 n732 open iir1_dat_o_11 open 
subblock: iir1_dat_o_11 0 1 2 open 4 open 

.clb n732  # Only LUT used.
pinlist: hetero_REGISTER_61_2812_out n679_1 n733 open n732 open 
subblock: n732 0 1 2 open 4 open 

.clb n733  # Only LUT used.
pinlist: hetero_REGISTER_61_2844_out n676 n734_1 n735 n733 open 
subblock: n733 0 1 2 3 4 open 

.clb n734_1  # Only LUT used.
pinlist: iir1_adr_i_0 iir1_adr_i_1 iir1_adr_i_2 hetero_REGISTER_61_2828_out \
n734_1 open 
subblock: n734_1 0 1 2 3 4 open 

.clb n735  # Only LUT used.
pinlist: hetero_REGISTER_61_2828_out hetero_REGISTER_61_2844_out \
hetero_REGISTER_61_2860_out n678 n735 open 
subblock: n735 0 1 2 3 4 open 

.clb iir1_dat_o_12  # Only LUT used.
pinlist: hetero_REGISTER_61_2797_out n680 n737 open iir1_dat_o_12 open 
subblock: iir1_dat_o_12 0 1 2 open 4 open 

.clb n737  # Only LUT used.
pinlist: hetero_REGISTER_61_2813_out n679_1 n738 open n737 open 
subblock: n737 0 1 2 open 4 open 

.clb n738  # Only LUT used.
pinlist: hetero_REGISTER_61_2845_out n676 n739_1 n740 n738 open 
subblock: n738 0 1 2 3 4 open 

.clb n739_1  # Only LUT used.
pinlist: iir1_adr_i_0 iir1_adr_i_1 iir1_adr_i_2 hetero_REGISTER_61_2829_out \
n739_1 open 
subblock: n739_1 0 1 2 3 4 open 

.clb n740  # Only LUT used.
pinlist: hetero_REGISTER_61_2829_out hetero_REGISTER_61_2845_out \
hetero_REGISTER_61_2861_out n678 n740 open 
subblock: n740 0 1 2 3 4 open 

.clb iir1_dat_o_13  # Only LUT used.
pinlist: hetero_REGISTER_61_2798_out n680 n742 open iir1_dat_o_13 open 
subblock: iir1_dat_o_13 0 1 2 open 4 open 

.clb n742  # Only LUT used.
pinlist: hetero_REGISTER_61_2814_out n679_1 n743 open n742 open 
subblock: n742 0 1 2 open 4 open 

.clb n743  # Only LUT used.
pinlist: hetero_REGISTER_61_2846_out n676 n744_1 n745 n743 open 
subblock: n743 0 1 2 3 4 open 

.clb n744_1  # Only LUT used.
pinlist: iir1_adr_i_0 iir1_adr_i_1 iir1_adr_i_2 hetero_REGISTER_61_2830_out \
n744_1 open 
subblock: n744_1 0 1 2 3 4 open 

.clb n745  # Only LUT used.
pinlist: hetero_REGISTER_61_2830_out hetero_REGISTER_61_2846_out \
hetero_REGISTER_61_2862_out n678 n745 open 
subblock: n745 0 1 2 3 4 open 

.clb iir1_dat_o_14  # Only LUT used.
pinlist: hetero_REGISTER_61_2799_out n680 n747 open iir1_dat_o_14 open 
subblock: iir1_dat_o_14 0 1 2 open 4 open 

.clb n747  # Only LUT used.
pinlist: hetero_REGISTER_61_2815_out n679_1 n748 open n747 open 
subblock: n747 0 1 2 open 4 open 

.clb n748  # Only LUT used.
pinlist: hetero_REGISTER_61_2847_out n676 n749_1 n750 n748 open 
subblock: n748 0 1 2 3 4 open 

.clb n749_1  # Only LUT used.
pinlist: iir1_adr_i_0 iir1_adr_i_1 iir1_adr_i_2 hetero_REGISTER_61_2831_out \
n749_1 open 
subblock: n749_1 0 1 2 3 4 open 

.clb n750  # Only LUT used.
pinlist: hetero_REGISTER_61_2831_out hetero_REGISTER_61_2847_out \
hetero_REGISTER_61_2863_out n678 n750 open 
subblock: n750 0 1 2 3 4 open 

.clb iir1_dat_o_15  # Only LUT used.
pinlist: hetero_REGISTER_61_2800_out n680 n752 open iir1_dat_o_15 open 
subblock: iir1_dat_o_15 0 1 2 open 4 open 

.clb n752  # Only LUT used.
pinlist: hetero_REGISTER_61_2816_out n679_1 n753 open n752 open 
subblock: n752 0 1 2 open 4 open 

.clb n753  # Only LUT used.
pinlist: hetero_REGISTER_61_2848_out n676 n754_1 n755 n753 open 
subblock: n753 0 1 2 3 4 open 

.clb n754_1  # Only LUT used.
pinlist: iir1_adr_i_0 iir1_adr_i_1 iir1_adr_i_2 hetero_REGISTER_61_2832_out \
n754_1 open 
subblock: n754_1 0 1 2 3 4 open 

.clb n755  # Only LUT used.
pinlist: hetero_REGISTER_61_2832_out hetero_REGISTER_61_2848_out \
hetero_REGISTER_61_2864_out n678 n755 open 
subblock: n755 0 1 2 3 4 open 

.clb n757  # Only LUT used.
pinlist: iir1_stb_i_0 iir1_we_i_0 n680 open n757 open 
subblock: n757 0 1 2 open 4 open 

.clb hetero_REGISTER_61_2793_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_8 iir1_rst_i_0 hetero_REGISTER_61_2793_out n757 \
hetero_REGISTER_61_2793_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2793_out 0 1 2 3 4 5 

.clb hetero_REGISTER_38_1267_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1267_out n767 \
hetero_REGISTER_38_1267_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1267_out 0 1 2 3 4 5 

.clb n767  # Only LUT used.
pinlist: iir1_valid_0 n768 n769_1 n927 n767 open 
subblock: n767 0 1 2 3 4 open 

.clb n768  # Only LUT used.
pinlist: hetero_REGISTER_38_1274_out hetero_REGISTER_61_2800_out open open \
n768 open 
subblock: n768 0 1 open open 4 open 

.clb n769_1  # Only LUT used.
pinlist: hetero_REGISTER_38_1255_out n770 n905 open n769_1 open 
subblock: n769_1 0 1 2 open 4 open 

.clb n770  # Only LUT used.
pinlist: hetero_REGISTER_38_1254_out n771 n897 open n770 open 
subblock: n770 0 1 2 open 4 open 

.clb n771  # Only LUT used.
pinlist: n772 n773 n777 n882 n771 open 
subblock: n771 0 1 2 3 4 open 

.clb n772  # Only LUT used.
pinlist: hetero_REGISTER_61_2793_out hetero_REGISTER_61_2800_out open open \
n772 open 
subblock: n772 0 1 open open 4 open 

.clb n773  # Only LUT used.
pinlist: hetero_REGISTER_38_1272_out hetero_REGISTER_38_1274_out n774_1 open \
n773 open 
subblock: n773 0 1 2 open 4 open 

.clb n774_1  # Only LUT used.
pinlist: hetero_REGISTER_38_1270_out hetero_REGISTER_38_1271_out n775 open \
n774_1 open 
subblock: n774_1 0 1 2 open 4 open 

.clb n775  # Only LUT used.
pinlist: hetero_REGISTER_38_1267_out hetero_REGISTER_38_1268_out \
hetero_REGISTER_38_1269_out n776 n775 open 
subblock: n775 0 1 2 3 4 open 

.clb n776  # Only LUT used.
pinlist: hetero_REGISTER_38_1263_out hetero_REGISTER_38_1264_out \
hetero_REGISTER_38_1265_out hetero_REGISTER_38_1266_out n776 open 
subblock: n776 0 1 2 3 4 open 

.clb n777  # Only LUT used.
pinlist: n772 n778 n779_1 n780 n777 open 
subblock: n777 0 1 2 3 4 open 

.clb n778  # Only LUT used.
pinlist: hetero_REGISTER_38_1270_out hetero_REGISTER_38_1271_out \
hetero_REGISTER_38_1274_out n775 n778 open 
subblock: n778 0 1 2 3 4 open 

.clb n779_1  # Only LUT used.
pinlist: hetero_REGISTER_61_2793_out hetero_REGISTER_61_2794_out \
hetero_REGISTER_61_2800_out open n779_1 open 
subblock: n779_1 0 1 2 open 4 open 

.clb n780  # Only LUT used.
pinlist: n781 n865 n866 n870 n780 open 
subblock: n780 0 1 2 3 4 open 

.clb n781  # Only LUT used.
pinlist: n782 n783 n784_1 n851 n781 open 
subblock: n781 0 1 2 3 4 open 

.clb n782  # Only LUT used.
pinlist: hetero_REGISTER_38_1270_out hetero_REGISTER_38_1274_out n775 n779_1 \
n782 open 
subblock: n782 0 1 2 3 4 open 

.clb n783  # Only LUT used.
pinlist: hetero_REGISTER_38_1270_out hetero_REGISTER_38_1274_out n772 n775 \
n783 open 
subblock: n783 0 1 2 3 4 open 

.clb n784_1  # Only LUT used.
pinlist: n779_1 n785 n787 n788 n784_1 open 
subblock: n784_1 0 1 2 3 4 open 

.clb n785  # Only LUT used.
pinlist: hetero_REGISTER_38_1269_out hetero_REGISTER_38_1274_out n786 open \
n785 open 
subblock: n785 0 1 2 open 4 open 

.clb n786  # Only LUT used.
pinlist: hetero_REGISTER_38_1267_out hetero_REGISTER_38_1268_out n776 open \
n786 open 
subblock: n786 0 1 2 open 4 open 

.clb n787  # Only LUT used.
pinlist: hetero_REGISTER_38_1269_out hetero_REGISTER_38_1274_out n772 n786 \
n787 open 
subblock: n787 0 1 2 3 4 open 

.clb n788  # Only LUT used.
pinlist: n789_1 n835 n836 n840 n788 open 
subblock: n788 0 1 2 3 4 open 

.clb n789_1  # Only LUT used.
pinlist: n790 n792 n793 n825 n789_1 open 
subblock: n789_1 0 1 2 3 4 open 

.clb n790  # Only LUT used.
pinlist: n779_1 n791 open open n790 open 
subblock: n790 0 1 open open 4 open 

.clb n791  # Only LUT used.
pinlist: hetero_REGISTER_38_1267_out hetero_REGISTER_38_1268_out \
hetero_REGISTER_38_1274_out n776 n791 open 
subblock: n791 0 1 2 3 4 open 

.clb n792  # Only LUT used.
pinlist: n772 n791 open open n792 open 
subblock: n792 0 1 open open 4 open 

.clb n793  # Only LUT used.
pinlist: n772 n779_1 n794_1 n795 n793 open 
subblock: n793 0 1 2 3 4 open 

.clb n794_1  # Only LUT used.
pinlist: hetero_REGISTER_38_1267_out hetero_REGISTER_38_1274_out n776 open \
n794_1 open 
subblock: n794_1 0 1 2 open 4 open 

.clb n795  # Only LUT used.
pinlist: n779_1 n796 n798 n817 n795 open 
subblock: n795 0 1 2 3 4 open 

.clb n796  # Only LUT used.
pinlist: hetero_REGISTER_38_1266_out hetero_REGISTER_38_1274_out n797 open \
n796 open 
subblock: n796 0 1 2 open 4 open 

.clb n797  # Only LUT used.
pinlist: hetero_REGISTER_38_1263_out hetero_REGISTER_38_1264_out \
hetero_REGISTER_38_1265_out open n797 open 
subblock: n797 0 1 2 open 4 open 

.clb n798  # Only LUT used.
pinlist: n799_1 n808 n810 n816 n798 open 
subblock: n798 0 1 2 3 4 open 

.clb n799_1  # Only LUT used.
pinlist: n779_1 n800 n803 n806 n799_1 open 
subblock: n799_1 0 1 2 3 4 open 

.clb n800  # Only LUT used.
pinlist: n801 n802 open open n800 open 
subblock: n800 0 1 open open 4 open 

.clb n801  # Only LUT used.
pinlist: hetero_REGISTER_38_1263_out hetero_REGISTER_38_1274_out open open \
n801 open 
subblock: n801 0 1 open open 4 open 

.clb n802  # Only LUT used.
pinlist: hetero_REGISTER_61_2793_out hetero_REGISTER_61_2794_out \
hetero_REGISTER_61_2795_out hetero_REGISTER_61_2800_out n802 open 
subblock: n802 0 1 2 3 4 open 

.clb n803  # Only LUT used.
pinlist: n779_1 n804_1 n805 open n803 open 
subblock: n803 0 1 2 open 4 open 

.clb n804_1  # Only LUT used.
pinlist: hetero_REGISTER_38_1263_out hetero_REGISTER_38_1264_out \
hetero_REGISTER_38_1274_out open n804_1 open 
subblock: n804_1 0 1 2 open 4 open 

.clb n805  # Only LUT used.
pinlist: hetero_REGISTER_61_2793_out hetero_REGISTER_38_1263_out \
hetero_REGISTER_38_1274_out hetero_REGISTER_61_2800_out n805 open 
subblock: n805 0 1 2 3 4 open 

.clb n806  # Only LUT used.
pinlist: n772 n807 open open n806 open 
subblock: n806 0 1 open open 4 open 

.clb n807  # Only LUT used.
pinlist: hetero_REGISTER_38_1263_out hetero_REGISTER_38_1264_out \
hetero_REGISTER_38_1265_out hetero_REGISTER_38_1274_out n807 open 
subblock: n807 0 1 2 3 4 open 

.clb n808  # Only LUT used.
pinlist: n800 n803 n806 n809_1 n808 open 
subblock: n808 0 1 2 3 4 open 

.clb n809_1  # Only LUT used.
pinlist: n779_1 n807 open open n809_1 open 
subblock: n809_1 0 1 open open 4 open 

.clb n810  # Only LUT used.
pinlist: n811 n813 open open n810 open 
subblock: n810 0 1 open open 4 open 

.clb n811  # Only LUT used.
pinlist: hetero_REGISTER_61_2796_out hetero_REGISTER_61_2800_out n801 n812 \
n811 open 
subblock: n811 0 1 2 3 4 open 

.clb n812  # Only LUT used.
pinlist: hetero_REGISTER_61_2793_out hetero_REGISTER_61_2794_out \
hetero_REGISTER_61_2795_out open n812 open 
subblock: n812 0 1 2 open 4 open 

.clb n813  # Only LUT used.
pinlist: n800 n814_1 n805 n815 n813 open 
subblock: n813 0 1 2 3 4 open 

.clb n814_1  # Only LUT used.
pinlist: n779_1 n804_1 open open n814_1 open 
subblock: n814_1 0 1 open open 4 open 

.clb n815  # Only LUT used.
pinlist: n802 n804_1 open open n815 open 
subblock: n815 0 1 open open 4 open 

.clb n816  # Only LUT used.
pinlist: hetero_REGISTER_38_1266_out hetero_REGISTER_38_1274_out n772 n797 \
n816 open 
subblock: n816 0 1 2 3 4 open 

.clb n817  # Only LUT used.
pinlist: n818 n819_1 n820 n822 n817 open 
subblock: n817 0 1 2 3 4 open 

.clb n818  # Only LUT used.
pinlist: n802 n807 open open n818 open 
subblock: n818 0 1 open open 4 open 

.clb n819_1  # Only LUT used.
pinlist: n799_1 n808 n811 n813 n819_1 open 
subblock: n819_1 0 1 2 3 4 open 

.clb n820  # Only LUT used.
pinlist: hetero_REGISTER_61_2797_out hetero_REGISTER_61_2800_out n801 n821 \
n820 open 
subblock: n820 0 1 2 3 4 open 

.clb n821  # Only LUT used.
pinlist: hetero_REGISTER_61_2793_out hetero_REGISTER_61_2794_out \
hetero_REGISTER_61_2795_out hetero_REGISTER_61_2796_out n821 open 
subblock: n821 0 1 2 3 4 open 

.clb n822  # Only LUT used.
pinlist: n811 n815 n823 n824_1 n822 open 
subblock: n822 0 1 2 3 4 open 

.clb n823  # Only LUT used.
pinlist: n800 n814_1 n805 open n823 open 
subblock: n823 0 1 2 open 4 open 

.clb n824_1  # Only LUT used.
pinlist: hetero_REGISTER_61_2796_out hetero_REGISTER_61_2800_out n812 n804_1 \
n824_1 open 
subblock: n824_1 0 1 2 3 4 open 

.clb n825  # Only LUT used.
pinlist: n796 n802 n826 n827 n825 open 
subblock: n825 0 1 2 3 4 open 

.clb n826  # Only LUT used.
pinlist: n779_1 n796 n798 n817 n826 open 
subblock: n826 0 1 2 3 4 open 

.clb n827  # Only LUT used.
pinlist: n828 n829_1 n830 n832 n827 open 
subblock: n827 0 1 2 3 4 open 

.clb n828  # Only LUT used.
pinlist: hetero_REGISTER_61_2796_out hetero_REGISTER_61_2800_out n812 n807 \
n828 open 
subblock: n828 0 1 2 3 4 open 

.clb n829_1  # Only LUT used.
pinlist: n818 n819_1 n820 n822 n829_1 open 
subblock: n829_1 0 1 2 3 4 open 

.clb n830  # Only LUT used.
pinlist: n801 n831 open open n830 open 
subblock: n830 0 1 open open 4 open 

.clb n831  # Only LUT used.
pinlist: hetero_REGISTER_61_2797_out hetero_REGISTER_61_2798_out \
hetero_REGISTER_61_2800_out n821 n831 open 
subblock: n831 0 1 2 3 4 open 

.clb n832  # Only LUT used.
pinlist: n820 n824_1 n833 n834_1 n832 open 
subblock: n832 0 1 2 3 4 open 

.clb n833  # Only LUT used.
pinlist: n811 n815 n823 open n833 open 
subblock: n833 0 1 2 open 4 open 

.clb n834_1  # Only LUT used.
pinlist: hetero_REGISTER_61_2797_out hetero_REGISTER_61_2800_out n804_1 n821 \
n834_1 open 
subblock: n834_1 0 1 2 3 4 open 

.clb n835  # Only LUT used.
pinlist: n779_1 n792 n793 n825 n835 open 
subblock: n835 0 1 2 3 4 open 

.clb n836  # Only LUT used.
pinlist: n837 n838 n825 n839_1 n836 open 
subblock: n836 0 1 2 3 4 open 

.clb n837  # Only LUT used.
pinlist: n772 n779_1 n794_1 n795 n837 open 
subblock: n837 0 1 2 3 4 open 

.clb n838  # Only LUT used.
pinlist: n772 n779_1 n794_1 n795 n838 open 
subblock: n838 0 1 2 3 4 open 

.clb n839_1  # Only LUT used.
pinlist: hetero_REGISTER_38_1267_out hetero_REGISTER_38_1274_out n776 n802 \
n839_1 open 
subblock: n839_1 0 1 2 3 4 open 

.clb n840  # Only LUT used.
pinlist: n796 n841 n842 n843 n840 open 
subblock: n840 0 1 2 3 4 open 

.clb n841  # Only LUT used.
pinlist: hetero_REGISTER_61_2796_out hetero_REGISTER_61_2800_out n812 open \
n841 open 
subblock: n841 0 1 2 open 4 open 

.clb n842  # Only LUT used.
pinlist: n796 n802 n826 n827 n842 open 
subblock: n842 0 1 2 3 4 open 

.clb n843  # Only LUT used.
pinlist: n844_1 n845 n846 n848 n843 open 
subblock: n843 0 1 2 3 4 open 

.clb n844_1  # Only LUT used.
pinlist: hetero_REGISTER_61_2797_out hetero_REGISTER_61_2800_out n807 n821 \
n844_1 open 
subblock: n844_1 0 1 2 3 4 open 

.clb n845  # Only LUT used.
pinlist: n828 n829_1 n830 n832 n845 open 
subblock: n845 0 1 2 3 4 open 

.clb n846  # Only LUT used.
pinlist: hetero_REGISTER_61_2799_out hetero_REGISTER_61_2800_out n801 n847 \
n846 open 
subblock: n846 0 1 2 3 4 open 

.clb n847  # Only LUT used.
pinlist: hetero_REGISTER_61_2797_out hetero_REGISTER_61_2798_out n821 open \
n847 open 
subblock: n847 0 1 2 open 4 open 

.clb n848  # Only LUT used.
pinlist: n830 n834_1 n849_1 n850 n848 open 
subblock: n848 0 1 2 3 4 open 

.clb n849_1  # Only LUT used.
pinlist: n820 n824_1 n833 open n849_1 open 
subblock: n849_1 0 1 2 open 4 open 

.clb n850  # Only LUT used.
pinlist: n804_1 n831 open open n850 open 
subblock: n850 0 1 open open 4 open 

.clb n851  # Only LUT used.
pinlist: n852 n853 n854_1 n857 n851 open 
subblock: n851 0 1 2 3 4 open 

.clb n852  # Only LUT used.
pinlist: n791 n802 open open n852 open 
subblock: n852 0 1 open open 4 open 

.clb n853  # Only LUT used.
pinlist: n789_1 n835 n836 n840 n853 open 
subblock: n853 0 1 2 3 4 open 

.clb n854_1  # Only LUT used.
pinlist: n839_1 n855 n840 n856 n854_1 open 
subblock: n854_1 0 1 2 3 4 open 

.clb n855  # Only LUT used.
pinlist: n837 n838 n825 open n855 open 
subblock: n855 0 1 2 open 4 open 

.clb n856  # Only LUT used.
pinlist: n794_1 n841 open open n856 open 
subblock: n856 0 1 open open 4 open 

.clb n857  # Only LUT used.
pinlist: n796 n858 n859_1 n860 n857 open 
subblock: n857 0 1 2 3 4 open 

.clb n858  # Only LUT used.
pinlist: hetero_REGISTER_61_2797_out hetero_REGISTER_61_2800_out n821 open \
n858 open 
subblock: n858 0 1 2 open 4 open 

.clb n859_1  # Only LUT used.
pinlist: n796 n841 n842 n843 n859_1 open 
subblock: n859_1 0 1 2 3 4 open 

.clb n860  # Only LUT used.
pinlist: n807 n831 n861 n864_1 n860 open 
subblock: n860 0 1 2 3 4 open 

.clb n861  # Only LUT used.
pinlist: n846 n850 n862 n863 n861 open 
subblock: n861 0 1 2 3 4 open 

.clb n862  # Only LUT used.
pinlist: n830 n834_1 n849_1 open n862 open 
subblock: n862 0 1 2 open 4 open 

.clb n863  # Only LUT used.
pinlist: hetero_REGISTER_61_2799_out hetero_REGISTER_61_2800_out n804_1 n847 \
n863 open 
subblock: n863 0 1 2 3 4 open 

.clb n864_1  # Only LUT used.
pinlist: n844_1 n845 n846 n848 n864_1 open 
subblock: n864_1 0 1 2 3 4 open 

.clb n865  # Only LUT used.
pinlist: n779_1 n783 n784_1 n851 n865 open 
subblock: n865 0 1 2 3 4 open 

.clb n866  # Only LUT used.
pinlist: n867 n868 n851 n869_1 n866 open 
subblock: n866 0 1 2 3 4 open 

.clb n867  # Only LUT used.
pinlist: n772 n779_1 n785 n788 n867 open 
subblock: n867 0 1 2 3 4 open 

.clb n868  # Only LUT used.
pinlist: n779_1 n787 n788 open n868 open 
subblock: n868 0 1 2 open 4 open 

.clb n869_1  # Only LUT used.
pinlist: hetero_REGISTER_38_1269_out hetero_REGISTER_38_1274_out n786 n802 \
n869_1 open 
subblock: n869_1 0 1 2 3 4 open 

.clb n870  # Only LUT used.
pinlist: n871 n872 n873 n876 n870 open 
subblock: n870 0 1 2 3 4 open 

.clb n871  # Only LUT used.
pinlist: n791 n841 open open n871 open 
subblock: n871 0 1 open open 4 open 

.clb n872  # Only LUT used.
pinlist: n852 n853 n854_1 n857 n872 open 
subblock: n872 0 1 2 3 4 open 

.clb n873  # Only LUT used.
pinlist: n856 n874_1 n857 n875 n873 open 
subblock: n873 0 1 2 3 4 open 

.clb n874_1  # Only LUT used.
pinlist: n839_1 n855 n840 open n874_1 open 
subblock: n874_1 0 1 2 open 4 open 

.clb n875  # Only LUT used.
pinlist: n794_1 n858 open open n875 open 
subblock: n875 0 1 open open 4 open 

.clb n876  # Only LUT used.
pinlist: n796 n831 n877 n878 n876 open 
subblock: n876 0 1 2 3 4 open 

.clb n877  # Only LUT used.
pinlist: n796 n858 n859_1 n860 n877 open 
subblock: n877 0 1 2 3 4 open 

.clb n878  # Only LUT used.
pinlist: n807 n879_1 n880 n881 n878 open 
subblock: n878 0 1 2 3 4 open 

.clb n879_1  # Only LUT used.
pinlist: hetero_REGISTER_61_2799_out hetero_REGISTER_61_2800_out n847 open \
n879_1 open 
subblock: n879_1 0 1 2 open 4 open 

.clb n880  # Only LUT used.
pinlist: n846 n850 n862 n863 n880 open 
subblock: n880 0 1 2 3 4 open 

.clb n881  # Only LUT used.
pinlist: n807 n831 n861 n864_1 n881 open 
subblock: n881 0 1 2 3 4 open 

.clb n882  # Only LUT used.
pinlist: n883 n884_1 n885 n888 n882 open 
subblock: n882 0 1 2 3 4 open 

.clb n883  # Only LUT used.
pinlist: hetero_REGISTER_38_1270_out hetero_REGISTER_38_1274_out n775 n802 \
n883 open 
subblock: n883 0 1 2 3 4 open 

.clb n884_1  # Only LUT used.
pinlist: n781 n865 n866 n870 n884_1 open 
subblock: n884_1 0 1 2 3 4 open 

.clb n885  # Only LUT used.
pinlist: n869_1 n886 n870 n887 n885 open 
subblock: n885 0 1 2 3 4 open 

.clb n886  # Only LUT used.
pinlist: n867 n868 n851 open n886 open 
subblock: n886 0 1 2 open 4 open 

.clb n887  # Only LUT used.
pinlist: hetero_REGISTER_38_1269_out hetero_REGISTER_38_1274_out n786 n841 \
n887 open 
subblock: n887 0 1 2 3 4 open 

.clb n888  # Only LUT used.
pinlist: n889_1 n890 n891 n894_1 n888 open 
subblock: n888 0 1 2 3 4 open 

.clb n889_1  # Only LUT used.
pinlist: n791 n858 open open n889_1 open 
subblock: n889_1 0 1 open open 4 open 

.clb n890  # Only LUT used.
pinlist: n871 n872 n873 n876 n890 open 
subblock: n890 0 1 2 3 4 open 

.clb n891  # Only LUT used.
pinlist: n875 n892 n876 n893 n891 open 
subblock: n891 0 1 2 3 4 open 

.clb n892  # Only LUT used.
pinlist: n856 n874_1 n857 open n892 open 
subblock: n892 0 1 2 open 4 open 

.clb n893  # Only LUT used.
pinlist: n794_1 n831 open open n893 open 
subblock: n893 0 1 open open 4 open 

.clb n894_1  # Only LUT used.
pinlist: n796 n879_1 n895 n896 n894_1 open 
subblock: n894_1 0 1 2 3 4 open 

.clb n895  # Only LUT used.
pinlist: n796 n831 n877 n878 n895 open 
subblock: n895 0 1 2 3 4 open 

.clb n896  # Only LUT used.
pinlist: n807 n879_1 n880 n881 n896 open 
subblock: n896 0 1 2 3 4 open 

.clb n897  # Only LUT used.
pinlist: hetero_REGISTER_38_1253_out n898 n899_1 open n897 open 
subblock: n897 0 1 2 open 4 open 

.clb n898  # Only LUT used.
pinlist: n772 n778 n780 open n898 open 
subblock: n898 0 1 2 open 4 open 

.clb n899_1  # Only LUT used.
pinlist: hetero_REGISTER_38_1252_out n900 n901 open n899_1 open 
subblock: n899_1 0 1 2 open 4 open 

.clb n900  # Only LUT used.
pinlist: n783 n784_1 n851 open n900 open 
subblock: n900 0 1 2 open 4 open 

.clb n901  # Only LUT used.
pinlist: hetero_REGISTER_38_1251_out n787 n788 n902 n901 open 
subblock: n901 0 1 2 3 4 open 

.clb n902  # Only LUT used.
pinlist: hetero_REGISTER_38_1250_out n903 n904_1 open n902 open 
subblock: n902 0 1 2 open 4 open 

.clb n903  # Only LUT used.
pinlist: hetero_REGISTER_38_1249_out n772 n794_1 n795 n903 open 
subblock: n903 0 1 2 3 4 open 

.clb n904_1  # Only LUT used.
pinlist: n792 n793 n825 open n904_1 open 
subblock: n904_1 0 1 2 open 4 open 

.clb n905  # Only LUT used.
pinlist: n906 n907 n909_1 n910 n905 open 
subblock: n905 0 1 2 3 4 open 

.clb n906  # Only LUT used.
pinlist: n772 n773 n777 n882 n906 open 
subblock: n906 0 1 2 3 4 open 

.clb n907  # Only LUT used.
pinlist: n772 n908 open open n907 open 
subblock: n907 0 1 open open 4 open 

.clb n908  # Only LUT used.
pinlist: hetero_REGISTER_38_1272_out hetero_REGISTER_38_1273_out \
hetero_REGISTER_38_1274_out n774_1 n908 open 
subblock: n908 0 1 2 3 4 open 

.clb n909_1  # Only LUT used.
pinlist: hetero_REGISTER_38_1272_out hetero_REGISTER_38_1274_out n774_1 \
n779_1 n909_1 open 
subblock: n909_1 0 1 2 3 4 open 

.clb n910  # Only LUT used.
pinlist: n911 n912 n924_1 n925 n910 open 
subblock: n910 0 1 2 3 4 open 

.clb n911  # Only LUT used.
pinlist: n778 n802 open open n911 open 
subblock: n911 0 1 open open 4 open 

.clb n912  # Only LUT used.
pinlist: n913 n914_1 n915 n922 n912 open 
subblock: n912 0 1 2 3 4 open 

.clb n913  # Only LUT used.
pinlist: hetero_REGISTER_38_1270_out hetero_REGISTER_38_1274_out n775 n841 \
n913 open 
subblock: n913 0 1 2 3 4 open 

.clb n914_1  # Only LUT used.
pinlist: hetero_REGISTER_38_1269_out hetero_REGISTER_38_1274_out n786 n858 \
n914_1 open 
subblock: n914_1 0 1 2 3 4 open 

.clb n915  # Only LUT used.
pinlist: n916 n917 n920 n921 n915 open 
subblock: n915 0 1 2 3 4 open 

.clb n916  # Only LUT used.
pinlist: n791 n831 open open n916 open 
subblock: n916 0 1 open open 4 open 

.clb n917  # Only LUT used.
pinlist: n893 n918 n894_1 n919_1 n917 open 
subblock: n917 0 1 2 3 4 open 

.clb n918  # Only LUT used.
pinlist: n875 n892 n876 open n918 open 
subblock: n918 0 1 2 open 4 open 

.clb n919_1  # Only LUT used.
pinlist: hetero_REGISTER_61_2799_out hetero_REGISTER_61_2800_out n794_1 n847 \
n919_1 open 
subblock: n919_1 0 1 2 3 4 open 

.clb n920  # Only LUT used.
pinlist: n796 n879_1 n895 n896 n920 open 
subblock: n920 0 1 2 3 4 open 

.clb n921  # Only LUT used.
pinlist: n889_1 n890 n891 n894_1 n921 open 
subblock: n921 0 1 2 3 4 open 

.clb n922  # Only LUT used.
pinlist: n887 n923 n888 open n922 open 
subblock: n922 0 1 2 open 4 open 

.clb n923  # Only LUT used.
pinlist: n869_1 n886 n870 open n923 open 
subblock: n923 0 1 2 open 4 open 

.clb n924_1  # Only LUT used.
pinlist: n883 n884_1 n885 n888 n924_1 open 
subblock: n924_1 0 1 2 3 4 open 

.clb n925  # Only LUT used.
pinlist: n778 n779_1 n926 n882 n925 open 
subblock: n925 0 1 2 3 4 open 

.clb n926  # Only LUT used.
pinlist: n772 n778 n780 open n926 open 
subblock: n926 0 1 2 open 4 open 

.clb n927  # Only LUT used.
pinlist: hetero_REGISTER_38_1254_out n771 n897 n928 n927 open 
subblock: n927 0 1 2 3 4 open 

.clb n928  # Only LUT used.
pinlist: hetero_REGISTER_38_1253_out n898 n929_1 open n928 open 
subblock: n928 0 1 2 open 4 open 

.clb n929_1  # Only LUT used.
pinlist: hetero_REGISTER_38_1252_out n900 n930 open n929_1 open 
subblock: n929_1 0 1 2 open 4 open 

.clb n930  # Only LUT used.
pinlist: hetero_REGISTER_38_1251_out n787 n788 n931 n930 open 
subblock: n930 0 1 2 3 4 open 

.clb n931  # Only LUT used.
pinlist: hetero_REGISTER_38_1250_out n904_1 n932 open n931 open 
subblock: n931 0 1 2 open 4 open 

.clb n932  # Only LUT used.
pinlist: hetero_REGISTER_38_1249_out n772 n794_1 n795 n932 open 
subblock: n932 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1279_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1279_out n934_1 \
hetero_REGISTER_38_1279_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1279_out 0 1 2 3 4 5 

.clb n934_1  # Only LUT used.
pinlist: iir1_valid_0 hetero_REGISTER_38_1267_out hetero_REGISTER_38_1274_out \
n935 n934_1 open 
subblock: n934_1 0 1 2 3 4 open 

.clb n935  # Only LUT used.
pinlist: hetero_REGISTER_38_1272_out hetero_REGISTER_38_1273_out n936 open \
n935 open 
subblock: n935 0 1 2 open 4 open 

.clb n936  # Only LUT used.
pinlist: hetero_REGISTER_38_1270_out hetero_REGISTER_38_1271_out \
hetero_REGISTER_38_1274_out open n936 open 
subblock: n936 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1249_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1249_out n938 \
hetero_REGISTER_38_1249_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1249_out 0 1 2 3 4 5 

.clb n938  # Only LUT used.
pinlist: iir1_valid_0 hetero_REGISTER_38_1235_out n939_1 n970 n938 open 
subblock: n938 0 1 2 3 4 open 

.clb n939_1  # Only LUT used.
pinlist: n940 n942 n964_1 n969_1 n939_1 open 
subblock: n939_1 0 1 2 3 4 open 

.clb n940  # Only LUT used.
pinlist: hetero_REGISTER_38_1267_out hetero_REGISTER_38_1274_out n776 n941 \
n940 open 
subblock: n940 0 1 2 3 4 open 

.clb n941  # Only LUT used.
pinlist: hetero_REGISTER_61_2809_out hetero_REGISTER_61_2816_out open open \
n941 open 
subblock: n941 0 1 open open 4 open 

.clb n942  # Only LUT used.
pinlist: n807 n943 n944_1 n957 n942 open 
subblock: n942 0 1 2 3 4 open 

.clb n943  # Only LUT used.
pinlist: hetero_REGISTER_61_2809_out hetero_REGISTER_61_2810_out \
hetero_REGISTER_61_2811_out hetero_REGISTER_61_2816_out n943 open 
subblock: n943 0 1 2 3 4 open 

.clb n944_1  # Only LUT used.
pinlist: n945 n946 n951 n953 n944_1 open 
subblock: n944_1 0 1 2 3 4 open 

.clb n945  # Only LUT used.
pinlist: n804_1 n943 open open n945 open 
subblock: n945 0 1 open open 4 open 

.clb n946  # Only LUT used.
pinlist: n947 n949_1 n950 open n946 open 
subblock: n946 0 1 2 open 4 open 

.clb n947  # Only LUT used.
pinlist: n804_1 n948 open open n947 open 
subblock: n947 0 1 open open 4 open 

.clb n948  # Only LUT used.
pinlist: hetero_REGISTER_61_2809_out hetero_REGISTER_61_2810_out \
hetero_REGISTER_61_2816_out open n948 open 
subblock: n948 0 1 2 open 4 open 

.clb n949_1  # Only LUT used.
pinlist: hetero_REGISTER_38_1263_out hetero_REGISTER_38_1274_out \
hetero_REGISTER_61_2809_out hetero_REGISTER_61_2816_out n949_1 open 
subblock: n949_1 0 1 2 3 4 open 

.clb n950  # Only LUT used.
pinlist: n801 n943 open open n950 open 
subblock: n950 0 1 open open 4 open 

.clb n951  # Only LUT used.
pinlist: hetero_REGISTER_61_2812_out hetero_REGISTER_61_2816_out n801 n952 \
n951 open 
subblock: n951 0 1 2 3 4 open 

.clb n952  # Only LUT used.
pinlist: hetero_REGISTER_61_2809_out hetero_REGISTER_61_2810_out \
hetero_REGISTER_61_2811_out open n952 open 
subblock: n952 0 1 2 open 4 open 

.clb n953  # Only LUT used.
pinlist: n801 n804_1 n954_1 n955 n953 open 
subblock: n953 0 1 2 3 4 open 

.clb n954_1  # Only LUT used.
pinlist: hetero_REGISTER_61_2812_out hetero_REGISTER_61_2816_out n952 open \
n954_1 open 
subblock: n954_1 0 1 2 open 4 open 

.clb n955  # Only LUT used.
pinlist: hetero_REGISTER_61_2813_out hetero_REGISTER_61_2816_out n956 open \
n955 open 
subblock: n955 0 1 2 open 4 open 

.clb n956  # Only LUT used.
pinlist: hetero_REGISTER_61_2809_out hetero_REGISTER_61_2810_out \
hetero_REGISTER_61_2811_out hetero_REGISTER_61_2812_out n956 open 
subblock: n956 0 1 2 3 4 open 

.clb n957  # Only LUT used.
pinlist: n951 n958 n962 n963 n957 open 
subblock: n957 0 1 2 3 4 open 

.clb n958  # Only LUT used.
pinlist: n950 n959_1 n960 n961 n958 open 
subblock: n958 0 1 2 3 4 open 

.clb n959_1  # Only LUT used.
pinlist: n807 n948 open open n959_1 open 
subblock: n959_1 0 1 open open 4 open 

.clb n960  # Only LUT used.
pinlist: n804_1 n948 n949_1 open n960 open 
subblock: n960 0 1 2 open 4 open 

.clb n961  # Only LUT used.
pinlist: n807 n941 open open n961 open 
subblock: n961 0 1 open open 4 open 

.clb n962  # Only LUT used.
pinlist: n948 n950 n960 n961 n962 open 
subblock: n962 0 1 2 3 4 open 

.clb n963  # Only LUT used.
pinlist: n945 n947 n949_1 n950 n963 open 
subblock: n963 0 1 2 3 4 open 

.clb n964_1  # Only LUT used.
pinlist: n965 n966 n967 n968 n964_1 open 
subblock: n964_1 0 1 2 3 4 open 

.clb n965  # Only LUT used.
pinlist: n951 n963 open open n965 open 
subblock: n965 0 1 open open 4 open 

.clb n966  # Only LUT used.
pinlist: hetero_REGISTER_38_1266_out hetero_REGISTER_38_1274_out n797 n948 \
n966 open 
subblock: n966 0 1 2 3 4 open 

.clb n967  # Only LUT used.
pinlist: n958 n962 open open n967 open 
subblock: n967 0 1 open open 4 open 

.clb n968  # Only LUT used.
pinlist: hetero_REGISTER_38_1266_out hetero_REGISTER_38_1274_out n797 n941 \
n968 open 
subblock: n968 0 1 2 3 4 open 

.clb n969_1  # Only LUT used.
pinlist: n948 n965 n967 n968 n969_1 open 
subblock: n969_1 0 1 2 3 4 open 

.clb n970  # Only LUT used.
pinlist: hetero_REGISTER_38_1274_out hetero_REGISTER_61_2816_out open open \
n970 open 
subblock: n970 0 1 open open 4 open 

.clb hetero_REGISTER_38_1263_out  # Both LUT and LATCH used.
pinlist: iir1_valid_0 n972 n974_1 n975 hetero_REGISTER_38_1263_out \
iir1_clk_i_0 
subblock: hetero_REGISTER_38_1263_out 0 1 2 3 4 5 

.clb n972  # Only LUT used.
pinlist: hetero_REGISTER_38_1251_out n768 n973 n902 n972 open 
subblock: n972 0 1 2 3 4 open 

.clb n973  # Only LUT used.
pinlist: n787 n788 open open n973 open 
subblock: n973 0 1 open open 4 open 

.clb n974_1  # Only LUT used.
pinlist: hetero_REGISTER_38_1251_out n973 n902 n931 n974_1 open 
subblock: n974_1 0 1 2 3 4 open 

.clb n975  # Only LUT used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1263_out open n975 \
open 
subblock: n975 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1275_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1275_out n977 \
hetero_REGISTER_38_1275_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1275_out 0 1 2 3 4 5 

.clb n977  # Only LUT used.
pinlist: iir1_valid_0 hetero_REGISTER_38_1263_out hetero_REGISTER_38_1274_out \
n935 n977 open 
subblock: n977 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1264_out  # Both LUT and LATCH used.
pinlist: iir1_valid_0 n979_1 n980 n981 hetero_REGISTER_38_1264_out \
iir1_clk_i_0 
subblock: hetero_REGISTER_38_1264_out 0 1 2 3 4 5 

.clb n979_1  # Only LUT used.
pinlist: hetero_REGISTER_38_1252_out n768 n900 n901 n979_1 open 
subblock: n979_1 0 1 2 3 4 open 

.clb n980  # Only LUT used.
pinlist: hetero_REGISTER_38_1252_out n900 n901 n930 n980 open 
subblock: n980 0 1 2 3 4 open 

.clb n981  # Only LUT used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1264_out open n981 \
open 
subblock: n981 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1276_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1276_out n983 \
hetero_REGISTER_38_1276_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1276_out 0 1 2 3 4 5 

.clb n983  # Only LUT used.
pinlist: iir1_valid_0 hetero_REGISTER_38_1264_out hetero_REGISTER_38_1274_out \
n935 n983 open 
subblock: n983 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1250_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1250_out n985 \
hetero_REGISTER_38_1250_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1250_out 0 1 2 3 4 5 

.clb n985  # Only LUT used.
pinlist: iir1_valid_0 n939_1 n970 n986 n985 open 
subblock: n985 0 1 2 3 4 open 

.clb n986  # Only LUT used.
pinlist: hetero_REGISTER_38_1236_out n987 n988 n1003 n986 open 
subblock: n986 0 1 2 3 4 open 

.clb n987  # Only LUT used.
pinlist: n791 n941 open open n987 open 
subblock: n987 0 1 open open 4 open 

.clb n988  # Only LUT used.
pinlist: n989_1 n990 n991 n1002 n988 open 
subblock: n988 0 1 2 3 4 open 

.clb n989_1  # Only LUT used.
pinlist: n940 n942 n964_1 n969_1 n989_1 open 
subblock: n989_1 0 1 2 3 4 open 

.clb n990  # Only LUT used.
pinlist: hetero_REGISTER_38_1267_out hetero_REGISTER_38_1274_out n776 n948 \
n990 open 
subblock: n990 0 1 2 3 4 open 

.clb n991  # Only LUT used.
pinlist: n992 n993 n994_1 n1001 n991 open 
subblock: n991 0 1 2 3 4 open 

.clb n992  # Only LUT used.
pinlist: hetero_REGISTER_38_1266_out hetero_REGISTER_38_1274_out n797 n943 \
n992 open 
subblock: n992 0 1 2 3 4 open 

.clb n993  # Only LUT used.
pinlist: hetero_REGISTER_61_2812_out hetero_REGISTER_61_2816_out n807 n952 \
n993 open 
subblock: n993 0 1 2 3 4 open 

.clb n994_1  # Only LUT used.
pinlist: n995 n996 n998 n1000 n994_1 open 
subblock: n994_1 0 1 2 3 4 open 

.clb n995  # Only LUT used.
pinlist: n804_1 n951 n955 open n995 open 
subblock: n995 0 1 2 open 4 open 

.clb n996  # Only LUT used.
pinlist: n945 n946 n951 n997 n996 open 
subblock: n996 0 1 2 3 4 open 

.clb n997  # Only LUT used.
pinlist: n801 n804_1 n954_1 n955 n997 open 
subblock: n997 0 1 2 3 4 open 

.clb n998  # Only LUT used.
pinlist: n801 n804_1 n955 n999_1 n998 open 
subblock: n998 0 1 2 3 4 open 

.clb n999_1  # Only LUT used.
pinlist: hetero_REGISTER_61_2813_out hetero_REGISTER_61_2814_out \
hetero_REGISTER_61_2816_out n956 n999_1 open 
subblock: n999_1 0 1 2 3 4 open 

.clb n1000  # Only LUT used.
pinlist: n801 n804_1 n955 n999_1 n1000 open 
subblock: n1000 0 1 2 3 4 open 

.clb n1001  # Only LUT used.
pinlist: n807 n943 n944_1 n957 n1001 open 
subblock: n1001 0 1 2 3 4 open 

.clb n1002  # Only LUT used.
pinlist: n942 n964_1 n969_1 open n1002 open 
subblock: n1002 0 1 2 open 4 open 

.clb n1003  # Only LUT used.
pinlist: hetero_REGISTER_38_1235_out n939_1 open open n1003 open 
subblock: n1003 0 1 open open 4 open 

.clb hetero_REGISTER_38_1251_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1251_out n1005 \
hetero_REGISTER_38_1251_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1251_out 0 1 2 3 4 5 

.clb n1005  # Only LUT used.
pinlist: n970 n1006 n1021 n1022 n1005 open 
subblock: n1005 0 1 2 3 4 open 

.clb n1006  # Only LUT used.
pinlist: hetero_REGISTER_38_1237_out n1007 n1008 n1009_1 n1006 open 
subblock: n1006 0 1 2 3 4 open 

.clb n1007  # Only LUT used.
pinlist: hetero_REGISTER_38_1269_out hetero_REGISTER_38_1274_out n786 n941 \
n1007 open 
subblock: n1007 0 1 2 3 4 open 

.clb n1008  # Only LUT used.
pinlist: n791 n948 n987 n988 n1008 open 
subblock: n1008 0 1 2 3 4 open 

.clb n1009_1  # Only LUT used.
pinlist: n1010 n1011 n1018 n1020 n1009_1 open 
subblock: n1009_1 0 1 2 3 4 open 

.clb n1010  # Only LUT used.
pinlist: hetero_REGISTER_38_1267_out hetero_REGISTER_38_1274_out n776 n943 \
n1010 open 
subblock: n1010 0 1 2 3 4 open 

.clb n1011  # Only LUT used.
pinlist: n796 n954_1 n1012 n1017 n1011 open 
subblock: n1011 0 1 2 3 4 open 

.clb n1012  # Only LUT used.
pinlist: n807 n955 n1013 n1014_1 n1012 open 
subblock: n1012 0 1 2 3 4 open 

.clb n1013  # Only LUT used.
pinlist: n995 n996 n998 n1000 n1013 open 
subblock: n1013 0 1 2 3 4 open 

.clb n1014_1  # Only LUT used.
pinlist: n801 n804_1 n999_1 n1015 n1014_1 open 
subblock: n1014_1 0 1 2 3 4 open 

.clb n1015  # Only LUT used.
pinlist: hetero_REGISTER_61_2815_out hetero_REGISTER_61_2816_out n1016 open \
n1015 open 
subblock: n1015 0 1 2 open 4 open 

.clb n1016  # Only LUT used.
pinlist: hetero_REGISTER_61_2813_out hetero_REGISTER_61_2814_out n956 open \
n1016 open 
subblock: n1016 0 1 2 open 4 open 

.clb n1017  # Only LUT used.
pinlist: n993 n994_1 n1001 open n1017 open 
subblock: n1017 0 1 2 open 4 open 

.clb n1018  # Only LUT used.
pinlist: n992 n1019_1 n1002 open n1018 open 
subblock: n1018 0 1 2 open 4 open 

.clb n1019_1  # Only LUT used.
pinlist: n993 n994_1 n1001 open n1019_1 open 
subblock: n1019_1 0 1 2 open 4 open 

.clb n1020  # Only LUT used.
pinlist: n989_1 n990 n991 n1002 n1020 open 
subblock: n1020 0 1 2 3 4 open 

.clb n1021  # Only LUT used.
pinlist: hetero_REGISTER_38_1236_out n987 n988 n1003 n1021 open 
subblock: n1021 0 1 2 3 4 open 

.clb n1022  # Only LUT used.
pinlist: iir1_valid_0 n1006 n1021 n1023 n1022 open 
subblock: n1022 0 1 2 3 4 open 

.clb n1023  # Only LUT used.
pinlist: hetero_REGISTER_38_1236_out n1024_1 n987 n988 n1023 open 
subblock: n1023 0 1 2 3 4 open 

.clb n1024_1  # Only LUT used.
pinlist: hetero_REGISTER_38_1235_out n939_1 open open n1024_1 open 
subblock: n1024_1 0 1 open open 4 open 

.clb hetero_REGISTER_38_1265_out  # Both LUT and LATCH used.
pinlist: iir1_valid_0 n1026 n1027 n1028 hetero_REGISTER_38_1265_out \
iir1_clk_i_0 
subblock: hetero_REGISTER_38_1265_out 0 1 2 3 4 5 

.clb n1026  # Only LUT used.
pinlist: hetero_REGISTER_38_1253_out n768 n898 n899_1 n1026 open 
subblock: n1026 0 1 2 3 4 open 

.clb n1027  # Only LUT used.
pinlist: hetero_REGISTER_38_1253_out n898 n899_1 n929_1 n1027 open 
subblock: n1027 0 1 2 3 4 open 

.clb n1028  # Only LUT used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1265_out open n1028 \
open 
subblock: n1028 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1277_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1277_out n1030 \
hetero_REGISTER_38_1277_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1277_out 0 1 2 3 4 5 

.clb n1030  # Only LUT used.
pinlist: iir1_valid_0 hetero_REGISTER_38_1265_out hetero_REGISTER_38_1274_out \
n935 n1030 open 
subblock: n1030 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1266_out  # Both LUT and LATCH used.
pinlist: iir1_valid_0 n1032 n1033 n1034_1 hetero_REGISTER_38_1266_out \
iir1_clk_i_0 
subblock: hetero_REGISTER_38_1266_out 0 1 2 3 4 5 

.clb n1032  # Only LUT used.
pinlist: hetero_REGISTER_38_1254_out n771 n897 n928 n1032 open 
subblock: n1032 0 1 2 3 4 open 

.clb n1033  # Only LUT used.
pinlist: hetero_REGISTER_38_1254_out n768 n771 n897 n1033 open 
subblock: n1033 0 1 2 3 4 open 

.clb n1034_1  # Only LUT used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1266_out open n1034_1 \
open 
subblock: n1034_1 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1278_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1278_out n1036 \
hetero_REGISTER_38_1278_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1278_out 0 1 2 3 4 5 

.clb n1036  # Only LUT used.
pinlist: iir1_valid_0 hetero_REGISTER_38_1266_out hetero_REGISTER_38_1274_out \
n935 n1036 open 
subblock: n1036 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1252_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1252_out n1038 \
hetero_REGISTER_38_1252_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1252_out 0 1 2 3 4 5 

.clb n1038  # Only LUT used.
pinlist: n970 n1039_1 n1062 n1064_1 n1038 open 
subblock: n1038 0 1 2 3 4 open 

.clb n1039_1  # Only LUT used.
pinlist: hetero_REGISTER_38_1238_out n1040 n1041 open n1039_1 open 
subblock: n1039_1 0 1 2 open 4 open 

.clb n1040  # Only LUT used.
pinlist: hetero_REGISTER_38_1270_out hetero_REGISTER_38_1274_out n775 n941 \
n1040 open 
subblock: n1040 0 1 2 3 4 open 

.clb n1041  # Only LUT used.
pinlist: n1042 n1044_1 n1045 n1049_1 n1041 open 
subblock: n1041 0 1 2 3 4 open 

.clb n1042  # Only LUT used.
pinlist: n1007 n1008 n1009_1 n1043 n1042 open 
subblock: n1042 0 1 2 3 4 open 

.clb n1043  # Only LUT used.
pinlist: hetero_REGISTER_38_1269_out hetero_REGISTER_38_1274_out n786 n948 \
n1043 open 
subblock: n1043 0 1 2 3 4 open 

.clb n1044_1  # Only LUT used.
pinlist: n948 n1007 n1008 n1009_1 n1044_1 open 
subblock: n1044_1 0 1 2 3 4 open 

.clb n1045  # Only LUT used.
pinlist: n1046 n1047 n1009_1 n1048 n1045 open 
subblock: n1045 0 1 2 3 4 open 

.clb n1046  # Only LUT used.
pinlist: n791 n941 n948 n988 n1046 open 
subblock: n1046 0 1 2 3 4 open 

.clb n1047  # Only LUT used.
pinlist: n948 n987 n988 open n1047 open 
subblock: n1047 0 1 2 open 4 open 

.clb n1048  # Only LUT used.
pinlist: n791 n943 open open n1048 open 
subblock: n1048 0 1 open open 4 open 

.clb n1049_1  # Only LUT used.
pinlist: n1050 n1051 n1052 n1060 n1049_1 open 
subblock: n1049_1 0 1 2 3 4 open 

.clb n1050  # Only LUT used.
pinlist: n1010 n1011 n1018 n1020 n1050 open 
subblock: n1050 0 1 2 3 4 open 

.clb n1051  # Only LUT used.
pinlist: n794_1 n954_1 open open n1051 open 
subblock: n1051 0 1 open open 4 open 

.clb n1052  # Only LUT used.
pinlist: n796 n955 n1053 n1058 n1052 open 
subblock: n1052 0 1 2 3 4 open 

.clb n1053  # Only LUT used.
pinlist: n807 n999_1 n1054_1 open n1053 open 
subblock: n1053 0 1 2 open 4 open 

.clb n1054_1  # Only LUT used.
pinlist: n1055 n1013 n1056 n1057 n1054_1 open 
subblock: n1054_1 0 1 2 3 4 open 

.clb n1055  # Only LUT used.
pinlist: n801 n999_1 open open n1055 open 
subblock: n1055 0 1 open open 4 open 

.clb n1056  # Only LUT used.
pinlist: n801 n804_1 n999_1 n1015 n1056 open 
subblock: n1056 0 1 2 3 4 open 

.clb n1057  # Only LUT used.
pinlist: hetero_REGISTER_61_2815_out hetero_REGISTER_61_2816_out n804_1 n1016 \
n1057 open 
subblock: n1057 0 1 2 3 4 open 

.clb n1058  # Only LUT used.
pinlist: n1059_1 n1013 n1014_1 n1017 n1058 open 
subblock: n1058 0 1 2 3 4 open 

.clb n1059_1  # Only LUT used.
pinlist: hetero_REGISTER_61_2813_out hetero_REGISTER_61_2816_out n807 n956 \
n1059_1 open 
subblock: n1059_1 0 1 2 3 4 open 

.clb n1060  # Only LUT used.
pinlist: n1061 n1012 n1017 n1018 n1060 open 
subblock: n1060 0 1 2 3 4 open 

.clb n1061  # Only LUT used.
pinlist: n796 n954_1 open open n1061 open 
subblock: n1061 0 1 open open 4 open 

.clb n1062  # Only LUT used.
pinlist: hetero_REGISTER_38_1237_out n1063 n1021 open n1062 open 
subblock: n1062 0 1 2 open 4 open 

.clb n1063  # Only LUT used.
pinlist: n1007 n1008 n1009_1 open n1063 open 
subblock: n1063 0 1 2 open 4 open 

.clb n1064_1  # Only LUT used.
pinlist: iir1_valid_0 n1039_1 n1062 n1065 n1064_1 open 
subblock: n1064_1 0 1 2 3 4 open 

.clb n1065  # Only LUT used.
pinlist: hetero_REGISTER_38_1237_out n1063 n1023 open n1065 open 
subblock: n1065 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1253_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1253_out n1067 \
hetero_REGISTER_38_1253_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1253_out 0 1 2 3 4 5 

.clb n1067  # Only LUT used.
pinlist: n970 n1068 n1088 n1089_1 n1067 open 
subblock: n1067 0 1 2 3 4 open 

.clb n1068  # Only LUT used.
pinlist: hetero_REGISTER_38_1239_out n1069_1 open open n1068 open 
subblock: n1068 0 1 open open 4 open 

.clb n1069_1  # Only LUT used.
pinlist: n1070 n1071 n1073 n1075 n1069_1 open 
subblock: n1069_1 0 1 2 3 4 open 

.clb n1070  # Only LUT used.
pinlist: n778 n941 open open n1070 open 
subblock: n1070 0 1 open open 4 open 

.clb n1071  # Only LUT used.
pinlist: n1072 n948 n1040 n1041 n1071 open 
subblock: n1071 0 1 2 3 4 open 

.clb n1072  # Only LUT used.
pinlist: hetero_REGISTER_38_1270_out hetero_REGISTER_38_1274_out n775 open \
n1072 open 
subblock: n1072 0 1 2 open 4 open 

.clb n1073  # Only LUT used.
pinlist: n785 n943 n1074_1 open n1073 open 
subblock: n1073 0 1 2 open 4 open 

.clb n1074_1  # Only LUT used.
pinlist: n1042 n1044_1 n1045 n1049_1 n1074_1 open 
subblock: n1074_1 0 1 2 3 4 open 

.clb n1075  # Only LUT used.
pinlist: n791 n954_1 n1076 n1086 n1075 open 
subblock: n1075 0 1 2 3 4 open 

.clb n1076  # Only LUT used.
pinlist: n1077 n1078 n1083 n1085 n1076 open 
subblock: n1076 0 1 2 3 4 open 

.clb n1077  # Only LUT used.
pinlist: n794_1 n955 open open n1077 open 
subblock: n1077 0 1 open open 4 open 

.clb n1078  # Only LUT used.
pinlist: n1079_1 n1080 n1081 open n1078 open 
subblock: n1078 0 1 2 open 4 open 

.clb n1079_1  # Only LUT used.
pinlist: n796 n999_1 open open n1079_1 open 
subblock: n1079_1 0 1 open open 4 open 

.clb n1080  # Only LUT used.
pinlist: n807 n999_1 n1054_1 n1058 n1080 open 
subblock: n1080 0 1 2 3 4 open 

.clb n1081  # Only LUT used.
pinlist: n807 n1015 n1082 open n1081 open 
subblock: n1081 0 1 2 open 4 open 

.clb n1082  # Only LUT used.
pinlist: n1055 n1013 n1056 n1057 n1082 open 
subblock: n1082 0 1 2 3 4 open 

.clb n1083  # Only LUT used.
pinlist: n1084_1 n1053 n1058 n1060 n1083 open 
subblock: n1083 0 1 2 3 4 open 

.clb n1084_1  # Only LUT used.
pinlist: n796 n955 open open n1084_1 open 
subblock: n1084_1 0 1 open open 4 open 

.clb n1085  # Only LUT used.
pinlist: n1050 n1051 n1052 n1060 n1085 open 
subblock: n1085 0 1 2 3 4 open 

.clb n1086  # Only LUT used.
pinlist: n1048 n1087 n1049_1 open n1086 open 
subblock: n1086 0 1 2 open 4 open 

.clb n1087  # Only LUT used.
pinlist: n1046 n1047 n1009_1 open n1087 open 
subblock: n1087 0 1 2 open 4 open 

.clb n1088  # Only LUT used.
pinlist: hetero_REGISTER_38_1238_out n1040 n1041 n1062 n1088 open 
subblock: n1088 0 1 2 3 4 open 

.clb n1089_1  # Only LUT used.
pinlist: iir1_valid_0 n1068 n1088 n1090 n1089_1 open 
subblock: n1089_1 0 1 2 3 4 open 

.clb n1090  # Only LUT used.
pinlist: hetero_REGISTER_38_1238_out n1040 n1041 n1065 n1090 open 
subblock: n1090 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1268_out  # Both LUT and LATCH used.
pinlist: n1092 n1114_1 n1117 open hetero_REGISTER_38_1268_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1268_out 0 1 2 open 4 5 

.clb n1092  # Only LUT used.
pinlist: n768 n1093 n1113 open n1092 open 
subblock: n1092 0 1 2 open 4 open 

.clb n1093  # Only LUT used.
pinlist: hetero_REGISTER_38_1256_out n1094_1 n1095 n1112 n1093 open 
subblock: n1093 0 1 2 3 4 open 

.clb n1094_1  # Only LUT used.
pinlist: n906 n907 n909_1 n910 n1094_1 open 
subblock: n1094_1 0 1 2 3 4 open 

.clb n1095  # Only LUT used.
pinlist: n1096 n1097 n1098 n1111 n1095 open 
subblock: n1095 0 1 2 3 4 open 

.clb n1096  # Only LUT used.
pinlist: n779_1 n908 open open n1096 open 
subblock: n1096 0 1 open open 4 open 

.clb n1097  # Only LUT used.
pinlist: hetero_REGISTER_38_1272_out hetero_REGISTER_38_1274_out n774_1 n802 \
n1097 open 
subblock: n1097 0 1 2 3 4 open 

.clb n1098  # Only LUT used.
pinlist: n1099_1 n1100 n1108 n1110 n1098 open 
subblock: n1098 0 1 2 3 4 open 

.clb n1099_1  # Only LUT used.
pinlist: n778 n841 open open n1099_1 open 
subblock: n1099_1 0 1 open open 4 open 

.clb n1100  # Only LUT used.
pinlist: n1101 n1102 n1103 n1107 n1100 open 
subblock: n1100 0 1 2 3 4 open 

.clb n1101  # Only LUT used.
pinlist: hetero_REGISTER_38_1270_out hetero_REGISTER_38_1274_out n775 n858 \
n1101 open 
subblock: n1101 0 1 2 3 4 open 

.clb n1102  # Only LUT used.
pinlist: hetero_REGISTER_38_1269_out hetero_REGISTER_38_1274_out n786 n831 \
n1102 open 
subblock: n1102 0 1 2 3 4 open 

.clb n1103  # Only LUT used.
pinlist: n791 n879_1 n1104_1 n1105 n1103 open 
subblock: n1103 0 1 2 3 4 open 

.clb n1104_1  # Only LUT used.
pinlist: n916 n917 n920 n921 n1104_1 open 
subblock: n1104_1 0 1 2 3 4 open 

.clb n1105  # Only LUT used.
pinlist: n919_1 n1106 n920 open n1105 open 
subblock: n1105 0 1 2 open 4 open 

.clb n1106  # Only LUT used.
pinlist: n893 n918 n894_1 open n1106 open 
subblock: n1106 0 1 2 open 4 open 

.clb n1107  # Only LUT used.
pinlist: n914_1 n915 n922 open n1107 open 
subblock: n1107 0 1 2 open 4 open 

.clb n1108  # Only LUT used.
pinlist: n913 n1109_1 n924_1 open n1108 open 
subblock: n1108 0 1 2 open 4 open 

.clb n1109_1  # Only LUT used.
pinlist: n914_1 n915 n922 open n1109_1 open 
subblock: n1109_1 0 1 2 open 4 open 

.clb n1110  # Only LUT used.
pinlist: n911 n912 n924_1 n925 n1110 open 
subblock: n1110 0 1 2 3 4 open 

.clb n1111  # Only LUT used.
pinlist: n906 n909_1 n910 open n1111 open 
subblock: n1111 0 1 2 open 4 open 

.clb n1112  # Only LUT used.
pinlist: hetero_REGISTER_38_1255_out n770 n905 open n1112 open 
subblock: n1112 0 1 2 open 4 open 

.clb n1113  # Only LUT used.
pinlist: hetero_REGISTER_38_1256_out n1094_1 n1095 n1112 n1113 open 
subblock: n1113 0 1 2 3 4 open 

.clb n1114_1  # Only LUT used.
pinlist: iir1_valid_0 n1093 n1113 n1115 n1114_1 open 
subblock: n1114_1 0 1 2 3 4 open 

.clb n1115  # Only LUT used.
pinlist: hetero_REGISTER_38_1255_out n905 n1116 open n1115 open 
subblock: n1115 0 1 2 open 4 open 

.clb n1116  # Only LUT used.
pinlist: hetero_REGISTER_38_1254_out n771 n928 open n1116 open 
subblock: n1116 0 1 2 open 4 open 

.clb n1117  # Only LUT used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1268_out open n1117 \
open 
subblock: n1117 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1280_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1280_out n1119_1 \
hetero_REGISTER_38_1280_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1280_out 0 1 2 3 4 5 

.clb n1119_1  # Only LUT used.
pinlist: iir1_valid_0 hetero_REGISTER_38_1268_out hetero_REGISTER_38_1274_out \
n935 n1119_1 open 
subblock: n1119_1 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1254_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1254_out n1121 \
hetero_REGISTER_38_1254_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1254_out 0 1 2 3 4 5 

.clb n1121  # Only LUT used.
pinlist: n970 n1122 n1143 n1144 n1121 open 
subblock: n1121 0 1 2 3 4 open 

.clb n1122  # Only LUT used.
pinlist: hetero_REGISTER_38_1240_out n1123 n1124_1 n1126 n1122 open 
subblock: n1122 0 1 2 3 4 open 

.clb n1123  # Only LUT used.
pinlist: hetero_REGISTER_38_1272_out hetero_REGISTER_38_1274_out n774_1 n941 \
n1123 open 
subblock: n1123 0 1 2 3 4 open 

.clb n1124_1  # Only LUT used.
pinlist: n778 n948 n1125 open n1124_1 open 
subblock: n1124_1 0 1 2 open 4 open 

.clb n1125  # Only LUT used.
pinlist: n1070 n1071 n1073 n1075 n1125 open 
subblock: n1125 0 1 2 3 4 open 

.clb n1126  # Only LUT used.
pinlist: n1127 n1128 n1131 n1142 n1126 open 
subblock: n1126 0 1 2 3 4 open 

.clb n1127  # Only LUT used.
pinlist: hetero_REGISTER_38_1270_out hetero_REGISTER_38_1274_out n775 n943 \
n1127 open 
subblock: n1127 0 1 2 3 4 open 

.clb n1128  # Only LUT used.
pinlist: n1129_1 n1130 n1073 n1075 n1128 open 
subblock: n1128 0 1 2 3 4 open 

.clb n1129_1  # Only LUT used.
pinlist: n1072 n941 n948 n1041 n1129_1 open 
subblock: n1129_1 0 1 2 3 4 open 

.clb n1130  # Only LUT used.
pinlist: n948 n1040 n1041 open n1130 open 
subblock: n1130 0 1 2 open 4 open 

.clb n1131  # Only LUT used.
pinlist: n1132 n1133 n1134_1 n1141 n1131 open 
subblock: n1131 0 1 2 3 4 open 

.clb n1132  # Only LUT used.
pinlist: hetero_REGISTER_38_1269_out hetero_REGISTER_38_1274_out n786 n954_1 \
n1132 open 
subblock: n1132 0 1 2 3 4 open 

.clb n1133  # Only LUT used.
pinlist: n791 n955 open open n1133 open 
subblock: n1133 0 1 open open 4 open 

.clb n1134_1  # Only LUT used.
pinlist: n1135 n1136 n1139 n1140 n1134_1 open 
subblock: n1134_1 0 1 2 3 4 open 

.clb n1135  # Only LUT used.
pinlist: n794_1 n999_1 open open n1135 open 
subblock: n1135 0 1 open open 4 open 

.clb n1136  # Only LUT used.
pinlist: n1079_1 n1137 n1083 n1138 n1136 open 
subblock: n1136 0 1 2 3 4 open 

.clb n1137  # Only LUT used.
pinlist: n1080 n1081 open open n1137 open 
subblock: n1137 0 1 open open 4 open 

.clb n1138  # Only LUT used.
pinlist: hetero_REGISTER_61_2815_out hetero_REGISTER_61_2816_out n796 n1016 \
n1138 open 
subblock: n1138 0 1 2 3 4 open 

.clb n1139  # Only LUT used.
pinlist: n807 n1015 n1082 n1080 n1139 open 
subblock: n1139 0 1 2 3 4 open 

.clb n1140  # Only LUT used.
pinlist: n1077 n1078 n1083 n1085 n1140 open 
subblock: n1140 0 1 2 3 4 open 

.clb n1141  # Only LUT used.
pinlist: n791 n954_1 n1076 n1086 n1141 open 
subblock: n1141 0 1 2 3 4 open 

.clb n1142  # Only LUT used.
pinlist: n785 n943 n1074_1 n1075 n1142 open 
subblock: n1142 0 1 2 3 4 open 

.clb n1143  # Only LUT used.
pinlist: hetero_REGISTER_38_1239_out n1069_1 n1088 open n1143 open 
subblock: n1143 0 1 2 open 4 open 

.clb n1144  # Only LUT used.
pinlist: iir1_valid_0 n1122 n1143 n1145 n1144 open 
subblock: n1144 0 1 2 3 4 open 

.clb n1145  # Only LUT used.
pinlist: hetero_REGISTER_38_1239_out n1069_1 n1090 open n1145 open 
subblock: n1145 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1269_out  # Both LUT and LATCH used.
pinlist: n1147 n1167 n1169 open hetero_REGISTER_38_1269_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1269_out 0 1 2 open 4 5 

.clb n1147  # Only LUT used.
pinlist: n768 n1148 n1166 open n1147 open 
subblock: n1147 0 1 2 open 4 open 

.clb n1148  # Only LUT used.
pinlist: hetero_REGISTER_38_1257_out n1149 n1151 n1165 n1148 open 
subblock: n1148 0 1 2 3 4 open 

.clb n1149  # Only LUT used.
pinlist: n1094_1 n1096 n1150 open n1149 open 
subblock: n1149 0 1 2 open 4 open 

.clb n1150  # Only LUT used.
pinlist: n1097 n1098 n1111 open n1150 open 
subblock: n1150 0 1 2 open 4 open 

.clb n1151  # Only LUT used.
pinlist: n1152 n1153 n1154 n1164 n1151 open 
subblock: n1151 0 1 2 3 4 open 

.clb n1152  # Only LUT used.
pinlist: n802 n908 open open n1152 open 
subblock: n1152 0 1 open open 4 open 

.clb n1153  # Only LUT used.
pinlist: hetero_REGISTER_38_1272_out hetero_REGISTER_38_1274_out n774_1 n841 \
n1153 open 
subblock: n1153 0 1 2 3 4 open 

.clb n1154  # Only LUT used.
pinlist: n1155 n1156 n1161 n1163 n1154 open 
subblock: n1154 0 1 2 3 4 open 

.clb n1155  # Only LUT used.
pinlist: n778 n858 open open n1155 open 
subblock: n1155 0 1 open open 4 open 

.clb n1156  # Only LUT used.
pinlist: n1157 n1158 n1159 n1160 n1156 open 
subblock: n1156 0 1 2 3 4 open 

.clb n1157  # Only LUT used.
pinlist: hetero_REGISTER_38_1270_out hetero_REGISTER_38_1274_out n775 n831 \
n1157 open 
subblock: n1157 0 1 2 3 4 open 

.clb n1158  # Only LUT used.
pinlist: n785 n879_1 open open n1158 open 
subblock: n1158 0 1 open open 4 open 

.clb n1159  # Only LUT used.
pinlist: n1102 n1103 n1107 open n1159 open 
subblock: n1159 0 1 2 open 4 open 

.clb n1160  # Only LUT used.
pinlist: n791 n879_1 n1104_1 n1105 n1160 open 
subblock: n1160 0 1 2 3 4 open 

.clb n1161  # Only LUT used.
pinlist: n1101 n1162 n1108 open n1161 open 
subblock: n1161 0 1 2 open 4 open 

.clb n1162  # Only LUT used.
pinlist: n1102 n1103 n1107 open n1162 open 
subblock: n1162 0 1 2 open 4 open 

.clb n1163  # Only LUT used.
pinlist: n1099_1 n1100 n1108 n1110 n1163 open 
subblock: n1163 0 1 2 3 4 open 

.clb n1164  # Only LUT used.
pinlist: n1097 n1098 n1111 open n1164 open 
subblock: n1164 0 1 2 open 4 open 

.clb n1165  # Only LUT used.
pinlist: hetero_REGISTER_38_1256_out n1094_1 n1095 n1112 n1165 open 
subblock: n1165 0 1 2 3 4 open 

.clb n1166  # Only LUT used.
pinlist: hetero_REGISTER_38_1257_out n1149 n1151 n1165 n1166 open 
subblock: n1166 0 1 2 3 4 open 

.clb n1167  # Only LUT used.
pinlist: iir1_valid_0 n1148 n1166 n1168 n1167 open 
subblock: n1167 0 1 2 3 4 open 

.clb n1168  # Only LUT used.
pinlist: hetero_REGISTER_38_1256_out n1094_1 n1095 n1115 n1168 open 
subblock: n1168 0 1 2 3 4 open 

.clb n1169  # Only LUT used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1269_out open n1169 \
open 
subblock: n1169 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1281_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1281_out n1171 \
hetero_REGISTER_38_1281_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1281_out 0 1 2 3 4 5 

.clb n1171  # Only LUT used.
pinlist: iir1_valid_0 hetero_REGISTER_38_1269_out hetero_REGISTER_38_1274_out \
n935 n1171 open 
subblock: n1171 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1255_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1255_out n1173 \
hetero_REGISTER_38_1255_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1255_out 0 1 2 3 4 5 

.clb n1173  # Only LUT used.
pinlist: n970 n1174 n1197 n1199 n1173 open 
subblock: n1173 0 1 2 3 4 open 

.clb n1174  # Only LUT used.
pinlist: hetero_REGISTER_38_1241_out n1175 n1176 open n1174 open 
subblock: n1174 0 1 2 open 4 open 

.clb n1175  # Only LUT used.
pinlist: n908 n941 open open n1175 open 
subblock: n1175 0 1 open open 4 open 

.clb n1176  # Only LUT used.
pinlist: n1177 n1179 n1180 n1184 n1176 open 
subblock: n1176 0 1 2 3 4 open 

.clb n1177  # Only LUT used.
pinlist: n1123 n1124_1 n1126 n1178 n1177 open 
subblock: n1177 0 1 2 3 4 open 

.clb n1178  # Only LUT used.
pinlist: hetero_REGISTER_38_1272_out hetero_REGISTER_38_1274_out n774_1 n948 \
n1178 open 
subblock: n1178 0 1 2 3 4 open 

.clb n1179  # Only LUT used.
pinlist: n948 n1123 n1124_1 n1126 n1179 open 
subblock: n1179 0 1 2 3 4 open 

.clb n1180  # Only LUT used.
pinlist: n1181 n1182 n1126 n1183 n1180 open 
subblock: n1180 0 1 2 3 4 open 

.clb n1181  # Only LUT used.
pinlist: n778 n948 n1125 open n1181 open 
subblock: n1181 0 1 2 open 4 open 

.clb n1182  # Only LUT used.
pinlist: n948 n1125 open open n1182 open 
subblock: n1182 0 1 open open 4 open 

.clb n1183  # Only LUT used.
pinlist: n778 n943 open open n1183 open 
subblock: n1183 0 1 open open 4 open 

.clb n1184  # Only LUT used.
pinlist: n1185 n1186 n1187 n1195 n1184 open 
subblock: n1184 0 1 2 3 4 open 

.clb n1185  # Only LUT used.
pinlist: hetero_REGISTER_38_1270_out hetero_REGISTER_38_1274_out n775 n954_1 \
n1185 open 
subblock: n1185 0 1 2 3 4 open 

.clb n1186  # Only LUT used.
pinlist: n1127 n1128 n1131 n1142 n1186 open 
subblock: n1186 0 1 2 3 4 open 

.clb n1187  # Only LUT used.
pinlist: n1188 n1189 n1190 n1194 n1187 open 
subblock: n1187 0 1 2 3 4 open 

.clb n1188  # Only LUT used.
pinlist: hetero_REGISTER_38_1269_out hetero_REGISTER_38_1274_out n786 n955 \
n1188 open 
subblock: n1188 0 1 2 3 4 open 

.clb n1189  # Only LUT used.
pinlist: n791 n999_1 open open n1189 open 
subblock: n1189 0 1 open open 4 open 

.clb n1190  # Only LUT used.
pinlist: n794_1 n1015 n1191 n1192 n1190 open 
subblock: n1190 0 1 2 3 4 open 

.clb n1191  # Only LUT used.
pinlist: n1135 n1136 n1139 n1140 n1191 open 
subblock: n1191 0 1 2 3 4 open 

.clb n1192  # Only LUT used.
pinlist: n1138 n1193 n1139 open n1192 open 
subblock: n1192 0 1 2 open 4 open 

.clb n1193  # Only LUT used.
pinlist: n1079_1 n1137 n1083 open n1193 open 
subblock: n1193 0 1 2 open 4 open 

.clb n1194  # Only LUT used.
pinlist: n1133 n1134_1 n1141 open n1194 open 
subblock: n1194 0 1 2 open 4 open 

.clb n1195  # Only LUT used.
pinlist: n1132 n1196 n1142 open n1195 open 
subblock: n1195 0 1 2 open 4 open 

.clb n1196  # Only LUT used.
pinlist: n1133 n1134_1 n1141 open n1196 open 
subblock: n1196 0 1 2 open 4 open 

.clb n1197  # Only LUT used.
pinlist: hetero_REGISTER_38_1240_out n1198 n1143 open n1197 open 
subblock: n1197 0 1 2 open 4 open 

.clb n1198  # Only LUT used.
pinlist: n1123 n1124_1 n1126 open n1198 open 
subblock: n1198 0 1 2 open 4 open 

.clb n1199  # Only LUT used.
pinlist: iir1_valid_0 n1174 n1197 n1200 n1199 open 
subblock: n1199 0 1 2 3 4 open 

.clb n1200  # Only LUT used.
pinlist: hetero_REGISTER_38_1240_out n1198 n1145 open n1200 open 
subblock: n1200 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1256_out  # Both LUT and LATCH used.
pinlist: n1202 n1223 n1225 open hetero_REGISTER_38_1256_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1256_out 0 1 2 open 4 5 

.clb n1202  # Only LUT used.
pinlist: n970 n1203 n1222 open n1202 open 
subblock: n1202 0 1 2 open 4 open 

.clb n1203  # Only LUT used.
pinlist: hetero_REGISTER_38_1242_out n1204 n1205 n1221 n1203 open 
subblock: n1203 0 1 2 3 4 open 

.clb n1204  # Only LUT used.
pinlist: n908 n948 n1175 n1176 n1204 open 
subblock: n1204 0 1 2 3 4 open 

.clb n1205  # Only LUT used.
pinlist: n1206 n1207 n1208 n1211 n1205 open 
subblock: n1205 0 1 2 3 4 open 

.clb n1206  # Only LUT used.
pinlist: hetero_REGISTER_38_1272_out hetero_REGISTER_38_1274_out n774_1 n943 \
n1206 open 
subblock: n1206 0 1 2 3 4 open 

.clb n1207  # Only LUT used.
pinlist: n1177 n1179 n1180 n1184 n1207 open 
subblock: n1207 0 1 2 3 4 open 

.clb n1208  # Only LUT used.
pinlist: n1183 n1209 n1184 n1210 n1208 open 
subblock: n1208 0 1 2 3 4 open 

.clb n1209  # Only LUT used.
pinlist: n1181 n1182 n1126 open n1209 open 
subblock: n1209 0 1 2 open 4 open 

.clb n1210  # Only LUT used.
pinlist: n778 n954_1 open open n1210 open 
subblock: n1210 0 1 open open 4 open 

.clb n1211  # Only LUT used.
pinlist: n1212 n1213 n1218 n1220 n1211 open 
subblock: n1211 0 1 2 3 4 open 

.clb n1212  # Only LUT used.
pinlist: hetero_REGISTER_38_1270_out hetero_REGISTER_38_1274_out n775 n955 \
n1212 open 
subblock: n1212 0 1 2 3 4 open 

.clb n1213  # Only LUT used.
pinlist: n1214 n1215 n1216 n1217 n1213 open 
subblock: n1213 0 1 2 3 4 open 

.clb n1214  # Only LUT used.
pinlist: hetero_REGISTER_38_1269_out hetero_REGISTER_38_1274_out n786 n999_1 \
n1214 open 
subblock: n1214 0 1 2 3 4 open 

.clb n1215  # Only LUT used.
pinlist: hetero_REGISTER_61_2815_out hetero_REGISTER_61_2816_out n791 n1016 \
n1215 open 
subblock: n1215 0 1 2 3 4 open 

.clb n1216  # Only LUT used.
pinlist: n1189 n1190 n1194 open n1216 open 
subblock: n1216 0 1 2 open 4 open 

.clb n1217  # Only LUT used.
pinlist: n794_1 n1015 n1191 n1192 n1217 open 
subblock: n1217 0 1 2 3 4 open 

.clb n1218  # Only LUT used.
pinlist: n1188 n1219 n1195 open n1218 open 
subblock: n1218 0 1 2 open 4 open 

.clb n1219  # Only LUT used.
pinlist: n1189 n1190 n1194 open n1219 open 
subblock: n1219 0 1 2 open 4 open 

.clb n1220  # Only LUT used.
pinlist: n1185 n1186 n1187 n1195 n1220 open 
subblock: n1220 0 1 2 3 4 open 

.clb n1221  # Only LUT used.
pinlist: hetero_REGISTER_38_1241_out n1175 n1176 n1197 n1221 open 
subblock: n1221 0 1 2 3 4 open 

.clb n1222  # Only LUT used.
pinlist: hetero_REGISTER_38_1242_out n1204 n1205 n1221 n1222 open 
subblock: n1222 0 1 2 3 4 open 

.clb n1223  # Only LUT used.
pinlist: iir1_valid_0 n1203 n1222 n1224 n1223 open 
subblock: n1223 0 1 2 3 4 open 

.clb n1224  # Only LUT used.
pinlist: hetero_REGISTER_38_1241_out n1175 n1176 n1200 n1224 open 
subblock: n1224 0 1 2 3 4 open 

.clb n1225  # Only LUT used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1256_out open n1225 \
open 
subblock: n1225 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1270_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1270_out n1227 \
hetero_REGISTER_38_1270_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1270_out 0 1 2 3 4 5 

.clb n1227  # Only LUT used.
pinlist: iir1_valid_0 n768 n1228 n1243 n1227 open 
subblock: n1227 0 1 2 3 4 open 

.clb n1228  # Only LUT used.
pinlist: hetero_REGISTER_38_1258_out n1229 n1240 n1242 n1228 open 
subblock: n1228 0 1 2 3 4 open 

.clb n1229  # Only LUT used.
pinlist: n1230 n1231 n1232 n1233 n1229 open 
subblock: n1229 0 1 2 3 4 open 

.clb n1230  # Only LUT used.
pinlist: n841 n908 open open n1230 open 
subblock: n1230 0 1 open open 4 open 

.clb n1231  # Only LUT used.
pinlist: n1153 n1154 n1164 open n1231 open 
subblock: n1231 0 1 2 open 4 open 

.clb n1232  # Only LUT used.
pinlist: hetero_REGISTER_38_1272_out hetero_REGISTER_38_1274_out n774_1 n858 \
n1232 open 
subblock: n1232 0 1 2 3 4 open 

.clb n1233  # Only LUT used.
pinlist: n1234 n1235 n1238 n1239 n1233 open 
subblock: n1233 0 1 2 3 4 open 

.clb n1234  # Only LUT used.
pinlist: n778 n831 open open n1234 open 
subblock: n1234 0 1 open open 4 open 

.clb n1235  # Only LUT used.
pinlist: n1157 n1236 n1161 n1237 n1235 open 
subblock: n1235 0 1 2 3 4 open 

.clb n1236  # Only LUT used.
pinlist: n1158 n1159 n1160 open n1236 open 
subblock: n1236 0 1 2 open 4 open 

.clb n1237  # Only LUT used.
pinlist: n1072 n879_1 open open n1237 open 
subblock: n1237 0 1 open open 4 open 

.clb n1238  # Only LUT used.
pinlist: n1158 n1159 n1160 open n1238 open 
subblock: n1238 0 1 2 open 4 open 

.clb n1239  # Only LUT used.
pinlist: n1155 n1156 n1161 n1163 n1239 open 
subblock: n1239 0 1 2 3 4 open 

.clb n1240  # Only LUT used.
pinlist: n1149 n1152 n1241 open n1240 open 
subblock: n1240 0 1 2 open 4 open 

.clb n1241  # Only LUT used.
pinlist: n1153 n1154 n1164 open n1241 open 
subblock: n1241 0 1 2 open 4 open 

.clb n1242  # Only LUT used.
pinlist: hetero_REGISTER_38_1257_out n1149 n1151 n1165 n1242 open 
subblock: n1242 0 1 2 3 4 open 

.clb n1243  # Only LUT used.
pinlist: hetero_REGISTER_38_1258_out n1229 n1240 n1244 n1243 open 
subblock: n1243 0 1 2 3 4 open 

.clb n1244  # Only LUT used.
pinlist: hetero_REGISTER_38_1257_out n1149 n1151 n1168 n1244 open 
subblock: n1244 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1282_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1282_out n1246 \
hetero_REGISTER_38_1282_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1282_out 0 1 2 3 4 5 

.clb n1246  # Only LUT used.
pinlist: hetero_REGISTER_38_1270_out hetero_REGISTER_38_1272_out \
hetero_REGISTER_38_1273_out hetero_REGISTER_38_1274_out n1246 open 
subblock: n1246 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1257_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1257_out n1248 \
hetero_REGISTER_38_1257_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1257_out 0 1 2 3 4 5 

.clb n1248  # Only LUT used.
pinlist: n970 n1249 n1267 n1268 n1248 open 
subblock: n1248 0 1 2 3 4 open 

.clb n1249  # Only LUT used.
pinlist: hetero_REGISTER_38_1243_out n1250 open open n1249 open 
subblock: n1249 0 1 open open 4 open 

.clb n1250  # Only LUT used.
pinlist: n1251 n1252 n1254 n1257 n1250 open 
subblock: n1250 0 1 2 3 4 open 

.clb n1251  # Only LUT used.
pinlist: n908 n943 open open n1251 open 
subblock: n1251 0 1 open open 4 open 

.clb n1252  # Only LUT used.
pinlist: n908 n948 n1253 n1205 n1252 open 
subblock: n1252 0 1 2 3 4 open 

.clb n1253  # Only LUT used.
pinlist: n1175 n1176 open open n1253 open 
subblock: n1253 0 1 open open 4 open 

.clb n1254  # Only LUT used.
pinlist: n1255 n1256 open open n1254 open 
subblock: n1254 0 1 open open 4 open 

.clb n1255  # Only LUT used.
pinlist: hetero_REGISTER_38_1272_out hetero_REGISTER_38_1274_out n774_1 \
n954_1 n1255 open 
subblock: n1255 0 1 2 3 4 open 

.clb n1256  # Only LUT used.
pinlist: n1206 n1207 n1208 n1211 n1256 open 
subblock: n1256 0 1 2 3 4 open 

.clb n1257  # Only LUT used.
pinlist: n778 n955 n1258 n1265 n1257 open 
subblock: n1257 0 1 2 3 4 open 

.clb n1258  # Only LUT used.
pinlist: n1259 n1260 n1263 n1264 n1258 open 
subblock: n1258 0 1 2 3 4 open 

.clb n1259  # Only LUT used.
pinlist: hetero_REGISTER_38_1270_out hetero_REGISTER_38_1274_out n775 n999_1 \
n1259 open 
subblock: n1259 0 1 2 3 4 open 

.clb n1260  # Only LUT used.
pinlist: n1214 n1261 n1218 n1262 n1260 open 
subblock: n1260 0 1 2 3 4 open 

.clb n1261  # Only LUT used.
pinlist: n1215 n1216 n1217 open n1261 open 
subblock: n1261 0 1 2 open 4 open 

.clb n1262  # Only LUT used.
pinlist: n785 n1015 open open n1262 open 
subblock: n1262 0 1 open open 4 open 

.clb n1263  # Only LUT used.
pinlist: n1215 n1216 n1217 open n1263 open 
subblock: n1263 0 1 2 open 4 open 

.clb n1264  # Only LUT used.
pinlist: n1212 n1213 n1218 n1220 n1264 open 
subblock: n1264 0 1 2 3 4 open 

.clb n1265  # Only LUT used.
pinlist: n1210 n1266 n1211 open n1265 open 
subblock: n1265 0 1 2 open 4 open 

.clb n1266  # Only LUT used.
pinlist: n1183 n1209 n1184 open n1266 open 
subblock: n1266 0 1 2 open 4 open 

.clb n1267  # Only LUT used.
pinlist: hetero_REGISTER_38_1242_out n1204 n1205 n1221 n1267 open 
subblock: n1267 0 1 2 3 4 open 

.clb n1268  # Only LUT used.
pinlist: iir1_valid_0 n1249 n1267 n1269 n1268 open 
subblock: n1268 0 1 2 3 4 open 

.clb n1269  # Only LUT used.
pinlist: hetero_REGISTER_38_1242_out n1204 n1205 n1224 n1269 open 
subblock: n1269 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1271_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1271_out n1271 \
hetero_REGISTER_38_1271_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1271_out 0 1 2 3 4 5 

.clb n1271  # Only LUT used.
pinlist: iir1_valid_0 n768 n1272 n1284 n1271 open 
subblock: n1271 0 1 2 3 4 open 

.clb n1272  # Only LUT used.
pinlist: hetero_REGISTER_38_1259_out n1273 n1281 n1283 n1272 open 
subblock: n1272 0 1 2 3 4 open 

.clb n1273  # Only LUT used.
pinlist: n1274 n1275 n1276 n1280 n1273 open 
subblock: n1273 0 1 2 3 4 open 

.clb n1274  # Only LUT used.
pinlist: n858 n908 open open n1274 open 
subblock: n1274 0 1 open open 4 open 

.clb n1275  # Only LUT used.
pinlist: hetero_REGISTER_38_1272_out hetero_REGISTER_38_1274_out n774_1 n831 \
n1275 open 
subblock: n1275 0 1 2 3 4 open 

.clb n1276  # Only LUT used.
pinlist: n778 n879_1 n1277 n1278 n1276 open 
subblock: n1276 0 1 2 3 4 open 

.clb n1277  # Only LUT used.
pinlist: n1234 n1235 n1238 n1239 n1277 open 
subblock: n1277 0 1 2 3 4 open 

.clb n1278  # Only LUT used.
pinlist: n1237 n1279 n1238 open n1278 open 
subblock: n1278 0 1 2 open 4 open 

.clb n1279  # Only LUT used.
pinlist: n1157 n1236 n1161 open n1279 open 
subblock: n1279 0 1 2 open 4 open 

.clb n1280  # Only LUT used.
pinlist: n1231 n1232 n1233 open n1280 open 
subblock: n1280 0 1 2 open 4 open 

.clb n1281  # Only LUT used.
pinlist: n1230 n1282 n1240 open n1281 open 
subblock: n1281 0 1 2 open 4 open 

.clb n1282  # Only LUT used.
pinlist: n1231 n1232 n1233 open n1282 open 
subblock: n1282 0 1 2 open 4 open 

.clb n1283  # Only LUT used.
pinlist: hetero_REGISTER_38_1258_out n1229 n1240 n1242 n1283 open 
subblock: n1283 0 1 2 3 4 open 

.clb n1284  # Only LUT used.
pinlist: hetero_REGISTER_38_1258_out n1285 n1242 n1244 n1284 open 
subblock: n1284 0 1 2 3 4 open 

.clb n1285  # Only LUT used.
pinlist: n1229 n1240 open open n1285 open 
subblock: n1285 0 1 open open 4 open 

.clb hetero_REGISTER_38_1258_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1258_out n1287 \
hetero_REGISTER_38_1258_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1258_out 0 1 2 3 4 5 

.clb n1287  # Only LUT used.
pinlist: n970 n1288 n1300 n1301 n1287 open 
subblock: n1287 0 1 2 3 4 open 

.clb n1288  # Only LUT used.
pinlist: hetero_REGISTER_38_1244_out n1289 open open n1288 open 
subblock: n1288 0 1 open open 4 open 

.clb n1289  # Only LUT used.
pinlist: n1290 n1291 n1292 n1294 n1289 open 
subblock: n1289 0 1 2 3 4 open 

.clb n1290  # Only LUT used.
pinlist: n908 n954_1 open open n1290 open 
subblock: n1290 0 1 open open 4 open 

.clb n1291  # Only LUT used.
pinlist: n1251 n1252 n1254 n1257 n1291 open 
subblock: n1291 0 1 2 3 4 open 

.clb n1292  # Only LUT used.
pinlist: n1255 n1256 n1257 n1293 n1292 open 
subblock: n1292 0 1 2 3 4 open 

.clb n1293  # Only LUT used.
pinlist: hetero_REGISTER_38_1272_out hetero_REGISTER_38_1274_out n774_1 n955 \
n1293 open 
subblock: n1293 0 1 2 3 4 open 

.clb n1294  # Only LUT used.
pinlist: n778 n999_1 n1295 n1299 n1294 open 
subblock: n1294 0 1 2 3 4 open 

.clb n1295  # Only LUT used.
pinlist: n1072 n1015 n1296 n1297 n1295 open 
subblock: n1295 0 1 2 3 4 open 

.clb n1296  # Only LUT used.
pinlist: n1259 n1260 n1263 n1264 n1296 open 
subblock: n1296 0 1 2 3 4 open 

.clb n1297  # Only LUT used.
pinlist: n1262 n1298 n1263 open n1297 open 
subblock: n1297 0 1 2 open 4 open 

.clb n1298  # Only LUT used.
pinlist: n1214 n1261 n1218 open n1298 open 
subblock: n1298 0 1 2 open 4 open 

.clb n1299  # Only LUT used.
pinlist: n778 n955 n1258 n1265 n1299 open 
subblock: n1299 0 1 2 3 4 open 

.clb n1300  # Only LUT used.
pinlist: hetero_REGISTER_38_1243_out n1250 n1267 open n1300 open 
subblock: n1300 0 1 2 open 4 open 

.clb n1301  # Only LUT used.
pinlist: iir1_valid_0 n1288 n1300 n1302 n1301 open 
subblock: n1301 0 1 2 3 4 open 

.clb n1302  # Only LUT used.
pinlist: hetero_REGISTER_38_1243_out n1250 n1269 open n1302 open 
subblock: n1302 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1272_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1272_out n1304 \
hetero_REGISTER_38_1272_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1272_out 0 1 2 3 4 5 

.clb n1304  # Only LUT used.
pinlist: n768 n1305 n1313 n1314 n1304 open 
subblock: n1304 0 1 2 3 4 open 

.clb n1305  # Only LUT used.
pinlist: hetero_REGISTER_38_1260_out n1306 n1311 open n1305 open 
subblock: n1305 0 1 2 open 4 open 

.clb n1306  # Only LUT used.
pinlist: n1307 n1308 n1309 n1310 n1306 open 
subblock: n1306 0 1 2 3 4 open 

.clb n1307  # Only LUT used.
pinlist: n831 n908 open open n1307 open 
subblock: n1307 0 1 open open 4 open 

.clb n1308  # Only LUT used.
pinlist: hetero_REGISTER_38_1272_out hetero_REGISTER_38_1274_out n774_1 \
n879_1 n1308 open 
subblock: n1308 0 1 2 3 4 open 

.clb n1309  # Only LUT used.
pinlist: n1275 n1276 n1280 open n1309 open 
subblock: n1309 0 1 2 open 4 open 

.clb n1310  # Only LUT used.
pinlist: n778 n879_1 n1277 n1278 n1310 open 
subblock: n1310 0 1 2 3 4 open 

.clb n1311  # Only LUT used.
pinlist: n1274 n1312 n1281 open n1311 open 
subblock: n1311 0 1 2 open 4 open 

.clb n1312  # Only LUT used.
pinlist: n1275 n1276 n1280 open n1312 open 
subblock: n1312 0 1 2 open 4 open 

.clb n1313  # Only LUT used.
pinlist: hetero_REGISTER_38_1259_out n1273 n1281 n1283 n1313 open 
subblock: n1313 0 1 2 3 4 open 

.clb n1314  # Only LUT used.
pinlist: hetero_REGISTER_38_1259_out n1273 n1281 n1315 n1314 open 
subblock: n1314 0 1 2 3 4 open 

.clb n1315  # Only LUT used.
pinlist: hetero_REGISTER_38_1258_out n1229 n1240 n1244 n1315 open 
subblock: n1315 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1259_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1259_out n1317 \
hetero_REGISTER_38_1259_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1259_out 0 1 2 3 4 5 

.clb n1317  # Only LUT used.
pinlist: iir1_valid_0 n1318 n1330 n1332 n1317 open 
subblock: n1317 0 1 2 3 4 open 

.clb n1318  # Only LUT used.
pinlist: hetero_REGISTER_38_1245_out n970 n1319 n1329 n1318 open 
subblock: n1318 0 1 2 3 4 open 

.clb n1319  # Only LUT used.
pinlist: n1320 n1321 n1322 n1327 n1319 open 
subblock: n1319 0 1 2 3 4 open 

.clb n1320  # Only LUT used.
pinlist: n908 n955 open open n1320 open 
subblock: n1320 0 1 open open 4 open 

.clb n1321  # Only LUT used.
pinlist: n1290 n1291 n1292 n1294 n1321 open 
subblock: n1321 0 1 2 3 4 open 

.clb n1322  # Only LUT used.
pinlist: n1323 n1324 n1325 n1326 n1322 open 
subblock: n1322 0 1 2 3 4 open 

.clb n1323  # Only LUT used.
pinlist: hetero_REGISTER_38_1272_out hetero_REGISTER_38_1274_out n774_1 \
n999_1 n1323 open 
subblock: n1323 0 1 2 3 4 open 

.clb n1324  # Only LUT used.
pinlist: n778 n1015 open open n1324 open 
subblock: n1324 0 1 open open 4 open 

.clb n1325  # Only LUT used.
pinlist: n778 n999_1 n1295 n1299 n1325 open 
subblock: n1325 0 1 2 3 4 open 

.clb n1326  # Only LUT used.
pinlist: n1072 n1015 n1296 n1297 n1326 open 
subblock: n1326 0 1 2 3 4 open 

.clb n1327  # Only LUT used.
pinlist: n1293 n1328 n1294 open n1327 open 
subblock: n1327 0 1 2 open 4 open 

.clb n1328  # Only LUT used.
pinlist: n1255 n1256 n1257 open n1328 open 
subblock: n1328 0 1 2 open 4 open 

.clb n1329  # Only LUT used.
pinlist: hetero_REGISTER_38_1244_out n1289 n1300 open n1329 open 
subblock: n1329 0 1 2 open 4 open 

.clb n1330  # Only LUT used.
pinlist: hetero_REGISTER_38_1245_out n1319 n1329 n1331 n1330 open 
subblock: n1330 0 1 2 3 4 open 

.clb n1331  # Only LUT used.
pinlist: hetero_REGISTER_38_1244_out n1289 n1302 open n1331 open 
subblock: n1331 0 1 2 open 4 open 

.clb n1332  # Only LUT used.
pinlist: hetero_REGISTER_38_1245_out n1319 n1329 n1331 n1332 open 
subblock: n1332 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1273_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1273_out n1334 \
hetero_REGISTER_38_1273_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1273_out 0 1 2 3 4 5 

.clb n1334  # Only LUT used.
pinlist: iir1_valid_0 n768 n1335 n1341 n1334 open 
subblock: n1334 0 1 2 3 4 open 

.clb n1335  # Only LUT used.
pinlist: hetero_REGISTER_38_1261_out n1336 n1337 n1340 n1335 open 
subblock: n1335 0 1 2 3 4 open 

.clb n1336  # Only LUT used.
pinlist: n1308 n1309 n1310 open n1336 open 
subblock: n1336 0 1 2 open 4 open 

.clb n1337  # Only LUT used.
pinlist: n1307 n1338 n1311 n1339 n1337 open 
subblock: n1337 0 1 2 3 4 open 

.clb n1338  # Only LUT used.
pinlist: n1308 n1309 n1310 open n1338 open 
subblock: n1338 0 1 2 open 4 open 

.clb n1339  # Only LUT used.
pinlist: n879_1 n908 open open n1339 open 
subblock: n1339 0 1 open open 4 open 

.clb n1340  # Only LUT used.
pinlist: hetero_REGISTER_38_1260_out n1306 n1311 n1313 n1340 open 
subblock: n1340 0 1 2 3 4 open 

.clb n1341  # Only LUT used.
pinlist: n1340 n1342 open open n1341 open 
subblock: n1341 0 1 open open 4 open 

.clb n1342  # Only LUT used.
pinlist: hetero_REGISTER_38_1260_out n1306 n1311 n1314 n1342 open 
subblock: n1342 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1260_out  # Both LUT and LATCH used.
pinlist: iir1_valid_0 n1344 n1354 n1355 hetero_REGISTER_38_1260_out \
iir1_clk_i_0 
subblock: hetero_REGISTER_38_1260_out 0 1 2 3 4 5 

.clb n1344  # Only LUT used.
pinlist: hetero_REGISTER_38_1246_out n1345 n1352 n1353 n1344 open 
subblock: n1344 0 1 2 3 4 open 

.clb n1345  # Only LUT used.
pinlist: n1346 n1347 n1350 n1351 n1345 open 
subblock: n1345 0 1 2 3 4 open 

.clb n1346  # Only LUT used.
pinlist: n908 n999_1 open open n1346 open 
subblock: n1346 0 1 open open 4 open 

.clb n1347  # Only LUT used.
pinlist: n1323 n1348 n1327 n1349 n1347 open 
subblock: n1347 0 1 2 3 4 open 

.clb n1348  # Only LUT used.
pinlist: n1324 n1325 n1326 open n1348 open 
subblock: n1348 0 1 2 open 4 open 

.clb n1349  # Only LUT used.
pinlist: hetero_REGISTER_38_1272_out hetero_REGISTER_38_1274_out n774_1 n1015 \
n1349 open 
subblock: n1349 0 1 2 3 4 open 

.clb n1350  # Only LUT used.
pinlist: n1324 n1325 n1326 open n1350 open 
subblock: n1350 0 1 2 open 4 open 

.clb n1351  # Only LUT used.
pinlist: n1320 n1321 n1322 n1327 n1351 open 
subblock: n1351 0 1 2 3 4 open 

.clb n1352  # Only LUT used.
pinlist: hetero_REGISTER_38_1245_out n1319 n1329 open n1352 open 
subblock: n1352 0 1 2 open 4 open 

.clb n1353  # Only LUT used.
pinlist: hetero_REGISTER_38_1245_out n1319 n1331 open n1353 open 
subblock: n1353 0 1 2 open 4 open 

.clb n1354  # Only LUT used.
pinlist: hetero_REGISTER_38_1246_out n970 n1345 n1352 n1354 open 
subblock: n1354 0 1 2 3 4 open 

.clb n1355  # Only LUT used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1260_out open n1355 \
open 
subblock: n1355 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1274_out  # Both LUT and LATCH used.
pinlist: n1357 n1359 n1361 n1363 hetero_REGISTER_38_1274_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1274_out 0 1 2 3 4 5 

.clb n1357  # Only LUT used.
pinlist: hetero_REGISTER_38_1262_out n768 n1358 open n1357 open 
subblock: n1357 0 1 2 open 4 open 

.clb n1358  # Only LUT used.
pinlist: hetero_REGISTER_38_1261_out n1336 n1337 n1340 n1358 open 
subblock: n1358 0 1 2 3 4 open 

.clb n1359  # Only LUT used.
pinlist: hetero_REGISTER_38_1261_out hetero_REGISTER_38_1262_out n1360 open \
n1359 open 
subblock: n1359 0 1 2 open 4 open 

.clb n1360  # Only LUT used.
pinlist: n1336 n1337 n1340 n1342 n1360 open 
subblock: n1360 0 1 2 3 4 open 

.clb n1361  # Only LUT used.
pinlist: iir1_valid_0 hetero_REGISTER_38_1261_out hetero_REGISTER_38_1262_out \
n1362 n1361 open 
subblock: n1361 0 1 2 3 4 open 

.clb n1362  # Only LUT used.
pinlist: n1336 n1337 n1340 n1342 n1362 open 
subblock: n1362 0 1 2 3 4 open 

.clb n1363  # Only LUT used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1274_out open n1363 \
open 
subblock: n1363 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1261_out  # Both LUT and LATCH used.
pinlist: iir1_valid_0 n1365 n1372 n1373 hetero_REGISTER_38_1261_out \
iir1_clk_i_0 
subblock: hetero_REGISTER_38_1261_out 0 1 2 3 4 5 

.clb n1365  # Only LUT used.
pinlist: hetero_REGISTER_38_1247_out n1366 n1370 n1371 n1365 open 
subblock: n1365 0 1 2 3 4 open 

.clb n1366  # Only LUT used.
pinlist: n908 n1015 n1367 n1369 n1366 open 
subblock: n1366 0 1 2 3 4 open 

.clb n1367  # Only LUT used.
pinlist: n1349 n1368 n1350 open n1367 open 
subblock: n1367 0 1 2 open 4 open 

.clb n1368  # Only LUT used.
pinlist: n1323 n1348 n1327 open n1368 open 
subblock: n1368 0 1 2 open 4 open 

.clb n1369  # Only LUT used.
pinlist: n1346 n1347 n1350 n1351 n1369 open 
subblock: n1369 0 1 2 3 4 open 

.clb n1370  # Only LUT used.
pinlist: hetero_REGISTER_38_1246_out n1345 n1352 open n1370 open 
subblock: n1370 0 1 2 open 4 open 

.clb n1371  # Only LUT used.
pinlist: hetero_REGISTER_38_1246_out n1345 n1353 open n1371 open 
subblock: n1371 0 1 2 open 4 open 

.clb n1372  # Only LUT used.
pinlist: hetero_REGISTER_38_1247_out n970 n1366 n1370 n1372 open 
subblock: n1372 0 1 2 3 4 open 

.clb n1373  # Only LUT used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1261_out open n1373 \
open 
subblock: n1373 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1262_out  # Both LUT and LATCH used.
pinlist: n1375 n1377 n1382 open hetero_REGISTER_38_1262_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1262_out 0 1 2 open 4 5 

.clb n1375  # Only LUT used.
pinlist: hetero_REGISTER_38_1248_out n970 n1376 open n1375 open 
subblock: n1375 0 1 2 open 4 open 

.clb n1376  # Only LUT used.
pinlist: hetero_REGISTER_38_1247_out n1366 n1370 open n1376 open 
subblock: n1376 0 1 2 open 4 open 

.clb n1377  # Only LUT used.
pinlist: iir1_valid_0 n1378 n1380 open n1377 open 
subblock: n1377 0 1 2 open 4 open 

.clb n1378  # Only LUT used.
pinlist: n1366 n1370 n1371 n1379 n1378 open 
subblock: n1378 0 1 2 3 4 open 

.clb n1379  # Only LUT used.
pinlist: hetero_REGISTER_38_1247_out hetero_REGISTER_38_1248_out open open \
n1379 open 
subblock: n1379 0 1 open open 4 open 

.clb n1380  # Only LUT used.
pinlist: n1366 n1370 n1371 n1381 n1380 open 
subblock: n1380 0 1 2 3 4 open 

.clb n1381  # Only LUT used.
pinlist: hetero_REGISTER_38_1247_out hetero_REGISTER_38_1248_out open open \
n1381 open 
subblock: n1381 0 1 open open 4 open 

.clb n1382  # Only LUT used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1262_out open n1382 \
open 
subblock: n1382 0 1 2 open 4 open 

.clb hetero_REGISTER_61_2794_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_9 iir1_rst_i_0 hetero_REGISTER_61_2794_out n757 \
hetero_REGISTER_61_2794_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2794_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2795_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_10 iir1_rst_i_0 hetero_REGISTER_61_2795_out n757 \
hetero_REGISTER_61_2795_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2795_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2796_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_11 iir1_rst_i_0 hetero_REGISTER_61_2796_out n757 \
hetero_REGISTER_61_2796_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2796_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2797_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_12 iir1_rst_i_0 hetero_REGISTER_61_2797_out n757 \
hetero_REGISTER_61_2797_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2797_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2798_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_13 iir1_rst_i_0 hetero_REGISTER_61_2798_out n757 \
hetero_REGISTER_61_2798_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2798_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2799_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_14 iir1_rst_i_0 hetero_REGISTER_61_2799_out n757 \
hetero_REGISTER_61_2799_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2799_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2800_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_15 iir1_rst_i_0 hetero_REGISTER_61_2800_out n757 \
hetero_REGISTER_61_2800_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2800_out 0 1 2 3 4 5 

.clb n1391  # Only LUT used.
pinlist: iir1_stb_i_0 iir1_we_i_0 n679_1 open n1391 open 
subblock: n1391 0 1 2 open 4 open 

.clb hetero_REGISTER_61_2806_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_5 iir1_rst_i_0 hetero_REGISTER_61_2806_out n1391 \
hetero_REGISTER_61_2806_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2806_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2807_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_6 iir1_rst_i_0 hetero_REGISTER_61_2807_out n1391 \
hetero_REGISTER_61_2807_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2807_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2808_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_7 iir1_rst_i_0 hetero_REGISTER_61_2808_out n1391 \
hetero_REGISTER_61_2808_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2808_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2809_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_8 iir1_rst_i_0 hetero_REGISTER_61_2809_out n1391 \
hetero_REGISTER_61_2809_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2809_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2810_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_9 iir1_rst_i_0 hetero_REGISTER_61_2810_out n1391 \
hetero_REGISTER_61_2810_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2810_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2811_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_10 iir1_rst_i_0 hetero_REGISTER_61_2811_out n1391 \
hetero_REGISTER_61_2811_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2811_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2812_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_11 iir1_rst_i_0 hetero_REGISTER_61_2812_out n1391 \
hetero_REGISTER_61_2812_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2812_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2813_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_12 iir1_rst_i_0 hetero_REGISTER_61_2813_out n1391 \
hetero_REGISTER_61_2813_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2813_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2814_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_13 iir1_rst_i_0 hetero_REGISTER_61_2814_out n1391 \
hetero_REGISTER_61_2814_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2814_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2815_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_14 iir1_rst_i_0 hetero_REGISTER_61_2815_out n1391 \
hetero_REGISTER_61_2815_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2815_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2816_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_15 iir1_rst_i_0 hetero_REGISTER_61_2816_out n1391 \
hetero_REGISTER_61_2816_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2816_out 0 1 2 3 4 5 

.clb n1408  # Only LUT used.
pinlist: iir1_stb_i_0 iir1_we_i_0 n1409 open n1408 open 
subblock: n1408 0 1 2 open 4 open 

.clb n1409  # Only LUT used.
pinlist: iir1_adr_i_0 iir1_adr_i_1 iir1_adr_i_2 open n1409 open 
subblock: n1409 0 1 2 open 4 open 

.clb hetero_REGISTER_61_2824_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_7 iir1_rst_i_0 hetero_REGISTER_61_2824_out n1408 \
hetero_REGISTER_61_2824_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2824_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2825_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_8 iir1_rst_i_0 hetero_REGISTER_61_2825_out n1408 \
hetero_REGISTER_61_2825_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2825_out 0 1 2 3 4 5 

.clb hetero_REGISTER_38_1209_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1209_out n1419 \
hetero_REGISTER_38_1209_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1209_out 0 1 2 3 4 5 

.clb n1419  # Only LUT used.
pinlist: iir1_valid_0 n1420 n1456 n1470 n1419 open 
subblock: n1419 0 1 2 3 4 open 

.clb n1420  # Only LUT used.
pinlist: hetero_REGISTER_17_3526_out n1421 n1422 n1455 n1420 open 
subblock: n1420 0 1 2 3 4 open 

.clb n1421  # Only LUT used.
pinlist: hetero_REGISTER_61_2825_out hetero_REGISTER_61_2832_out open open \
n1421 open 
subblock: n1421 0 1 open open 4 open 

.clb n1422  # Only LUT used.
pinlist: hetero_REGISTER_17_3525_out n1423 n1424 n1446 n1422 open 
subblock: n1422 0 1 2 3 4 open 

.clb n1423  # Only LUT used.
pinlist: hetero_REGISTER_61_2825_out hetero_REGISTER_61_2826_out \
hetero_REGISTER_61_2832_out open n1423 open 
subblock: n1423 0 1 2 open 4 open 

.clb n1424  # Only LUT used.
pinlist: hetero_REGISTER_17_3525_out n1421 n1425 n1439 n1424 open 
subblock: n1424 0 1 2 3 4 open 

.clb n1425  # Only LUT used.
pinlist: hetero_REGISTER_17_3524_out n1423 n1426 open n1425 open 
subblock: n1425 0 1 2 open 4 open 

.clb n1426  # Only LUT used.
pinlist: n1427 n1435 n1437 n1438 n1426 open 
subblock: n1426 0 1 2 3 4 open 

.clb n1427  # Only LUT used.
pinlist: n1428 n1430 n1432 n1434 n1427 open 
subblock: n1427 0 1 2 3 4 open 

.clb n1428  # Only LUT used.
pinlist: hetero_REGISTER_61_2828_out hetero_REGISTER_61_2832_out \
hetero_REGISTER_17_3521_out n1429 n1428 open 
subblock: n1428 0 1 2 3 4 open 

.clb n1429  # Only LUT used.
pinlist: hetero_REGISTER_61_2825_out hetero_REGISTER_61_2826_out \
hetero_REGISTER_61_2827_out open n1429 open 
subblock: n1429 0 1 2 open 4 open 

.clb n1430  # Only LUT used.
pinlist: hetero_REGISTER_17_3522_out n1431 open open n1430 open 
subblock: n1430 0 1 open open 4 open 

.clb n1431  # Only LUT used.
pinlist: hetero_REGISTER_61_2825_out hetero_REGISTER_61_2826_out \
hetero_REGISTER_61_2827_out hetero_REGISTER_61_2832_out n1431 open 
subblock: n1431 0 1 2 3 4 open 

.clb n1432  # Only LUT used.
pinlist: hetero_REGISTER_17_3521_out hetero_REGISTER_17_3522_out n1423 n1433 \
n1432 open 
subblock: n1432 0 1 2 3 4 open 

.clb n1433  # Only LUT used.
pinlist: hetero_REGISTER_61_2825_out hetero_REGISTER_61_2826_out \
hetero_REGISTER_61_2827_out hetero_REGISTER_61_2832_out n1433 open 
subblock: n1433 0 1 2 3 4 open 

.clb n1434  # Only LUT used.
pinlist: hetero_REGISTER_17_3521_out hetero_REGISTER_17_3522_out n1423 n1431 \
n1434 open 
subblock: n1434 0 1 2 3 4 open 

.clb n1435  # Only LUT used.
pinlist: hetero_REGISTER_17_3523_out n1421 n1423 n1436 n1435 open 
subblock: n1435 0 1 2 3 4 open 

.clb n1436  # Only LUT used.
pinlist: hetero_REGISTER_17_3521_out hetero_REGISTER_17_3522_out n1423 n1431 \
n1436 open 
subblock: n1436 0 1 2 3 4 open 

.clb n1437  # Only LUT used.
pinlist: hetero_REGISTER_17_3523_out n1421 n1423 n1436 n1437 open 
subblock: n1437 0 1 2 3 4 open 

.clb n1438  # Only LUT used.
pinlist: hetero_REGISTER_61_2825_out hetero_REGISTER_61_2832_out \
hetero_REGISTER_17_3524_out open n1438 open 
subblock: n1438 0 1 2 open 4 open 

.clb n1439  # Only LUT used.
pinlist: hetero_REGISTER_17_3523_out n1431 n1440 n1441 n1439 open 
subblock: n1439 0 1 2 3 4 open 

.clb n1440  # Only LUT used.
pinlist: n1427 n1435 n1437 open n1440 open 
subblock: n1440 0 1 2 open 4 open 

.clb n1441  # Only LUT used.
pinlist: hetero_REGISTER_17_3522_out n1442 n1443 n1445 n1441 open 
subblock: n1441 0 1 2 3 4 open 

.clb n1442  # Only LUT used.
pinlist: hetero_REGISTER_61_2828_out hetero_REGISTER_61_2832_out n1429 open \
n1442 open 
subblock: n1442 0 1 2 open 4 open 

.clb n1443  # Only LUT used.
pinlist: hetero_REGISTER_61_2829_out hetero_REGISTER_61_2832_out \
hetero_REGISTER_17_3521_out n1444 n1443 open 
subblock: n1443 0 1 2 3 4 open 

.clb n1444  # Only LUT used.
pinlist: hetero_REGISTER_61_2825_out hetero_REGISTER_61_2826_out \
hetero_REGISTER_61_2827_out hetero_REGISTER_61_2828_out n1444 open 
subblock: n1444 0 1 2 3 4 open 

.clb n1445  # Only LUT used.
pinlist: n1428 n1430 n1432 n1434 n1445 open 
subblock: n1445 0 1 2 3 4 open 

.clb n1446  # Only LUT used.
pinlist: hetero_REGISTER_17_3524_out n1431 n1447 n1448 n1446 open 
subblock: n1446 0 1 2 3 4 open 

.clb n1447  # Only LUT used.
pinlist: hetero_REGISTER_17_3524_out n1423 n1426 n1439 n1447 open 
subblock: n1447 0 1 2 3 4 open 

.clb n1448  # Only LUT used.
pinlist: hetero_REGISTER_17_3523_out n1442 n1449 n1450 n1448 open 
subblock: n1448 0 1 2 3 4 open 

.clb n1449  # Only LUT used.
pinlist: hetero_REGISTER_17_3523_out n1431 n1440 n1441 n1449 open 
subblock: n1449 0 1 2 3 4 open 

.clb n1450  # Only LUT used.
pinlist: hetero_REGISTER_17_3522_out n1451 n1452 n1454 n1450 open 
subblock: n1450 0 1 2 3 4 open 

.clb n1451  # Only LUT used.
pinlist: hetero_REGISTER_61_2829_out hetero_REGISTER_61_2832_out n1444 open \
n1451 open 
subblock: n1451 0 1 2 open 4 open 

.clb n1452  # Only LUT used.
pinlist: hetero_REGISTER_17_3521_out n1453 open open n1452 open 
subblock: n1452 0 1 open open 4 open 

.clb n1453  # Only LUT used.
pinlist: hetero_REGISTER_61_2829_out hetero_REGISTER_61_2830_out \
hetero_REGISTER_61_2832_out n1444 n1453 open 
subblock: n1453 0 1 2 3 4 open 

.clb n1454  # Only LUT used.
pinlist: hetero_REGISTER_17_3522_out n1442 n1443 n1445 n1454 open 
subblock: n1454 0 1 2 3 4 open 

.clb n1455  # Only LUT used.
pinlist: hetero_REGISTER_17_3525_out n1421 n1425 n1439 n1455 open 
subblock: n1455 0 1 2 3 4 open 

.clb n1456  # Only LUT used.
pinlist: hetero_REGISTER_17_3527_out n1421 n1457 n1469 n1456 open 
subblock: n1456 0 1 2 3 4 open 

.clb n1457  # Only LUT used.
pinlist: n1458 n1459 n1467 n1468 n1457 open 
subblock: n1457 0 1 2 3 4 open 

.clb n1458  # Only LUT used.
pinlist: hetero_REGISTER_17_3525_out n1431 open open n1458 open 
subblock: n1458 0 1 open open 4 open 

.clb n1459  # Only LUT used.
pinlist: hetero_REGISTER_17_3524_out n1442 n1460 open n1459 open 
subblock: n1459 0 1 2 open 4 open 

.clb n1460  # Only LUT used.
pinlist: hetero_REGISTER_17_3523_out n1451 n1461 n1466 n1460 open 
subblock: n1460 0 1 2 3 4 open 

.clb n1461  # Only LUT used.
pinlist: n1462 n1465 open open n1461 open 
subblock: n1461 0 1 open open 4 open 

.clb n1462  # Only LUT used.
pinlist: hetero_REGISTER_17_3521_out hetero_REGISTER_17_3522_out n1453 n1463 \
n1462 open 
subblock: n1462 0 1 2 3 4 open 

.clb n1463  # Only LUT used.
pinlist: hetero_REGISTER_61_2831_out hetero_REGISTER_61_2832_out n1464 open \
n1463 open 
subblock: n1463 0 1 2 open 4 open 

.clb n1464  # Only LUT used.
pinlist: hetero_REGISTER_61_2829_out hetero_REGISTER_61_2830_out n1444 open \
n1464 open 
subblock: n1464 0 1 2 open 4 open 

.clb n1465  # Only LUT used.
pinlist: hetero_REGISTER_17_3522_out n1451 n1452 n1454 n1465 open 
subblock: n1465 0 1 2 3 4 open 

.clb n1466  # Only LUT used.
pinlist: hetero_REGISTER_17_3523_out n1442 n1449 n1450 n1466 open 
subblock: n1466 0 1 2 3 4 open 

.clb n1467  # Only LUT used.
pinlist: hetero_REGISTER_17_3524_out n1431 n1447 n1448 n1467 open 
subblock: n1467 0 1 2 3 4 open 

.clb n1468  # Only LUT used.
pinlist: hetero_REGISTER_17_3525_out n1423 n1424 n1446 n1468 open 
subblock: n1468 0 1 2 3 4 open 

.clb n1469  # Only LUT used.
pinlist: hetero_REGISTER_17_3526_out n1421 n1423 n1422 n1469 open 
subblock: n1469 0 1 2 3 4 open 

.clb n1470  # Only LUT used.
pinlist: hetero_REGISTER_61_2832_out hetero_REGISTER_17_3528_out open open \
n1470 open 
subblock: n1470 0 1 open open 4 open 

.clb hetero_REGISTER_38_1223_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1223_out n1472 \
hetero_REGISTER_38_1223_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1223_out 0 1 2 3 4 5 

.clb n1472  # Only LUT used.
pinlist: iir1_valid_0 n1473 n1474 n1526 n1472 open 
subblock: n1472 0 1 2 3 4 open 

.clb n1473  # Only LUT used.
pinlist: hetero_REGISTER_61_2848_out hetero_REGISTER_17_3544_out open open \
n1473 open 
subblock: n1473 0 1 open open 4 open 

.clb n1474  # Only LUT used.
pinlist: hetero_REGISTER_38_1209_out n1475 n1512 open n1474 open 
subblock: n1474 0 1 2 open 4 open 

.clb n1475  # Only LUT used.
pinlist: hetero_REGISTER_38_1208_out n1476 n1500 open n1475 open 
subblock: n1475 0 1 2 open 4 open 

.clb n1476  # Only LUT used.
pinlist: hetero_REGISTER_38_1207_out n1477 open open n1476 open 
subblock: n1476 0 1 open open 4 open 

.clb n1477  # Only LUT used.
pinlist: hetero_REGISTER_17_3541_out n1478 n1479 n1494 n1477 open 
subblock: n1477 0 1 2 3 4 open 

.clb n1478  # Only LUT used.
pinlist: hetero_REGISTER_61_2841_out hetero_REGISTER_61_2848_out open open \
n1478 open 
subblock: n1478 0 1 open open 4 open 

.clb n1479  # Only LUT used.
pinlist: hetero_REGISTER_17_3540_out n1480 n1481 open n1479 open 
subblock: n1479 0 1 2 open 4 open 

.clb n1480  # Only LUT used.
pinlist: hetero_REGISTER_61_2841_out hetero_REGISTER_61_2842_out \
hetero_REGISTER_61_2848_out open n1480 open 
subblock: n1480 0 1 2 open 4 open 

.clb n1481  # Only LUT used.
pinlist: n1482 n1490 n1492 n1493 n1481 open 
subblock: n1481 0 1 2 3 4 open 

.clb n1482  # Only LUT used.
pinlist: hetero_REGISTER_17_3537_out n1483 n1485 n1489 n1482 open 
subblock: n1482 0 1 2 3 4 open 

.clb n1483  # Only LUT used.
pinlist: hetero_REGISTER_61_2844_out hetero_REGISTER_61_2848_out n1484 open \
n1483 open 
subblock: n1483 0 1 2 open 4 open 

.clb n1484  # Only LUT used.
pinlist: hetero_REGISTER_61_2841_out hetero_REGISTER_61_2842_out \
hetero_REGISTER_61_2843_out open n1484 open 
subblock: n1484 0 1 2 open 4 open 

.clb n1485  # Only LUT used.
pinlist: hetero_REGISTER_17_3538_out n1486 n1487 open n1485 open 
subblock: n1485 0 1 2 open 4 open 

.clb n1486  # Only LUT used.
pinlist: hetero_REGISTER_61_2841_out hetero_REGISTER_61_2842_out \
hetero_REGISTER_61_2843_out hetero_REGISTER_61_2848_out n1486 open 
subblock: n1486 0 1 2 3 4 open 

.clb n1487  # Only LUT used.
pinlist: hetero_REGISTER_17_3537_out hetero_REGISTER_17_3538_out n1480 n1488 \
n1487 open 
subblock: n1487 0 1 2 3 4 open 

.clb n1488  # Only LUT used.
pinlist: hetero_REGISTER_61_2841_out hetero_REGISTER_61_2842_out \
hetero_REGISTER_61_2843_out hetero_REGISTER_61_2848_out n1488 open 
subblock: n1488 0 1 2 3 4 open 

.clb n1489  # Only LUT used.
pinlist: hetero_REGISTER_17_3537_out hetero_REGISTER_17_3538_out n1480 n1486 \
n1489 open 
subblock: n1489 0 1 2 3 4 open 

.clb n1490  # Only LUT used.
pinlist: hetero_REGISTER_17_3539_out n1478 n1480 n1491 n1490 open 
subblock: n1490 0 1 2 3 4 open 

.clb n1491  # Only LUT used.
pinlist: hetero_REGISTER_17_3537_out hetero_REGISTER_17_3538_out n1480 n1486 \
n1491 open 
subblock: n1491 0 1 2 3 4 open 

.clb n1492  # Only LUT used.
pinlist: hetero_REGISTER_17_3539_out n1478 n1480 n1491 n1492 open 
subblock: n1492 0 1 2 3 4 open 

.clb n1493  # Only LUT used.
pinlist: hetero_REGISTER_61_2841_out hetero_REGISTER_61_2848_out \
hetero_REGISTER_17_3540_out open n1493 open 
subblock: n1493 0 1 2 open 4 open 

.clb n1494  # Only LUT used.
pinlist: hetero_REGISTER_17_3539_out n1486 n1495 n1496 n1494 open 
subblock: n1494 0 1 2 3 4 open 

.clb n1495  # Only LUT used.
pinlist: n1482 n1490 n1492 open n1495 open 
subblock: n1495 0 1 2 open 4 open 

.clb n1496  # Only LUT used.
pinlist: hetero_REGISTER_17_3538_out n1483 n1497 n1499 n1496 open 
subblock: n1496 0 1 2 3 4 open 

.clb n1497  # Only LUT used.
pinlist: hetero_REGISTER_61_2845_out hetero_REGISTER_61_2848_out \
hetero_REGISTER_17_3537_out n1498 n1497 open 
subblock: n1497 0 1 2 3 4 open 

.clb n1498  # Only LUT used.
pinlist: hetero_REGISTER_61_2841_out hetero_REGISTER_61_2842_out \
hetero_REGISTER_61_2843_out hetero_REGISTER_61_2844_out n1498 open 
subblock: n1498 0 1 2 3 4 open 

.clb n1499  # Only LUT used.
pinlist: hetero_REGISTER_17_3537_out n1483 n1485 n1489 n1499 open 
subblock: n1499 0 1 2 3 4 open 

.clb n1500  # Only LUT used.
pinlist: hetero_REGISTER_17_3542_out n1478 n1501 open n1500 open 
subblock: n1500 0 1 2 open 4 open 

.clb n1501  # Only LUT used.
pinlist: hetero_REGISTER_17_3541_out n1480 n1502 n1503 n1501 open 
subblock: n1501 0 1 2 3 4 open 

.clb n1502  # Only LUT used.
pinlist: hetero_REGISTER_17_3541_out n1478 n1479 n1494 n1502 open 
subblock: n1502 0 1 2 3 4 open 

.clb n1503  # Only LUT used.
pinlist: hetero_REGISTER_17_3540_out n1486 n1504 n1505 n1503 open 
subblock: n1503 0 1 2 3 4 open 

.clb n1504  # Only LUT used.
pinlist: hetero_REGISTER_17_3540_out n1480 n1481 n1494 n1504 open 
subblock: n1504 0 1 2 3 4 open 

.clb n1505  # Only LUT used.
pinlist: hetero_REGISTER_17_3539_out n1483 n1506 n1507 n1505 open 
subblock: n1505 0 1 2 3 4 open 

.clb n1506  # Only LUT used.
pinlist: hetero_REGISTER_17_3539_out n1486 n1495 n1496 n1506 open 
subblock: n1506 0 1 2 3 4 open 

.clb n1507  # Only LUT used.
pinlist: hetero_REGISTER_17_3538_out n1508 n1509 n1511 n1507 open 
subblock: n1507 0 1 2 3 4 open 

.clb n1508  # Only LUT used.
pinlist: hetero_REGISTER_61_2845_out hetero_REGISTER_61_2848_out n1498 open \
n1508 open 
subblock: n1508 0 1 2 open 4 open 

.clb n1509  # Only LUT used.
pinlist: hetero_REGISTER_17_3537_out n1510 open open n1509 open 
subblock: n1509 0 1 open open 4 open 

.clb n1510  # Only LUT used.
pinlist: hetero_REGISTER_61_2845_out hetero_REGISTER_61_2846_out \
hetero_REGISTER_61_2848_out n1498 n1510 open 
subblock: n1510 0 1 2 3 4 open 

.clb n1511  # Only LUT used.
pinlist: hetero_REGISTER_17_3538_out n1483 n1497 n1499 n1511 open 
subblock: n1511 0 1 2 3 4 open 

.clb n1512  # Only LUT used.
pinlist: hetero_REGISTER_17_3543_out n1478 n1513 n1525 n1512 open 
subblock: n1512 0 1 2 3 4 open 

.clb n1513  # Only LUT used.
pinlist: n1514 n1515 n1523 n1524 n1513 open 
subblock: n1513 0 1 2 3 4 open 

.clb n1514  # Only LUT used.
pinlist: hetero_REGISTER_17_3541_out n1486 open open n1514 open 
subblock: n1514 0 1 open open 4 open 

.clb n1515  # Only LUT used.
pinlist: hetero_REGISTER_17_3540_out n1483 n1516 open n1515 open 
subblock: n1515 0 1 2 open 4 open 

.clb n1516  # Only LUT used.
pinlist: hetero_REGISTER_17_3539_out n1508 n1517 n1522 n1516 open 
subblock: n1516 0 1 2 3 4 open 

.clb n1517  # Only LUT used.
pinlist: n1518 n1521 open open n1517 open 
subblock: n1517 0 1 open open 4 open 

.clb n1518  # Only LUT used.
pinlist: hetero_REGISTER_17_3537_out hetero_REGISTER_17_3538_out n1510 n1519 \
n1518 open 
subblock: n1518 0 1 2 3 4 open 

.clb n1519  # Only LUT used.
pinlist: hetero_REGISTER_61_2847_out hetero_REGISTER_61_2848_out n1520 open \
n1519 open 
subblock: n1519 0 1 2 open 4 open 

.clb n1520  # Only LUT used.
pinlist: hetero_REGISTER_61_2845_out hetero_REGISTER_61_2846_out n1498 open \
n1520 open 
subblock: n1520 0 1 2 open 4 open 

.clb n1521  # Only LUT used.
pinlist: hetero_REGISTER_17_3538_out n1508 n1509 n1511 n1521 open 
subblock: n1521 0 1 2 3 4 open 

.clb n1522  # Only LUT used.
pinlist: hetero_REGISTER_17_3539_out n1483 n1506 n1507 n1522 open 
subblock: n1522 0 1 2 3 4 open 

.clb n1523  # Only LUT used.
pinlist: hetero_REGISTER_17_3540_out n1486 n1504 n1505 n1523 open 
subblock: n1523 0 1 2 3 4 open 

.clb n1524  # Only LUT used.
pinlist: hetero_REGISTER_17_3541_out n1480 n1502 n1503 n1524 open 
subblock: n1524 0 1 2 3 4 open 

.clb n1525  # Only LUT used.
pinlist: hetero_REGISTER_17_3542_out n1478 n1480 n1501 n1525 open 
subblock: n1525 0 1 2 3 4 open 

.clb n1526  # Only LUT used.
pinlist: hetero_REGISTER_38_1207_out hetero_REGISTER_38_1208_out n1477 n1500 \
n1526 open 
subblock: n1526 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1237_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1237_out n1528 \
hetero_REGISTER_38_1237_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1237_out 0 1 2 3 4 5 

.clb n1528  # Only LUT used.
pinlist: iir1_valid_0 n1529 n1530 n1582 n1528 open 
subblock: n1528 0 1 2 3 4 open 

.clb n1529  # Only LUT used.
pinlist: hetero_REGISTER_61_2864_out hetero_REGISTER_17_3560_out open open \
n1529 open 
subblock: n1529 0 1 open open 4 open 

.clb n1530  # Only LUT used.
pinlist: hetero_REGISTER_38_1223_out n1531 n1568 open n1530 open 
subblock: n1530 0 1 2 open 4 open 

.clb n1531  # Only LUT used.
pinlist: hetero_REGISTER_38_1222_out n1532 n1556 open n1531 open 
subblock: n1531 0 1 2 open 4 open 

.clb n1532  # Only LUT used.
pinlist: hetero_REGISTER_38_1221_out n1533 open open n1532 open 
subblock: n1532 0 1 open open 4 open 

.clb n1533  # Only LUT used.
pinlist: hetero_REGISTER_17_3557_out n1534 n1535 n1550 n1533 open 
subblock: n1533 0 1 2 3 4 open 

.clb n1534  # Only LUT used.
pinlist: hetero_REGISTER_61_2857_out hetero_REGISTER_61_2864_out open open \
n1534 open 
subblock: n1534 0 1 open open 4 open 

.clb n1535  # Only LUT used.
pinlist: hetero_REGISTER_17_3556_out n1536 n1537 open n1535 open 
subblock: n1535 0 1 2 open 4 open 

.clb n1536  # Only LUT used.
pinlist: hetero_REGISTER_61_2857_out hetero_REGISTER_61_2858_out \
hetero_REGISTER_61_2864_out open n1536 open 
subblock: n1536 0 1 2 open 4 open 

.clb n1537  # Only LUT used.
pinlist: n1538 n1546 n1548 n1549 n1537 open 
subblock: n1537 0 1 2 3 4 open 

.clb n1538  # Only LUT used.
pinlist: hetero_REGISTER_17_3553_out n1539 n1541 n1545 n1538 open 
subblock: n1538 0 1 2 3 4 open 

.clb n1539  # Only LUT used.
pinlist: hetero_REGISTER_61_2860_out hetero_REGISTER_61_2864_out n1540 open \
n1539 open 
subblock: n1539 0 1 2 open 4 open 

.clb n1540  # Only LUT used.
pinlist: hetero_REGISTER_61_2857_out hetero_REGISTER_61_2858_out \
hetero_REGISTER_61_2859_out open n1540 open 
subblock: n1540 0 1 2 open 4 open 

.clb n1541  # Only LUT used.
pinlist: hetero_REGISTER_17_3554_out n1542 n1543 open n1541 open 
subblock: n1541 0 1 2 open 4 open 

.clb n1542  # Only LUT used.
pinlist: hetero_REGISTER_61_2857_out hetero_REGISTER_61_2858_out \
hetero_REGISTER_61_2859_out hetero_REGISTER_61_2864_out n1542 open 
subblock: n1542 0 1 2 3 4 open 

.clb n1543  # Only LUT used.
pinlist: hetero_REGISTER_17_3553_out hetero_REGISTER_17_3554_out n1536 n1544 \
n1543 open 
subblock: n1543 0 1 2 3 4 open 

.clb n1544  # Only LUT used.
pinlist: hetero_REGISTER_61_2857_out hetero_REGISTER_61_2858_out \
hetero_REGISTER_61_2859_out hetero_REGISTER_61_2864_out n1544 open 
subblock: n1544 0 1 2 3 4 open 

.clb n1545  # Only LUT used.
pinlist: hetero_REGISTER_17_3553_out hetero_REGISTER_17_3554_out n1536 n1542 \
n1545 open 
subblock: n1545 0 1 2 3 4 open 

.clb n1546  # Only LUT used.
pinlist: hetero_REGISTER_17_3555_out n1534 n1536 n1547 n1546 open 
subblock: n1546 0 1 2 3 4 open 

.clb n1547  # Only LUT used.
pinlist: hetero_REGISTER_17_3553_out hetero_REGISTER_17_3554_out n1536 n1542 \
n1547 open 
subblock: n1547 0 1 2 3 4 open 

.clb n1548  # Only LUT used.
pinlist: hetero_REGISTER_17_3555_out n1534 n1536 n1547 n1548 open 
subblock: n1548 0 1 2 3 4 open 

.clb n1549  # Only LUT used.
pinlist: hetero_REGISTER_61_2857_out hetero_REGISTER_61_2864_out \
hetero_REGISTER_17_3556_out open n1549 open 
subblock: n1549 0 1 2 open 4 open 

.clb n1550  # Only LUT used.
pinlist: hetero_REGISTER_17_3555_out n1542 n1551 n1552 n1550 open 
subblock: n1550 0 1 2 3 4 open 

.clb n1551  # Only LUT used.
pinlist: n1538 n1546 n1548 open n1551 open 
subblock: n1551 0 1 2 open 4 open 

.clb n1552  # Only LUT used.
pinlist: hetero_REGISTER_17_3554_out n1539 n1553 n1555 n1552 open 
subblock: n1552 0 1 2 3 4 open 

.clb n1553  # Only LUT used.
pinlist: hetero_REGISTER_61_2861_out hetero_REGISTER_61_2864_out \
hetero_REGISTER_17_3553_out n1554 n1553 open 
subblock: n1553 0 1 2 3 4 open 

.clb n1554  # Only LUT used.
pinlist: hetero_REGISTER_61_2857_out hetero_REGISTER_61_2858_out \
hetero_REGISTER_61_2859_out hetero_REGISTER_61_2860_out n1554 open 
subblock: n1554 0 1 2 3 4 open 

.clb n1555  # Only LUT used.
pinlist: hetero_REGISTER_17_3553_out n1539 n1541 n1545 n1555 open 
subblock: n1555 0 1 2 3 4 open 

.clb n1556  # Only LUT used.
pinlist: hetero_REGISTER_17_3558_out n1534 n1557 open n1556 open 
subblock: n1556 0 1 2 open 4 open 

.clb n1557  # Only LUT used.
pinlist: hetero_REGISTER_17_3557_out n1536 n1558 n1559 n1557 open 
subblock: n1557 0 1 2 3 4 open 

.clb n1558  # Only LUT used.
pinlist: hetero_REGISTER_17_3557_out n1534 n1535 n1550 n1558 open 
subblock: n1558 0 1 2 3 4 open 

.clb n1559  # Only LUT used.
pinlist: hetero_REGISTER_17_3556_out n1542 n1560 n1561 n1559 open 
subblock: n1559 0 1 2 3 4 open 

.clb n1560  # Only LUT used.
pinlist: hetero_REGISTER_17_3556_out n1536 n1537 n1550 n1560 open 
subblock: n1560 0 1 2 3 4 open 

.clb n1561  # Only LUT used.
pinlist: hetero_REGISTER_17_3555_out n1539 n1562 n1563 n1561 open 
subblock: n1561 0 1 2 3 4 open 

.clb n1562  # Only LUT used.
pinlist: hetero_REGISTER_17_3555_out n1542 n1551 n1552 n1562 open 
subblock: n1562 0 1 2 3 4 open 

.clb n1563  # Only LUT used.
pinlist: hetero_REGISTER_17_3554_out n1564 n1565 n1567 n1563 open 
subblock: n1563 0 1 2 3 4 open 

.clb n1564  # Only LUT used.
pinlist: hetero_REGISTER_61_2861_out hetero_REGISTER_61_2864_out n1554 open \
n1564 open 
subblock: n1564 0 1 2 open 4 open 

.clb n1565  # Only LUT used.
pinlist: hetero_REGISTER_17_3553_out n1566 open open n1565 open 
subblock: n1565 0 1 open open 4 open 

.clb n1566  # Only LUT used.
pinlist: hetero_REGISTER_61_2861_out hetero_REGISTER_61_2862_out \
hetero_REGISTER_61_2864_out n1554 n1566 open 
subblock: n1566 0 1 2 3 4 open 

.clb n1567  # Only LUT used.
pinlist: hetero_REGISTER_17_3554_out n1539 n1553 n1555 n1567 open 
subblock: n1567 0 1 2 3 4 open 

.clb n1568  # Only LUT used.
pinlist: hetero_REGISTER_17_3559_out n1534 n1569 n1581 n1568 open 
subblock: n1568 0 1 2 3 4 open 

.clb n1569  # Only LUT used.
pinlist: n1570 n1571 n1579 n1580 n1569 open 
subblock: n1569 0 1 2 3 4 open 

.clb n1570  # Only LUT used.
pinlist: hetero_REGISTER_17_3557_out n1542 open open n1570 open 
subblock: n1570 0 1 open open 4 open 

.clb n1571  # Only LUT used.
pinlist: hetero_REGISTER_17_3556_out n1539 n1572 open n1571 open 
subblock: n1571 0 1 2 open 4 open 

.clb n1572  # Only LUT used.
pinlist: hetero_REGISTER_17_3555_out n1564 n1573 n1578 n1572 open 
subblock: n1572 0 1 2 3 4 open 

.clb n1573  # Only LUT used.
pinlist: n1574 n1577 open open n1573 open 
subblock: n1573 0 1 open open 4 open 

.clb n1574  # Only LUT used.
pinlist: hetero_REGISTER_17_3553_out hetero_REGISTER_17_3554_out n1566 n1575 \
n1574 open 
subblock: n1574 0 1 2 3 4 open 

.clb n1575  # Only LUT used.
pinlist: hetero_REGISTER_61_2863_out hetero_REGISTER_61_2864_out n1576 open \
n1575 open 
subblock: n1575 0 1 2 open 4 open 

.clb n1576  # Only LUT used.
pinlist: hetero_REGISTER_61_2861_out hetero_REGISTER_61_2862_out n1554 open \
n1576 open 
subblock: n1576 0 1 2 open 4 open 

.clb n1577  # Only LUT used.
pinlist: hetero_REGISTER_17_3554_out n1564 n1565 n1567 n1577 open 
subblock: n1577 0 1 2 3 4 open 

.clb n1578  # Only LUT used.
pinlist: hetero_REGISTER_17_3555_out n1539 n1562 n1563 n1578 open 
subblock: n1578 0 1 2 3 4 open 

.clb n1579  # Only LUT used.
pinlist: hetero_REGISTER_17_3556_out n1542 n1560 n1561 n1579 open 
subblock: n1579 0 1 2 3 4 open 

.clb n1580  # Only LUT used.
pinlist: hetero_REGISTER_17_3557_out n1536 n1558 n1559 n1580 open 
subblock: n1580 0 1 2 3 4 open 

.clb n1581  # Only LUT used.
pinlist: hetero_REGISTER_17_3558_out n1534 n1536 n1557 n1581 open 
subblock: n1581 0 1 2 3 4 open 

.clb n1582  # Only LUT used.
pinlist: hetero_REGISTER_38_1221_out hetero_REGISTER_38_1222_out n1533 n1556 \
n1582 open 
subblock: n1582 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1238_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1238_out n1584 \
hetero_REGISTER_38_1238_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1238_out 0 1 2 3 4 5 

.clb n1584  # Only LUT used.
pinlist: iir1_valid_0 n1529 n1585 n1602 n1584 open 
subblock: n1584 0 1 2 3 4 open 

.clb n1585  # Only LUT used.
pinlist: hetero_REGISTER_38_1224_out n1586 n1587 n1600 n1585 open 
subblock: n1585 0 1 2 3 4 open 

.clb n1586  # Only LUT used.
pinlist: hetero_REGISTER_38_1223_out n1531 n1568 open n1586 open 
subblock: n1586 0 1 2 open 4 open 

.clb n1587  # Only LUT used.
pinlist: hetero_REGISTER_17_3558_out n1542 n1588 n1598 n1587 open 
subblock: n1587 0 1 2 3 4 open 

.clb n1588  # Only LUT used.
pinlist: n1589 n1590 n1596 n1597 n1588 open 
subblock: n1588 0 1 2 3 4 open 

.clb n1589  # Only LUT used.
pinlist: hetero_REGISTER_61_2860_out hetero_REGISTER_61_2864_out \
hetero_REGISTER_17_3557_out n1540 n1589 open 
subblock: n1589 0 1 2 3 4 open 

.clb n1590  # Only LUT used.
pinlist: hetero_REGISTER_17_3556_out n1564 n1591 open n1590 open 
subblock: n1590 0 1 2 open 4 open 

.clb n1591  # Only LUT used.
pinlist: hetero_REGISTER_17_3555_out n1566 n1592 n1595 n1591 open 
subblock: n1591 0 1 2 3 4 open 

.clb n1592  # Only LUT used.
pinlist: n1565 n1593 n1594 n1577 n1592 open 
subblock: n1592 0 1 2 3 4 open 

.clb n1593  # Only LUT used.
pinlist: hetero_REGISTER_17_3553_out hetero_REGISTER_17_3554_out n1566 n1575 \
n1593 open 
subblock: n1593 0 1 2 3 4 open 

.clb n1594  # Only LUT used.
pinlist: hetero_REGISTER_61_2863_out hetero_REGISTER_61_2864_out \
hetero_REGISTER_17_3554_out n1576 n1594 open 
subblock: n1594 0 1 2 3 4 open 

.clb n1595  # Only LUT used.
pinlist: hetero_REGISTER_17_3555_out n1564 n1573 n1578 n1595 open 
subblock: n1595 0 1 2 3 4 open 

.clb n1596  # Only LUT used.
pinlist: hetero_REGISTER_17_3556_out n1539 n1572 n1579 n1596 open 
subblock: n1596 0 1 2 3 4 open 

.clb n1597  # Only LUT used.
pinlist: n1570 n1571 n1579 n1580 n1597 open 
subblock: n1597 0 1 2 3 4 open 

.clb n1598  # Only LUT used.
pinlist: hetero_REGISTER_17_3558_out n1536 n1599 n1569 n1598 open 
subblock: n1598 0 1 2 3 4 open 

.clb n1599  # Only LUT used.
pinlist: hetero_REGISTER_17_3558_out n1534 n1557 open n1599 open 
subblock: n1599 0 1 2 open 4 open 

.clb n1600  # Only LUT used.
pinlist: hetero_REGISTER_17_3559_out n1536 n1601 open n1600 open 
subblock: n1600 0 1 2 open 4 open 

.clb n1601  # Only LUT used.
pinlist: hetero_REGISTER_17_3559_out n1534 n1569 n1581 n1601 open 
subblock: n1601 0 1 2 3 4 open 

.clb n1602  # Only LUT used.
pinlist: hetero_REGISTER_38_1223_out n1531 n1568 n1603 n1602 open 
subblock: n1602 0 1 2 3 4 open 

.clb n1603  # Only LUT used.
pinlist: hetero_REGISTER_38_1221_out hetero_REGISTER_38_1222_out n1533 n1556 \
n1603 open 
subblock: n1603 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1239_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1239_out n1605 \
hetero_REGISTER_38_1239_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1239_out 0 1 2 3 4 5 

.clb n1605  # Only LUT used.
pinlist: iir1_valid_0 n1529 n1606 n1621 n1605 open 
subblock: n1605 0 1 2 3 4 open 

.clb n1606  # Only LUT used.
pinlist: hetero_REGISTER_38_1225_out n1607 n1619 n1620 n1606 open 
subblock: n1606 0 1 2 3 4 open 

.clb n1607  # Only LUT used.
pinlist: hetero_REGISTER_17_3559_out n1542 n1608 open n1607 open 
subblock: n1607 0 1 2 open 4 open 

.clb n1608  # Only LUT used.
pinlist: hetero_REGISTER_17_3558_out n1539 n1609 n1618 n1608 open 
subblock: n1608 0 1 2 3 4 open 

.clb n1609  # Only LUT used.
pinlist: hetero_REGISTER_17_3557_out n1564 n1610 n1617 n1609 open 
subblock: n1609 0 1 2 3 4 open 

.clb n1610  # Only LUT used.
pinlist: n1611 n1612 n1616 open n1610 open 
subblock: n1610 0 1 2 open 4 open 

.clb n1611  # Only LUT used.
pinlist: hetero_REGISTER_17_3556_out n1566 open open n1611 open 
subblock: n1611 0 1 open open 4 open 

.clb n1612  # Only LUT used.
pinlist: hetero_REGISTER_17_3555_out n1575 n1613 n1615 n1612 open 
subblock: n1612 0 1 2 3 4 open 

.clb n1613  # Only LUT used.
pinlist: hetero_REGISTER_17_3554_out n1575 n1614 open n1613 open 
subblock: n1613 0 1 2 open 4 open 

.clb n1614  # Only LUT used.
pinlist: n1565 n1593 n1577 open n1614 open 
subblock: n1614 0 1 2 open 4 open 

.clb n1615  # Only LUT used.
pinlist: hetero_REGISTER_17_3555_out n1566 n1592 n1595 n1615 open 
subblock: n1615 0 1 2 3 4 open 

.clb n1616  # Only LUT used.
pinlist: hetero_REGISTER_17_3556_out n1564 n1591 n1596 n1616 open 
subblock: n1616 0 1 2 3 4 open 

.clb n1617  # Only LUT used.
pinlist: n1589 n1590 n1596 n1597 n1617 open 
subblock: n1617 0 1 2 3 4 open 

.clb n1618  # Only LUT used.
pinlist: hetero_REGISTER_17_3558_out n1542 n1588 n1598 n1618 open 
subblock: n1618 0 1 2 3 4 open 

.clb n1619  # Only LUT used.
pinlist: hetero_REGISTER_17_3559_out n1536 n1601 n1587 n1619 open 
subblock: n1619 0 1 2 3 4 open 

.clb n1620  # Only LUT used.
pinlist: hetero_REGISTER_38_1224_out n1586 n1587 n1600 n1620 open 
subblock: n1620 0 1 2 3 4 open 

.clb n1621  # Only LUT used.
pinlist: n1620 n1622 open open n1621 open 
subblock: n1621 0 1 open open 4 open 

.clb n1622  # Only LUT used.
pinlist: hetero_REGISTER_38_1224_out n1587 n1600 n1623 n1622 open 
subblock: n1622 0 1 2 3 4 open 

.clb n1623  # Only LUT used.
pinlist: hetero_REGISTER_38_1223_out n1568 n1603 open n1623 open 
subblock: n1623 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1240_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1240_out n1625 \
hetero_REGISTER_38_1240_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1240_out 0 1 2 3 4 5 

.clb n1625  # Only LUT used.
pinlist: n1529 n1626 n1627 n1638 n1625 open 
subblock: n1625 0 1 2 3 4 open 

.clb n1626  # Only LUT used.
pinlist: hetero_REGISTER_38_1225_out n1607 n1619 n1620 n1626 open 
subblock: n1626 0 1 2 3 4 open 

.clb n1627  # Only LUT used.
pinlist: hetero_REGISTER_38_1226_out n1628 open open n1627 open 
subblock: n1627 0 1 open open 4 open 

.clb n1628  # Only LUT used.
pinlist: hetero_REGISTER_17_3559_out n1539 n1629 n1637 n1628 open 
subblock: n1628 0 1 2 3 4 open 

.clb n1629  # Only LUT used.
pinlist: hetero_REGISTER_17_3558_out n1564 n1630 n1636 n1629 open 
subblock: n1629 0 1 2 3 4 open 

.clb n1630  # Only LUT used.
pinlist: n1631 n1632 n1634 n1635 n1630 open 
subblock: n1630 0 1 2 3 4 open 

.clb n1631  # Only LUT used.
pinlist: hetero_REGISTER_17_3557_out n1566 open open n1631 open 
subblock: n1631 0 1 open open 4 open 

.clb n1632  # Only LUT used.
pinlist: hetero_REGISTER_17_3556_out n1575 n1633 open n1632 open 
subblock: n1632 0 1 2 open 4 open 

.clb n1633  # Only LUT used.
pinlist: n1611 n1612 n1616 open n1633 open 
subblock: n1633 0 1 2 open 4 open 

.clb n1634  # Only LUT used.
pinlist: hetero_REGISTER_17_3555_out n1575 n1613 n1615 n1634 open 
subblock: n1634 0 1 2 3 4 open 

.clb n1635  # Only LUT used.
pinlist: hetero_REGISTER_17_3557_out n1564 n1610 n1617 n1635 open 
subblock: n1635 0 1 2 3 4 open 

.clb n1636  # Only LUT used.
pinlist: hetero_REGISTER_17_3558_out n1539 n1609 n1618 n1636 open 
subblock: n1636 0 1 2 3 4 open 

.clb n1637  # Only LUT used.
pinlist: hetero_REGISTER_17_3559_out n1542 n1608 n1619 n1637 open 
subblock: n1637 0 1 2 3 4 open 

.clb n1638  # Only LUT used.
pinlist: iir1_valid_0 n1626 n1627 n1639 n1638 open 
subblock: n1638 0 1 2 3 4 open 

.clb n1639  # Only LUT used.
pinlist: hetero_REGISTER_38_1225_out n1607 n1619 n1622 n1639 open 
subblock: n1639 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1241_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1241_out n1641 \
hetero_REGISTER_38_1241_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1241_out 0 1 2 3 4 5 

.clb n1641  # Only LUT used.
pinlist: iir1_valid_0 n1529 n1642 n1651 n1641 open 
subblock: n1641 0 1 2 3 4 open 

.clb n1642  # Only LUT used.
pinlist: hetero_REGISTER_38_1227_out n1643 n1644 n1650 n1642 open 
subblock: n1642 0 1 2 3 4 open 

.clb n1643  # Only LUT used.
pinlist: hetero_REGISTER_38_1226_out n1626 n1628 open n1643 open 
subblock: n1643 0 1 2 open 4 open 

.clb n1644  # Only LUT used.
pinlist: hetero_REGISTER_17_3559_out n1564 n1645 open n1644 open 
subblock: n1644 0 1 2 open 4 open 

.clb n1645  # Only LUT used.
pinlist: hetero_REGISTER_17_3558_out n1566 n1646 n1649 n1645 open 
subblock: n1645 0 1 2 3 4 open 

.clb n1646  # Only LUT used.
pinlist: hetero_REGISTER_17_3557_out n1575 n1647 n1648 n1646 open 
subblock: n1646 0 1 2 3 4 open 

.clb n1647  # Only LUT used.
pinlist: n1631 n1632 n1634 n1635 n1647 open 
subblock: n1647 0 1 2 3 4 open 

.clb n1648  # Only LUT used.
pinlist: hetero_REGISTER_17_3556_out n1575 n1633 n1634 n1648 open 
subblock: n1648 0 1 2 3 4 open 

.clb n1649  # Only LUT used.
pinlist: hetero_REGISTER_17_3558_out n1564 n1630 n1636 n1649 open 
subblock: n1649 0 1 2 3 4 open 

.clb n1650  # Only LUT used.
pinlist: hetero_REGISTER_17_3559_out n1539 n1629 n1637 n1650 open 
subblock: n1650 0 1 2 3 4 open 

.clb n1651  # Only LUT used.
pinlist: hetero_REGISTER_38_1226_out n1626 n1628 n1639 n1651 open 
subblock: n1651 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1242_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1242_out n1653 \
hetero_REGISTER_38_1242_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1242_out 0 1 2 3 4 5 

.clb n1653  # Only LUT used.
pinlist: n1529 n1654 n1660 n1661 n1653 open 
subblock: n1653 0 1 2 3 4 open 

.clb n1654  # Only LUT used.
pinlist: hetero_REGISTER_38_1228_out n1655 open open n1654 open 
subblock: n1654 0 1 open open 4 open 

.clb n1655  # Only LUT used.
pinlist: hetero_REGISTER_17_3559_out n1566 n1656 n1659 n1655 open 
subblock: n1655 0 1 2 3 4 open 

.clb n1656  # Only LUT used.
pinlist: hetero_REGISTER_17_3558_out n1575 n1657 n1658 n1656 open 
subblock: n1656 0 1 2 3 4 open 

.clb n1657  # Only LUT used.
pinlist: hetero_REGISTER_17_3558_out n1566 n1646 n1649 n1657 open 
subblock: n1657 0 1 2 3 4 open 

.clb n1658  # Only LUT used.
pinlist: hetero_REGISTER_17_3557_out n1575 n1647 n1648 n1658 open 
subblock: n1658 0 1 2 3 4 open 

.clb n1659  # Only LUT used.
pinlist: hetero_REGISTER_17_3559_out n1564 n1645 n1650 n1659 open 
subblock: n1659 0 1 2 3 4 open 

.clb n1660  # Only LUT used.
pinlist: hetero_REGISTER_38_1227_out n1643 n1644 n1650 n1660 open 
subblock: n1660 0 1 2 3 4 open 

.clb n1661  # Only LUT used.
pinlist: iir1_valid_0 n1654 n1660 n1662 n1661 open 
subblock: n1661 0 1 2 3 4 open 

.clb n1662  # Only LUT used.
pinlist: hetero_REGISTER_38_1227_out n1644 n1650 n1663 n1662 open 
subblock: n1662 0 1 2 3 4 open 

.clb n1663  # Only LUT used.
pinlist: hetero_REGISTER_38_1226_out n1628 n1639 open n1663 open 
subblock: n1663 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1243_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1243_out n1665 \
hetero_REGISTER_38_1243_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1243_out 0 1 2 3 4 5 

.clb n1665  # Only LUT used.
pinlist: iir1_valid_0 n1529 n1666 n1671 n1665 open 
subblock: n1665 0 1 2 3 4 open 

.clb n1666  # Only LUT used.
pinlist: hetero_REGISTER_38_1229_out n1667 n1669 n1670 n1666 open 
subblock: n1666 0 1 2 3 4 open 

.clb n1667  # Only LUT used.
pinlist: hetero_REGISTER_17_3559_out n1575 n1668 open n1667 open 
subblock: n1667 0 1 2 open 4 open 

.clb n1668  # Only LUT used.
pinlist: hetero_REGISTER_17_3559_out n1566 n1656 n1659 n1668 open 
subblock: n1668 0 1 2 3 4 open 

.clb n1669  # Only LUT used.
pinlist: hetero_REGISTER_17_3558_out n1575 n1657 n1658 n1669 open 
subblock: n1669 0 1 2 3 4 open 

.clb n1670  # Only LUT used.
pinlist: hetero_REGISTER_38_1228_out n1655 n1660 open n1670 open 
subblock: n1670 0 1 2 open 4 open 

.clb n1671  # Only LUT used.
pinlist: hetero_REGISTER_38_1228_out n1655 n1660 n1662 n1671 open 
subblock: n1671 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1244_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1244_out n1673 \
hetero_REGISTER_38_1244_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1244_out 0 1 2 3 4 5 

.clb n1673  # Only LUT used.
pinlist: n1529 n1674 n1676 n1677 n1673 open 
subblock: n1673 0 1 2 3 4 open 

.clb n1674  # Only LUT used.
pinlist: hetero_REGISTER_38_1230_out n1675 open open n1674 open 
subblock: n1674 0 1 open open 4 open 

.clb n1675  # Only LUT used.
pinlist: hetero_REGISTER_17_3559_out n1575 n1668 n1669 n1675 open 
subblock: n1675 0 1 2 3 4 open 

.clb n1676  # Only LUT used.
pinlist: hetero_REGISTER_38_1229_out n1667 n1669 n1670 n1676 open 
subblock: n1676 0 1 2 3 4 open 

.clb n1677  # Only LUT used.
pinlist: hetero_REGISTER_38_1229_out n1667 n1669 n1678 n1677 open 
subblock: n1677 0 1 2 3 4 open 

.clb n1678  # Only LUT used.
pinlist: hetero_REGISTER_38_1228_out n1655 n1662 open n1678 open 
subblock: n1678 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1245_out  # Both LUT and LATCH used.
pinlist: n1680 n1683 n1684 open hetero_REGISTER_38_1245_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1245_out 0 1 2 open 4 5 

.clb n1680  # Only LUT used.
pinlist: hetero_REGISTER_38_1231_out n1681 n1682 open n1680 open 
subblock: n1680 0 1 2 open 4 open 

.clb n1681  # Only LUT used.
pinlist: hetero_REGISTER_38_1230_out n1675 n1676 open n1681 open 
subblock: n1681 0 1 2 open 4 open 

.clb n1682  # Only LUT used.
pinlist: hetero_REGISTER_38_1230_out n1675 n1677 open n1682 open 
subblock: n1682 0 1 2 open 4 open 

.clb n1683  # Only LUT used.
pinlist: iir1_valid_0 hetero_REGISTER_38_1231_out n1529 n1681 n1683 open 
subblock: n1683 0 1 2 3 4 open 

.clb n1684  # Only LUT used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1245_out open n1684 \
open 
subblock: n1684 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1246_out  # Both LUT and LATCH used.
pinlist: n1686 n1688 n1690 open hetero_REGISTER_38_1246_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1246_out 0 1 2 open 4 5 

.clb n1686  # Only LUT used.
pinlist: hetero_REGISTER_38_1232_out n1529 n1687 open n1686 open 
subblock: n1686 0 1 2 open 4 open 

.clb n1687  # Only LUT used.
pinlist: hetero_REGISTER_38_1230_out hetero_REGISTER_38_1231_out n1675 n1676 \
n1687 open 
subblock: n1687 0 1 2 3 4 open 

.clb n1688  # Only LUT used.
pinlist: iir1_valid_0 hetero_REGISTER_38_1232_out n1687 n1689 n1688 open 
subblock: n1688 0 1 2 3 4 open 

.clb n1689  # Only LUT used.
pinlist: hetero_REGISTER_38_1230_out hetero_REGISTER_38_1231_out n1675 n1677 \
n1689 open 
subblock: n1689 0 1 2 3 4 open 

.clb n1690  # Only LUT used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1246_out open n1690 \
open 
subblock: n1690 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1247_out  # Both LUT and LATCH used.
pinlist: n1692 n1693 n1694 n1695 hetero_REGISTER_38_1247_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1247_out 0 1 2 3 4 5 

.clb n1692  # Only LUT used.
pinlist: hetero_REGISTER_38_1232_out hetero_REGISTER_38_1233_out n1529 n1687 \
n1692 open 
subblock: n1692 0 1 2 3 4 open 

.clb n1693  # Only LUT used.
pinlist: hetero_REGISTER_38_1232_out hetero_REGISTER_38_1233_out n1689 open \
n1693 open 
subblock: n1693 0 1 2 open 4 open 

.clb n1694  # Only LUT used.
pinlist: iir1_valid_0 hetero_REGISTER_38_1232_out hetero_REGISTER_38_1233_out \
n1687 n1694 open 
subblock: n1694 0 1 2 3 4 open 

.clb n1695  # Only LUT used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1247_out open n1695 \
open 
subblock: n1695 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1248_out  # Both LUT and LATCH used.
pinlist: n1697 n1699 n1702 open hetero_REGISTER_38_1248_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1248_out 0 1 2 open 4 5 

.clb n1697  # Only LUT used.
pinlist: hetero_REGISTER_38_1232_out hetero_REGISTER_38_1233_out n1687 n1698 \
n1697 open 
subblock: n1697 0 1 2 3 4 open 

.clb n1698  # Only LUT used.
pinlist: hetero_REGISTER_38_1233_out hetero_REGISTER_38_1234_out \
hetero_REGISTER_61_2864_out hetero_REGISTER_17_3560_out n1698 open 
subblock: n1698 0 1 2 3 4 open 

.clb n1699  # Only LUT used.
pinlist: hetero_REGISTER_38_1232_out n1689 n1700 n1701 n1699 open 
subblock: n1699 0 1 2 3 4 open 

.clb n1700  # Only LUT used.
pinlist: hetero_REGISTER_38_1233_out hetero_REGISTER_38_1234_out open open \
n1700 open 
subblock: n1700 0 1 open open 4 open 

.clb n1701  # Only LUT used.
pinlist: iir1_valid_0 hetero_REGISTER_38_1234_out hetero_REGISTER_61_2864_out \
hetero_REGISTER_17_3560_out n1701 open 
subblock: n1701 0 1 2 3 4 open 

.clb n1702  # Only LUT used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1248_out open n1702 \
open 
subblock: n1702 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1224_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1224_out n1704 \
hetero_REGISTER_38_1224_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1224_out 0 1 2 3 4 5 

.clb n1704  # Only LUT used.
pinlist: iir1_valid_0 n1473 n1705 n1722 n1704 open 
subblock: n1704 0 1 2 3 4 open 

.clb n1705  # Only LUT used.
pinlist: hetero_REGISTER_38_1210_out n1706 n1707 n1720 n1705 open 
subblock: n1705 0 1 2 3 4 open 

.clb n1706  # Only LUT used.
pinlist: hetero_REGISTER_38_1209_out n1475 n1512 open n1706 open 
subblock: n1706 0 1 2 open 4 open 

.clb n1707  # Only LUT used.
pinlist: hetero_REGISTER_17_3542_out n1486 n1708 n1718 n1707 open 
subblock: n1707 0 1 2 3 4 open 

.clb n1708  # Only LUT used.
pinlist: n1709 n1710 n1716 n1717 n1708 open 
subblock: n1708 0 1 2 3 4 open 

.clb n1709  # Only LUT used.
pinlist: hetero_REGISTER_61_2844_out hetero_REGISTER_61_2848_out \
hetero_REGISTER_17_3541_out n1484 n1709 open 
subblock: n1709 0 1 2 3 4 open 

.clb n1710  # Only LUT used.
pinlist: hetero_REGISTER_17_3540_out n1508 n1711 open n1710 open 
subblock: n1710 0 1 2 open 4 open 

.clb n1711  # Only LUT used.
pinlist: hetero_REGISTER_17_3539_out n1510 n1712 n1715 n1711 open 
subblock: n1711 0 1 2 3 4 open 

.clb n1712  # Only LUT used.
pinlist: n1509 n1713 n1714 n1521 n1712 open 
subblock: n1712 0 1 2 3 4 open 

.clb n1713  # Only LUT used.
pinlist: hetero_REGISTER_17_3537_out hetero_REGISTER_17_3538_out n1510 n1519 \
n1713 open 
subblock: n1713 0 1 2 3 4 open 

.clb n1714  # Only LUT used.
pinlist: hetero_REGISTER_61_2847_out hetero_REGISTER_61_2848_out \
hetero_REGISTER_17_3538_out n1520 n1714 open 
subblock: n1714 0 1 2 3 4 open 

.clb n1715  # Only LUT used.
pinlist: hetero_REGISTER_17_3539_out n1508 n1517 n1522 n1715 open 
subblock: n1715 0 1 2 3 4 open 

.clb n1716  # Only LUT used.
pinlist: hetero_REGISTER_17_3540_out n1483 n1516 n1523 n1716 open 
subblock: n1716 0 1 2 3 4 open 

.clb n1717  # Only LUT used.
pinlist: n1514 n1515 n1523 n1524 n1717 open 
subblock: n1717 0 1 2 3 4 open 

.clb n1718  # Only LUT used.
pinlist: hetero_REGISTER_17_3542_out n1480 n1719 n1513 n1718 open 
subblock: n1718 0 1 2 3 4 open 

.clb n1719  # Only LUT used.
pinlist: hetero_REGISTER_17_3542_out n1478 n1501 open n1719 open 
subblock: n1719 0 1 2 open 4 open 

.clb n1720  # Only LUT used.
pinlist: hetero_REGISTER_17_3543_out n1480 n1721 open n1720 open 
subblock: n1720 0 1 2 open 4 open 

.clb n1721  # Only LUT used.
pinlist: hetero_REGISTER_17_3543_out n1478 n1513 n1525 n1721 open 
subblock: n1721 0 1 2 3 4 open 

.clb n1722  # Only LUT used.
pinlist: hetero_REGISTER_38_1209_out n1475 n1512 n1723 n1722 open 
subblock: n1722 0 1 2 3 4 open 

.clb n1723  # Only LUT used.
pinlist: hetero_REGISTER_38_1207_out hetero_REGISTER_38_1208_out n1477 n1500 \
n1723 open 
subblock: n1723 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1225_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1225_out n1725 \
hetero_REGISTER_38_1225_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1225_out 0 1 2 3 4 5 

.clb n1725  # Only LUT used.
pinlist: iir1_valid_0 n1473 n1726 n1741 n1725 open 
subblock: n1725 0 1 2 3 4 open 

.clb n1726  # Only LUT used.
pinlist: hetero_REGISTER_38_1211_out n1727 n1739 n1740 n1726 open 
subblock: n1726 0 1 2 3 4 open 

.clb n1727  # Only LUT used.
pinlist: hetero_REGISTER_17_3543_out n1486 n1728 open n1727 open 
subblock: n1727 0 1 2 open 4 open 

.clb n1728  # Only LUT used.
pinlist: hetero_REGISTER_17_3542_out n1483 n1729 n1738 n1728 open 
subblock: n1728 0 1 2 3 4 open 

.clb n1729  # Only LUT used.
pinlist: hetero_REGISTER_17_3541_out n1508 n1730 n1737 n1729 open 
subblock: n1729 0 1 2 3 4 open 

.clb n1730  # Only LUT used.
pinlist: n1731 n1732 n1736 open n1730 open 
subblock: n1730 0 1 2 open 4 open 

.clb n1731  # Only LUT used.
pinlist: hetero_REGISTER_17_3540_out n1510 open open n1731 open 
subblock: n1731 0 1 open open 4 open 

.clb n1732  # Only LUT used.
pinlist: hetero_REGISTER_17_3539_out n1519 n1733 n1735 n1732 open 
subblock: n1732 0 1 2 3 4 open 

.clb n1733  # Only LUT used.
pinlist: hetero_REGISTER_17_3538_out n1519 n1734 open n1733 open 
subblock: n1733 0 1 2 open 4 open 

.clb n1734  # Only LUT used.
pinlist: n1509 n1713 n1521 open n1734 open 
subblock: n1734 0 1 2 open 4 open 

.clb n1735  # Only LUT used.
pinlist: hetero_REGISTER_17_3539_out n1510 n1712 n1715 n1735 open 
subblock: n1735 0 1 2 3 4 open 

.clb n1736  # Only LUT used.
pinlist: hetero_REGISTER_17_3540_out n1508 n1711 n1716 n1736 open 
subblock: n1736 0 1 2 3 4 open 

.clb n1737  # Only LUT used.
pinlist: n1709 n1710 n1716 n1717 n1737 open 
subblock: n1737 0 1 2 3 4 open 

.clb n1738  # Only LUT used.
pinlist: hetero_REGISTER_17_3542_out n1486 n1708 n1718 n1738 open 
subblock: n1738 0 1 2 3 4 open 

.clb n1739  # Only LUT used.
pinlist: hetero_REGISTER_17_3543_out n1480 n1721 n1707 n1739 open 
subblock: n1739 0 1 2 3 4 open 

.clb n1740  # Only LUT used.
pinlist: hetero_REGISTER_38_1210_out n1706 n1707 n1720 n1740 open 
subblock: n1740 0 1 2 3 4 open 

.clb n1741  # Only LUT used.
pinlist: n1740 n1742 open open n1741 open 
subblock: n1741 0 1 open open 4 open 

.clb n1742  # Only LUT used.
pinlist: hetero_REGISTER_38_1210_out n1707 n1720 n1743 n1742 open 
subblock: n1742 0 1 2 3 4 open 

.clb n1743  # Only LUT used.
pinlist: hetero_REGISTER_38_1209_out n1512 n1723 open n1743 open 
subblock: n1743 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1226_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1226_out n1745 \
hetero_REGISTER_38_1226_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1226_out 0 1 2 3 4 5 

.clb n1745  # Only LUT used.
pinlist: n1473 n1746 n1747 n1758 n1745 open 
subblock: n1745 0 1 2 3 4 open 

.clb n1746  # Only LUT used.
pinlist: hetero_REGISTER_38_1211_out n1727 n1739 n1740 n1746 open 
subblock: n1746 0 1 2 3 4 open 

.clb n1747  # Only LUT used.
pinlist: hetero_REGISTER_38_1212_out n1748 open open n1747 open 
subblock: n1747 0 1 open open 4 open 

.clb n1748  # Only LUT used.
pinlist: hetero_REGISTER_17_3543_out n1483 n1749 n1757 n1748 open 
subblock: n1748 0 1 2 3 4 open 

.clb n1749  # Only LUT used.
pinlist: hetero_REGISTER_17_3542_out n1508 n1750 n1756 n1749 open 
subblock: n1749 0 1 2 3 4 open 

.clb n1750  # Only LUT used.
pinlist: n1751 n1752 n1754 n1755 n1750 open 
subblock: n1750 0 1 2 3 4 open 

.clb n1751  # Only LUT used.
pinlist: hetero_REGISTER_17_3541_out n1510 open open n1751 open 
subblock: n1751 0 1 open open 4 open 

.clb n1752  # Only LUT used.
pinlist: hetero_REGISTER_17_3540_out n1519 n1753 open n1752 open 
subblock: n1752 0 1 2 open 4 open 

.clb n1753  # Only LUT used.
pinlist: n1731 n1732 n1736 open n1753 open 
subblock: n1753 0 1 2 open 4 open 

.clb n1754  # Only LUT used.
pinlist: hetero_REGISTER_17_3539_out n1519 n1733 n1735 n1754 open 
subblock: n1754 0 1 2 3 4 open 

.clb n1755  # Only LUT used.
pinlist: hetero_REGISTER_17_3541_out n1508 n1730 n1737 n1755 open 
subblock: n1755 0 1 2 3 4 open 

.clb n1756  # Only LUT used.
pinlist: hetero_REGISTER_17_3542_out n1483 n1729 n1738 n1756 open 
subblock: n1756 0 1 2 3 4 open 

.clb n1757  # Only LUT used.
pinlist: hetero_REGISTER_17_3543_out n1486 n1728 n1739 n1757 open 
subblock: n1757 0 1 2 3 4 open 

.clb n1758  # Only LUT used.
pinlist: iir1_valid_0 n1746 n1747 n1759 n1758 open 
subblock: n1758 0 1 2 3 4 open 

.clb n1759  # Only LUT used.
pinlist: hetero_REGISTER_38_1211_out n1727 n1739 n1742 n1759 open 
subblock: n1759 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1227_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1227_out n1761 \
hetero_REGISTER_38_1227_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1227_out 0 1 2 3 4 5 

.clb n1761  # Only LUT used.
pinlist: iir1_valid_0 n1473 n1762 n1771 n1761 open 
subblock: n1761 0 1 2 3 4 open 

.clb n1762  # Only LUT used.
pinlist: hetero_REGISTER_38_1213_out n1763 n1764 n1770 n1762 open 
subblock: n1762 0 1 2 3 4 open 

.clb n1763  # Only LUT used.
pinlist: hetero_REGISTER_38_1212_out n1746 n1748 open n1763 open 
subblock: n1763 0 1 2 open 4 open 

.clb n1764  # Only LUT used.
pinlist: hetero_REGISTER_17_3543_out n1508 n1765 open n1764 open 
subblock: n1764 0 1 2 open 4 open 

.clb n1765  # Only LUT used.
pinlist: hetero_REGISTER_17_3542_out n1510 n1766 n1769 n1765 open 
subblock: n1765 0 1 2 3 4 open 

.clb n1766  # Only LUT used.
pinlist: hetero_REGISTER_17_3541_out n1519 n1767 n1768 n1766 open 
subblock: n1766 0 1 2 3 4 open 

.clb n1767  # Only LUT used.
pinlist: n1751 n1752 n1754 n1755 n1767 open 
subblock: n1767 0 1 2 3 4 open 

.clb n1768  # Only LUT used.
pinlist: hetero_REGISTER_17_3540_out n1519 n1753 n1754 n1768 open 
subblock: n1768 0 1 2 3 4 open 

.clb n1769  # Only LUT used.
pinlist: hetero_REGISTER_17_3542_out n1508 n1750 n1756 n1769 open 
subblock: n1769 0 1 2 3 4 open 

.clb n1770  # Only LUT used.
pinlist: hetero_REGISTER_17_3543_out n1483 n1749 n1757 n1770 open 
subblock: n1770 0 1 2 3 4 open 

.clb n1771  # Only LUT used.
pinlist: hetero_REGISTER_38_1212_out n1746 n1748 n1759 n1771 open 
subblock: n1771 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1228_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1228_out n1773 \
hetero_REGISTER_38_1228_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1228_out 0 1 2 3 4 5 

.clb n1773  # Only LUT used.
pinlist: n1473 n1774 n1780 n1781 n1773 open 
subblock: n1773 0 1 2 3 4 open 

.clb n1774  # Only LUT used.
pinlist: hetero_REGISTER_38_1214_out n1775 open open n1774 open 
subblock: n1774 0 1 open open 4 open 

.clb n1775  # Only LUT used.
pinlist: hetero_REGISTER_17_3543_out n1510 n1776 n1779 n1775 open 
subblock: n1775 0 1 2 3 4 open 

.clb n1776  # Only LUT used.
pinlist: hetero_REGISTER_17_3542_out n1519 n1777 n1778 n1776 open 
subblock: n1776 0 1 2 3 4 open 

.clb n1777  # Only LUT used.
pinlist: hetero_REGISTER_17_3542_out n1510 n1766 n1769 n1777 open 
subblock: n1777 0 1 2 3 4 open 

.clb n1778  # Only LUT used.
pinlist: hetero_REGISTER_17_3541_out n1519 n1767 n1768 n1778 open 
subblock: n1778 0 1 2 3 4 open 

.clb n1779  # Only LUT used.
pinlist: hetero_REGISTER_17_3543_out n1508 n1765 n1770 n1779 open 
subblock: n1779 0 1 2 3 4 open 

.clb n1780  # Only LUT used.
pinlist: hetero_REGISTER_38_1213_out n1763 n1764 n1770 n1780 open 
subblock: n1780 0 1 2 3 4 open 

.clb n1781  # Only LUT used.
pinlist: iir1_valid_0 n1774 n1780 n1782 n1781 open 
subblock: n1781 0 1 2 3 4 open 

.clb n1782  # Only LUT used.
pinlist: hetero_REGISTER_38_1213_out n1764 n1770 n1783 n1782 open 
subblock: n1782 0 1 2 3 4 open 

.clb n1783  # Only LUT used.
pinlist: hetero_REGISTER_38_1212_out n1748 n1759 open n1783 open 
subblock: n1783 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1229_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1229_out n1785 \
hetero_REGISTER_38_1229_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1229_out 0 1 2 3 4 5 

.clb n1785  # Only LUT used.
pinlist: iir1_valid_0 n1473 n1786 n1791 n1785 open 
subblock: n1785 0 1 2 3 4 open 

.clb n1786  # Only LUT used.
pinlist: hetero_REGISTER_38_1215_out n1787 n1789 n1790 n1786 open 
subblock: n1786 0 1 2 3 4 open 

.clb n1787  # Only LUT used.
pinlist: hetero_REGISTER_17_3543_out n1519 n1788 open n1787 open 
subblock: n1787 0 1 2 open 4 open 

.clb n1788  # Only LUT used.
pinlist: hetero_REGISTER_17_3543_out n1510 n1776 n1779 n1788 open 
subblock: n1788 0 1 2 3 4 open 

.clb n1789  # Only LUT used.
pinlist: hetero_REGISTER_17_3542_out n1519 n1777 n1778 n1789 open 
subblock: n1789 0 1 2 3 4 open 

.clb n1790  # Only LUT used.
pinlist: hetero_REGISTER_38_1214_out n1775 n1780 open n1790 open 
subblock: n1790 0 1 2 open 4 open 

.clb n1791  # Only LUT used.
pinlist: hetero_REGISTER_38_1214_out n1775 n1780 n1782 n1791 open 
subblock: n1791 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1230_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1230_out n1793 \
hetero_REGISTER_38_1230_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1230_out 0 1 2 3 4 5 

.clb n1793  # Only LUT used.
pinlist: n1473 n1794 n1796 n1797 n1793 open 
subblock: n1793 0 1 2 3 4 open 

.clb n1794  # Only LUT used.
pinlist: hetero_REGISTER_38_1216_out n1795 open open n1794 open 
subblock: n1794 0 1 open open 4 open 

.clb n1795  # Only LUT used.
pinlist: hetero_REGISTER_17_3543_out n1519 n1788 n1789 n1795 open 
subblock: n1795 0 1 2 3 4 open 

.clb n1796  # Only LUT used.
pinlist: hetero_REGISTER_38_1215_out n1787 n1789 n1790 n1796 open 
subblock: n1796 0 1 2 3 4 open 

.clb n1797  # Only LUT used.
pinlist: hetero_REGISTER_38_1215_out n1787 n1789 n1798 n1797 open 
subblock: n1797 0 1 2 3 4 open 

.clb n1798  # Only LUT used.
pinlist: hetero_REGISTER_38_1214_out n1775 n1782 open n1798 open 
subblock: n1798 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1231_out  # Both LUT and LATCH used.
pinlist: n1800 n1803 n1804 open hetero_REGISTER_38_1231_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1231_out 0 1 2 open 4 5 

.clb n1800  # Only LUT used.
pinlist: hetero_REGISTER_38_1217_out n1801 n1802 open n1800 open 
subblock: n1800 0 1 2 open 4 open 

.clb n1801  # Only LUT used.
pinlist: hetero_REGISTER_38_1216_out n1795 n1796 open n1801 open 
subblock: n1801 0 1 2 open 4 open 

.clb n1802  # Only LUT used.
pinlist: hetero_REGISTER_38_1216_out n1795 n1797 open n1802 open 
subblock: n1802 0 1 2 open 4 open 

.clb n1803  # Only LUT used.
pinlist: iir1_valid_0 hetero_REGISTER_38_1217_out n1473 n1801 n1803 open 
subblock: n1803 0 1 2 3 4 open 

.clb n1804  # Only LUT used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1231_out open n1804 \
open 
subblock: n1804 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1232_out  # Both LUT and LATCH used.
pinlist: n1806 n1808 n1810 open hetero_REGISTER_38_1232_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1232_out 0 1 2 open 4 5 

.clb n1806  # Only LUT used.
pinlist: hetero_REGISTER_38_1218_out n1473 n1807 open n1806 open 
subblock: n1806 0 1 2 open 4 open 

.clb n1807  # Only LUT used.
pinlist: hetero_REGISTER_38_1216_out hetero_REGISTER_38_1217_out n1795 n1796 \
n1807 open 
subblock: n1807 0 1 2 3 4 open 

.clb n1808  # Only LUT used.
pinlist: iir1_valid_0 hetero_REGISTER_38_1218_out n1807 n1809 n1808 open 
subblock: n1808 0 1 2 3 4 open 

.clb n1809  # Only LUT used.
pinlist: hetero_REGISTER_38_1216_out hetero_REGISTER_38_1217_out n1795 n1797 \
n1809 open 
subblock: n1809 0 1 2 3 4 open 

.clb n1810  # Only LUT used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1232_out open n1810 \
open 
subblock: n1810 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1233_out  # Both LUT and LATCH used.
pinlist: n1812 n1813 n1814 n1815 hetero_REGISTER_38_1233_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1233_out 0 1 2 3 4 5 

.clb n1812  # Only LUT used.
pinlist: hetero_REGISTER_38_1218_out hetero_REGISTER_38_1219_out n1473 n1807 \
n1812 open 
subblock: n1812 0 1 2 3 4 open 

.clb n1813  # Only LUT used.
pinlist: hetero_REGISTER_38_1218_out hetero_REGISTER_38_1219_out n1809 open \
n1813 open 
subblock: n1813 0 1 2 open 4 open 

.clb n1814  # Only LUT used.
pinlist: iir1_valid_0 hetero_REGISTER_38_1218_out hetero_REGISTER_38_1219_out \
n1807 n1814 open 
subblock: n1814 0 1 2 3 4 open 

.clb n1815  # Only LUT used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1233_out open n1815 \
open 
subblock: n1815 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1234_out  # Both LUT and LATCH used.
pinlist: n1817 n1819 n1822 open hetero_REGISTER_38_1234_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1234_out 0 1 2 open 4 5 

.clb n1817  # Only LUT used.
pinlist: hetero_REGISTER_38_1218_out hetero_REGISTER_38_1219_out n1807 n1818 \
n1817 open 
subblock: n1817 0 1 2 3 4 open 

.clb n1818  # Only LUT used.
pinlist: hetero_REGISTER_38_1219_out hetero_REGISTER_38_1220_out \
hetero_REGISTER_61_2848_out hetero_REGISTER_17_3544_out n1818 open 
subblock: n1818 0 1 2 3 4 open 

.clb n1819  # Only LUT used.
pinlist: hetero_REGISTER_38_1218_out n1809 n1820 n1821 n1819 open 
subblock: n1819 0 1 2 3 4 open 

.clb n1820  # Only LUT used.
pinlist: hetero_REGISTER_38_1219_out hetero_REGISTER_38_1220_out open open \
n1820 open 
subblock: n1820 0 1 open open 4 open 

.clb n1821  # Only LUT used.
pinlist: iir1_valid_0 hetero_REGISTER_38_1220_out hetero_REGISTER_61_2848_out \
hetero_REGISTER_17_3544_out n1821 open 
subblock: n1821 0 1 2 3 4 open 

.clb n1822  # Only LUT used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1234_out open n1822 \
open 
subblock: n1822 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1210_out  # Both LUT and LATCH used.
pinlist: n1470 n1824 n1841 n1842 hetero_REGISTER_38_1210_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1210_out 0 1 2 3 4 5 

.clb n1824  # Only LUT used.
pinlist: n1825 n1826 n1839 open n1824 open 
subblock: n1824 0 1 2 open 4 open 

.clb n1825  # Only LUT used.
pinlist: n1420 n1456 open open n1825 open 
subblock: n1825 0 1 open open 4 open 

.clb n1826  # Only LUT used.
pinlist: hetero_REGISTER_17_3526_out n1431 n1827 n1837 n1826 open 
subblock: n1826 0 1 2 3 4 open 

.clb n1827  # Only LUT used.
pinlist: n1828 n1829 n1835 n1836 n1827 open 
subblock: n1827 0 1 2 3 4 open 

.clb n1828  # Only LUT used.
pinlist: hetero_REGISTER_61_2828_out hetero_REGISTER_61_2832_out \
hetero_REGISTER_17_3525_out n1429 n1828 open 
subblock: n1828 0 1 2 3 4 open 

.clb n1829  # Only LUT used.
pinlist: hetero_REGISTER_17_3524_out n1451 n1830 open n1829 open 
subblock: n1829 0 1 2 open 4 open 

.clb n1830  # Only LUT used.
pinlist: hetero_REGISTER_17_3523_out n1453 n1831 n1834 n1830 open 
subblock: n1830 0 1 2 3 4 open 

.clb n1831  # Only LUT used.
pinlist: n1452 n1832 n1833 n1465 n1831 open 
subblock: n1831 0 1 2 3 4 open 

.clb n1832  # Only LUT used.
pinlist: hetero_REGISTER_17_3521_out hetero_REGISTER_17_3522_out n1453 n1463 \
n1832 open 
subblock: n1832 0 1 2 3 4 open 

.clb n1833  # Only LUT used.
pinlist: hetero_REGISTER_61_2831_out hetero_REGISTER_61_2832_out \
hetero_REGISTER_17_3522_out n1464 n1833 open 
subblock: n1833 0 1 2 3 4 open 

.clb n1834  # Only LUT used.
pinlist: hetero_REGISTER_17_3523_out n1451 n1461 n1466 n1834 open 
subblock: n1834 0 1 2 3 4 open 

.clb n1835  # Only LUT used.
pinlist: hetero_REGISTER_17_3524_out n1442 n1460 n1467 n1835 open 
subblock: n1835 0 1 2 3 4 open 

.clb n1836  # Only LUT used.
pinlist: n1458 n1459 n1467 n1468 n1836 open 
subblock: n1836 0 1 2 3 4 open 

.clb n1837  # Only LUT used.
pinlist: hetero_REGISTER_17_3526_out n1423 n1838 n1457 n1837 open 
subblock: n1837 0 1 2 3 4 open 

.clb n1838  # Only LUT used.
pinlist: hetero_REGISTER_17_3526_out n1421 n1422 open n1838 open 
subblock: n1838 0 1 2 open 4 open 

.clb n1839  # Only LUT used.
pinlist: hetero_REGISTER_17_3527_out n1423 n1840 open n1839 open 
subblock: n1839 0 1 2 open 4 open 

.clb n1840  # Only LUT used.
pinlist: hetero_REGISTER_17_3527_out n1421 n1457 n1469 n1840 open 
subblock: n1840 0 1 2 3 4 open 

.clb n1841  # Only LUT used.
pinlist: iir1_valid_0 n1825 n1826 n1839 n1841 open 
subblock: n1841 0 1 2 3 4 open 

.clb n1842  # Only LUT used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1210_out open n1842 \
open 
subblock: n1842 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1211_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1211_out n1844 \
hetero_REGISTER_38_1211_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1211_out 0 1 2 3 4 5 

.clb n1844  # Only LUT used.
pinlist: iir1_valid_0 n1470 n1824 n1845 n1844 open 
subblock: n1844 0 1 2 3 4 open 

.clb n1845  # Only LUT used.
pinlist: hetero_REGISTER_17_3527_out n1431 n1846 n1857 n1845 open 
subblock: n1845 0 1 2 3 4 open 

.clb n1846  # Only LUT used.
pinlist: hetero_REGISTER_17_3526_out n1442 n1847 n1856 n1846 open 
subblock: n1846 0 1 2 3 4 open 

.clb n1847  # Only LUT used.
pinlist: hetero_REGISTER_17_3525_out n1451 n1848 n1855 n1847 open 
subblock: n1847 0 1 2 3 4 open 

.clb n1848  # Only LUT used.
pinlist: n1849 n1850 n1854 open n1848 open 
subblock: n1848 0 1 2 open 4 open 

.clb n1849  # Only LUT used.
pinlist: hetero_REGISTER_17_3524_out n1453 open open n1849 open 
subblock: n1849 0 1 open open 4 open 

.clb n1850  # Only LUT used.
pinlist: hetero_REGISTER_17_3523_out n1463 n1851 n1853 n1850 open 
subblock: n1850 0 1 2 3 4 open 

.clb n1851  # Only LUT used.
pinlist: hetero_REGISTER_17_3522_out n1463 n1852 open n1851 open 
subblock: n1851 0 1 2 open 4 open 

.clb n1852  # Only LUT used.
pinlist: n1452 n1832 n1465 open n1852 open 
subblock: n1852 0 1 2 open 4 open 

.clb n1853  # Only LUT used.
pinlist: hetero_REGISTER_17_3523_out n1453 n1831 n1834 n1853 open 
subblock: n1853 0 1 2 3 4 open 

.clb n1854  # Only LUT used.
pinlist: hetero_REGISTER_17_3524_out n1451 n1830 n1835 n1854 open 
subblock: n1854 0 1 2 3 4 open 

.clb n1855  # Only LUT used.
pinlist: n1828 n1829 n1835 n1836 n1855 open 
subblock: n1855 0 1 2 3 4 open 

.clb n1856  # Only LUT used.
pinlist: hetero_REGISTER_17_3526_out n1431 n1827 n1837 n1856 open 
subblock: n1856 0 1 2 3 4 open 

.clb n1857  # Only LUT used.
pinlist: hetero_REGISTER_17_3527_out n1423 n1840 n1826 n1857 open 
subblock: n1857 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1212_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1212_out n1859 \
hetero_REGISTER_38_1212_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1212_out 0 1 2 3 4 5 

.clb n1859  # Only LUT used.
pinlist: iir1_valid_0 n1470 n1860 n1861 n1859 open 
subblock: n1859 0 1 2 3 4 open 

.clb n1860  # Only LUT used.
pinlist: n1824 n1845 open open n1860 open 
subblock: n1860 0 1 open open 4 open 

.clb n1861  # Only LUT used.
pinlist: hetero_REGISTER_17_3527_out n1442 n1862 n1870 n1861 open 
subblock: n1861 0 1 2 3 4 open 

.clb n1862  # Only LUT used.
pinlist: hetero_REGISTER_17_3526_out n1451 n1863 n1869 n1862 open 
subblock: n1862 0 1 2 3 4 open 

.clb n1863  # Only LUT used.
pinlist: n1864 n1865 n1867 n1868 n1863 open 
subblock: n1863 0 1 2 3 4 open 

.clb n1864  # Only LUT used.
pinlist: hetero_REGISTER_17_3525_out n1453 open open n1864 open 
subblock: n1864 0 1 open open 4 open 

.clb n1865  # Only LUT used.
pinlist: hetero_REGISTER_17_3524_out n1463 n1866 open n1865 open 
subblock: n1865 0 1 2 open 4 open 

.clb n1866  # Only LUT used.
pinlist: n1849 n1850 n1854 open n1866 open 
subblock: n1866 0 1 2 open 4 open 

.clb n1867  # Only LUT used.
pinlist: hetero_REGISTER_17_3523_out n1463 n1851 n1853 n1867 open 
subblock: n1867 0 1 2 3 4 open 

.clb n1868  # Only LUT used.
pinlist: hetero_REGISTER_17_3525_out n1451 n1848 n1855 n1868 open 
subblock: n1868 0 1 2 3 4 open 

.clb n1869  # Only LUT used.
pinlist: hetero_REGISTER_17_3526_out n1442 n1847 n1856 n1869 open 
subblock: n1869 0 1 2 3 4 open 

.clb n1870  # Only LUT used.
pinlist: hetero_REGISTER_17_3527_out n1431 n1846 n1857 n1870 open 
subblock: n1870 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1213_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1213_out n1872 \
hetero_REGISTER_38_1213_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1213_out 0 1 2 3 4 5 

.clb n1872  # Only LUT used.
pinlist: iir1_valid_0 n1470 n1873 n1874 n1872 open 
subblock: n1872 0 1 2 3 4 open 

.clb n1873  # Only LUT used.
pinlist: n1860 n1861 open open n1873 open 
subblock: n1873 0 1 open open 4 open 

.clb n1874  # Only LUT used.
pinlist: hetero_REGISTER_17_3527_out n1451 n1875 n1880 n1874 open 
subblock: n1874 0 1 2 3 4 open 

.clb n1875  # Only LUT used.
pinlist: hetero_REGISTER_17_3526_out n1453 n1876 n1879 n1875 open 
subblock: n1875 0 1 2 3 4 open 

.clb n1876  # Only LUT used.
pinlist: hetero_REGISTER_17_3525_out n1463 n1877 n1878 n1876 open 
subblock: n1876 0 1 2 3 4 open 

.clb n1877  # Only LUT used.
pinlist: n1864 n1865 n1867 n1868 n1877 open 
subblock: n1877 0 1 2 3 4 open 

.clb n1878  # Only LUT used.
pinlist: hetero_REGISTER_17_3524_out n1463 n1866 n1867 n1878 open 
subblock: n1878 0 1 2 3 4 open 

.clb n1879  # Only LUT used.
pinlist: hetero_REGISTER_17_3526_out n1451 n1863 n1869 n1879 open 
subblock: n1879 0 1 2 3 4 open 

.clb n1880  # Only LUT used.
pinlist: hetero_REGISTER_17_3527_out n1442 n1862 n1870 n1880 open 
subblock: n1880 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1214_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1214_out n1882 \
hetero_REGISTER_38_1214_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1214_out 0 1 2 3 4 5 

.clb n1882  # Only LUT used.
pinlist: iir1_valid_0 n1470 n1883 n1884 n1882 open 
subblock: n1882 0 1 2 3 4 open 

.clb n1883  # Only LUT used.
pinlist: n1873 n1874 open open n1883 open 
subblock: n1883 0 1 open open 4 open 

.clb n1884  # Only LUT used.
pinlist: hetero_REGISTER_17_3527_out n1453 n1885 n1888 n1884 open 
subblock: n1884 0 1 2 3 4 open 

.clb n1885  # Only LUT used.
pinlist: hetero_REGISTER_17_3526_out n1463 n1886 n1887 n1885 open 
subblock: n1885 0 1 2 3 4 open 

.clb n1886  # Only LUT used.
pinlist: hetero_REGISTER_17_3526_out n1453 n1876 n1879 n1886 open 
subblock: n1886 0 1 2 3 4 open 

.clb n1887  # Only LUT used.
pinlist: hetero_REGISTER_17_3525_out n1463 n1877 n1878 n1887 open 
subblock: n1887 0 1 2 3 4 open 

.clb n1888  # Only LUT used.
pinlist: hetero_REGISTER_17_3527_out n1451 n1875 n1880 n1888 open 
subblock: n1888 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1215_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1215_out n1890 \
hetero_REGISTER_38_1215_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1215_out 0 1 2 3 4 5 

.clb n1890  # Only LUT used.
pinlist: iir1_valid_0 n1470 n1891 n1892 n1890 open 
subblock: n1890 0 1 2 3 4 open 

.clb n1891  # Only LUT used.
pinlist: n1883 n1884 open open n1891 open 
subblock: n1891 0 1 open open 4 open 

.clb n1892  # Only LUT used.
pinlist: hetero_REGISTER_17_3527_out n1463 n1893 n1894 n1892 open 
subblock: n1892 0 1 2 3 4 open 

.clb n1893  # Only LUT used.
pinlist: hetero_REGISTER_17_3527_out n1453 n1885 n1888 n1893 open 
subblock: n1893 0 1 2 3 4 open 

.clb n1894  # Only LUT used.
pinlist: hetero_REGISTER_17_3526_out n1463 n1886 n1887 n1894 open 
subblock: n1894 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1216_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1216_out n1896 \
hetero_REGISTER_38_1216_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1216_out 0 1 2 3 4 5 

.clb n1896  # Only LUT used.
pinlist: iir1_valid_0 n1470 n1897 n1898 n1896 open 
subblock: n1896 0 1 2 3 4 open 

.clb n1897  # Only LUT used.
pinlist: n1891 n1892 open open n1897 open 
subblock: n1897 0 1 open open 4 open 

.clb n1898  # Only LUT used.
pinlist: hetero_REGISTER_17_3527_out n1463 n1893 n1894 n1898 open 
subblock: n1898 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1217_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1217_out n1900 \
hetero_REGISTER_38_1217_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1217_out 0 1 2 3 4 5 

.clb n1900  # Only LUT used.
pinlist: iir1_valid_0 n1470 n1897 n1898 n1900 open 
subblock: n1900 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1218_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1218_out n1900 \
hetero_REGISTER_38_1218_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1218_out 0 1 2 3 4 5 

.clb hetero_REGISTER_38_1219_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1219_out n1900 \
hetero_REGISTER_38_1219_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1219_out 0 1 2 3 4 5 

.clb hetero_REGISTER_38_1220_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1220_out n1900 \
hetero_REGISTER_38_1220_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1220_out 0 1 2 3 4 5 

.clb hetero_REGISTER_38_1207_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 n1905 open open hetero_REGISTER_38_1207_out \
iir1_clk_i_0 
subblock: hetero_REGISTER_38_1207_out 0 1 open open 4 5 

.clb n1905  # Only LUT used.
pinlist: iir1_valid_0 hetero_REGISTER_38_1207_out n1455 n1470 n1905 open 
subblock: n1905 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1221_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1221_out n1907 \
hetero_REGISTER_38_1221_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1221_out 0 1 2 3 4 5 

.clb n1907  # Only LUT used.
pinlist: iir1_valid_0 hetero_REGISTER_38_1207_out n1473 n1477 n1907 open 
subblock: n1907 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1235_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1235_out n1909 \
hetero_REGISTER_38_1235_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1235_out 0 1 2 3 4 5 

.clb n1909  # Only LUT used.
pinlist: iir1_valid_0 hetero_REGISTER_38_1221_out n1529 n1533 n1909 open 
subblock: n1909 0 1 2 3 4 open 

.clb hetero_REGISTER_38_1236_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1236_out n1911 \
hetero_REGISTER_38_1236_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1236_out 0 1 2 3 4 5 

.clb n1911  # Only LUT used.
pinlist: iir1_valid_0 n1529 n1533 n1912 n1911 open 
subblock: n1911 0 1 2 3 4 open 

.clb n1912  # Only LUT used.
pinlist: hetero_REGISTER_38_1222_out n1532 n1556 open n1912 open 
subblock: n1912 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1222_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1222_out n1914 \
hetero_REGISTER_38_1222_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1222_out 0 1 2 3 4 5 

.clb n1914  # Only LUT used.
pinlist: iir1_valid_0 n1473 n1477 n1915 n1914 open 
subblock: n1914 0 1 2 3 4 open 

.clb n1915  # Only LUT used.
pinlist: hetero_REGISTER_38_1208_out n1476 n1500 open n1915 open 
subblock: n1915 0 1 2 open 4 open 

.clb hetero_REGISTER_38_1208_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_38_1208_out n1917 \
hetero_REGISTER_38_1208_out iir1_clk_i_0 
subblock: hetero_REGISTER_38_1208_out 0 1 2 3 4 5 

.clb n1917  # Only LUT used.
pinlist: iir1_valid_0 n1918 n1455 n1470 n1917 open 
subblock: n1917 0 1 2 3 4 open 

.clb n1918  # Only LUT used.
pinlist: hetero_REGISTER_17_3526_out n1421 n1422 open n1918 open 
subblock: n1918 0 1 2 open 4 open 

.clb hetero_REGISTER_61_2826_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_9 iir1_rst_i_0 hetero_REGISTER_61_2826_out n1408 \
hetero_REGISTER_61_2826_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2826_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2827_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_10 iir1_rst_i_0 hetero_REGISTER_61_2827_out n1408 \
hetero_REGISTER_61_2827_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2827_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2828_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_11 iir1_rst_i_0 hetero_REGISTER_61_2828_out n1408 \
hetero_REGISTER_61_2828_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2828_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2829_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_12 iir1_rst_i_0 hetero_REGISTER_61_2829_out n1408 \
hetero_REGISTER_61_2829_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2829_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2830_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_13 iir1_rst_i_0 hetero_REGISTER_61_2830_out n1408 \
hetero_REGISTER_61_2830_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2830_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2831_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_14 iir1_rst_i_0 hetero_REGISTER_61_2831_out n1408 \
hetero_REGISTER_61_2831_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2831_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2832_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_15 iir1_rst_i_0 hetero_REGISTER_61_2832_out n1408 \
hetero_REGISTER_61_2832_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2832_out 0 1 2 3 4 5 

.clb n1927  # Only LUT used.
pinlist: iir1_stb_i_0 iir1_we_i_0 n676 open n1927 open 
subblock: n1927 0 1 2 open 4 open 

.clb hetero_REGISTER_61_2835_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_2 iir1_rst_i_0 hetero_REGISTER_61_2835_out n1927 \
hetero_REGISTER_61_2835_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2835_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2836_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_3 iir1_rst_i_0 hetero_REGISTER_61_2836_out n1927 \
hetero_REGISTER_61_2836_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2836_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2837_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_4 iir1_rst_i_0 hetero_REGISTER_61_2837_out n1927 \
hetero_REGISTER_61_2837_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2837_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2838_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_5 iir1_rst_i_0 hetero_REGISTER_61_2838_out n1927 \
hetero_REGISTER_61_2838_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2838_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2839_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_6 iir1_rst_i_0 hetero_REGISTER_61_2839_out n1927 \
hetero_REGISTER_61_2839_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2839_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2840_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_7 iir1_rst_i_0 hetero_REGISTER_61_2840_out n1927 \
hetero_REGISTER_61_2840_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2840_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2841_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_8 iir1_rst_i_0 hetero_REGISTER_61_2841_out n1927 \
hetero_REGISTER_61_2841_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2841_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2842_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_9 iir1_rst_i_0 hetero_REGISTER_61_2842_out n1927 \
hetero_REGISTER_61_2842_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2842_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2843_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_10 iir1_rst_i_0 hetero_REGISTER_61_2843_out n1927 \
hetero_REGISTER_61_2843_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2843_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2844_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_11 iir1_rst_i_0 hetero_REGISTER_61_2844_out n1927 \
hetero_REGISTER_61_2844_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2844_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2845_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_12 iir1_rst_i_0 hetero_REGISTER_61_2845_out n1927 \
hetero_REGISTER_61_2845_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2845_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2846_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_13 iir1_rst_i_0 hetero_REGISTER_61_2846_out n1927 \
hetero_REGISTER_61_2846_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2846_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2847_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_14 iir1_rst_i_0 hetero_REGISTER_61_2847_out n1927 \
hetero_REGISTER_61_2847_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2847_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2848_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_15 iir1_rst_i_0 hetero_REGISTER_61_2848_out n1927 \
hetero_REGISTER_61_2848_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2848_out 0 1 2 3 4 5 

.clb n1944  # Only LUT used.
pinlist: iir1_stb_i_0 iir1_we_i_0 n678 open n1944 open 
subblock: n1944 0 1 2 open 4 open 

.clb hetero_REGISTER_61_2857_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_8 iir1_rst_i_0 hetero_REGISTER_61_2857_out n1944 \
hetero_REGISTER_61_2857_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2857_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2858_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_9 iir1_rst_i_0 hetero_REGISTER_61_2858_out n1944 \
hetero_REGISTER_61_2858_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2858_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2859_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_10 iir1_rst_i_0 hetero_REGISTER_61_2859_out n1944 \
hetero_REGISTER_61_2859_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2859_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2860_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_11 iir1_rst_i_0 hetero_REGISTER_61_2860_out n1944 \
hetero_REGISTER_61_2860_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2860_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2861_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_12 iir1_rst_i_0 hetero_REGISTER_61_2861_out n1944 \
hetero_REGISTER_61_2861_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2861_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2862_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_13 iir1_rst_i_0 hetero_REGISTER_61_2862_out n1944 \
hetero_REGISTER_61_2862_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2862_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2863_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_14 iir1_rst_i_0 hetero_REGISTER_61_2863_out n1944 \
hetero_REGISTER_61_2863_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2863_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2864_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_15 iir1_rst_i_0 hetero_REGISTER_61_2864_out n1944 \
hetero_REGISTER_61_2864_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2864_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3513_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 iir1_x_0 hetero_REGISTER_17_3513_out \
hetero_REGISTER_17_3513_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3513_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3521_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3513_out \
hetero_REGISTER_17_3521_out hetero_REGISTER_17_3521_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3521_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3529_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3521_out \
hetero_REGISTER_17_3529_out hetero_REGISTER_17_3529_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3529_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3537_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3529_out \
hetero_REGISTER_17_3537_out hetero_REGISTER_17_3537_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3537_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3545_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3537_out \
hetero_REGISTER_17_3545_out hetero_REGISTER_17_3545_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3545_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3553_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3545_out \
hetero_REGISTER_17_3553_out hetero_REGISTER_17_3553_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3553_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3522_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3522_out n1967 \
hetero_REGISTER_17_3522_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3522_out 0 1 2 3 4 5 

.clb n1967  # Only LUT used.
pinlist: iir1_valid_0 hetero_REGISTER_17_3513_out hetero_REGISTER_17_3514_out \
hetero_REGISTER_17_3520_out n1967 open 
subblock: n1967 0 1 2 3 4 open 

.clb hetero_REGISTER_17_3530_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3522_out \
hetero_REGISTER_17_3530_out hetero_REGISTER_17_3530_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3530_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3538_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3530_out \
hetero_REGISTER_17_3538_out hetero_REGISTER_17_3538_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3538_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3546_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3538_out \
hetero_REGISTER_17_3546_out hetero_REGISTER_17_3546_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3546_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3554_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3546_out \
hetero_REGISTER_17_3554_out hetero_REGISTER_17_3554_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3554_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3523_out  # Both LUT and LATCH used.
pinlist: iir1_valid_0 hetero_REGISTER_17_3515_out n1973 n1974 \
hetero_REGISTER_17_3523_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3523_out 0 1 2 3 4 5 

.clb n1973  # Only LUT used.
pinlist: hetero_REGISTER_17_3513_out hetero_REGISTER_17_3514_out \
hetero_REGISTER_17_3520_out open n1973 open 
subblock: n1973 0 1 2 open 4 open 

.clb n1974  # Only LUT used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3523_out open n1974 \
open 
subblock: n1974 0 1 2 open 4 open 

.clb hetero_REGISTER_17_3531_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3523_out \
hetero_REGISTER_17_3531_out hetero_REGISTER_17_3531_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3531_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3539_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3531_out \
hetero_REGISTER_17_3539_out hetero_REGISTER_17_3539_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3539_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3547_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3539_out \
hetero_REGISTER_17_3547_out hetero_REGISTER_17_3547_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3547_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3555_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3547_out \
hetero_REGISTER_17_3555_out hetero_REGISTER_17_3555_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3555_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3524_out  # Both LUT and LATCH used.
pinlist: iir1_valid_0 hetero_REGISTER_17_3516_out n1980 n1981 \
hetero_REGISTER_17_3524_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3524_out 0 1 2 3 4 5 

.clb n1980  # Only LUT used.
pinlist: hetero_REGISTER_17_3513_out hetero_REGISTER_17_3514_out \
hetero_REGISTER_17_3515_out hetero_REGISTER_17_3520_out n1980 open 
subblock: n1980 0 1 2 3 4 open 

.clb n1981  # Only LUT used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3524_out open n1981 \
open 
subblock: n1981 0 1 2 open 4 open 

.clb hetero_REGISTER_17_3532_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3524_out \
hetero_REGISTER_17_3532_out hetero_REGISTER_17_3532_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3532_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3540_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3532_out \
hetero_REGISTER_17_3540_out hetero_REGISTER_17_3540_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3540_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3548_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3540_out \
hetero_REGISTER_17_3548_out hetero_REGISTER_17_3548_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3548_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3556_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3548_out \
hetero_REGISTER_17_3556_out hetero_REGISTER_17_3556_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3556_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3525_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3525_out n1987 \
hetero_REGISTER_17_3525_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3525_out 0 1 2 3 4 5 

.clb n1987  # Only LUT used.
pinlist: iir1_valid_0 hetero_REGISTER_17_3517_out hetero_REGISTER_17_3520_out \
n1988 n1987 open 
subblock: n1987 0 1 2 3 4 open 

.clb n1988  # Only LUT used.
pinlist: hetero_REGISTER_17_3513_out hetero_REGISTER_17_3514_out \
hetero_REGISTER_17_3515_out hetero_REGISTER_17_3516_out n1988 open 
subblock: n1988 0 1 2 3 4 open 

.clb hetero_REGISTER_17_3533_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3525_out \
hetero_REGISTER_17_3533_out hetero_REGISTER_17_3533_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3533_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3541_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3533_out \
hetero_REGISTER_17_3541_out hetero_REGISTER_17_3541_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3541_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3549_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3541_out \
hetero_REGISTER_17_3549_out hetero_REGISTER_17_3549_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3549_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3557_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3549_out \
hetero_REGISTER_17_3557_out hetero_REGISTER_17_3557_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3557_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3526_out  # Both LUT and LATCH used.
pinlist: iir1_valid_0 hetero_REGISTER_17_3518_out n1994 n1995 \
hetero_REGISTER_17_3526_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3526_out 0 1 2 3 4 5 

.clb n1994  # Only LUT used.
pinlist: hetero_REGISTER_17_3517_out hetero_REGISTER_17_3520_out n1988 open \
n1994 open 
subblock: n1994 0 1 2 open 4 open 

.clb n1995  # Only LUT used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3526_out open n1995 \
open 
subblock: n1995 0 1 2 open 4 open 

.clb hetero_REGISTER_17_3534_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3526_out \
hetero_REGISTER_17_3534_out hetero_REGISTER_17_3534_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3534_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3542_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3534_out \
hetero_REGISTER_17_3542_out hetero_REGISTER_17_3542_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3542_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3550_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3542_out \
hetero_REGISTER_17_3550_out hetero_REGISTER_17_3550_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3550_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3558_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3550_out \
hetero_REGISTER_17_3558_out hetero_REGISTER_17_3558_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3558_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3527_out  # Both LUT and LATCH used.
pinlist: iir1_valid_0 hetero_REGISTER_17_3519_out n2001 n2002 \
hetero_REGISTER_17_3527_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3527_out 0 1 2 3 4 5 

.clb n2001  # Only LUT used.
pinlist: hetero_REGISTER_17_3517_out hetero_REGISTER_17_3518_out \
hetero_REGISTER_17_3520_out n1988 n2001 open 
subblock: n2001 0 1 2 3 4 open 

.clb n2002  # Only LUT used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3527_out open n2002 \
open 
subblock: n2002 0 1 2 open 4 open 

.clb hetero_REGISTER_17_3535_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3527_out \
hetero_REGISTER_17_3535_out hetero_REGISTER_17_3535_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3535_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3543_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3535_out \
hetero_REGISTER_17_3543_out hetero_REGISTER_17_3543_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3543_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3551_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3543_out \
hetero_REGISTER_17_3551_out hetero_REGISTER_17_3551_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3551_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3559_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3551_out \
hetero_REGISTER_17_3559_out hetero_REGISTER_17_3559_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3559_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3514_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 iir1_x_1 hetero_REGISTER_17_3514_out \
hetero_REGISTER_17_3514_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3514_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3515_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 iir1_x_2 hetero_REGISTER_17_3515_out \
hetero_REGISTER_17_3515_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3515_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3516_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 iir1_x_3 hetero_REGISTER_17_3516_out \
hetero_REGISTER_17_3516_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3516_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3517_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 iir1_x_4 hetero_REGISTER_17_3517_out \
hetero_REGISTER_17_3517_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3517_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3518_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 iir1_x_5 hetero_REGISTER_17_3518_out \
hetero_REGISTER_17_3518_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3518_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3519_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 iir1_x_6 hetero_REGISTER_17_3519_out \
hetero_REGISTER_17_3519_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3519_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3520_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 iir1_x_7 hetero_REGISTER_17_3520_out \
hetero_REGISTER_17_3520_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3520_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3528_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3520_out \
hetero_REGISTER_17_3528_out hetero_REGISTER_17_3528_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3528_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3536_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3528_out \
hetero_REGISTER_17_3536_out hetero_REGISTER_17_3536_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3536_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3544_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3536_out \
hetero_REGISTER_17_3544_out hetero_REGISTER_17_3544_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3544_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3552_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3544_out \
hetero_REGISTER_17_3552_out hetero_REGISTER_17_3552_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3552_out 0 1 2 3 4 5 

.clb hetero_REGISTER_17_3560_out  # Both LUT and LATCH used.
pinlist: iir1_nreset_0 iir1_valid_0 hetero_REGISTER_17_3552_out \
hetero_REGISTER_17_3560_out hetero_REGISTER_17_3560_out iir1_clk_i_0 
subblock: hetero_REGISTER_17_3560_out 0 1 2 3 4 5 

.clb iir1_ack_o_0  # Only LUT used.
pinlist: open open open open iir1_ack_o_0 open 
subblock: iir1_ack_o_0 open open open open 4 open 

.clb iir1_y_0  # Only LUT used.
pinlist: hetero_REGISTER_38_1275_out open open open iir1_y_0 open 
subblock: iir1_y_0 0 open open open 4 open 

.clb iir1_y_1  # Only LUT used.
pinlist: hetero_REGISTER_38_1276_out open open open iir1_y_1 open 
subblock: iir1_y_1 0 open open open 4 open 

.clb iir1_y_2  # Only LUT used.
pinlist: hetero_REGISTER_38_1277_out open open open iir1_y_2 open 
subblock: iir1_y_2 0 open open open 4 open 

.clb iir1_y_3  # Only LUT used.
pinlist: hetero_REGISTER_38_1278_out open open open iir1_y_3 open 
subblock: iir1_y_3 0 open open open 4 open 

.clb iir1_y_4  # Only LUT used.
pinlist: hetero_REGISTER_38_1279_out open open open iir1_y_4 open 
subblock: iir1_y_4 0 open open open 4 open 

.clb iir1_y_5  # Only LUT used.
pinlist: hetero_REGISTER_38_1280_out open open open iir1_y_5 open 
subblock: iir1_y_5 0 open open open 4 open 

.clb iir1_y_6  # Only LUT used.
pinlist: hetero_REGISTER_38_1281_out open open open iir1_y_6 open 
subblock: iir1_y_6 0 open open open 4 open 

.clb iir1_y_7  # Only LUT used.
pinlist: hetero_REGISTER_38_1282_out open open open iir1_y_7 open 
subblock: iir1_y_7 0 open open open 4 open 

.clb hetero_REGISTER_61_2785_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_0 iir1_rst_i_0 hetero_REGISTER_61_2785_out n757 \
hetero_REGISTER_61_2785_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2785_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2786_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_1 iir1_rst_i_0 hetero_REGISTER_61_2786_out n757 \
hetero_REGISTER_61_2786_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2786_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2787_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_2 iir1_rst_i_0 hetero_REGISTER_61_2787_out n757 \
hetero_REGISTER_61_2787_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2787_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2788_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_3 iir1_rst_i_0 hetero_REGISTER_61_2788_out n757 \
hetero_REGISTER_61_2788_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2788_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2789_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_4 iir1_rst_i_0 hetero_REGISTER_61_2789_out n757 \
hetero_REGISTER_61_2789_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2789_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2790_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_5 iir1_rst_i_0 hetero_REGISTER_61_2790_out n757 \
hetero_REGISTER_61_2790_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2790_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2791_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_6 iir1_rst_i_0 hetero_REGISTER_61_2791_out n757 \
hetero_REGISTER_61_2791_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2791_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2792_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_7 iir1_rst_i_0 hetero_REGISTER_61_2792_out n757 \
hetero_REGISTER_61_2792_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2792_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2801_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_0 iir1_rst_i_0 hetero_REGISTER_61_2801_out n1391 \
hetero_REGISTER_61_2801_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2801_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2802_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_1 iir1_rst_i_0 hetero_REGISTER_61_2802_out n1391 \
hetero_REGISTER_61_2802_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2802_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2803_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_2 iir1_rst_i_0 hetero_REGISTER_61_2803_out n1391 \
hetero_REGISTER_61_2803_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2803_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2804_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_3 iir1_rst_i_0 hetero_REGISTER_61_2804_out n1391 \
hetero_REGISTER_61_2804_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2804_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2805_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_4 iir1_rst_i_0 hetero_REGISTER_61_2805_out n1391 \
hetero_REGISTER_61_2805_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2805_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2817_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_0 iir1_rst_i_0 hetero_REGISTER_61_2817_out n1408 \
hetero_REGISTER_61_2817_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2817_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2818_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_1 iir1_rst_i_0 hetero_REGISTER_61_2818_out n1408 \
hetero_REGISTER_61_2818_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2818_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2819_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_2 iir1_rst_i_0 hetero_REGISTER_61_2819_out n1408 \
hetero_REGISTER_61_2819_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2819_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2820_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_3 iir1_rst_i_0 hetero_REGISTER_61_2820_out n1408 \
hetero_REGISTER_61_2820_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2820_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2821_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_4 iir1_rst_i_0 hetero_REGISTER_61_2821_out n1408 \
hetero_REGISTER_61_2821_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2821_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2822_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_5 iir1_rst_i_0 hetero_REGISTER_61_2822_out n1408 \
hetero_REGISTER_61_2822_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2822_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2823_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_6 iir1_rst_i_0 hetero_REGISTER_61_2823_out n1408 \
hetero_REGISTER_61_2823_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2823_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2833_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_0 iir1_rst_i_0 hetero_REGISTER_61_2833_out n1927 \
hetero_REGISTER_61_2833_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2833_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2834_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_1 iir1_rst_i_0 hetero_REGISTER_61_2834_out n1927 \
hetero_REGISTER_61_2834_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2834_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2849_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_0 iir1_rst_i_0 hetero_REGISTER_61_2849_out n1944 \
hetero_REGISTER_61_2849_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2849_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2850_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_1 iir1_rst_i_0 hetero_REGISTER_61_2850_out n1944 \
hetero_REGISTER_61_2850_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2850_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2851_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_2 iir1_rst_i_0 hetero_REGISTER_61_2851_out n1944 \
hetero_REGISTER_61_2851_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2851_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2852_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_3 iir1_rst_i_0 hetero_REGISTER_61_2852_out n1944 \
hetero_REGISTER_61_2852_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2852_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2853_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_4 iir1_rst_i_0 hetero_REGISTER_61_2853_out n1944 \
hetero_REGISTER_61_2853_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2853_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2854_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_5 iir1_rst_i_0 hetero_REGISTER_61_2854_out n1944 \
hetero_REGISTER_61_2854_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2854_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2855_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_6 iir1_rst_i_0 hetero_REGISTER_61_2855_out n1944 \
hetero_REGISTER_61_2855_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2855_out 0 1 2 3 4 5 

.clb hetero_REGISTER_61_2856_out  # Both LUT and LATCH used.
pinlist: iir1_dat_i_7 iir1_rst_i_0 hetero_REGISTER_61_2856_out n1944 \
hetero_REGISTER_61_2856_out iir1_clk_i_0 
subblock: hetero_REGISTER_61_2856_out 0 1 2 3 4 5 

