static void F_1 ( const char * V_1 , struct V_2 * V_3 )\r\n{\r\nF_2 ( L_1 ,\r\nV_1 , V_3 -> V_4 != 0 , V_3 -> V_5 , V_3 -> V_6 ) ;\r\n}\r\nstatic void F_3 ( struct V_2 * V_7 )\r\n{\r\nint V_8 = 31 - F_4 ( V_7 -> V_6 >> 32 ) ;\r\nif ( V_8 == 31 )\r\nV_8 = 63 - F_4 ( V_7 -> V_6 ) ;\r\nF_1 ( L_2 , V_7 ) ;\r\nif ( V_8 ) {\r\nV_7 -> V_5 -= V_8 - 1 ;\r\nV_7 -> V_6 <<= V_8 ;\r\n}\r\nF_1 ( L_3 , V_7 ) ;\r\n}\r\nT_1 F_5 ( int V_9 , struct V_2 * V_7 , T_1 V_10 , T_1 V_11 , const char * V_12 )\r\n{\r\nT_2 V_6 , V_13 ;\r\nint V_5 , V_14 , V_15 ;\r\nT_1 V_16 ;\r\nF_1 ( L_4 , V_7 ) ;\r\nif ( V_7 -> V_5 == 2047 && ( V_7 -> V_6 == 0 || V_11 ) )\r\ngoto V_17;\r\nif ( V_7 -> V_6 == 0 ) {\r\nV_7 -> V_5 = 0 ;\r\ngoto V_17;\r\n}\r\nV_5 = V_7 -> V_5 ;\r\nV_6 = V_7 -> V_6 ;\r\nV_14 = 32 - F_4 ( V_6 >> 32 ) ;\r\nif ( V_14 == 32 )\r\nV_14 = 64 - F_4 ( V_6 ) ;\r\nif ( V_14 ) {\r\nV_5 -= V_14 ;\r\nV_6 <<= V_14 ;\r\n}\r\n#ifdef F_6\r\nV_7 -> V_5 = V_5 ;\r\nV_7 -> V_6 = V_6 ;\r\nF_1 ( L_5 , V_7 ) ;\r\n#endif\r\nV_15 = V_5 < 0 ;\r\nif ( V_15 ) {\r\nV_6 = F_7 ( V_6 , - V_5 ) ;\r\nV_5 = 0 ;\r\n#ifdef F_6\r\nV_7 -> V_5 = V_5 ;\r\nV_7 -> V_6 = V_6 ;\r\nF_1 ( L_6 , V_7 ) ;\r\n#endif\r\nif ( ! ( V_6 & ( ( 1ULL << ( V_18 + 1 ) ) - 1 ) ) )\r\nV_15 = 0 ;\r\n}\r\nV_13 = 0 ;\r\nV_16 = V_10 & V_19 ;\r\nif ( V_16 == V_20 ) {\r\nV_13 = 1ULL << V_18 ;\r\nif ( ( V_6 & ( 1ULL << ( V_18 + 1 ) ) ) == 0 )\r\nV_13 -= 1 ;\r\n} else if ( V_16 == V_21 ) {\r\nV_13 = 0 ;\r\n} else if ( ( V_16 == V_22 ) ^ ( V_7 -> V_4 != 0 ) )\r\nV_13 = ( 1ULL << ( V_18 + 1 ) ) - 1 ;\r\nF_2 ( L_7 , V_13 ) ;\r\nif ( ( V_6 + V_13 ) < V_6 ) {\r\nV_5 += 1 ;\r\nV_6 = ( V_6 >> 1 ) | ( V_6 & 1 ) ;\r\nV_13 >>= 1 ;\r\n#ifdef F_6\r\nV_7 -> V_5 = V_5 ;\r\nV_7 -> V_6 = V_6 ;\r\nF_1 ( L_8 , V_7 ) ;\r\n#endif\r\n}\r\nif ( V_6 & ( ( 1 << ( V_18 + 1 ) ) - 1 ) )\r\nV_11 |= V_23 ;\r\nV_6 += V_13 ;\r\nif ( V_5 >= 2046 ) {\r\nV_11 |= V_24 | V_23 ;\r\nif ( V_13 == 0 ) {\r\nV_7 -> V_5 = 2045 ;\r\nV_7 -> V_6 = 0x7fffffffffffffffULL ;\r\n} else {\r\nV_7 -> V_5 = 2047 ;\r\nV_7 -> V_6 = 0 ;\r\n}\r\n} else {\r\nif ( V_6 >> ( V_18 + 1 ) == 0 )\r\nV_5 = 0 ;\r\nif ( V_5 || V_6 > 0x8000000000000000ULL )\r\nV_15 = 0 ;\r\nif ( V_15 )\r\nV_11 |= V_25 ;\r\nV_7 -> V_5 = V_5 ;\r\nV_7 -> V_6 = V_6 >> 1 ;\r\n}\r\nV_17:\r\nF_1 ( L_9 , V_7 ) ;\r\n{\r\nT_3 V_3 = F_8 ( V_7 ) ;\r\nF_2 ( L_10 , V_12 ,\r\nV_9 , V_3 , V_11 ) ;\r\nF_9 ( V_3 , V_9 ) ;\r\n}\r\nreturn V_11 ;\r\n}\r\nstatic T_1\r\nF_10 ( struct V_2 * V_26 , struct V_2 * V_27 ,\r\nstruct V_2 * V_28 , T_1 V_10 )\r\n{\r\nstruct V_2 * V_29 ;\r\nint V_30 , V_31 = 0 ;\r\nV_30 = F_11 ( V_27 ) ;\r\nif ( V_28 )\r\nV_31 = F_11 ( V_28 ) ;\r\nif ( V_10 & V_32 )\r\nV_29 = & V_33 ;\r\nelse {\r\nif ( V_30 == V_34 || ( V_31 != V_34 && V_30 == V_35 ) )\r\nV_29 = V_27 ;\r\nelse\r\nV_29 = V_28 ;\r\nV_29 -> V_6 |= V_36 ;\r\n}\r\n* V_26 = * V_29 ;\r\nreturn V_30 == V_34 || V_31 == V_34 ? V_37 : V_38 ;\r\n}\r\nstatic T_1 F_12 ( int V_9 , int V_39 , int V_40 , T_1 V_10 )\r\n{\r\nF_9 ( F_13 ( F_14 ( V_40 ) ) , V_9 ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_1 F_15 ( int V_9 , int V_39 , int V_40 , T_1 V_10 )\r\n{\r\nF_9 ( F_14 ( V_40 ) , V_9 ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_1 F_16 ( int V_9 , int V_39 , int V_40 , T_1 V_10 )\r\n{\r\nF_9 ( F_17 ( F_14 ( V_40 ) ) , V_9 ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_1 F_18 ( int V_9 , int V_39 , int V_40 , T_1 V_10 )\r\n{\r\nstruct V_2 V_28 , V_26 ;\r\nint V_41 , V_31 ;\r\nF_19 ( & V_28 , F_14 ( V_40 ) ) ;\r\nV_31 = F_11 ( & V_28 ) ;\r\nif ( V_31 & ( V_42 | V_43 ) ) {\r\nstruct V_2 * V_44 = & V_26 ;\r\nif ( V_31 & V_42 )\r\nV_41 = F_10 ( V_44 , & V_28 , NULL , V_10 ) ;\r\nelse if ( V_28 . V_4 == 0 ) {\r\nV_45:\r\nV_44 = & V_28 ;\r\nV_41 = 0 ;\r\n} else {\r\nV_46:\r\nV_44 = & V_33 ;\r\nV_41 = V_37 ;\r\n}\r\nF_9 ( F_8 ( V_44 ) , V_9 ) ;\r\nreturn V_41 ;\r\n}\r\nif ( V_31 & V_47 )\r\ngoto V_45;\r\nif ( V_31 & V_48 )\r\nF_3 ( & V_28 ) ;\r\nif ( V_28 . V_4 )\r\ngoto V_46;\r\nF_1 ( L_11 , & V_28 ) ;\r\nV_26 . V_4 = 0 ;\r\nV_26 . V_5 = ( ( V_28 . V_5 - 1023 ) >> 1 ) + 1023 ;\r\nV_26 . V_6 = ( T_2 ) F_20 ( V_28 . V_5 , V_28 . V_6 >> 32 ) << 31 ;\r\nF_1 ( L_12 , & V_26 ) ;\r\nV_28 . V_6 >>= 1 + ( V_28 . V_5 & 1 ) ;\r\nV_26 . V_6 += 2 + F_21 ( V_28 . V_6 , 0 , V_26 . V_6 ) ;\r\nF_1 ( L_13 , & V_26 ) ;\r\nif ( ( V_26 . V_6 & V_49 ) <= 5 ) {\r\nif ( V_26 . V_6 < 2 ) {\r\nV_26 . V_6 = ~ 0ULL ;\r\n} else {\r\nT_2 V_50 , V_51 , V_52 , V_53 ;\r\nV_28 . V_6 <<= 2 ;\r\nF_22 ( & V_50 , & V_51 , V_26 . V_6 , V_26 . V_6 ) ;\r\nF_23 ( & V_52 , & V_53 , V_28 . V_6 , 0 , V_50 , V_51 ) ;\r\nwhile ( ( T_3 ) V_52 < 0 ) {\r\nV_26 . V_6 -= 1 ;\r\nF_24 ( & V_50 , & V_51 , V_26 . V_6 ) ;\r\nV_51 |= 1 ;\r\nF_25 ( & V_52 , & V_53 , V_52 , V_53 , V_50 , V_51 ) ;\r\n}\r\nV_26 . V_6 |= ( V_52 | V_53 ) != 0 ;\r\n}\r\n}\r\nV_26 . V_6 = F_7 ( V_26 . V_6 , 1 ) ;\r\nreturn F_5 ( V_9 , & V_26 , V_10 , 0 , L_14 ) ;\r\n}\r\nstatic T_1 F_26 ( int V_9 , int V_54 , int V_40 , T_1 V_10 )\r\n{\r\nT_3 V_3 , V_55 ;\r\nT_1 V_41 = 0 ;\r\nV_55 = F_14 ( V_40 ) ;\r\nif ( F_27 ( V_55 ) == 2047 && F_28 ( V_55 ) ) {\r\nV_41 |= V_56 | V_57 ;\r\nif ( V_54 || ! ( F_28 ( V_55 ) & ( 1ULL << ( V_58 - 1 ) ) ) )\r\nV_41 |= V_37 ;\r\n}\r\nV_3 = F_14 ( V_9 ) ;\r\nif ( F_27 ( V_3 ) == 2047 && F_28 ( V_3 ) ) {\r\nV_41 |= V_56 | V_57 ;\r\nif ( V_54 || ! ( F_28 ( V_3 ) & ( 1ULL << ( V_58 - 1 ) ) ) )\r\nV_41 |= V_37 ;\r\n}\r\nif ( V_41 == 0 ) {\r\nif ( V_3 == V_55 || F_13 ( V_3 | V_55 ) == 0 ) {\r\nV_41 |= V_59 | V_56 ;\r\n} else if ( F_29 ( V_3 ^ V_55 ) ) {\r\nif ( F_29 ( V_3 ) )\r\nV_41 |= V_60 ;\r\nelse\r\nV_41 |= V_56 ;\r\n} else if ( ( F_29 ( V_3 ) != 0 ) ^ ( V_3 < V_55 ) ) {\r\nV_41 |= V_60 ;\r\n} else if ( ( F_29 ( V_3 ) != 0 ) ^ ( V_3 > V_55 ) ) {\r\nV_41 |= V_56 ;\r\n}\r\n}\r\nreturn V_41 ;\r\n}\r\nstatic T_1 F_30 ( int V_9 , int V_39 , int V_40 , T_1 V_10 )\r\n{\r\nreturn F_26 ( V_9 , 0 , V_40 , V_10 ) ;\r\n}\r\nstatic T_1 F_31 ( int V_9 , int V_39 , int V_40 , T_1 V_10 )\r\n{\r\nreturn F_26 ( V_9 , 1 , V_40 , V_10 ) ;\r\n}\r\nstatic T_1 F_32 ( int V_9 , int V_39 , int V_40 , T_1 V_10 )\r\n{\r\nreturn F_26 ( V_9 , 0 , V_61 , V_10 ) ;\r\n}\r\nstatic T_1 F_33 ( int V_9 , int V_39 , int V_40 , T_1 V_10 )\r\n{\r\nreturn F_26 ( V_9 , 1 , V_61 , V_10 ) ;\r\n}\r\nstatic T_1 F_34 ( int V_62 , int V_39 , int V_40 , T_1 V_10 )\r\n{\r\nstruct V_2 V_28 ;\r\nstruct V_63 V_64 ;\r\nint V_31 ;\r\nT_1 V_11 = 0 ;\r\nF_19 ( & V_28 , F_14 ( V_40 ) ) ;\r\nV_31 = F_11 ( & V_28 ) ;\r\nif ( V_31 == V_34 )\r\nV_11 = V_37 ;\r\nif ( V_31 & V_48 )\r\nF_3 ( & V_28 ) ;\r\nV_64 . V_4 = V_28 . V_4 ;\r\nV_64 . V_6 = F_35 ( V_28 . V_6 ) ;\r\nif ( V_31 & ( V_43 | V_42 ) ) {\r\nV_64 . V_5 = 255 ;\r\nif ( V_31 == V_35 )\r\nV_64 . V_6 |= V_65 ;\r\ngoto V_66;\r\n} else if ( V_31 & V_47 )\r\nV_64 . V_5 = 0 ;\r\nelse\r\nV_64 . V_5 = V_28 . V_5 - ( 1023 - 127 ) ;\r\nreturn F_36 ( V_62 , & V_64 , V_10 , V_11 , L_15 ) ;\r\nV_66:\r\nF_37 ( F_38 ( & V_64 ) , V_62 ) ;\r\nreturn V_11 ;\r\n}\r\nstatic T_1 F_39 ( int V_9 , int V_39 , int V_40 , T_1 V_10 )\r\n{\r\nstruct V_2 V_28 ;\r\nT_1 V_55 = F_40 ( V_40 ) ;\r\nV_28 . V_4 = 0 ;\r\nV_28 . V_5 = 1023 + 63 - 1 ;\r\nV_28 . V_6 = ( T_2 ) V_55 ;\r\nreturn F_5 ( V_9 , & V_28 , V_10 , 0 , L_16 ) ;\r\n}\r\nstatic T_1 F_41 ( int V_9 , int V_39 , int V_40 , T_1 V_10 )\r\n{\r\nstruct V_2 V_28 ;\r\nT_1 V_55 = F_40 ( V_40 ) ;\r\nV_28 . V_4 = ( V_55 & 0x80000000 ) >> 16 ;\r\nV_28 . V_5 = 1023 + 63 - 1 ;\r\nV_28 . V_6 = V_28 . V_4 ? - V_55 : V_55 ;\r\nreturn F_5 ( V_9 , & V_28 , V_10 , 0 , L_17 ) ;\r\n}\r\nstatic T_1 F_42 ( int V_62 , int V_39 , int V_40 , T_1 V_10 )\r\n{\r\nstruct V_2 V_28 ;\r\nT_1 V_3 , V_11 = 0 ;\r\nint V_16 = V_10 & V_19 ;\r\nint V_31 ;\r\nF_19 ( & V_28 , F_14 ( V_40 ) ) ;\r\nV_31 = F_11 ( & V_28 ) ;\r\nif ( V_31 & V_48 )\r\nV_11 |= V_67 ;\r\nif ( V_31 & V_42 )\r\nV_28 . V_4 = 0 ;\r\nif ( V_28 . V_5 >= 1023 + 32 ) {\r\nV_3 = V_28 . V_4 ? 0 : 0xffffffff ;\r\nV_11 = V_37 ;\r\n} else if ( V_28 . V_5 >= 1023 - 1 ) {\r\nint V_14 = 1023 + 63 - V_28 . V_5 ;\r\nT_2 V_68 , V_13 = 0 ;\r\nV_3 = ( V_28 . V_6 << 1 ) >> V_14 ;\r\nV_68 = V_28 . V_6 << ( 65 - V_14 ) ;\r\nif ( V_16 == V_20 ) {\r\nV_13 = 0x8000000000000000ULL ;\r\nif ( ( V_3 & 1 ) == 0 )\r\nV_13 -= 1 ;\r\n} else if ( V_16 == V_21 ) {\r\nV_13 = 0 ;\r\n} else if ( ( V_16 == V_22 ) ^ ( V_28 . V_4 != 0 ) ) {\r\nV_13 = ~ 0ULL ;\r\n}\r\nif ( ( V_68 + V_13 ) < V_68 ) {\r\nif ( V_3 < 0xffffffff )\r\nV_3 += 1 ;\r\nelse\r\nV_11 |= V_37 ;\r\n}\r\nif ( V_3 && V_28 . V_4 ) {\r\nV_3 = 0 ;\r\nV_11 |= V_37 ;\r\n} else if ( V_68 )\r\nV_11 |= V_23 ;\r\n} else {\r\nV_3 = 0 ;\r\nif ( V_28 . V_5 | V_28 . V_6 ) {\r\nV_11 |= V_23 ;\r\nif ( V_16 == V_22 && V_28 . V_4 == 0 )\r\nV_3 = 1 ;\r\nelse if ( V_16 == V_69 && V_28 . V_4 ) {\r\nV_3 = 0 ;\r\nV_11 |= V_37 ;\r\n}\r\n}\r\n}\r\nF_2 ( L_18 , V_62 , V_3 , V_11 ) ;\r\nF_37 ( V_3 , V_62 ) ;\r\nreturn V_11 ;\r\n}\r\nstatic T_1 F_43 ( int V_62 , int V_39 , int V_40 , T_1 V_10 )\r\n{\r\nreturn F_42 ( V_62 , V_39 , V_40 , V_21 ) ;\r\n}\r\nstatic T_1 F_44 ( int V_62 , int V_39 , int V_40 , T_1 V_10 )\r\n{\r\nstruct V_2 V_28 ;\r\nT_1 V_3 , V_11 = 0 ;\r\nint V_16 = V_10 & V_19 ;\r\nint V_31 ;\r\nF_19 ( & V_28 , F_14 ( V_40 ) ) ;\r\nF_1 ( L_19 , & V_28 ) ;\r\nV_31 = F_11 ( & V_28 ) ;\r\nif ( V_31 & V_48 )\r\nV_11 |= V_67 ;\r\nif ( V_31 & V_42 ) {\r\nV_3 = 0 ;\r\nV_11 |= V_37 ;\r\n} else if ( V_28 . V_5 >= 1023 + 32 ) {\r\nV_3 = 0x7fffffff ;\r\nif ( V_28 . V_4 )\r\nV_3 = ~ V_3 ;\r\nV_11 |= V_37 ;\r\n} else if ( V_28 . V_5 >= 1023 - 1 ) {\r\nint V_14 = 1023 + 63 - V_28 . V_5 ;\r\nT_2 V_68 , V_13 = 0 ;\r\nV_3 = ( V_28 . V_6 << 1 ) >> V_14 ;\r\nV_68 = V_28 . V_6 << ( 65 - V_14 ) ;\r\nif ( V_16 == V_20 ) {\r\nV_13 = 0x8000000000000000ULL ;\r\nif ( ( V_3 & 1 ) == 0 )\r\nV_13 -= 1 ;\r\n} else if ( V_16 == V_21 ) {\r\nV_13 = 0 ;\r\n} else if ( ( V_16 == V_22 ) ^ ( V_28 . V_4 != 0 ) ) {\r\nV_13 = ~ 0ULL ;\r\n}\r\nif ( ( V_68 + V_13 ) < V_68 && V_3 < 0xffffffff )\r\nV_3 += 1 ;\r\nif ( V_3 > 0x7fffffff + ( V_28 . V_4 != 0 ) ) {\r\nV_3 = 0x7fffffff + ( V_28 . V_4 != 0 ) ;\r\nV_11 |= V_37 ;\r\n} else if ( V_68 )\r\nV_11 |= V_23 ;\r\nif ( V_28 . V_4 )\r\nV_3 = - V_3 ;\r\n} else {\r\nV_3 = 0 ;\r\nif ( V_28 . V_5 | V_28 . V_6 ) {\r\nV_11 |= V_23 ;\r\nif ( V_16 == V_22 && V_28 . V_4 == 0 )\r\nV_3 = 1 ;\r\nelse if ( V_16 == V_69 && V_28 . V_4 )\r\nV_3 = - 1 ;\r\n}\r\n}\r\nF_2 ( L_20 , V_62 , V_3 , V_11 ) ;\r\nF_37 ( ( V_70 ) V_3 , V_62 ) ;\r\nreturn V_11 ;\r\n}\r\nstatic T_1 F_45 ( int V_9 , int V_39 , int V_40 , T_1 V_10 )\r\n{\r\nreturn F_44 ( V_9 , V_39 , V_40 , V_21 ) ;\r\n}\r\nstatic T_1\r\nF_46 ( struct V_2 * V_26 , struct V_2 * V_27 ,\r\nstruct V_2 * V_28 , T_1 V_10 )\r\n{\r\nstruct V_2 * V_44 ;\r\nT_1 V_11 = 0 ;\r\nint V_30 , V_31 ;\r\nV_30 = F_11 ( V_27 ) ;\r\nV_31 = F_11 ( V_28 ) ;\r\nif ( V_30 & V_31 & V_43 ) {\r\nif ( V_27 -> V_4 ^ V_28 -> V_4 ) {\r\nV_11 = V_37 ;\r\nV_44 = & V_33 ;\r\n} else {\r\nV_44 = V_27 ;\r\n}\r\n} else if ( V_30 & V_43 && V_31 & V_71 ) {\r\nV_44 = V_27 ;\r\n} else {\r\nreturn F_10 ( V_26 , V_27 , V_28 , V_10 ) ;\r\n}\r\n* V_26 = * V_44 ;\r\nreturn V_11 ;\r\n}\r\nstatic T_1\r\nF_47 ( struct V_2 * V_26 , struct V_2 * V_27 ,\r\nstruct V_2 * V_28 , T_1 V_10 )\r\n{\r\nT_1 V_72 ;\r\nT_2 V_73 ;\r\nif ( V_27 -> V_6 & ( 1ULL << 63 ) ||\r\nV_28 -> V_6 & ( 1ULL << 63 ) ) {\r\nF_48 ( L_21 , V_74 ) ;\r\nF_1 ( L_22 , V_27 ) ;\r\nF_1 ( L_19 , V_28 ) ;\r\n}\r\nif ( V_27 -> V_5 < V_28 -> V_5 ) {\r\nstruct V_2 * V_75 = V_27 ;\r\nV_27 = V_28 ;\r\nV_28 = V_75 ;\r\n}\r\nif ( V_27 -> V_5 == 2047 )\r\nreturn F_46 ( V_26 , V_27 , V_28 , V_10 ) ;\r\n* V_26 = * V_27 ;\r\nV_72 = V_27 -> V_5 - V_28 -> V_5 ;\r\nV_73 = F_7 ( V_28 -> V_6 , V_72 ) ;\r\nif ( V_27 -> V_4 ^ V_28 -> V_4 ) {\r\nV_73 = V_27 -> V_6 - V_73 ;\r\nif ( ( T_3 ) V_73 < 0 ) {\r\nV_26 -> V_4 = F_49 ( V_26 -> V_4 ) ;\r\nV_73 = - V_73 ;\r\n} else if ( V_73 == 0 ) {\r\nV_26 -> V_4 = ( V_10 & V_19 ) ==\r\nV_69 ? 0x8000 : 0 ;\r\n}\r\n} else {\r\nV_73 += V_27 -> V_6 ;\r\n}\r\nV_26 -> V_6 = V_73 ;\r\nreturn 0 ;\r\n}\r\nstatic T_1\r\nF_50 ( struct V_2 * V_26 , struct V_2 * V_27 ,\r\nstruct V_2 * V_28 , T_1 V_10 )\r\n{\r\nF_1 ( L_22 , V_27 ) ;\r\nF_1 ( L_19 , V_28 ) ;\r\nif ( V_27 -> V_5 < V_28 -> V_5 ) {\r\nstruct V_2 * V_75 = V_27 ;\r\nV_27 = V_28 ;\r\nV_28 = V_75 ;\r\nF_2 ( L_23 ) ;\r\n}\r\nV_26 -> V_4 = V_27 -> V_4 ^ V_28 -> V_4 ;\r\nif ( V_27 -> V_5 == 2047 ) {\r\nif ( V_27 -> V_6 || ( V_28 -> V_5 == 2047 && V_28 -> V_6 ) )\r\nreturn F_10 ( V_26 , V_27 , V_28 , V_10 ) ;\r\nif ( ( V_28 -> V_5 | V_28 -> V_6 ) == 0 ) {\r\n* V_26 = V_33 ;\r\nreturn V_37 ;\r\n}\r\nV_26 -> V_5 = V_27 -> V_5 ;\r\nV_26 -> V_6 = 0 ;\r\nreturn 0 ;\r\n}\r\nif ( ( V_28 -> V_5 | V_28 -> V_6 ) == 0 ) {\r\nV_26 -> V_5 = 0 ;\r\nV_26 -> V_6 = 0 ;\r\nreturn 0 ;\r\n}\r\nV_26 -> V_5 = V_27 -> V_5 + V_28 -> V_5 - 1023 + 2 ;\r\nV_26 -> V_6 = F_51 ( V_27 -> V_6 , V_28 -> V_6 ) ;\r\nF_1 ( L_24 , V_26 ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_1\r\nF_52 ( int V_9 , int V_76 , int V_40 , T_1 V_10 , T_1 V_77 , char * V_12 )\r\n{\r\nstruct V_2 V_26 , V_44 , V_27 , V_28 ;\r\nT_1 V_11 ;\r\nF_19 ( & V_27 , F_14 ( V_76 ) ) ;\r\nif ( V_27 . V_5 == 0 && V_27 . V_6 )\r\nF_3 ( & V_27 ) ;\r\nF_19 ( & V_28 , F_14 ( V_40 ) ) ;\r\nif ( V_28 . V_5 == 0 && V_28 . V_6 )\r\nF_3 ( & V_28 ) ;\r\nV_11 = F_50 ( & V_44 , & V_27 , & V_28 , V_10 ) ;\r\nif ( V_77 & V_78 )\r\nV_44 . V_4 = F_49 ( V_44 . V_4 ) ;\r\nF_19 ( & V_27 , F_14 ( V_9 ) ) ;\r\nif ( V_27 . V_5 == 0 && V_27 . V_6 )\r\nF_3 ( & V_27 ) ;\r\nif ( V_77 & V_79 )\r\nV_27 . V_4 = F_49 ( V_27 . V_4 ) ;\r\nV_11 |= F_47 ( & V_26 , & V_27 , & V_44 , V_10 ) ;\r\nreturn F_5 ( V_9 , & V_26 , V_10 , V_11 , V_12 ) ;\r\n}\r\nstatic T_1 F_53 ( int V_9 , int V_76 , int V_40 , T_1 V_10 )\r\n{\r\nreturn F_52 ( V_9 , V_76 , V_40 , V_10 , 0 , L_25 ) ;\r\n}\r\nstatic T_1 F_54 ( int V_9 , int V_76 , int V_40 , T_1 V_10 )\r\n{\r\nreturn F_52 ( V_9 , V_76 , V_40 , V_10 , V_78 , L_26 ) ;\r\n}\r\nstatic T_1 F_55 ( int V_9 , int V_76 , int V_40 , T_1 V_10 )\r\n{\r\nreturn F_52 ( V_9 , V_76 , V_40 , V_10 , V_79 , L_27 ) ;\r\n}\r\nstatic T_1 F_56 ( int V_9 , int V_76 , int V_40 , T_1 V_10 )\r\n{\r\nreturn F_52 ( V_9 , V_76 , V_40 , V_10 , V_79 | V_78 , L_28 ) ;\r\n}\r\nstatic T_1 F_57 ( int V_9 , int V_76 , int V_40 , T_1 V_10 )\r\n{\r\nstruct V_2 V_26 , V_27 , V_28 ;\r\nT_1 V_11 ;\r\nF_19 ( & V_27 , F_14 ( V_76 ) ) ;\r\nif ( V_27 . V_5 == 0 && V_27 . V_6 )\r\nF_3 ( & V_27 ) ;\r\nF_19 ( & V_28 , F_14 ( V_40 ) ) ;\r\nif ( V_28 . V_5 == 0 && V_28 . V_6 )\r\nF_3 ( & V_28 ) ;\r\nV_11 = F_50 ( & V_26 , & V_27 , & V_28 , V_10 ) ;\r\nreturn F_5 ( V_9 , & V_26 , V_10 , V_11 , L_29 ) ;\r\n}\r\nstatic T_1 F_58 ( int V_9 , int V_76 , int V_40 , T_1 V_10 )\r\n{\r\nstruct V_2 V_26 , V_27 , V_28 ;\r\nT_1 V_11 ;\r\nF_19 ( & V_27 , F_14 ( V_76 ) ) ;\r\nif ( V_27 . V_5 == 0 && V_27 . V_6 )\r\nF_3 ( & V_27 ) ;\r\nF_19 ( & V_28 , F_14 ( V_40 ) ) ;\r\nif ( V_28 . V_5 == 0 && V_28 . V_6 )\r\nF_3 ( & V_28 ) ;\r\nV_11 = F_50 ( & V_26 , & V_27 , & V_28 , V_10 ) ;\r\nV_26 . V_4 = F_49 ( V_26 . V_4 ) ;\r\nreturn F_5 ( V_9 , & V_26 , V_10 , V_11 , L_30 ) ;\r\n}\r\nstatic T_1 F_59 ( int V_9 , int V_76 , int V_40 , T_1 V_10 )\r\n{\r\nstruct V_2 V_26 , V_27 , V_28 ;\r\nT_1 V_11 ;\r\nF_19 ( & V_27 , F_14 ( V_76 ) ) ;\r\nif ( V_27 . V_5 == 0 && V_27 . V_6 )\r\nF_3 ( & V_27 ) ;\r\nF_19 ( & V_28 , F_14 ( V_40 ) ) ;\r\nif ( V_28 . V_5 == 0 && V_28 . V_6 )\r\nF_3 ( & V_28 ) ;\r\nV_11 = F_47 ( & V_26 , & V_27 , & V_28 , V_10 ) ;\r\nreturn F_5 ( V_9 , & V_26 , V_10 , V_11 , L_31 ) ;\r\n}\r\nstatic T_1 F_60 ( int V_9 , int V_76 , int V_40 , T_1 V_10 )\r\n{\r\nstruct V_2 V_26 , V_27 , V_28 ;\r\nT_1 V_11 ;\r\nF_19 ( & V_27 , F_14 ( V_76 ) ) ;\r\nif ( V_27 . V_5 == 0 && V_27 . V_6 )\r\nF_3 ( & V_27 ) ;\r\nF_19 ( & V_28 , F_14 ( V_40 ) ) ;\r\nif ( V_28 . V_5 == 0 && V_28 . V_6 )\r\nF_3 ( & V_28 ) ;\r\nV_28 . V_4 = F_49 ( V_28 . V_4 ) ;\r\nV_11 = F_47 ( & V_26 , & V_27 , & V_28 , V_10 ) ;\r\nreturn F_5 ( V_9 , & V_26 , V_10 , V_11 , L_32 ) ;\r\n}\r\nstatic T_1 F_61 ( int V_9 , int V_76 , int V_40 , T_1 V_10 )\r\n{\r\nstruct V_2 V_26 , V_27 , V_28 ;\r\nT_1 V_11 = 0 ;\r\nint V_31 , V_30 ;\r\nF_19 ( & V_27 , F_14 ( V_76 ) ) ;\r\nF_19 ( & V_28 , F_14 ( V_40 ) ) ;\r\nV_26 . V_4 = V_27 . V_4 ^ V_28 . V_4 ;\r\nV_30 = F_11 ( & V_27 ) ;\r\nV_31 = F_11 ( & V_28 ) ;\r\nif ( V_30 & V_42 )\r\ngoto V_80;\r\nif ( V_31 & V_42 )\r\ngoto V_81;\r\nif ( V_31 & V_30 & ( V_43 | V_47 ) )\r\ngoto V_82;\r\nif ( V_30 & V_43 )\r\ngoto V_83;\r\nif ( V_31 & V_47 )\r\ngoto V_84;\r\nif ( V_31 & V_43 || V_30 & V_47 )\r\ngoto V_85;\r\nif ( V_30 & V_48 )\r\nF_3 ( & V_27 ) ;\r\nif ( V_31 & V_48 )\r\nF_3 ( & V_28 ) ;\r\nV_26 . V_5 = V_27 . V_5 - V_28 . V_5 + 1023 - 1 ;\r\nV_28 . V_6 <<= 1 ;\r\nif ( V_28 . V_6 <= ( 2 * V_27 . V_6 ) ) {\r\nV_27 . V_6 >>= 1 ;\r\nV_26 . V_5 ++ ;\r\n}\r\nV_26 . V_6 = F_21 ( V_27 . V_6 , 0 , V_28 . V_6 ) ;\r\nif ( ( V_26 . V_6 & 0x1ff ) <= 2 ) {\r\nT_2 V_50 , V_51 , V_52 , V_53 ;\r\nF_22 ( & V_50 , & V_51 , V_28 . V_6 , V_26 . V_6 ) ;\r\nF_23 ( & V_52 , & V_53 , V_27 . V_6 , 0 , V_50 , V_51 ) ;\r\nwhile ( ( T_3 ) V_52 < 0 ) {\r\nV_26 . V_6 -= 1 ;\r\nF_25 ( & V_52 , & V_53 , V_52 , V_53 , 0 , V_28 . V_6 ) ;\r\n}\r\nV_26 . V_6 |= ( V_53 != 0 ) ;\r\n}\r\nreturn F_5 ( V_9 , & V_26 , V_10 , 0 , L_33 ) ;\r\nV_80:\r\nV_11 = F_10 ( & V_26 , & V_27 , & V_28 , V_10 ) ;\r\nV_17:\r\nF_9 ( F_8 ( & V_26 ) , V_9 ) ;\r\nreturn V_11 ;\r\nV_81:\r\nV_11 = F_10 ( & V_26 , & V_28 , & V_27 , V_10 ) ;\r\ngoto V_17;\r\nV_85:\r\nV_26 . V_5 = 0 ;\r\nV_26 . V_6 = 0 ;\r\ngoto V_17;\r\nV_84:\r\nV_11 = V_86 ;\r\nV_83:\r\nV_26 . V_5 = 2047 ;\r\nV_26 . V_6 = 0 ;\r\ngoto V_17;\r\nV_82:\r\nF_9 ( F_8 ( & V_33 ) , V_9 ) ;\r\nreturn V_37 ;\r\n}\r\nT_1 F_62 ( T_1 V_87 , T_1 V_10 )\r\n{\r\nT_1 V_88 = V_87 & V_89 ;\r\nT_1 V_11 = 0 ;\r\nunsigned int V_90 ;\r\nunsigned int V_76 = F_63 ( V_87 ) ;\r\nunsigned int V_40 ;\r\nunsigned int V_91 , V_92 , V_93 ;\r\nstruct V_88 * V_94 ;\r\nV_93 = ( 1 + ( ( V_10 & V_95 ) == V_95 ) ) ;\r\nV_94 = ( V_88 == V_96 ) ? & V_97 [ F_64 ( V_87 ) ] : & V_98 [ F_65 ( V_88 ) ] ;\r\nif ( V_94 -> V_99 & V_100 )\r\nV_90 = F_66 ( V_87 ) ;\r\nelse\r\nV_90 = F_67 ( V_87 ) ;\r\nif ( V_94 -> V_99 & V_101 )\r\nV_40 = F_68 ( V_87 ) ;\r\nelse\r\nV_40 = F_69 ( V_87 ) ;\r\nif ( ( V_94 -> V_99 & V_102 ) || ( F_70 ( V_90 ) == 0 ) )\r\nV_92 = 0 ;\r\nelse\r\nV_92 = V_10 & V_103 ;\r\nF_2 ( L_34 , V_93 ,\r\n( V_92 >> V_104 ) + 1 ) ;\r\nif ( ! V_94 -> V_105 )\r\ngoto V_82;\r\nfor ( V_91 = 0 ; V_91 <= V_92 ; V_91 += 1 << V_104 ) {\r\nT_1 V_106 ;\r\nchar type ;\r\ntype = V_94 -> V_99 & V_100 ? 's' : 'd' ;\r\nif ( V_88 == V_96 )\r\nF_2 ( L_35 ,\r\nV_91 >> V_104 ,\r\ntype , V_90 , V_76 , V_40 ) ;\r\nelse\r\nF_2 ( L_36 ,\r\nV_91 >> V_104 ,\r\ntype , V_90 , V_76 , F_65 ( V_88 ) , V_40 ) ;\r\nV_106 = V_94 -> V_105 ( V_90 , V_76 , V_40 , V_10 ) ;\r\nF_2 ( L_37 ,\r\nV_91 >> V_104 , V_106 ) ;\r\nV_11 |= V_106 ;\r\nV_90 = F_70 ( V_90 ) + ( ( F_71 ( V_90 ) + V_93 ) & 3 ) ;\r\nV_76 = F_70 ( V_76 ) + ( ( F_71 ( V_76 ) + V_93 ) & 3 ) ;\r\nif ( F_70 ( V_40 ) != 0 )\r\nV_40 = F_70 ( V_40 ) + ( ( F_71 ( V_40 ) + V_93 ) & 3 ) ;\r\n}\r\nreturn V_11 ;\r\nV_82:\r\nreturn ~ 0 ;\r\n}
