{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654461519429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654461519429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 05 23:38:39 2022 " "Processing started: Sun Jun 05 23:38:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654461519429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654461519429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_1_bit -c alu_1_bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_1_bit -c alu_1_bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654461519429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654461519618 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654461519618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1_bit.vhd 14 7 " "Found 14 design units, including 7 entities, in source file alu_1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myAND-Structure " "Found design unit 1: myAND-Structure" {  } { { "alu_1_bit.vhd" "" { Text "C:/Users/User/Desktop/part1/alu_1_bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654461526638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 myOR-Structure " "Found design unit 2: myOR-Structure" {  } { { "alu_1_bit.vhd" "" { Text "C:/Users/User/Desktop/part1/alu_1_bit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654461526638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 myXOR-Structure " "Found design unit 3: myXOR-Structure" {  } { { "alu_1_bit.vhd" "" { Text "C:/Users/User/Desktop/part1/alu_1_bit.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654461526638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 fulladder-Structure " "Found design unit 4: fulladder-Structure" {  } { { "alu_1_bit.vhd" "" { Text "C:/Users/User/Desktop/part1/alu_1_bit.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654461526638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 notx-Structure " "Found design unit 5: notx-Structure" {  } { { "alu_1_bit.vhd" "" { Text "C:/Users/User/Desktop/part1/alu_1_bit.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654461526638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 mux4to1-Structure " "Found design unit 6: mux4to1-Structure" {  } { { "alu_1_bit.vhd" "" { Text "C:/Users/User/Desktop/part1/alu_1_bit.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654461526638 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 alu_1_bit-Structure " "Found design unit 7: alu_1_bit-Structure" {  } { { "alu_1_bit.vhd" "" { Text "C:/Users/User/Desktop/part1/alu_1_bit.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654461526638 ""} { "Info" "ISGN_ENTITY_NAME" "1 myAND " "Found entity 1: myAND" {  } { { "alu_1_bit.vhd" "" { Text "C:/Users/User/Desktop/part1/alu_1_bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654461526638 ""} { "Info" "ISGN_ENTITY_NAME" "2 myOR " "Found entity 2: myOR" {  } { { "alu_1_bit.vhd" "" { Text "C:/Users/User/Desktop/part1/alu_1_bit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654461526638 ""} { "Info" "ISGN_ENTITY_NAME" "3 myXOR " "Found entity 3: myXOR" {  } { { "alu_1_bit.vhd" "" { Text "C:/Users/User/Desktop/part1/alu_1_bit.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654461526638 ""} { "Info" "ISGN_ENTITY_NAME" "4 fulladder " "Found entity 4: fulladder" {  } { { "alu_1_bit.vhd" "" { Text "C:/Users/User/Desktop/part1/alu_1_bit.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654461526638 ""} { "Info" "ISGN_ENTITY_NAME" "5 notx " "Found entity 5: notx" {  } { { "alu_1_bit.vhd" "" { Text "C:/Users/User/Desktop/part1/alu_1_bit.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654461526638 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux4to1 " "Found entity 6: mux4to1" {  } { { "alu_1_bit.vhd" "" { Text "C:/Users/User/Desktop/part1/alu_1_bit.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654461526638 ""} { "Info" "ISGN_ENTITY_NAME" "7 alu_1_bit " "Found entity 7: alu_1_bit" {  } { { "alu_1_bit.vhd" "" { Text "C:/Users/User/Desktop/part1/alu_1_bit.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654461526638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654461526638 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_1_bit " "Elaborating entity \"alu_1_bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654461526654 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "invertA alu_1_bit.vhd(135) " "VHDL Signal Declaration warning at alu_1_bit.vhd(135): used implicit default value for signal \"invertA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu_1_bit.vhd" "" { Text "C:/Users/User/Desktop/part1/alu_1_bit.vhd" 135 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654461526654 "|alu_1_bit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "invertB alu_1_bit.vhd(135) " "VHDL Signal Declaration warning at alu_1_bit.vhd(135): used implicit default value for signal \"invertB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu_1_bit.vhd" "" { Text "C:/Users/User/Desktop/part1/alu_1_bit.vhd" 135 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654461526654 "|alu_1_bit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "operationCode alu_1_bit.vhd(136) " "VHDL Signal Declaration warning at alu_1_bit.vhd(136): used implicit default value for signal \"operationCode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu_1_bit.vhd" "" { Text "C:/Users/User/Desktop/part1/alu_1_bit.vhd" 136 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654461526654 "|alu_1_bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myAND myAND:u0 " "Elaborating entity \"myAND\" for hierarchy \"myAND:u0\"" {  } { { "alu_1_bit.vhd" "u0" { Text "C:/Users/User/Desktop/part1/alu_1_bit.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654461526670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myOR myOR:u1 " "Elaborating entity \"myOR\" for hierarchy \"myOR:u1\"" {  } { { "alu_1_bit.vhd" "u1" { Text "C:/Users/User/Desktop/part1/alu_1_bit.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654461526670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myXOR myXOR:u2 " "Elaborating entity \"myXOR\" for hierarchy \"myXOR:u2\"" {  } { { "alu_1_bit.vhd" "u2" { Text "C:/Users/User/Desktop/part1/alu_1_bit.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654461526685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder fulladder:u3 " "Elaborating entity \"fulladder\" for hierarchy \"fulladder:u3\"" {  } { { "alu_1_bit.vhd" "u3" { Text "C:/Users/User/Desktop/part1/alu_1_bit.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654461526685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "notx notx:u4 " "Elaborating entity \"notx\" for hierarchy \"notx:u4\"" {  } { { "alu_1_bit.vhd" "u4" { Text "C:/Users/User/Desktop/part1/alu_1_bit.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654461526685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:u6 " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:u6\"" {  } { { "alu_1_bit.vhd" "u6" { Text "C:/Users/User/Desktop/part1/alu_1_bit.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654461526701 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operation\[0\] " "No output dependent on input pin \"operation\[0\]\"" {  } { { "alu_1_bit.vhd" "" { Text "C:/Users/User/Desktop/part1/alu_1_bit.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654461526874 "|alu_1_bit|operation[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "operation\[1\] " "No output dependent on input pin \"operation\[1\]\"" {  } { { "alu_1_bit.vhd" "" { Text "C:/Users/User/Desktop/part1/alu_1_bit.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654461526874 "|alu_1_bit|operation[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ainvert " "No output dependent on input pin \"ainvert\"" {  } { { "alu_1_bit.vhd" "" { Text "C:/Users/User/Desktop/part1/alu_1_bit.vhd" 92 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654461526874 "|alu_1_bit|ainvert"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "binvert " "No output dependent on input pin \"binvert\"" {  } { { "alu_1_bit.vhd" "" { Text "C:/Users/User/Desktop/part1/alu_1_bit.vhd" 92 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654461526874 "|alu_1_bit|binvert"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1654461526874 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654461526874 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654461526874 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654461526874 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654461526874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654461526908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 05 23:38:46 2022 " "Processing ended: Sun Jun 05 23:38:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654461526908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654461526908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654461526908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654461526908 ""}
