/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [17:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  reg [22:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [16:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire [6:0] celloutsig_0_7z;
  wire [36:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [11:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(in_data[118] & celloutsig_1_1z[10]);
  assign celloutsig_1_13z = ~((celloutsig_1_2z | celloutsig_1_0z[1]) & (celloutsig_1_8z | celloutsig_1_2z));
  assign celloutsig_0_3z = celloutsig_0_0z[0] | celloutsig_0_2z[18];
  assign celloutsig_0_30z = celloutsig_0_18z | celloutsig_0_16z[4];
  assign celloutsig_0_64z = ~(celloutsig_0_36z ^ celloutsig_0_34z[0]);
  assign celloutsig_0_11z = ~(celloutsig_0_8z[14] ^ celloutsig_0_5z[4]);
  assign celloutsig_1_10z = { celloutsig_1_7z[5:2], celloutsig_1_6z, celloutsig_1_6z } & { celloutsig_1_1z[0], celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_0z } & { celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_13z };
  assign celloutsig_0_1z = in_data[24:19] & in_data[74:69];
  assign celloutsig_0_16z = celloutsig_0_5z & celloutsig_0_8z[8:3];
  assign celloutsig_0_5z = celloutsig_0_1z / { 1'h1, in_data[39:36], 1'h1 };
  assign celloutsig_1_12z = { celloutsig_1_10z[1:0], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_3z } / { 1'h1, celloutsig_1_5z[0], celloutsig_1_9z };
  assign celloutsig_1_14z = in_data[169:167] / { 1'h1, celloutsig_1_11z, celloutsig_1_2z };
  assign celloutsig_1_17z = { celloutsig_1_1z[4:2], celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_8z } > { celloutsig_1_9z[5:2], celloutsig_1_14z };
  assign celloutsig_0_28z = { celloutsig_0_5z[4], celloutsig_0_19z, celloutsig_0_9z } > celloutsig_0_2z[21:15];
  assign celloutsig_0_15z = ! celloutsig_0_0z[6:4];
  assign celloutsig_0_19z = ! { celloutsig_0_12z[7:5], celloutsig_0_17z };
  assign celloutsig_1_6z = in_data[164:157] || celloutsig_1_1z[12:5];
  assign celloutsig_1_11z = { in_data[159:157], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z } || { celloutsig_1_5z[1], celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_1_19z = { in_data[179:158], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z } || { celloutsig_1_12z[11:1], celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_13z = celloutsig_0_8z[10:6] || { celloutsig_0_12z[4:1], celloutsig_0_1z[0] };
  assign celloutsig_0_17z = { celloutsig_0_12z[7:1], celloutsig_0_1z[0] } || celloutsig_0_8z[13:6];
  assign celloutsig_0_36z = { celloutsig_0_16z[4:2], 1'h1, celloutsig_0_30z, celloutsig_0_3z, 1'h0 } < celloutsig_0_24z[7:1];
  assign celloutsig_0_24z = { celloutsig_0_5z[4:2], 1'h0, celloutsig_0_13z, 1'h0, celloutsig_0_18z, celloutsig_0_15z } * { celloutsig_0_12z[7:1], celloutsig_0_11z };
  assign celloutsig_0_34z = celloutsig_0_29z[3:1] * { celloutsig_0_9z[2:1], celloutsig_0_11z };
  assign celloutsig_0_39z = ~ celloutsig_0_0z[17:1];
  assign celloutsig_0_9z = ~ celloutsig_0_8z[32:28];
  assign celloutsig_1_0z = in_data[120:118] | in_data[106:104];
  assign celloutsig_1_1z = in_data[154:140] | in_data[143:129];
  assign celloutsig_0_8z = in_data[38:2] | { in_data[71:60], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_25z = { celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_3z } | { celloutsig_0_7z[5:0], celloutsig_0_11z };
  assign celloutsig_0_29z = { celloutsig_0_16z[5:2], celloutsig_0_19z } | { celloutsig_0_7z[2:0], celloutsig_0_27z, celloutsig_0_28z };
  assign celloutsig_1_2z = & in_data[185:176];
  assign celloutsig_1_4z = ~^ { celloutsig_1_1z[9], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_18z = ~^ { celloutsig_0_7z[6:2], celloutsig_0_13z, celloutsig_0_7z };
  assign celloutsig_1_8z = ^ in_data[178:176];
  assign celloutsig_0_10z = ^ { celloutsig_0_2z[7:1], 1'h0, celloutsig_0_3z };
  assign celloutsig_0_27z = ^ { celloutsig_0_8z[10:0], 1'h0, celloutsig_0_25z };
  assign celloutsig_1_9z = { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_5z } - in_data[167:158];
  assign celloutsig_0_0z = in_data[87:70] ^ in_data[49:32];
  assign celloutsig_0_7z = celloutsig_0_2z[18:12] ^ { celloutsig_0_5z[2], celloutsig_0_5z };
  always_latch
    if (clkin_data[96]) celloutsig_1_5z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_5z = { celloutsig_1_0z[1], celloutsig_1_0z };
  always_latch
    if (clkin_data[96]) celloutsig_1_7z = 9'h000;
    else if (clkin_data[64]) celloutsig_1_7z = in_data[116:108];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_2z = 23'h000000;
    else if (!clkin_data[0]) celloutsig_0_2z = { celloutsig_0_0z[10:6], celloutsig_0_0z };
  assign celloutsig_0_12z[2] = ~ celloutsig_0_1z[2];
  assign { celloutsig_0_12z[1], celloutsig_0_12z[7:3] } = { celloutsig_0_10z, celloutsig_0_9z } ^ { celloutsig_0_1z[1], celloutsig_0_8z[15:14], celloutsig_0_1z[5:3] };
  assign celloutsig_0_12z[0] = celloutsig_0_1z[0];
  assign { out_data[138:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z[11], celloutsig_0_64z };
endmodule
