,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/ultraembedded/riscv.git,2014-08-31 10:38:22+00:00,RISC-V CPU Core (RV32IM),202,ultraembedded/riscv,23511343,Verilog,riscv,5529,1066,2024-04-11 06:41:15+00:00,"['risc-v', 'cpu', 'verilog', 'fpga', 'verilator', 'rv32im', 'rv32i', 'riscv-linux', 'pipeline-processor', 'asic', 'verification']",https://api.github.com/licenses/bsd-3-clause
1,https://github.com/VerticalResearchGroup/miaow.git,2014-09-05 17:37:56+00:00,An open source GPU based off of the AMD Southern Islands ISA.,226,VerticalResearchGroup/miaow,23712236,Verilog,miaow,2876,896,2024-04-09 04:44:06+00:00,[],https://api.github.com/licenses/bsd-3-clause
2,https://github.com/alexforencich/verilog-uart.git,2014-08-17 19:59:00+00:00,Verilog UART,117,alexforencich/verilog-uart,23049131,Verilog,verilog-uart,79,368,2024-04-11 03:32:27+00:00,[],https://api.github.com/licenses/mit
3,https://github.com/EttusResearch/fpga.git,2014-10-06 19:55:00+00:00,The USRP™ Hardware Driver FPGA Repository,196,EttusResearch/fpga,24862301,Verilog,fpga,123599,243,2024-03-20 11:04:50+00:00,[],None
4,https://github.com/openrisc/or1200.git,2014-07-23 17:07:11+00:00,OpenRISC 1200 implementation,74,openrisc/or1200,22163282,Verilog,or1200,6450,153,2024-04-09 13:34:07+00:00,[],None
5,https://github.com/risclite/R8051.git,2014-09-17 07:04:33+00:00, 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.,42,risclite/R8051,24133818,Verilog,R8051,2517,137,2024-03-30 15:26:22+00:00,"['cpu', '8bit', 'tiny', 'verilog']",https://api.github.com/licenses/apache-2.0
6,https://github.com/DreamSourceLab/DSLogic-hdl.git,2014-07-08 02:50:30+00:00,An open source FPGA design for DSLogic,70,DreamSourceLab/DSLogic-hdl,21596096,Verilog,DSLogic-hdl,324,124,2024-03-25 09:00:52+00:00,[],https://api.github.com/licenses/gpl-2.0
7,https://github.com/freecores/verilog_fixed_point_math_library.git,2014-07-16 21:08:47+00:00,Fixed Point Math Library for Verilog,33,freecores/verilog_fixed_point_math_library,21918279,Verilog,verilog_fixed_point_math_library,31584,112,2024-04-01 22:52:02+00:00,[],https://api.github.com/licenses/lgpl-2.1
8,https://github.com/aquaxis/IPCORE.git,2014-07-23 19:42:06+00:00,,61,aquaxis/IPCORE,22172783,Verilog,IPCORE,6380,106,2024-04-09 06:51:12+00:00,[],None
9,https://github.com/freecores/8051.git,2014-07-16 20:57:08+00:00,8051 core,31,freecores/8051,21916880,Verilog,8051,1920,84,2024-03-23 01:12:28+00:00,[],None
10,https://github.com/freecores/dma_axi.git,2014-07-16 20:59:45+00:00,AXI DMA 32 / 64 bits,33,freecores/dma_axi,21917205,Verilog,dma_axi,668,82,2024-04-04 05:56:31+00:00,[],None
11,https://github.com/CospanDesign/nysa-sata.git,2014-09-09 15:03:14+00:00,,42,CospanDesign/nysa-sata,23838136,Verilog,nysa-sata,382,76,2024-01-22 21:17:17+00:00,[],https://api.github.com/licenses/mit
12,https://github.com/ucb-bar/sha3.git,2014-06-09 17:23:42+00:00,,19,ucb-bar/sha3,20655330,Verilog,sha3,855,74,2024-04-03 22:09:41+00:00,[],
13,https://github.com/freecores/ethmac.git,2014-07-16 21:00:11+00:00,Ethernet MAC 10/100 Mbps,31,freecores/ethmac,21917260,Verilog,ethmac,949,73,2024-02-15 02:33:56+00:00,[],None
14,https://github.com/John-Leitch/fpga-md5-cracker.git,2014-06-26 21:21:34+00:00,"A 64-stage pipelined MD5 implementation written in verliog.  Runs reliably on a DE0-Nano at 100mhz, computing 100 million hashes per second.",17,John-Leitch/fpga-md5-cracker,21255451,Verilog,fpga-md5-cracker,33219,64,2024-01-09 13:15:09+00:00,[],None
15,https://github.com/freecores/jpegencode.git,2014-07-16 21:02:06+00:00,JPEG Encoder Verilog,30,freecores/jpegencode,21917476,Verilog,jpegencode,174,63,2024-04-01 11:41:26+00:00,[],None
16,https://github.com/freecores/round_robin_arbiter.git,2014-07-16 21:05:58+00:00,round robin arbiter,22,freecores/round_robin_arbiter,21917939,Verilog,round_robin_arbiter,124,61,2024-01-24 14:09:33+00:00,[],None
17,https://github.com/anan-cn/Open-Source-Network-on-Chip-Router-RTL.git,2014-10-11 07:32:42+00:00,,32,anan-cn/Open-Source-Network-on-Chip-Router-RTL,25068102,Verilog,Open-Source-Network-on-Chip-Router-RTL,368,56,2024-04-12 02:37:20+00:00,[],None
18,https://github.com/olgirard/openmsp430.git,2014-10-07 21:09:18+00:00,The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.,16,olgirard/openmsp430,24911719,Verilog,openmsp430,164929,52,2024-03-27 15:09:55+00:00,[],https://api.github.com/licenses/bsd-3-clause
19,https://github.com/olofk/fifo.git,2014-09-02 08:57:35+00:00,Generic FIFO implementation with optional FWFT,20,olofk/fifo,23571790,Verilog,fifo,30,48,2024-04-08 11:29:29+00:00,[],None
20,https://github.com/freecores/sparc64soc.git,2014-07-16 21:07:03+00:00,OpenSPARC-based SoC,27,freecores/sparc64soc,21918068,Verilog,sparc64soc,2012,48,2024-02-23 19:22:02+00:00,[],None
21,https://github.com/binary-logic/vj-uart.git,2014-07-02 02:11:18+00:00,Virtual JTAG UART for Altera Devices,11,binary-logic/vj-uart,21408550,Verilog,vj-uart,521,45,2024-02-02 06:12:36+00:00,[],https://api.github.com/licenses/gpl-3.0
22,https://github.com/freecores/dma_ahb.git,2014-07-16 20:59:44+00:00,AHB DMA 32 / 64 bits,21,freecores/dma_ahb,21917203,Verilog,dma_ahb,756,43,2024-03-13 13:04:34+00:00,[],None
23,https://github.com/freecores/xge_mac.git,2014-07-16 21:09:43+00:00,Ethernet 10GE MAC,26,freecores/xge_mac,21918392,Verilog,xge_mac,976,42,2024-02-26 11:09:21+00:00,[],None
24,https://github.com/freecores/verilog_cordic_core.git,2014-07-16 21:08:46+00:00,configurable cordic core in verilog,12,freecores/verilog_cordic_core,21918278,Verilog,verilog_cordic_core,240,39,2024-04-11 15:10:54+00:00,[],None
25,https://github.com/freecores/video_stream_scaler.git,2014-07-16 21:09:00+00:00,Video Stream Scaler,13,freecores/video_stream_scaler,21918306,Verilog,video_stream_scaler,5452,38,2024-04-10 02:37:13+00:00,[],None
26,https://github.com/lajanugen/8051.git,2014-09-27 10:08:36+00:00,FPGA implementation of the 8051 Microcontroller (Verilog),15,lajanugen/8051,24528876,Verilog,8051,112,38,2024-02-08 14:54:48+00:00,[],None
27,https://github.com/zhangly/azpr_cpu.git,2014-08-06 03:43:54+00:00,用Altera FPGA芯片自制CPU,11,zhangly/azpr_cpu,22668727,Verilog,azpr_cpu,1312,37,2024-03-04 06:39:10+00:00,[],https://api.github.com/licenses/mit
28,https://github.com/freecores/can.git,2014-07-16 20:58:37+00:00,CAN Protocol Controller,17,freecores/can,21917064,Verilog,can,400,36,2024-03-15 13:59:12+00:00,[],None
29,https://github.com/freecores/apbi2c.git,2014-07-16 20:57:48+00:00,APB to I2C,10,freecores/apbi2c,21916969,Verilog,apbi2c,812,36,2024-04-03 03:41:48+00:00,[],None
30,https://github.com/freecores/mcs-4.git,2014-07-16 21:02:54+00:00,4004 CPU and MCS-4 family chips,10,freecores/mcs-4,21917568,Verilog,mcs-4,1536,32,2024-03-22 09:47:53+00:00,[],None
31,https://github.com/freecores/turbo8051.git,2014-07-16 21:08:11+00:00,turbo 8051,15,freecores/turbo8051,21918210,Verilog,turbo8051,2836,29,2024-03-06 12:18:27+00:00,[],None
32,https://github.com/freecores/i2c.git,2014-07-16 21:01:33+00:00,I2C controller core,35,freecores/i2c,21917412,Verilog,i2c,1371,27,2024-02-13 14:57:47+00:00,[],None
33,https://github.com/lajanugen/Modular-Exponentiation.git,2014-09-25 05:47:59+00:00,Verilog Implementation of modular exponentiation using Montgomery multiplication,7,lajanugen/Modular-Exponentiation,24445388,Verilog,Modular-Exponentiation,632,27,2024-04-03 10:45:48+00:00,[],None
34,https://github.com/freecores/jtag.git,2014-07-16 21:02:08+00:00,JTAG Test Access Port (TAP),11,freecores/jtag,21917478,Verilog,jtag,524,27,2024-03-09 17:23:34+00:00,[],None
35,https://github.com/CospanDesign/nysa-verilog.git,2014-08-08 23:32:42+00:00,Verilog Repository for GIT,20,CospanDesign/nysa-verilog,22774414,Verilog,nysa-verilog,1608,27,2023-06-21 00:22:50+00:00,[],https://api.github.com/licenses/mit
36,https://github.com/Archstacker/Y86-CPU.git,2014-09-25 12:32:05+00:00,A pipeline CPU in Verilog for the Y86 instruction set.,5,Archstacker/Y86-CPU,24457254,Verilog,Y86-CPU,5944,27,2024-01-07 18:05:28+00:00,[],None
37,https://github.com/freecores/uart16550.git,2014-07-16 21:08:16+00:00,UART 16550 core,22,freecores/uart16550,21918219,Verilog,uart16550,1400,26,2024-04-02 07:33:55+00:00,[],None
38,https://github.com/dhrosa/ws2812-verilog.git,2014-09-13 22:20:34+00:00,This is a Verilog module to interface with WS2812-based LED strips.,9,dhrosa/ws2812-verilog,24007388,Verilog,ws2812-verilog,104,25,2023-10-04 06:15:29+00:00,[],None
39,https://github.com/tmolteno/TART.git,2014-06-03 05:14:59+00:00,Transient Array Radio Telescope,6,tmolteno/TART,20430511,Verilog,TART,25597,25,2024-03-20 12:30:30+00:00,"['astronomy', 'radio-astronomy', 'interferometry', 'telescope', 'fpga', 'hardware']",https://api.github.com/licenses/lgpl-3.0
40,https://github.com/freecores/dvb_s2_ldpc_decoder.git,2014-07-16 20:59:54+00:00,DVB-S2 LDPC Decoder,16,freecores/dvb_s2_ldpc_decoder,21917226,Verilog,dvb_s2_ldpc_decoder,22204,24,2024-01-26 01:51:48+00:00,[],None
41,https://github.com/freecores/embedded_risc.git,2014-07-16 21:00:03+00:00,Embedded 32-bit RISC uProcessor with SDRAM Controller,5,freecores/embedded_risc,21917243,Verilog,embedded_risc,780,22,2024-01-12 13:09:56+00:00,[],None
42,https://github.com/fpga-logi/logi-pong-chu-examples.git,2014-07-01 02:37:15+00:00,example code for the logi-boards from pong chu HDL book,16,fpga-logi/logi-pong-chu-examples,21372898,Verilog,logi-pong-chu-examples,3176,22,2024-04-10 14:26:16+00:00,[],None
43,https://github.com/freecores/ha1588.git,2014-07-16 21:01:13+00:00,Hardware Assisted IEEE 1588 IP Core,12,freecores/ha1588,21917374,Verilog,ha1588,6412,21,2024-01-08 17:16:45+00:00,[],None
44,https://github.com/sdasgup3/parallel-processor-design.git,2014-09-07 22:05:40+00:00,Super scalar Processor design ,3,sdasgup3/parallel-processor-design,23772265,Verilog,parallel-processor-design,140,20,2024-01-28 03:10:07+00:00,"['verilog-hdl', 'processor', 'verilog', 'processor-architecture', 'processor-simulator', 'instruction-set-architecture', 'superscalar', 'pipeline-processor', 'pipeline-cpu', 'assembler', 'flex', 'bison', 'parallel-computing', 'instruction-level-parallelism', 'mnemonics', 'forwarding', 'bypassing', 'branch-prediction', 'instruction-set', 'opcode']",None
45,https://github.com/AdriaanSwan/Verilog-I2C-Slave.git,2014-08-02 01:43:25+00:00,Verilog I2C Slave,10,AdriaanSwan/Verilog-I2C-Slave,22535911,Verilog,Verilog-I2C-Slave,472,20,2023-12-26 15:56:52+00:00,[],https://api.github.com/licenses/gpl-2.0
46,https://github.com/pkorolov/zynq-fpga.git,2014-08-08 17:15:29+00:00,RISC-V Rocket on the Digilent Zybo Board,8,pkorolov/zynq-fpga,22765455,,zynq-fpga,22467,19,2023-10-27 11:33:55+00:00,[],None
47,https://github.com/HarmonInstruments/verilog.git,2014-09-01 15:40:20+00:00,,2,HarmonInstruments/verilog,23547415,Verilog,verilog,616,19,2023-12-11 12:43:11+00:00,[],https://api.github.com/licenses/gpl-3.0
48,https://github.com/freecores/axi_master.git,2014-07-16 20:58:07+00:00,Generic AXI master stub,9,freecores/axi_master,21917002,Verilog,axi_master,172,19,2023-12-14 11:56:27+00:00,[],None
49,https://github.com/freecores/y80e.git,2014-07-16 21:09:47+00:00,Y80e - Z80/Z180 compatible processor extended by eZ80 instructions,7,freecores/y80e,21918398,Verilog,y80e,1304,19,2023-12-24 05:39:23+00:00,[],None
50,https://github.com/thekroko/ili9341_fpga.git,2014-08-19 16:08:35+00:00,Verilog Driver for the ILI9341 TFT Module,6,thekroko/ili9341_fpga,23116715,Verilog,ili9341_fpga,64,18,2024-03-01 02:18:37+00:00,[],https://api.github.com/licenses/lgpl-3.0
51,https://github.com/freecores/ddr3_sdram.git,2014-07-16 20:59:22+00:00,DDR3 SDRAM controller,13,freecores/ddr3_sdram,21917155,Verilog,ddr3_sdram,132,18,2024-02-12 07:02:15+00:00,[],None
52,https://github.com/freecores/theia_gpu.git,2014-07-16 21:07:56+00:00,Theia: ray graphic processing unit,8,freecores/theia_gpu,21918179,Verilog,theia_gpu,14100,18,2023-11-27 03:39:05+00:00,[],None
53,https://github.com/freecores/wb_dma.git,2014-07-16 21:09:19+00:00,WISHBONE DMA/Bridge IP Core,6,freecores/wb_dma,21918342,Verilog,wb_dma,552,17,2024-01-26 04:31:36+00:00,[],None
54,https://github.com/freecores/mips_16.git,2014-07-16 21:03:09+00:00,Educational 16-bit MIPS Processor,11,freecores/mips_16,21917597,Verilog,mips_16,1680,17,2024-02-15 05:44:07+00:00,[],None
55,https://github.com/freecores/zx_ula.git,2014-07-16 21:09:57+00:00,ULA chip for ZX Spectrum,4,freecores/zx_ula,21918416,Verilog,zx_ula,2888,17,2023-11-17 12:26:45+00:00,[],None
56,https://github.com/freecores/ps2.git,2014-07-16 21:05:25+00:00,PS2 interface,9,freecores/ps2,21917872,Verilog,ps2,389,16,2023-12-24 05:39:42+00:00,[],None
57,https://github.com/freecores/1000base-x.git,2014-07-16 20:56:56+00:00,1000BASE-X  IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS),17,freecores/1000base-x,21916855,Verilog,1000base-x,8800,16,2024-03-12 18:06:14+00:00,[],None
58,https://github.com/grantae/mips32r1_core.git,2014-08-20 01:10:32+00:00,A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.,7,grantae/mips32r1_core,23131269,Verilog,mips32r1_core,3015,16,2024-04-05 11:38:19+00:00,[],None
59,https://github.com/freecores/video_systems.git,2014-07-16 21:09:00+00:00,Video compression systems,14,freecores/video_systems,21918307,Verilog,video_systems,556,16,2023-09-21 01:44:06+00:00,[],None
60,https://github.com/freecores/double_fpu.git,2014-07-16 20:59:48+00:00,double_fpu_verilog,5,freecores/double_fpu,21917211,Verilog,double_fpu,264,16,2023-12-24 06:07:31+00:00,[],None
61,https://github.com/cfelton/test_jpeg.git,2014-10-17 06:42:32+00:00,This is a myhdl test environment for the open-cores jpeg_encoder.,15,cfelton/test_jpeg,25342781,Verilog,test_jpeg,1454,16,2023-07-27 05:51:09+00:00,[],None
62,https://github.com/Gifts/descrypt-ztex-bruteforcer.git,2014-07-23 22:30:54+00:00,descrypt-ztex-bruteforcer,3,Gifts/descrypt-ztex-bruteforcer,22182719,Verilog,descrypt-ztex-bruteforcer,176,16,2022-09-21 23:10:29+00:00,[],https://api.github.com/licenses/gpl-3.0
63,https://github.com/freecores/sha3.git,2014-07-16 21:06:42+00:00,SHA3 (KECCAK),9,freecores/sha3,21918028,Verilog,sha3,548,15,2024-04-02 08:52:23+00:00,[],https://api.github.com/licenses/apache-2.0
64,https://github.com/warclab/dyract.git,2014-06-27 17:04:07+00:00,DyRACT Open Source Repository,4,warclab/dyract,21282890,Verilog,dyract,62710,15,2023-08-04 17:45:27+00:00,[],None
65,https://github.com/freecores/uart2spi.git,2014-07-16 21:08:18+00:00,UART To SPI ,14,freecores/uart2spi,21918223,Verilog,uart2spi,1416,15,2024-03-20 09:33:50+00:00,[],None
66,https://github.com/andykarpov/radio-86rk-wxeda.git,2014-09-03 06:54:01+00:00,Port of the original radio-86rk_SDRAM Altera DE1 code to the WXEDA board,5,andykarpov/radio-86rk-wxeda,23609890,Verilog,radio-86rk-wxeda,12700,15,2022-06-06 02:22:48+00:00,[],https://api.github.com/licenses/bsd-2-clause
67,https://github.com/freecores/mmu180.git,2014-07-16 21:03:20+00:00,MMU for Z80 and eZ80,3,freecores/mmu180,21917621,Verilog,mmu180,8,15,2023-12-24 05:39:37+00:00,[],None
68,https://github.com/fighter212/ahb2apb.git,2014-07-29 03:24:12+00:00,this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.,4,fighter212/ahb2apb,22366309,Verilog,ahb2apb,132,14,2023-11-05 14:23:02+00:00,[],None
69,https://github.com/freecores/usbhostslave.git,2014-07-16 21:08:40+00:00,USB 1.1 Host and Function IP core,6,freecores/usbhostslave,21918268,Verilog,usbhostslave,16016,14,2023-12-27 07:07:45+00:00,[],None
70,https://github.com/freecores/pci.git,2014-07-16 21:04:44+00:00,PCI bridge,10,freecores/pci,21917789,Verilog,pci,19560,14,2023-12-24 06:07:41+00:00,[],None
71,https://github.com/freecores/nova.git,2014-07-16 21:03:51+00:00,H.264/AVC Baseline Decoder,6,freecores/nova,21917681,Verilog,nova,924,14,2024-01-23 06:39:34+00:00,[],None
72,https://github.com/freecores/pid_controller.git,2014-07-16 21:05:04+00:00,PID controller,5,freecores/pid_controller,21917830,Verilog,pid_controller,1248,14,2024-03-26 03:29:44+00:00,[],None
73,https://github.com/freecores/robust_axi2ahb.git,2014-07-16 21:05:54+00:00,Generic AXI to AHB bridge,12,freecores/robust_axi2ahb,21917932,Verilog,robust_axi2ahb,136,13,2024-03-30 00:05:39+00:00,[],None
74,https://github.com/freecores/reed_solomon_decoder.git,2014-07-16 21:05:43+00:00,"Reed Solomon Decoder (204,188)",6,freecores/reed_solomon_decoder,21917910,Verilog,reed_solomon_decoder,508,13,2024-02-22 14:37:00+00:00,[],None
75,https://github.com/nimazad/Ethernet-communication-VHDL.git,2014-09-18 07:41:22+00:00,FPGA implementation of Real-time Ethernet communication using RMII Interface,6,nimazad/Ethernet-communication-VHDL,24178751,Verilog,Ethernet-communication-VHDL,388,13,2024-03-26 16:20:11+00:00,[],None
76,https://github.com/freecores/tiny_aes.git,2014-07-16 21:08:01+00:00,AES,6,freecores/tiny_aes,21918188,Verilog,tiny_aes,1977,13,2023-12-04 03:32:43+00:00,[],https://api.github.com/licenses/apache-2.0
77,https://github.com/freecores/mac_layer_switch.git,2014-07-16 21:02:43+00:00,100 MB/s Ethernet MAC Layer Switch,7,freecores/mac_layer_switch,21917546,Verilog,mac_layer_switch,384,12,2023-10-17 13:48:07+00:00,[],None
78,https://github.com/freecores/mmuart.git,2014-07-16 21:03:21+00:00,Simple RS232 UART,3,freecores/mmuart,21917622,Verilog,mmuart,6,12,2023-03-03 22:12:04+00:00,[],None
79,https://github.com/emeb/adsb_cape.git,2014-07-15 16:49:37+00:00,,5,emeb/adsb_cape,21867835,Verilog,adsb_cape,962,12,2023-12-12 01:40:31+00:00,[],None
80,https://github.com/freecores/fpga-median.git,2014-07-16 21:00:42+00:00,FPGA-based Median Filter,9,freecores/fpga-median,21917319,Verilog,fpga-median,580,12,2023-04-11 07:11:00+00:00,[],None
81,https://github.com/freecores/robust_axi_fabric.git,2014-07-16 21:05:55+00:00,Generic AXI interconnect fabric,6,freecores/robust_axi_fabric,21917935,Verilog,robust_axi_fabric,156,11,2024-03-31 12:35:05+00:00,[],None
82,https://github.com/yanidubin/parallella-fpga-tutorials.git,2014-09-21 06:50:20+00:00,A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org],5,yanidubin/parallella-fpga-tutorials,24284345,Verilog,parallella-fpga-tutorials,232,11,2016-12-01 16:38:20+00:00,[],None
83,https://github.com/stffrdhrn/adc_interface.git,2014-07-06 10:17:40+00:00,Verilog ADC interface for adc128s022 found in De0 Nano,3,stffrdhrn/adc_interface,21537753,Verilog,adc_interface,208,11,2024-04-07 19:06:44+00:00,[],None
84,https://github.com/freecores/pipelined_fft_64.git,2014-07-16 21:05:07+00:00,Pipelined FFT/IFFT 64 points processor,6,freecores/pipelined_fft_64,21917838,Verilog,pipelined_fft_64,216,11,2024-04-09 07:06:00+00:00,[],None
85,https://github.com/kwonalbert/oram.git,2014-08-20 21:24:59+00:00,Recursive unified ORAM,2,kwonalbert/oram,23164783,Verilog,oram,24159,11,2023-09-20 14:30:49+00:00,[],None
86,https://github.com/freecores/ahb_master.git,2014-07-16 20:57:35+00:00,Generic AHB master stub,7,freecores/ahb_master,21916939,Verilog,ahb_master,176,11,2023-04-22 08:31:48+00:00,[],None
87,https://github.com/freecores/simple_spi.git,2014-07-16 21:06:48+00:00,SPI core,10,freecores/simple_spi,21918037,Verilog,simple_spi,696,11,2023-11-03 01:37:52+00:00,[],None
88,https://github.com/HarmonInstruments/hififo.git,2014-06-28 20:10:09+00:00,Harmon Instruments FIFO to PCI Express interface,2,HarmonInstruments/hififo,21310161,Verilog,hififo,337,11,2023-12-11 12:42:31+00:00,[],https://api.github.com/licenses/gpl-3.0
89,https://github.com/freecores/an-fpga-implementation-of-low-latency-noc-based-mpsoc.git,2014-07-16 20:57:45+00:00,NoC based MPSoC,6,freecores/an-fpga-implementation-of-low-latency-noc-based-mpsoc,21916961,Verilog,an-fpga-implementation-of-low-latency-noc-based-mpsoc,1820,10,2023-04-17 07:07:03+00:00,[],None
90,https://github.com/freecores/wdsp.git,2014-07-16 21:09:31+00:00,DSP WishBone Compatible Cores,6,freecores/wdsp,21918365,Verilog,wdsp,5060,10,2023-12-24 06:08:26+00:00,[],None
91,https://github.com/freecores/wb_z80.git,2014-07-16 21:09:30+00:00,Wishbone High Performance Z80,5,freecores/wb_z80,21918364,Verilog,wb_z80,1648,10,2023-04-05 05:30:00+00:00,[],None
92,https://github.com/ultraembedded/altor32.git,2014-08-10 16:33:22+00:00,AltOr32 - Alternative Lightweight OpenRisc CPU,9,ultraembedded/altor32,22813322,Verilog,altor32,321,10,2024-01-12 13:09:57+00:00,[],https://api.github.com/licenses/lgpl-3.0
93,https://github.com/bunnie/novena-spi-romulator.git,2014-06-07 10:01:52+00:00,SPI romulator,0,bunnie/novena-spi-romulator,20590288,Verilog,novena-spi-romulator,384,10,2022-01-29 23:38:16+00:00,[],None
94,https://github.com/freecores/rtf8088.git,2014-07-16 21:06:10+00:00,rtf8088,1,freecores/rtf8088,21917963,Verilog,rtf8088,176,9,2022-05-29 12:06:48+00:00,[],None
95,https://github.com/freecores/cheap_ethernet.git,2014-07-16 20:58:50+00:00,Cheap Ethernet interface,3,freecores/cheap_ethernet,21917091,Verilog,cheap_ethernet,628,9,2024-03-21 15:55:40+00:00,[],None
96,https://github.com/freecores/i2cslave.git,2014-07-16 21:01:41+00:00,I2C Slave,7,freecores/i2cslave,21917429,Verilog,i2cslave,1544,9,2023-12-26 15:58:02+00:00,[],None
97,https://github.com/freecores/spacewire.git,2014-07-16 21:07:02+00:00,SpaceWire,3,freecores/spacewire,21918065,Verilog,spacewire,676,9,2024-02-26 19:50:52+00:00,[],None
98,https://github.com/freecores/aes-128_pipelined_encryption.git,2014-07-16 20:57:21+00:00,AES-128 Encryption,4,freecores/aes-128_pipelined_encryption,21916907,Verilog,aes-128_pipelined_encryption,376,9,2023-09-22 17:33:32+00:00,[],None
99,https://github.com/jackyangNJ/SimMIPS.git,2014-06-12 04:45:30+00:00,a MIPS-based embedded system on FPGA,2,jackyangNJ/SimMIPS,20754893,Verilog,SimMIPS,2600,9,2023-12-16 08:22:09+00:00,[],None
100,https://github.com/freecores/bilinear_demosaic.git,2014-07-16 20:58:14+00:00,Demosaic (Bilinear),5,freecores/bilinear_demosaic,21917018,Verilog,bilinear_demosaic,1952,9,2024-04-08 13:04:27+00:00,[],None
101,https://github.com/freecores/amber.git,2014-07-16 20:57:43+00:00,Amber ARM-compatible core,7,freecores/amber,21916957,Verilog,amber,12876,9,2024-02-05 18:57:04+00:00,[],None
102,https://github.com/freecores/ahb_arbiter.git,2014-07-16 20:57:34+00:00,No description,4,freecores/ahb_arbiter,21916938,Verilog,ahb_arbiter,1572,9,2023-05-18 15:29:05+00:00,[],None
103,https://github.com/freecores/usb_phy.git,2014-07-16 21:08:41+00:00,USB 1.1 PHY,9,freecores/usb_phy,21918271,Verilog,usb_phy,136,9,2023-10-10 14:09:08+00:00,[],None
104,https://github.com/robinsonb5/SegaToCD32.git,2014-06-08 08:35:13+00:00,A PSOC4-based project for interfacing 6-button Sega megadrive pads to the Amiga CD32,2,robinsonb5/SegaToCD32,20612848,Verilog,SegaToCD32,320,8,2023-09-29 07:12:20+00:00,[],https://api.github.com/licenses/gpl-3.0
105,https://github.com/freecores/spi.git,2014-07-16 21:07:07+00:00,SPI controller core,3,freecores/spi,21918073,Verilog,spi,1716,8,2023-12-08 12:29:37+00:00,[],None
106,https://github.com/hoglet67/TubeULA.git,2014-07-26 15:25:12+00:00,BBC Micro Tube ULA Image Processing Code,0,hoglet67/TubeULA,22289511,Verilog,TubeULA,5348,8,2022-05-26 02:40:00+00:00,[],https://api.github.com/licenses/apache-2.0
107,https://github.com/grantae/mips32r1_soc_nano.git,2014-09-01 19:33:07+00:00,A MIPS32 System-on-Chip for the DE0-Nano FPGA,10,grantae/mips32r1_soc_nano,23553598,Verilog,mips32r1_soc_nano,192,8,2023-08-10 06:24:41+00:00,[],None
108,https://github.com/tymonx/hdl-xlibcores.git,2014-08-08 23:13:32+00:00,HDL x-library of IP Cores,1,tymonx/hdl-xlibcores,22774114,Verilog,hdl-xlibcores,316,8,2022-04-27 19:22:12+00:00,[],https://api.github.com/licenses/bsd-3-clause
109,https://github.com/freecores/sgmii.git,2014-07-16 21:06:39+00:00,SGMII,8,freecores/sgmii,21918024,Verilog,sgmii,20404,8,2023-09-21 04:30:43+00:00,[],None
110,https://github.com/freecores/pwm.git,2014-07-16 21:05:29+00:00,PWM,2,freecores/pwm,21917881,Verilog,pwm,500,8,2023-02-20 14:38:18+00:00,[],None
111,https://github.com/freecores/robust_axi2apb.git,2014-07-16 21:05:55+00:00,Generic AXI to APB bridge,5,freecores/robust_axi2apb,21917933,Verilog,robust_axi2apb,144,8,2023-10-26 05:41:09+00:00,[],None
112,https://github.com/freecores/ethernet_tri_mode.git,2014-07-16 21:00:10+00:00,10_100_1000 Mbps tri-mode ethernet MAC,10,freecores/ethernet_tri_mode,21917257,Verilog,ethernet_tri_mode,1308,8,2023-09-27 05:23:59+00:00,[],None
113,https://github.com/ZiCog/P8X32A_Emulation.git,2014-08-07 11:50:59+00:00,Parallax Inc. Propeller micro-controller HDL.,10,ZiCog/P8X32A_Emulation,22719505,Verilog,P8X32A_Emulation,109450,8,2022-08-30 13:41:53+00:00,[],https://api.github.com/licenses/gpl-3.0
114,https://github.com/freecores/fpu.git,2014-07-16 21:00:44+00:00,Floating Point Unit,2,freecores/fpu,21917321,Verilog,fpu,252,8,2023-12-20 15:12:06+00:00,[],None
115,https://github.com/freecores/6809_6309_compatible_core.git,2014-07-16 20:57:05+00:00,6809 and 6309 Compatible core,5,freecores/6809_6309_compatible_core,21916872,Verilog,6809_6309_compatible_core,10920,8,2024-02-16 03:44:09+00:00,[],None
116,https://github.com/freecores/rtc.git,2014-07-16 21:06:06+00:00,No description,4,freecores/rtc,21917956,Verilog,rtc,432,8,2024-02-17 22:21:58+00:00,[],None
117,https://github.com/freecores/divider.git,2014-07-16 20:59:42+00:00,Hardware Division Units,2,freecores/divider,21917199,Verilog,divider,128,7,2023-06-16 02:18:59+00:00,[],None
118,https://github.com/kimi-michael/Ring-NoC.git,2014-10-14 06:09:24+00:00,a scaleable ring topology network on chip (NoC) implemented in BSV,3,kimi-michael/Ring-NoC,25192543,Verilog,Ring-NoC,628,7,2024-03-12 03:15:14+00:00,[],https://api.github.com/licenses/gpl-2.0
119,https://github.com/freecores/cpu8080.git,2014-07-16 20:59:09+00:00,8080 Compatible CPU,2,freecores/cpu8080,21917129,Verilog,cpu8080,33304,7,2024-01-20 06:01:14+00:00,[],None
120,https://github.com/pkpio/securePUF.git,2014-07-10 16:51:57+00:00,An implementation of Lightweight Secure Physically Unclonable Function.,8,pkpio/securePUF,21702465,Verilog,securePUF,149604,7,2023-04-23 23:52:42+00:00,[],https://api.github.com/licenses/gpl-2.0
121,https://github.com/freecores/ag_6502.git,2014-07-16 20:57:32+00:00,ag_6502 soft core with phase-level accuracy,2,freecores/ag_6502,21916934,Verilog,ag_6502,704,7,2023-09-19 19:52:53+00:00,[],None
122,https://github.com/freecores/mem_ctrl.git,2014-07-16 21:02:58+00:00,Memory Controller IP Core,5,freecores/mem_ctrl,21917576,Verilog,mem_ctrl,1076,7,2024-01-14 02:27:09+00:00,[],None
123,https://github.com/freecores/pcie_vera_tb.git,2014-07-16 21:04:50+00:00,PCI Express x1 16bit VERA testbench,3,freecores/pcie_vera_tb,21917802,Verilog,pcie_vera_tb,292,7,2024-01-31 15:18:23+00:00,[],None
124,https://github.com/freecores/m65c02.git,2014-07-16 21:02:42+00:00,M65C02,2,freecores/m65c02,21917544,Verilog,m65c02,5748,7,2024-04-10 04:41:21+00:00,[],None
125,https://github.com/freecores/ahb_slave.git,2014-07-16 20:57:36+00:00,Generic AHB slave stub,4,freecores/ahb_slave,21916941,Verilog,ahb_slave,136,7,2023-04-22 08:31:29+00:00,[],None
126,https://github.com/freecores/axi_slave.git,2014-07-16 20:58:07+00:00,Generic AXI slave stub,5,freecores/axi_slave,21917003,Verilog,axi_slave,152,7,2023-11-01 13:25:33+00:00,[],None
127,https://github.com/freecores/openmsp430.git,2014-07-16 21:04:20+00:00,openMSP430,3,freecores/openmsp430,21917742,Verilog,openmsp430,67644,7,2023-09-19 02:45:33+00:00,[],None
128,https://github.com/freecores/gpio.git,2014-07-16 21:01:05+00:00,General-Purpose I/O (GPIO) Core,1,freecores/gpio,21917362,Verilog,gpio,1148,6,2024-04-02 03:53:01+00:00,[],None
129,https://github.com/freecores/sdram.git,2014-07-16 21:06:28+00:00,Synchronous-DRAM Controller,5,freecores/sdram,21918003,Verilog,sdram,260,6,2024-01-24 14:08:40+00:00,[],None
130,https://github.com/secworks/rosc_entropy.git,2014-09-17 11:55:08+00:00,"Entropy source based on jitter between multiple, digital ring oscillators.",3,secworks/rosc_entropy,24142752,Verilog,rosc_entropy,76,6,2023-10-31 16:03:19+00:00,[],https://api.github.com/licenses/bsd-2-clause
131,https://github.com/freecores/minirisc.git,2014-07-16 21:03:07+00:00,Mini-Risc core,10,freecores/minirisc,21917594,Verilog,minirisc,89,6,2023-07-04 10:14:53+00:00,[],None
132,https://github.com/PyHDI/flipSyrup.git,2014-09-11 08:27:04+00:00,Cycle-Accurate Hardware Simulation Framework on Abstract FPGA Platforms,4,PyHDI/flipSyrup,23910285,Verilog,flipSyrup,764,6,2018-10-17 18:10:14+00:00,[],
133,https://github.com/wgwozdz/Spartan_LCD.git,2014-10-11 02:20:11+00:00,A generic LCD controller for the Spartan 3e starter kit.,3,wgwozdz/Spartan_LCD,25060231,Verilog,Spartan_LCD,116,6,2020-11-13 19:22:15+00:00,[],https://api.github.com/licenses/unlicense
134,https://github.com/freecores/ddr3_synthesizable_bfm.git,2014-07-16 20:59:23+00:00,DDR3 Synthesizable BFM,5,freecores/ddr3_synthesizable_bfm,21917156,Verilog,ddr3_synthesizable_bfm,132,6,2022-06-12 15:51:18+00:00,[],None
135,https://github.com/freecores/vga_lcd.git,2014-07-16 21:08:53+00:00,VGA/LCD Controller,9,freecores/vga_lcd,21918293,Verilog,vga_lcd,3624,6,2023-09-18 15:55:50+00:00,[],None
136,https://github.com/freecores/pipelined_fft_256.git,2014-07-16 21:05:07+00:00,Pipelined FFT/IFFT 256 points processor,4,freecores/pipelined_fft_256,21917837,Verilog,pipelined_fft_256,332,6,2024-03-29 15:22:01+00:00,[],None
137,https://github.com/eliotw/IBM_PC.git,2014-09-10 15:36:20+00:00,,2,eliotw/IBM_PC,23880219,Verilog,IBM_PC,797345,6,2023-07-18 07:33:52+00:00,[],None
138,https://github.com/freecores/oc54x.git,2014-07-16 21:03:56+00:00,OpenCores54x DSP,1,freecores/oc54x,21917689,Verilog,oc54x,136,6,2023-11-02 08:58:32+00:00,[],None
139,https://github.com/freecores/xgate.git,2014-07-16 21:09:42+00:00,xgate,1,freecores/xgate,21918389,Verilog,xgate,7148,6,2023-11-29 07:05:58+00:00,[],None
140,https://github.com/eda-ricercatore/MarcheProcessor.git,2014-06-20 20:48:54+00:00,A wide-word processor with 128-bit data path.,3,eda-ricercatore/MarcheProcessor,21051978,Verilog,MarcheProcessor,20976,6,2023-09-25 05:43:11+00:00,[],https://api.github.com/licenses/mit
141,https://github.com/alexandersoto/mips-processor.git,2014-07-04 01:21:03+00:00,5 Stage MIPS Processor,2,alexandersoto/mips-processor,21481733,Verilog,mips-processor,572,6,2024-03-10 21:52:31+00:00,[],None
142,https://github.com/freecores/genesys_ddr2.git,2014-07-16 21:00:59+00:00,DDR2 mem controller for Digilent Genesys Board,3,freecores/genesys_ddr2,21917348,Verilog,genesys_ddr2,244,6,2023-03-22 15:46:33+00:00,[],None
143,https://github.com/freecores/yadmc.git,2014-07-16 21:09:49+00:00,Asynchronous WISHBONE-compatible SDRAM controller,2,freecores/yadmc,21918401,Verilog,yadmc,144,6,2023-06-04 17:26:48+00:00,[],None
144,https://github.com/freecores/djpeg.git,2014-07-16 20:59:43+00:00,No description,5,freecores/djpeg,21917201,Verilog,djpeg,5636,6,2021-11-27 02:46:25+00:00,[],None
145,https://github.com/freecores/rs_decoder_31_19_6.git,2014-07-16 21:06:03+00:00,"Reed-Solomon Decoder (31, 19, 6)",5,freecores/rs_decoder_31_19_6,21917950,Verilog,rs_decoder_31_19_6,140,6,2024-02-13 02:38:06+00:00,[],None
146,https://github.com/freecores/tcp_socket.git,2014-07-16 21:07:47+00:00,TCP/IP socket,3,freecores/tcp_socket,21918161,Verilog,tcp_socket,1260,5,2022-06-29 09:10:36+00:00,[],https://api.github.com/licenses/mit
147,https://github.com/freecores/des.git,2014-07-16 20:59:30+00:00,DES/Triple DES IP Cores,2,freecores/des,21917174,Verilog,des,51,5,2023-12-04 03:32:54+00:00,[],None
148,https://github.com/freecores/xilinx_virtex_fp_library.git,2014-07-16 21:09:44+00:00,Xilinx Virtex FLoating Point,5,freecores/xilinx_virtex_fp_library,21918393,Verilog,xilinx_virtex_fp_library,1064,5,2020-04-29 18:11:38+00:00,[],None
149,https://github.com/freecores/apb_slave.git,2014-07-16 20:57:50+00:00,Generic APB slave stub,5,freecores/apb_slave,21916972,Verilog,apb_slave,132,5,2023-04-22 08:29:57+00:00,[],None
150,https://github.com/freecores/aes_core.git,2014-07-16 20:57:25+00:00,AES (Rijndael) IP Core,3,freecores/aes_core,21916913,Verilog,aes_core,123,5,2024-01-12 13:09:56+00:00,[],None
151,https://github.com/freecores/sdcard_mass_storage_controller.git,2014-07-16 21:06:27+00:00,sd card controller,6,freecores/sdcard_mass_storage_controller,21918000,Verilog,sdcard_mass_storage_controller,7700,5,2024-03-12 10:41:40+00:00,[],None
152,https://github.com/freecores/irda.git,2014-07-16 21:02:01+00:00,IrDA,4,freecores/irda,21917465,Verilog,irda,880,5,2023-12-03 08:22:06+00:00,[],None
153,https://github.com/freecores/tv80.git,2014-07-16 21:08:13+00:00,TV80,2,freecores/tv80,21918214,Verilog,tv80,416,5,2023-03-14 04:08:15+00:00,[],None
154,https://github.com/cfelton/test_gemac.git,2014-10-17 06:40:39+00:00,This is a myhdl test environment for the USRP simple_gemac core.,1,cfelton/test_gemac,25342693,Verilog,test_gemac,232,5,2022-07-03 10:28:30+00:00,[],None
155,https://github.com/freecores/pci_express_crc.git,2014-07-16 21:04:51+00:00,PCI Express 16 bit CRC verilog file,1,freecores/pci_express_crc,21917804,Verilog,pci_express_crc,328,5,2024-02-08 19:17:44+00:00,[],None
156,https://github.com/marksheahan/adc_spi_to_axism.git,2014-08-29 06:55:01+00:00,Convert from serial data in to an AXI-4 Stream master data source,4,marksheahan/adc_spi_to_axism,23455393,Verilog,adc_spi_to_axism,112,5,2022-08-03 15:19:30+00:00,[],None
157,https://github.com/0thbit/CRC_parallel.git,2014-09-19 20:49:47+00:00,Python scripts to generate verilog design and testbench for CRC bits in combinational logic.,1,0thbit/CRC_parallel,24245033,Verilog,CRC_parallel,144,5,2022-05-26 14:44:10+00:00,[],https://api.github.com/licenses/gpl-2.0
158,https://github.com/freecores/usb2uart.git,2014-07-16 21:08:34+00:00,USB to UART,5,freecores/usb2uart,21918256,Verilog,usb2uart,244,5,2022-11-01 06:39:58+00:00,[],None
159,https://github.com/ThanushanK/DigitalOscilloscope.git,2014-09-11 00:16:23+00:00,Created a digital oscilloscope in Verilog (using the Altera DE2 board) which displays an inputted audio signal’s waveform onto a VGA display,2,ThanushanK/DigitalOscilloscope,23897506,Verilog,DigitalOscilloscope,14104,5,2022-05-25 23:13:19+00:00,[],None
160,https://github.com/thomasrussellmurphy/quartus-DE0-project.git,2014-09-13 17:42:38+00:00,Default project plus project creator for Terasic's DE0 Altera Cyclone III Development Boards,6,thomasrussellmurphy/quartus-DE0-project,24001105,Verilog,quartus-DE0-project,172,5,2023-01-01 15:50:08+00:00,[],None
161,https://github.com/freecores/simple_pic.git,2014-07-16 21:06:47+00:00,Simple Programmable Interrupt Controller,1,freecores/simple_pic,21918036,Verilog,simple_pic,128,5,2022-02-01 13:53:34+00:00,[],None
162,https://github.com/freecores/spimaster.git,2014-07-16 21:07:14+00:00,SD/MMC Controller,4,freecores/spimaster,21918088,Verilog,spimaster,2824,5,2024-01-24 05:48:03+00:00,[],None
163,https://github.com/freecores/ethmac10g.git,2014-07-16 21:00:12+00:00,10G Ethernet MAC,6,freecores/ethmac10g,21917261,Verilog,ethmac10g,1536,5,2024-03-20 01:47:30+00:00,[],None
164,https://github.com/freecores/apb_mstr.git,2014-07-16 20:57:49+00:00,Generic APB master stub,4,freecores/apb_mstr,21916971,Verilog,apb_mstr,160,5,2023-04-22 08:30:26+00:00,[],None
165,https://github.com/freecores/usb1_funct.git,2014-07-16 21:08:34+00:00,USB 1.1 Function IP Core,4,freecores/usb1_funct,21918255,Verilog,usb1_funct,180,5,2023-07-27 03:26:56+00:00,[],None
166,https://github.com/freecores/iso7816_3_master.git,2014-07-16 21:02:02+00:00,Iso7816_3_Master,3,freecores/iso7816_3_master,21917469,Verilog,iso7816_3_master,200,5,2023-05-05 13:12:23+00:00,[],None
167,https://github.com/freecores/next186.git,2014-07-16 21:03:42+00:00,Next 80186 processor,2,freecores/next186,21917667,Verilog,next186,1032,5,2022-04-04 15:44:12+00:00,[],None
168,https://github.com/MDMTseng/Verilog-Bitmap-IO.git,2014-10-09 01:15:33+00:00,Using Verilog file IO to output image result,0,MDMTseng/Verilog-Bitmap-IO,24968109,Verilog,Verilog-Bitmap-IO,1700,5,2024-03-02 16:12:32+00:00,[],None
169,https://github.com/freecores/ecg.git,2014-07-16 20:59:57+00:00,Elliptic Curve Group,4,freecores/ecg,21917231,Verilog,ecg,964,4,2022-03-21 10:34:50+00:00,[],None
170,https://github.com/freecores/ima_adpcm_enc_dec.git,2014-07-16 21:01:53+00:00,IMA ADPCM Encdoer & Decoder,2,freecores/ima_adpcm_enc_dec,21917451,Verilog,ima_adpcm_enc_dec,1608,4,2023-03-23 07:40:33+00:00,[],None
171,https://github.com/freecores/sub86.git,2014-07-16 21:07:30+00:00,Small x86 subset core,2,freecores/sub86,21918120,Verilog,sub86,132,4,2022-03-21 10:26:11+00:00,[],None
172,https://github.com/freecores/wb_conmax.git,2014-07-16 21:09:18+00:00,WISHBONE Conmax IP Core,4,freecores/wb_conmax,21918337,Verilog,wb_conmax,708,4,2022-07-26 07:40:16+00:00,[],None
173,https://github.com/secworks/avalanche_entropy.git,2014-08-21 08:38:47+00:00,Entropy collector and provider for an external avalanche noise based entropy source.,1,secworks/avalanche_entropy,23180065,Verilog,avalanche_entropy,68,4,2023-12-02 20:28:12+00:00,[],https://api.github.com/licenses/bsd-2-clause
174,https://github.com/freecores/next186_soc_pc.git,2014-07-16 21:03:43+00:00,Next186 SoC PC,3,freecores/next186_soc_pc,21917668,Verilog,next186_soc_pc,700,4,2022-04-04 15:45:13+00:00,[],None
175,https://github.com/alexzhang007/Cache.git,2014-06-12 04:59:31+00:00,Verilog Cache-4Ways IP development ,1,alexzhang007/Cache,20755150,Verilog,Cache,184,4,2022-08-03 09:02:14+00:00,[],None
176,https://github.com/marksheahan/adc_spi_clocks.git,2014-08-29 06:36:34+00:00,Verilog clock generator for ADC7988-1 16 bit SPI ADC on MicroZed (ZYNQ 7010),0,marksheahan/adc_spi_clocks,23454983,Verilog,adc_spi_clocks,108,4,2023-08-14 18:14:48+00:00,[],None
177,https://github.com/freecores/wb_lpc.git,2014-07-16 21:09:23+00:00,Wishbone LPC Host and Peripheral Bridge,2,freecores/wb_lpc,21918347,Verilog,wb_lpc,1380,4,2022-05-29 12:12:23+00:00,[],None
178,https://github.com/freecores/ac97.git,2014-07-16 20:57:11+00:00,AC 97 Controller IP Core,5,freecores/ac97,21916888,Verilog,ac97,352,4,2022-03-21 10:37:31+00:00,[],None
179,https://github.com/freecores/sata_phy.git,2014-07-16 21:06:19+00:00,SATA PHY,2,freecores/sata_phy,21917985,Verilog,sata_phy,500,4,2023-11-16 03:04:42+00:00,[],None
180,https://github.com/freecores/viterb_encoder_and_decoder.git,2014-07-16 21:09:03+00:00,VIterbi_Tx_Rx,5,freecores/viterb_encoder_and_decoder,21918311,Verilog,viterb_encoder_and_decoder,572,4,2024-02-18 06:58:57+00:00,[],None
181,https://github.com/freecores/navre.git,2014-07-16 21:03:39+00:00,Navré AVR clone (8-bit RISC),2,freecores/navre,21917661,Verilog,navre,128,4,2023-11-02 08:58:37+00:00,[],None
182,https://github.com/jefflieu/fpga.git,2014-06-13 06:05:44+00:00,Collection of small but useful HDL cores,2,jefflieu/fpga,20793888,Verilog,fpga,908,4,2023-05-05 15:54:02+00:00,"['verilog', 'components']",None
183,https://github.com/freecores/gcm-aes.git,2014-07-16 21:00:54+00:00,Galois Counter Mode Advanced Encryption Standard GCM-AES,3,freecores/gcm-aes,21917340,Verilog,gcm-aes,396,4,2023-06-25 06:22:55+00:00,[],None
184,https://github.com/freecores/mips32r1.git,2014-07-16 21:03:11+00:00,MIPS32 Release 1,1,freecores/mips32r1,21917602,Verilog,mips32r1,133848,4,2024-02-17 21:39:51+00:00,[],None
185,https://github.com/eda-ricercatore/PicenoDecoders.git,2014-06-10 14:40:48+00:00,"Encoders and decoders for encoding and decoding, and error detection and correction.",2,eda-ricercatore/PicenoDecoders,20688874,Verilog,PicenoDecoders,20780,4,2021-12-23 21:52:23+00:00,[],https://api.github.com/licenses/mit
186,https://github.com/freecores/edge.git,2014-07-16 21:00:00+00:00,Edge Processor (MIPS),1,freecores/edge,21917237,Verilog,edge,352,4,2023-01-01 09:20:59+00:00,[],None
187,https://github.com/freecores/raptor64.git,2014-07-16 21:05:37+00:00,Raptor64,1,freecores/raptor64,21917898,Verilog,raptor64,2100,4,2023-12-23 06:30:01+00:00,[],None
188,https://github.com/freecores/yacc.git,2014-07-16 21:09:48+00:00,YACC-Yet Another CPU CPU,5,freecores/yacc,21918400,Verilog,yacc,4228,4,2021-11-26 23:37:50+00:00,[],None
189,https://github.com/freecores/pipelined_fft_128.git,2014-07-16 21:05:06+00:00,Pipelined FFT/IFFT 128 points processor,5,freecores/pipelined_fft_128,21917836,Verilog,pipelined_fft_128,340,4,2024-03-03 09:59:45+00:00,[],None
190,https://github.com/freecores/sdr_ctrl.git,2014-07-16 21:06:31+00:00,8/16/32 bit SDRAM Controller,3,freecores/sdr_ctrl,21918007,Verilog,sdr_ctrl,6160,4,2023-12-04 12:39:11+00:00,[],None
191,https://github.com/freecores/10_100m_ethernet-fifo_convertor.git,2014-07-16 20:56:57+00:00,10/100M Ethernet-FIFO convertor,4,freecores/10_100m_ethernet-fifo_convertor,21916858,Verilog,10_100m_ethernet-fifo_convertor,1072,4,2022-06-26 03:53:24+00:00,[],None
192,https://github.com/freecores/ao68000.git,2014-07-16 20:57:47+00:00,ao68000 - Wishbone 68000 core,4,freecores/ao68000,21916966,Verilog,ao68000,2824,4,2022-05-05 06:19:00+00:00,[],None
193,https://github.com/freecores/rc4-prbs.git,2014-07-16 21:05:39+00:00,RC4 Pseudo-random stream generator,1,freecores/rc4-prbs,21917903,Verilog,rc4-prbs,136,4,2023-12-05 11:35:33+00:00,[],https://api.github.com/licenses/lgpl-3.0
194,https://github.com/freecores/generic_fifos.git,2014-07-16 21:00:58+00:00,Generic FIFOs,5,freecores/generic_fifos,21917347,Verilog,generic_fifos,140,3,2021-11-27 02:35:09+00:00,[],None
195,https://github.com/richallanb/ECE-111-Spring-2014-Winning-RLE-Compression-in-Verilog.git,2014-09-02 10:08:45+00:00,Winning RLE Compression Design in Verilog UCSD ECE 111 Spring 2014,0,richallanb/ECE-111-Spring-2014-Winning-RLE-Compression-in-Verilog,23573917,Verilog,ECE-111-Spring-2014-Winning-RLE-Compression-in-Verilog,11408,3,2023-02-23 12:21:06+00:00,[],None
196,https://github.com/niketancm/tsea26.git,2014-09-12 18:02:14+00:00,Embedded Dsp processor,3,niketancm/tsea26,23971071,Verilog,tsea26,1381,3,2022-06-28 08:15:09+00:00,[],https://api.github.com/licenses/gpl-2.0
197,https://github.com/JunUsami/sv_hackathon_2014.git,2014-10-08 08:59:23+00:00,AXI BFM verification enviroment using DPI-C,0,JunUsami/sv_hackathon_2014,24932462,Verilog,sv_hackathon_2014,140,3,2022-07-04 02:40:24+00:00,[],https://api.github.com/licenses/gpl-2.0
198,https://github.com/benjaminfjones/fpga-tunes.git,2014-10-13 17:21:38+00:00,Audio synthesis using an FPGA,2,benjaminfjones/fpga-tunes,25169267,Verilog,fpga-tunes,156,3,2018-04-28 20:23:31+00:00,[],https://api.github.com/licenses/gpl-3.0
199,https://github.com/freecores/scalable_arbiter.git,2014-07-16 21:06:21+00:00,Scalable Arbiter,0,freecores/scalable_arbiter,21917989,Verilog,scalable_arbiter,180,3,2022-04-20 20:32:28+00:00,[],None
200,https://github.com/xuhangamy/HDB3codec_FPGA.git,2014-09-24 14:28:56+00:00,,3,xuhangamy/HDB3codec_FPGA,24418250,Verilog,HDB3codec_FPGA,100,3,2019-04-30 01:49:36+00:00,[],None
201,https://github.com/freecores/fast_log.git,2014-07-16 21:00:21+00:00,"Logarithm function, base-2, single-cycle",1,freecores/fast_log,21917277,Verilog,fast_log,128,3,2023-11-27 08:26:59+00:00,[],None
202,https://github.com/feathertw/TiniSOC.git,2014-06-25 09:25:23+00:00,,0,feathertw/TiniSOC,21197404,Verilog,TiniSOC,380,3,2022-07-05 05:36:53+00:00,[],None
203,https://github.com/nickelsworth/ProjectOberon.git,2014-10-07 16:55:03+00:00,archive of http://www-oldurls.inf.ethz.ch/personal/wirth/ProjectOberon/,3,nickelsworth/ProjectOberon,24900792,Verilog,ProjectOberon,1292,3,2021-01-04 14:34:40+00:00,[],None
204,https://github.com/freecores/bustap-jtag.git,2014-07-16 20:58:29+00:00,Bus Transaction Monitor with JTAG,1,freecores/bustap-jtag,21917050,Verilog,bustap-jtag,1108,3,2024-02-02 06:09:56+00:00,[],None
205,https://github.com/brmcfarl/iot_shield.git,2014-09-11 20:14:10+00:00,IoT Shield for the Intel Galileo Development Board,2,brmcfarl/iot_shield,23934045,Verilog,iot_shield,695165,3,2015-12-30 07:07:00+00:00,[],None
206,https://github.com/freecores/wb_to_amba.git,2014-07-16 21:09:28+00:00,wb_to_amba,3,freecores/wb_to_amba,21918359,Verilog,wb_to_amba,136,3,2022-08-24 14:49:17+00:00,[],None
207,https://github.com/freecores/wb_verilog.git,2014-07-16 21:09:29+00:00,No description,1,freecores/wb_verilog,21918362,Verilog,wb_verilog,180,3,2022-02-01 10:12:59+00:00,[],None
208,https://github.com/yipenghuang0302/tech_char.git,2014-10-08 16:30:23+00:00,"90nm, 65nm, 32nm synthesis",0,yipenghuang0302/tech_char,24949787,Verilog,tech_char,15560,3,2020-06-05 07:16:11+00:00,[],https://api.github.com/licenses/apache-2.0
209,https://github.com/freecores/mips789.git,2014-07-16 21:03:12+00:00,mips789,3,freecores/mips789,21917603,Verilog,mips789,6264,3,2023-01-01 09:20:22+00:00,[],None
210,https://github.com/freecores/two_dimensional_fast_hartley_transform.git,2014-07-16 21:08:14+00:00,2D FHT,2,freecores/two_dimensional_fast_hartley_transform,21918215,Verilog,two_dimensional_fast_hartley_transform,144,3,2023-07-26 12:22:42+00:00,[],None
211,https://github.com/dep403mai/Hardware_description_language.git,2014-10-01 19:16:21+00:00,Языки описания аппаратного обеспечения,0,dep403mai/Hardware_description_language,24691794,Verilog,Hardware_description_language,2296,3,2023-01-14 21:48:35+00:00,[],None
212,https://github.com/freecores/spicxif.git,2014-07-16 21:07:11+00:00,SPIxIF,2,freecores/spicxif,21918083,Verilog,spicxif,132,3,2023-12-08 12:28:07+00:00,[],None
213,https://github.com/CatherineH/QubitekkCC.git,2014-08-15 17:46:28+00:00,Qubitekk Coincidence Counter firmware,0,CatherineH/QubitekkCC,22997856,Verilog,QubitekkCC,620,3,2024-03-10 16:05:12+00:00,[],https://api.github.com/licenses/mit
214,https://github.com/freecores/vg_z80_sbc.git,2014-07-16 21:08:53+00:00,Z80-Based Vector Graphic Single-Board Computer,1,freecores/vg_z80_sbc,21918294,Verilog,vg_z80_sbc,15200,3,2023-04-06 07:36:35+00:00,[],None
215,https://github.com/secworks/salsa20.git,2014-06-23 12:44:12+00:00,Sals20 Stream Cipher core in Verilog,4,secworks/salsa20,21125863,Verilog,salsa20,61,3,2023-09-27 00:28:55+00:00,[],https://api.github.com/licenses/bsd-2-clause
216,https://github.com/freecores/serial_div_uu.git,2014-07-16 21:06:35+00:00,Unsigned serial divider,1,freecores/serial_div_uu,21918017,Verilog,serial_div_uu,128,3,2021-11-27 00:40:29+00:00,[],None
217,https://github.com/aluBhortaDal/verilog-library-tiny.git,2014-09-30 01:23:10+00:00,I will store whatever chunk of verilog code I think will be useful for anyone to reuse. ,1,aluBhortaDal/verilog-library-tiny,24619557,Verilog,verilog-library-tiny,45,3,2018-01-30 01:24:07+00:00,[],
218,https://github.com/freecores/wbif_68k.git,2014-07-16 21:09:21+00:00,DragonBall/68K Wishbone interface,1,freecores/wbif_68k,21918345,Verilog,wbif_68k,124,3,2021-11-26 23:44:03+00:00,[],None
219,https://github.com/freecores/oops.git,2014-07-16 21:04:05+00:00,OoOPs - Out-of-Order MIPS (TM) Processor,6,freecores/oops,21917709,Verilog,oops,148,3,2023-01-01 09:22:13+00:00,[],None
220,https://github.com/freecores/pci_blue_interface.git,2014-07-16 21:04:45+00:00,No description,2,freecores/pci_blue_interface,21917791,Verilog,pci_blue_interface,656,3,2023-05-17 03:59:11+00:00,[],None
221,https://github.com/bmartini/zedboard-vivado-loopback.git,2014-10-11 01:23:19+00:00,Zedboard loopback Vivado project for use with the zynq-xdma driver,1,bmartini/zedboard-vivado-loopback,25059059,Verilog,zedboard-vivado-loopback,288,3,2018-11-02 21:46:18+00:00,[],None
222,https://github.com/NetFPGA-NewNIC/virtex5-fpga.git,2014-10-02 15:07:50+00:00,,3,NetFPGA-NewNIC/virtex5-fpga,24723820,Verilog,virtex5-fpga,61314,3,2020-09-18 03:51:29+00:00,[],None
223,https://github.com/freecores/robust_reg.git,2014-07-16 21:05:57+00:00,Generic APB register file,2,freecores/robust_reg,21917937,Verilog,robust_reg,208,3,2023-12-08 11:08:24+00:00,[],None
224,https://github.com/freecores/cfi_ctrl.git,2014-07-16 20:58:47+00:00,CFI flash controller,2,freecores/cfi_ctrl,21917084,Verilog,cfi_ctrl,164,3,2024-01-12 13:09:56+00:00,[],None
225,https://github.com/lgemar/verilog-code.git,2014-09-11 22:06:34+00:00,,1,lgemar/verilog-code,23937450,Verilog,verilog-code,22604,3,2024-03-20 15:47:43+00:00,[],None
226,https://github.com/freecores/usb_device_core.git,2014-07-16 21:08:36+00:00,USB Device Core,3,freecores/usb_device_core,21918258,Verilog,usb_device_core,156,3,2022-03-21 10:24:37+00:00,[],None
227,https://github.com/tlan16/MIPS32_verilog.git,2014-08-08 01:21:52+00:00,"MIPS32 by Verilog, Cache+SMP sim by C",0,tlan16/MIPS32_verilog,22741842,Verilog,MIPS32_verilog,1926600,3,2023-01-28 20:33:57+00:00,[],None
228,https://github.com/freecores/common.git,2014-07-16 20:58:55+00:00,No description,1,freecores/common,21917102,Verilog,common,2164,3,2024-03-12 09:27:08+00:00,[],
229,https://github.com/freecores/wb_lcd.git,2014-07-16 21:09:22+00:00,WB LCD Character Display Controller,1,freecores/wb_lcd,21918346,Verilog,wb_lcd,220,3,2022-05-30 14:25:07+00:00,[],None
230,https://github.com/freecores/spi_core_dsp_s3ean_kits.git,2014-07-16 21:07:10+00:00,SPI Controller for AD/DA chips on S3E/A/AN Starter Kits,2,freecores/spi_core_dsp_s3ean_kits,21918082,Verilog,spi_core_dsp_s3ean_kits,396,3,2022-05-10 00:58:45+00:00,[],None
231,https://github.com/freecores/wb_prefetch_spram.git,2014-07-16 21:09:24+00:00,No description,1,freecores/wb_prefetch_spram,21918350,Verilog,wb_prefetch_spram,136,3,2022-02-01 10:17:27+00:00,[],None
232,https://github.com/freecores/simple_gpio.git,2014-07-16 21:06:46+00:00,Simple General Purpose IO,1,freecores/simple_gpio,21918035,Verilog,simple_gpio,124,3,2023-04-22 08:33:20+00:00,[],None
233,https://github.com/freecores/xtea.git,2014-07-16 21:09:45+00:00,XTEA Crypto Core,0,freecores/xtea,21918395,Verilog,xtea,23,3,2023-12-04 03:32:08+00:00,[],https://api.github.com/licenses/lgpl-2.1
234,https://github.com/DonkeyJie/FPGA_Hand_Gesture_Front_End.git,2014-08-15 08:50:58+00:00,This is a projection use to deal with video data before classification,0,DonkeyJie/FPGA_Hand_Gesture_Front_End,22984054,Verilog,FPGA_Hand_Gesture_Front_End,12668,3,2024-04-06 14:01:42+00:00,[],None
235,https://github.com/riverarodrigoa/netfpga-firewal-ddos.git,2014-07-25 03:07:36+00:00,Implementación de un cortafuegos que detecte y brinde una respuesta preventiva contra ataques de denegación de servicio HTTP GET y HTTP POST,1,riverarodrigoa/netfpga-firewal-ddos,22243117,Verilog,netfpga-firewal-ddos,5536,2,2016-07-01 17:36:28+00:00,[],https://api.github.com/licenses/gpl-3.0
236,https://github.com/freecores/aoocs.git,2014-07-16 20:57:47+00:00,aoOCS - Wishbone Amiga OCS SoC,2,freecores/aoocs,21916968,Verilog,aoocs,2328,2,2023-12-21 00:13:35+00:00,[],None
237,https://github.com/freecores/hpdmc.git,2014-07-16 21:01:29+00:00,High Performance Dynamic Memory Controller,1,freecores/hpdmc,21917405,Verilog,hpdmc,2000,2,2024-03-15 01:22:29+00:00,[],None
238,https://github.com/freecores/firewire.git,2014-07-16 21:00:29+00:00,FireWire (IEEE 1394),1,freecores/firewire,21917292,Verilog,firewire,288,2,2022-03-21 10:34:08+00:00,[],None
239,https://github.com/freecores/minsoc.git,2014-07-16 21:03:09+00:00,minsoc,3,freecores/minsoc,21917596,Verilog,minsoc,5436,2,2023-01-12 15:12:50+00:00,[],None
240,https://github.com/chzj/ddr2_project1.git,2014-10-06 12:09:38+00:00,first_project,0,chzj/ddr2_project1,24844272,Verilog,ddr2_project1,25204,2,2018-01-03 13:11:53+00:00,[],None
241,https://github.com/kelleykong/Pipelined_CPU.git,2014-09-14 03:40:05+00:00,"Pipelined CPU using MIPS Instruction Set is implemented a Pipelined CPU by Verilog, which can be downloaded and run on FPGA Altera DE2-70.",0,kelleykong/Pipelined_CPU,24012819,Verilog,Pipelined_CPU,140,2,2018-06-26 08:24:04+00:00,[],None
242,https://github.com/freecores/alternascope.git,2014-07-16 20:57:40+00:00,An Alternative Oscilloscope,1,freecores/alternascope,21916949,Verilog,alternascope,312,2,2021-11-27 03:14:57+00:00,[],None
243,https://github.com/freecores/nextz80.git,2014-07-16 21:03:44+00:00,NextZ80,2,freecores/nextz80,21917669,Verilog,nextz80,1948,2,2022-03-21 10:30:45+00:00,[],None
244,https://github.com/freecores/open_free_list.git,2014-07-16 21:04:18+00:00,Open FreeList,3,freecores/open_free_list,21917738,Verilog,open_free_list,132,2,2021-11-27 01:33:32+00:00,[],None
245,https://github.com/erickarr/DSI-Laboratories.git,2014-09-21 04:10:01+00:00,GIT Repository used for storing the DSI labs.,0,erickarr/DSI-Laboratories,24281714,Verilog,DSI-Laboratories,23000,2,2023-01-28 15:00:28+00:00,[],None
246,https://github.com/aguardar/wufl.git,2014-10-05 12:23:16+00:00,web usb fpga led,1,aguardar/wufl,24815165,Verilog,wufl,20124,2,2023-11-29 06:24:32+00:00,[],None
247,https://github.com/ashleyjr/Hough.git,2014-09-10 02:34:51+00:00,Hough transform experiment,1,ashleyjr/Hough,23858035,Verilog,Hough,13492,2,2024-04-07 07:40:18+00:00,[],None
248,https://github.com/cbatten/x.git,2014-08-30 17:35:38+00:00,Code to hold miscellaneous code snippets from LaTex documents.,16,cbatten/x,23497084,Verilog,x,178,2,2022-03-21 20:39:43+00:00,[],None
249,https://github.com/freecores/pairing.git,2014-07-16 21:04:38+00:00,Tate Bilinear Pairing,1,freecores/pairing,21917777,Verilog,pairing,776,2,2021-11-27 01:24:57+00:00,[],None
250,https://github.com/freecores/rtf68ksys.git,2014-07-16 21:06:09+00:00,rtf68kSys,2,freecores/rtf68ksys,21917962,Verilog,rtf68ksys,688,2,2022-03-21 10:27:49+00:00,[],None
251,https://github.com/freecores/s1_core.git,2014-07-16 21:06:14+00:00,S1 Core,2,freecores/s1_core,21917972,Verilog,s1_core,1644,2,2021-11-27 00:48:13+00:00,[],None
252,https://github.com/freecores/ts7300_opencore.git,2014-07-16 21:08:09+00:00,Technologic Systems TS-7300 FPGA Computer,1,freecores/ts7300_opencore,21918204,Verilog,ts7300_opencore,224,2,2021-11-27 00:08:02+00:00,[],None
253,https://github.com/freecores/versatile_fifo.git,2014-07-16 21:08:49+00:00,Versatile FIFO,0,freecores/versatile_fifo,21918284,Verilog,versatile_fifo,1608,2,2022-05-04 03:57:11+00:00,[],None
254,https://github.com/freecores/warp.git,2014-07-16 21:09:10+00:00,Image warping/Texture mapping core,2,freecores/warp,21918324,Verilog,warp,156,2,2018-09-06 17:02:55+00:00,[],None
255,https://github.com/freecores/or1200_soc.git,2014-07-16 21:04:28+00:00,or1200_soc,0,freecores/or1200_soc,21917758,Verilog,or1200_soc,172,2,2023-01-12 15:12:15+00:00,[],None
256,https://github.com/freecores/robust_fir.git,2014-07-16 21:05:56+00:00,Generic FIR filter,2,freecores/robust_fir,21917936,Verilog,robust_fir,148,2,2018-09-05 01:43:20+00:00,[],None
257,https://github.com/freecores/rtf_sprite_controller.git,2014-07-16 21:06:11+00:00,rtfSpriteController / Hardware cursors,1,freecores/rtf_sprite_controller,21917968,Verilog,rtf_sprite_controller,160,2,2022-02-01 14:15:12+00:00,[],None
258,https://github.com/alankarkotwal/lc-3b-processor.git,2014-10-02 18:24:59+00:00,Verilog Design for a good 16-bit RISC Processor using the LC-3B ISA,2,alankarkotwal/lc-3b-processor,24730997,Verilog,lc-3b-processor,2658,2,2020-02-01 12:12:25+00:00,[],https://api.github.com/licenses/gpl-2.0
259,https://github.com/haroldtsai/MIPS.git,2014-06-15 15:39:09+00:00,,0,haroldtsai/MIPS,20858694,Verilog,MIPS,196,2,2021-10-28 16:50:58+00:00,[],None
260,https://github.com/freecores/ptc.git,2014-07-16 21:05:28+00:00,PWM/Timer/Counter (PTC) Core,2,freecores/ptc,21917878,Verilog,ptc,436,2,2021-11-27 01:08:56+00:00,[],None
261,https://github.com/chawl002/Verilog-MCU.git,2014-07-28 02:59:05+00:00,Learning Verilog and Modelsim,1,chawl002/Verilog-MCU,22328971,Verilog,Verilog-MCU,251,2,2019-07-16 09:38:41+00:00,[],None
262,https://github.com/soshimozi/SPI-Servo-Controller.git,2014-07-29 04:59:52+00:00,An SPI Servo Controller module for FPGA's written in verilog.,0,soshimozi/SPI-Servo-Controller,22368087,Verilog,SPI-Servo-Controller,6,2,2023-03-12 06:46:31+00:00,[],None
263,https://github.com/freecores/natalius_8bit_risc.git,2014-07-16 21:03:38+00:00,Natalius 8 bit RISC,1,freecores/natalius_8bit_risc,21917660,Verilog,natalius_8bit_risc,896,2,2023-10-01 08:55:24+00:00,[],None
264,https://github.com/freecores/i2c_to_wb.git,2014-07-16 21:01:42+00:00,i2c_to_wb,1,freecores/i2c_to_wb,21917432,Verilog,i2c_to_wb,964,2,2023-05-30 02:15:04+00:00,[],None
265,https://github.com/feathertw/TiniRUN.git,2014-06-25 09:50:10+00:00,,0,feathertw/TiniRUN,21198057,Verilog,TiniRUN,2,2,2018-07-06 05:20:41+00:00,[],None
266,https://github.com/SophyXu/Logic-and-Computer-Design-Fundamentals.git,2014-09-06 13:13:12+00:00,Course in sophomore year,0,SophyXu/Logic-and-Computer-Design-Fundamentals,23734850,Verilog,Logic-and-Computer-Design-Fundamentals,164,2,2023-11-30 11:30:56+00:00,[],None
267,https://github.com/freecores/aes-encryption.git,2014-07-16 20:57:27+00:00,fast AES-128 Encryption only cores,3,freecores/aes-encryption,21916918,Verilog,aes-encryption,152,2,2022-06-12 15:37:50+00:00,[],None
268,https://github.com/freecores/aes_highthroughput_lowarea.git,2014-07-16 20:57:30+00:00,high throughput and low area aes core,2,freecores/aes_highthroughput_lowarea,21916928,Verilog,aes_highthroughput_lowarea,680,2,2021-11-27 03:17:13+00:00,[],None
269,https://github.com/freecores/async_sdm_noc.git,2014-07-16 20:57:56+00:00,Async-SDM-NoC,2,freecores/async_sdm_noc,21916983,Verilog,async_sdm_noc,7480,2,2021-11-27 03:09:28+00:00,[],
270,https://github.com/kl694/whac-a-mole.git,2014-10-05 14:08:19+00:00,FPGA project: Whac-A-Mole with video tracking,0,kl694/whac-a-mole,24817056,Verilog,whac-a-mole,10608,2,2021-04-14 06:32:42+00:00,[],None
271,https://github.com/anks2024/Guessing-Game.git,2014-07-14 13:36:15+00:00,Computer Architecture Project for deploying a simple Number Guessing Game using Verilog on a FPGA Board,0,anks2024/Guessing-Game,21820693,Verilog,Guessing-Game,294,2,2019-04-23 18:32:10+00:00,[],https://api.github.com/licenses/mit
272,https://github.com/freecores/t6507lp.git,2014-07-16 21:07:45+00:00,T6507LP,1,freecores/t6507lp,21918158,Verilog,t6507lp,736,2,2024-04-03 13:51:44+00:00,[],None
273,https://github.com/freecores/rtfbitmapcontroller.git,2014-07-16 21:06:10+00:00,rtfBitmapController,1,freecores/rtfbitmapcontroller,21917965,Verilog,rtfbitmapcontroller,216,2,2022-02-01 14:15:51+00:00,[],None
274,https://github.com/freecores/fixed_point_arithmetic_parameterized.git,2014-07-16 21:00:35+00:00,Fixed Point Arithmetic Modules,1,freecores/fixed_point_arithmetic_parameterized,21917304,Verilog,fixed_point_arithmetic_parameterized,128,2,2023-03-22 08:24:07+00:00,[],None
275,https://github.com/freecores/aemb.git,2014-07-16 20:57:18+00:00,aeMB,2,freecores/aemb,21916900,Verilog,aemb,844,2,2021-11-27 03:19:41+00:00,[],None
276,https://github.com/freecores/mesi_isc.git,2014-07-16 21:03:00+00:00,MESI Coherency InterSection Controller,1,freecores/mesi_isc,21917581,Verilog,mesi_isc,11496,2,2022-03-21 10:31:25+00:00,[],None
277,https://github.com/zhouchuanrui/brl.git,2014-09-28 13:15:42+00:00,,1,zhouchuanrui/brl,24559816,Verilog,brl,184,2,2017-09-18 09:27:35+00:00,"['verilog', 'spwm']",None
278,https://github.com/KevinKassner/ecp3-versa.git,2014-10-06 15:50:21+00:00,This repository is where I will store various firmware projects that I will build to test the Lattice Semiconductor ECP3 Versa PCIe card. This card contains the LFE3-35EA-8FN484C FPGA (field programmable gate array). The code will be built for the Lattice Diamond version 3.1 tool.,1,KevinKassner/ecp3-versa,24852519,,ecp3-versa,1208,2,2022-10-31 02:30:37+00:00,[],https://api.github.com/licenses/bsd-3-clause
279,https://github.com/olofk/wb_streamer.git,2014-09-02 08:07:17+00:00,Wishbone component for converting data streams to wishbone transactions,2,olofk/wb_streamer,23570337,Verilog,wb_streamer,43,2,2022-01-29 23:56:57+00:00,[],https://api.github.com/licenses/lgpl-3.0
280,https://github.com/freecores/ps2_host_controller.git,2014-07-16 21:05:26+00:00,PS/2 Host Controller,1,freecores/ps2_host_controller,21917875,Verilog,ps2_host_controller,128,2,2023-03-05 09:31:00+00:00,[],None
281,https://github.com/freecores/smii.git,2014-07-16 21:06:57+00:00,Ethernet SMII,2,freecores/smii,21918052,Verilog,smii,1140,2,2022-03-21 10:26:53+00:00,[],None
282,https://github.com/freecores/trigonometric_functions_in_double_fpu.git,2014-07-16 21:08:09+00:00,trigonometric functions (degrees) in double fpu,2,freecores/trigonometric_functions_in_double_fpu,21918203,Verilog,trigonometric_functions_in_double_fpu,1392,2,2021-11-27 00:08:13+00:00,[],None
283,https://github.com/freecores/macroblock_motion_detection.git,2014-07-16 21:02:44+00:00,No description,1,freecores/macroblock_motion_detection,21917547,Verilog,macroblock_motion_detection,352,2,2021-11-27 02:04:02+00:00,[],None
284,https://github.com/rockybulwinkle/bearded-octo-computing-machine.git,2014-08-24 22:46:05+00:00,FPGA Quadcopter control algorithm,0,rockybulwinkle/bearded-octo-computing-machine,23295085,Verilog,bearded-octo-computing-machine,144,2,2022-04-17 20:26:48+00:00,[],None
285,https://github.com/bwitherspoon/comm.git,2014-06-20 21:10:42+00:00,IP cores for communication systems,1,bwitherspoon/comm,21052588,Verilog,comm,304,2,2023-12-17 22:20:12+00:00,[],None
286,https://github.com/freecores/virtual_rs232_terminal_with_lvds_lcd.git,2014-07-16 21:09:02+00:00,Virtual RS232 Terminal with LVDS LCD Controller,2,freecores/virtual_rs232_terminal_with_lvds_lcd,21918309,Verilog,virtual_rs232_terminal_with_lvds_lcd,11164,2,2021-11-26 23:46:16+00:00,[],None
287,https://github.com/freecores/wb_mcs51.git,2014-07-16 21:09:23+00:00,8051 Slave to Wishbone Master Interface,1,freecores/wb_mcs51,21918349,Verilog,wb_mcs51,124,2,2021-11-26 23:43:16+00:00,[],None
288,https://github.com/seyedmaysamlavasani/GorillaPP.git,2014-06-26 00:17:47+00:00,Gorilla++ hardware generator,1,seyedmaysamlavasani/GorillaPP,21222716,Verilog,GorillaPP,52775,2,2021-03-03 20:49:15+00:00,[],
289,https://github.com/benpye/verilog-clock.git,2014-08-21 14:18:12+00:00,,0,benpye/verilog-clock,23189813,Verilog,verilog-clock,128,2,2023-03-05 10:20:37+00:00,[],None
290,https://github.com/freecores/sha_core.git,2014-07-16 21:06:42+00:00,SHA cores,2,freecores/sha_core,21918029,Verilog,sha_core,184,2,2023-12-05 11:32:15+00:00,[],None
291,https://github.com/freecores/robust_ahb_matrix.git,2014-07-16 21:05:53+00:00,Generic AHB matrix,3,freecores/robust_ahb_matrix,21917931,Verilog,robust_ahb_matrix,132,2,2024-01-12 13:09:56+00:00,[],None
292,https://github.com/dtysky/DDR2_CONTROLLER.git,2014-09-20 07:09:09+00:00,"An controller for DDR2 on FPGA with vhdl, content testbeach and model.",1,dtysky/DDR2_CONTROLLER,24256407,Verilog,DDR2_CONTROLLER,384,2,2022-07-11 15:42:36+00:00,[],https://api.github.com/licenses/mit
293,https://github.com/freecores/adder.git,2014-07-16 20:57:15+00:00,No description,2,freecores/adder,21916894,Verilog,adder,128,2,2023-06-16 02:19:52+00:00,[],None
294,https://github.com/freecores/avr8.git,2014-07-16 20:58:02+00:00,Reduced AVR Core for CPLD,3,freecores/avr8,21916993,Verilog,avr8,124,2,2023-11-02 08:48:31+00:00,[],None
295,https://github.com/freecores/rtftextcontroller.git,2014-07-16 21:06:12+00:00,rtfTextController,1,freecores/rtftextcontroller,21917969,Verilog,rtftextcontroller,288,2,2022-02-01 14:15:04+00:00,[],None
296,https://github.com/JAMBD/FPGAHost.git,2014-07-01 00:19:28+00:00,FPGA vision host,0,JAMBD/FPGAHost,21370137,Verilog,FPGAHost,176,2,2020-06-04 05:23:30+00:00,[],https://api.github.com/licenses/bsd-3-clause
297,https://github.com/juniocezar/UFMG-OC2-Verilog.git,2014-07-05 01:08:48+00:00,Implementation of a simplified version of the MIPS Pipelined in Verilog hardware description language.,0,juniocezar/UFMG-OC2-Verilog,21510883,Verilog,UFMG-OC2-Verilog,262,2,2020-01-12 22:04:11+00:00,[],None
298,https://github.com/freecores/floppyif.git,2014-07-16 21:00:38+00:00,No description,1,freecores/floppyif,21917309,Verilog,floppyif,140,2,2021-11-27 02:32:49+00:00,[],None
299,https://github.com/freecores/cde.git,2014-07-16 20:58:42+00:00,Common Design Environment,1,freecores/cde,21917077,Verilog,cde,1404,2,2021-11-27 03:00:52+00:00,[],None
300,https://github.com/freecores/fftprocessor.git,2014-07-16 21:00:25+00:00,No description,3,freecores/fftprocessor,21917283,Verilog,fftprocessor,1156,2,2023-02-15 09:10:32+00:00,[],None
301,https://github.com/freecores/ram_wb.git,2014-07-16 21:05:37+00:00,RAM_wb,1,freecores/ram_wb,21917896,Verilog,ram_wb,960,2,2022-05-29 12:21:29+00:00,[],None
302,https://github.com/freecores/socgen.git,2014-07-16 21:06:58+00:00,socgen,2,freecores/socgen,21918057,Verilog,socgen,3708,2,2021-04-02 04:10:30+00:00,[],None
303,https://github.com/MatthewMyunghaKim/NCL_Gates_Functional_Simulation.git,2014-07-11 01:26:51+00:00,Null Convention Logic Gates - Functional Simulation Testbench Code using NC-Verilog,0,MatthewMyunghaKim/NCL_Gates_Functional_Simulation,21716763,Verilog,NCL_Gates_Functional_Simulation,460,2,2023-09-16 05:55:00+00:00,[],https://api.github.com/licenses/gpl-2.0
304,https://github.com/danny-andersen/FPGA-PapilioPro-Examples.git,2014-08-17 18:49:20+00:00,Some FPGA code for the Papilio Pro Spartan 6 development board,1,danny-andersen/FPGA-PapilioPro-Examples,23047686,Verilog,FPGA-PapilioPro-Examples,2328,2,2021-04-02 03:52:58+00:00,[],None
305,https://github.com/freecores/blue.git,2014-07-16 20:58:17+00:00,16-bit CPU based loosely on Caxton Foster's Blue architecture,2,freecores/blue,21917025,Verilog,blue,1256,2,2022-09-20 16:19:41+00:00,[],None
306,https://github.com/freecores/psg16.git,2014-07-16 21:05:27+00:00,PSG16 - ADSR prog. sound gen.,1,freecores/psg16,21917877,Verilog,psg16,232,2,2023-06-28 10:56:36+00:00,[],None
307,https://github.com/freecores/rtfsimpleuart.git,2014-07-16 21:06:11+00:00,rtfSimpleUart,1,freecores/rtfsimpleuart,21917967,Verilog,rtfsimpleuart,156,2,2022-02-01 14:15:58+00:00,[],None
308,https://github.com/freecores/fade_ether_protocol.git,2014-07-16 21:00:19+00:00,Fade - Light L3 Ethernet protocol for transmission of data from FPGA to embedded PC,1,freecores/fade_ether_protocol,21917274,Verilog,fade_ether_protocol,256,2,2021-11-27 02:38:01+00:00,[],None
309,https://github.com/freecores/Aquarius.git,2014-07-16 20:57:51+00:00,No description,3,freecores/Aquarius,21916973,Verilog,Aquarius,10792,2,2023-06-08 18:59:23+00:00,[],None
310,https://github.com/gajjanag/6111_Project.git,2014-10-17 15:45:52+00:00,MIT 6.111 (Digital Systems Laboratory) Project,1,gajjanag/6111_Project,25365177,Verilog,6111_Project,33004,2,2023-06-30 16:53:14+00:00,[],https://api.github.com/licenses/gpl-3.0
311,https://github.com/linuxbest/ml605_pcie.git,2014-08-16 18:46:31+00:00,ml605 and k7netfpga edk project.,2,linuxbest/ml605_pcie,23024671,Verilog,ml605_pcie,11835,2,2022-06-18 22:02:15+00:00,[],None
312,https://github.com/freecores/ssp_uart.git,2014-07-16 21:07:24+00:00,SSP_UART,1,freecores/ssp_uart,21918107,Verilog,ssp_uart,216,2,2024-01-10 15:06:31+00:00,[],None
313,https://github.com/freecores/lpc.git,2014-07-16 21:02:35+00:00,No description,1,freecores/lpc,21917528,Verilog,lpc,500,1,2021-11-27 02:13:29+00:00,[],None
314,https://github.com/freecores/srdydrdy_lib.git,2014-07-16 21:07:20+00:00,Srdy-Drdy Library,1,freecores/srdydrdy_lib,21918098,Verilog,srdydrdy_lib,344,1,2021-11-27 00:26:10+00:00,[],None
315,https://github.com/freecores/watchdog.git,2014-07-16 21:09:11+00:00,No description,2,freecores/watchdog,21918325,Verilog,watchdog,124,1,2023-04-22 08:36:33+00:00,[],None
316,https://github.com/freecores/oks8.git,2014-07-16 21:04:01+00:00,oks8,1,freecores/oks8,21917700,Verilog,oks8,144,1,2021-11-27 01:37:55+00:00,[],None
317,https://github.com/freecores/openfire_core.git,2014-07-16 21:04:17+00:00,OpenFire Processor Core,1,freecores/openfire_core,21917736,Verilog,openfire_core,176,1,2021-11-27 01:34:14+00:00,[],None
318,https://github.com/freecores/othellogame.git,2014-07-16 21:04:36+00:00,Game-Trees FPGA implementation (Othello Game),1,freecores/othellogame,21917772,Verilog,othellogame,160,1,2021-11-27 01:25:25+00:00,[],None
319,https://github.com/freecores/p16c5x.git,2014-07-16 21:04:38+00:00,P16C5x,1,freecores/p16c5x,21917775,Verilog,p16c5x,140,1,2021-11-27 01:25:09+00:00,[],None
320,https://github.com/freecores/configurable_crc_core.git,2014-07-16 20:58:58+00:00,configurable CRC core,2,freecores/configurable_crc_core,21917106,Verilog,configurable_crc_core,124,1,2021-11-27 02:55:37+00:00,[],None
321,https://github.com/freecores/fast_antilog.git,2014-07-16 21:00:20+00:00,"Anti-Logarithm (square-root), base-2, single-cycle",1,freecores/fast_antilog,21917275,Verilog,fast_antilog,124,1,2021-11-27 02:37:49+00:00,[],None
322,https://github.com/freecores/i2cgpio.git,2014-07-16 21:01:35+00:00,i2cgpio,1,freecores/i2cgpio,21917417,Verilog,i2cgpio,124,1,2021-11-27 02:20:12+00:00,[],None
323,https://github.com/freecores/spicc.git,2014-07-16 21:07:09+00:00,No description,1,freecores/spicc,21918080,Verilog,spicc,124,1,2021-11-27 00:29:29+00:00,[],None
324,https://github.com/freecores/ca_prng.git,2014-07-16 20:58:38+00:00,Cellular Automata PRNG,1,freecores/ca_prng,21917068,Verilog,ca_prng,136,1,2021-11-27 03:01:22+00:00,[],
325,https://github.com/freecores/openriscdevboard.git,2014-07-16 21:04:22+00:00,OpenRisc Development Board,0,freecores/openriscdevboard,21917746,Verilog,openriscdevboard,4876,1,2018-01-05 18:52:20+00:00,[],None
326,https://github.com/freecores/sasc.git,2014-07-16 21:06:17+00:00,Simple Asynchronous Serial Controller,1,freecores/sasc,21917981,Verilog,sasc,128,1,2021-11-27 00:46:51+00:00,[],None
327,https://github.com/estebandres/ARQ_TP2_7SEG.git,2014-09-02 21:12:27+00:00,Implementación en verilog de un módulo de conversión BCD y codificación a 7 segmentos como parte del segundo trabajo práctico de la asignatura Arquitectura de Computadoras.,0,estebandres/ARQ_TP2_7SEG,23595755,Verilog,ARQ_TP2_7SEG,160,1,2017-04-11 06:33:06+00:00,[],None
328,https://github.com/freecores/numbert_sort_device.git,2014-07-16 21:03:53+00:00,Numbert sort device O(N),1,freecores/numbert_sort_device,21917684,Verilog,numbert_sort_device,556,1,2021-11-27 01:38:54+00:00,[],None
329,https://github.com/freecores/scan_based_serial_communication.git,2014-07-16 21:06:22+00:00,Scan Based Serial Communication,2,freecores/scan_based_serial_communication,21917991,Verilog,scan_based_serial_communication,140,1,2021-11-27 00:43:20+00:00,[],None
330,https://github.com/freecores/keypad_scanner.git,2014-07-16 21:02:14+00:00,Keypad Scanner,1,freecores/keypad_scanner,21917490,Verilog,keypad_scanner,128,1,2021-11-27 02:09:54+00:00,[],None
331,https://github.com/freecores/microprocessor.git,2014-07-16 21:03:02+00:00,microprocessor za208,1,freecores/microprocessor,21917585,Verilog,microprocessor,244,1,2021-11-27 01:59:46+00:00,[],None
332,https://github.com/XxShenglixX/Datapath.git,2014-10-08 06:30:18+00:00,ASIC and FPGA,0,XxShenglixX/Datapath,24927592,Verilog,Datapath,1788,1,2022-06-24 06:25:36+00:00,[],None
333,https://github.com/pollow/Single_Cycle_CPU.git,2014-06-12 07:45:18+00:00,A simple Single Cycle CPU for MIPS worked on Nexys3 FPGA board. Project for Course 'Computer Organization and Design'.,0,pollow/Single_Cycle_CPU,20759093,Verilog,Single_Cycle_CPU,344,1,2016-11-23 03:35:20+00:00,[],https://api.github.com/licenses/gpl-3.0
334,https://github.com/freecores/mod3_calc.git,2014-07-16 21:03:22+00:00,mod3_calc,1,freecores/mod3_calc,21917623,Verilog,mod3_calc,124,1,2021-11-27 01:55:09+00:00,[],None
335,https://github.com/freecores/spislave.git,2014-07-16 21:07:16+00:00,spislave,2,freecores/spislave,21918090,Verilog,spislave,160,1,2021-11-27 00:27:02+00:00,[],None
336,https://github.com/freecores/signed_integer_divider.git,2014-07-16 21:06:44+00:00,Signed integer divider,1,freecores/signed_integer_divider,21918031,Verilog,signed_integer_divider,128,1,2021-11-27 00:39:22+00:00,[],None
337,https://github.com/tom237/pipelinedZPU.git,2014-06-27 12:00:39+00:00,,0,tom237/pipelinedZPU,21274192,Verilog,pipelinedZPU,1932,1,2019-02-19 20:49:02+00:00,[],
338,https://github.com/nuryslyrt/kronometre.git,2014-05-31 00:52:26+00:00,Verilog ile kronometre örneği.,0,nuryslyrt/kronometre,20346384,Verilog,kronometre,136,1,2019-08-13 15:42:48+00:00,[],None
339,https://github.com/freecores/wb_flash.git,2014-07-16 21:09:21+00:00,Wishbone FLASH Interface for Parallel FLASH,1,freecores/wb_flash,21918344,Verilog,wb_flash,124,1,2021-11-26 23:44:14+00:00,[],None
340,https://github.com/freecores/wb_sim_models.git,2014-07-16 21:09:26+00:00,No description,1,freecores/wb_sim_models,21918354,Verilog,wb_sim_models,128,1,2021-11-26 23:42:57+00:00,[],None
341,https://github.com/freecores/fht.git,2014-07-16 21:00:26+00:00,Fast Hadamhard Transforms,1,freecores/fht,21917285,Verilog,fht,124,1,2021-11-27 02:34:49+00:00,[],None
342,https://github.com/freecores/opb_vga_char_display_nodac.git,2014-07-16 21:04:11+00:00,"OPB-compatible VGA character display, no DAC",1,freecores/opb_vga_char_display_nodac,21917724,Verilog,opb_vga_char_display_nodac,668,1,2021-11-27 01:35:28+00:00,[],None
343,https://github.com/freecores/brisc.git,2014-07-16 20:58:23+00:00,No description,2,freecores/brisc,21917035,Verilog,brisc,128,1,2021-11-27 03:03:55+00:00,[],None
344,https://github.com/freecores/datetime.git,2014-07-16 20:59:19+00:00,Datetime,2,freecores/datetime,21917148,Verilog,datetime,168,1,2021-11-27 02:50:52+00:00,[],None
345,https://github.com/miamiasheep/nctu_computer_organization.git,2014-07-24 08:20:42+00:00,the projects of computer organization in NCTU,0,miamiasheep/nctu_computer_organization,22205077,Verilog,nctu_computer_organization,3492,1,2023-02-05 08:40:06+00:00,[],None
346,https://github.com/ettoreleandrotognoli/genetic-hardware.git,2014-10-11 00:59:58+00:00,,0,ettoreleandrotognoli/genetic-hardware,25058620,Verilog,genetic-hardware,163,1,2019-09-06 06:39:06+00:00,[],None
347,https://github.com/freecores/binary_to_bcd.git,2014-07-16 20:58:14+00:00,"Binary to BCD conversions, with LED display driver",2,freecores/binary_to_bcd,21917019,Verilog,binary_to_bcd,168,1,2021-11-27 03:06:18+00:00,[],None
348,https://github.com/freecores/seqalign.git,2014-07-16 21:06:33+00:00,DNA Sequence Alignment Accelerator,3,freecores/seqalign,21918014,Verilog,seqalign,128,1,2021-11-27 00:40:40+00:00,[],None
349,https://github.com/stffrdhrn/egg_timer.git,2014-07-06 10:13:27+00:00,Verilog egg timer for De0 Nano,0,stffrdhrn/egg_timer,21537702,Verilog,egg_timer,17,1,2022-01-29 23:50:38+00:00,[],None
350,https://github.com/jas0n1ee/MIPS32bitCPU.git,2014-07-06 12:49:26+00:00,that's lot of shxt,0,jas0n1ee/MIPS32bitCPU,21539917,Verilog,MIPS32bitCPU,544,1,2023-07-10 19:48:31+00:00,[],None
351,https://github.com/nizarsd/nocrtl.git,2014-10-17 13:28:40+00:00,Network on Chip RTL in Verilog,3,nizarsd/nocrtl,25359369,Verilog,nocrtl,123567,1,2022-09-13 11:12:06+00:00,[],None
352,https://github.com/firehazard/Xilinx3DGame.git,2014-07-23 03:54:55+00:00,3D Game written purely in Verilog for a Xilinx FPGA hooked up to a VGA monitor and a Sega controller,0,firehazard/Xilinx3DGame,22130943,Verilog,Xilinx3DGame,2448,1,2019-02-20 19:07:06+00:00,[],None
353,https://github.com/stffrdhrn/beeper.git,2014-10-16 12:02:48+00:00,Verilog wave generator and pulse width modulator (PWM) for De0 Nano,0,stffrdhrn/beeper,25300177,Verilog,beeper,140,1,2022-01-29 23:50:54+00:00,[],None
354,https://github.com/MSU-AMSaC/dtree-spikes.git,2014-10-16 20:33:09+00:00,Neural spike classification using oblique decision trees,1,MSU-AMSaC/dtree-spikes,25320511,Verilog,dtree-spikes,162,1,2017-12-11 13:00:04+00:00,[],None
355,https://github.com/freecores/mmcfpgaconfig.git,2014-07-16 21:03:19+00:00,FPGA MMC-Card Config.,2,freecores/mmcfpgaconfig,21917618,Verilog,mmcfpgaconfig,132,1,2021-11-27 01:55:18+00:00,[],None
356,https://github.com/freecores/spigpio.git,2014-07-16 21:07:13+00:00,spigpio,1,freecores/spigpio,21918086,Verilog,spigpio,124,1,2021-11-27 00:27:11+00:00,[],None
357,https://github.com/0x161e-swei/Zynq_GO.git,2014-07-27 16:55:26+00:00,,1,0x161e-swei/Zynq_GO,22316235,Verilog,Zynq_GO,348,1,2022-09-21 04:46:31+00:00,[],None
358,https://github.com/scottwilson46/FPGARandom.git,2014-07-07 10:10:56+00:00,"Random Number Generators, Mercenne Twister, Tausworthe",1,scottwilson46/FPGARandom,21566310,Verilog,FPGARandom,144,1,2019-03-20 07:15:47+00:00,[],None
359,https://github.com/freecores/bubblesortmodule.git,2014-07-16 20:58:27+00:00,BubbleSortModule,2,freecores/bubblesortmodule,21917046,Verilog,bubblesortmodule,332,1,2021-11-27 03:03:07+00:00,[],None
360,https://github.com/freecores/cachecontroller.git,2014-07-16 20:58:34+00:00,DirectMappedCacheController,2,freecores/cachecontroller,21917059,Verilog,cachecontroller,244,1,2021-11-27 03:01:58+00:00,[],None
361,https://github.com/freecores/freq_div.git,2014-07-16 21:00:47+00:00,Adjustable Frequency Divider,1,freecores/freq_div,21917328,Verilog,freq_div,128,1,2021-11-27 02:31:15+00:00,[],None
362,https://github.com/freecores/wb_async_mem_bridge.git,2014-07-16 21:09:16+00:00,wb_async_mem_bridge,1,freecores/wb_async_mem_bridge,21918334,Verilog,wb_async_mem_bridge,200,1,2022-05-29 18:11:20+00:00,[],None
363,https://github.com/freecores/instruction_list_pipelined_processor_with_peripherals.git,2014-07-16 21:01:55+00:00,8-bit Piepelined Processor,1,freecores/instruction_list_pipelined_processor_with_peripherals,21917455,Verilog,instruction_list_pipelined_processor_with_peripherals,804,1,2021-11-27 02:16:51+00:00,[],None
364,https://github.com/freecores/kiss-board.git,2014-07-16 21:02:15+00:00,kiss-board,2,freecores/kiss-board,21917491,Verilog,kiss-board,584,1,2021-11-27 02:09:35+00:00,[],None
365,https://github.com/freecores/oscilloscope.git,2014-07-16 21:04:34+00:00,Oscilloscope,2,freecores/oscilloscope,21917770,Verilog,oscilloscope,168,1,2021-11-27 01:24:17+00:00,[],None
366,https://github.com/freecores/hd63701.git,2014-07-16 21:01:17+00:00,HD63701 compatible core,1,freecores/hd63701,21917384,Verilog,hd63701,136,1,2021-11-27 02:24:57+00:00,[],None
367,https://github.com/cemulate/simple-simon.git,2014-06-22 23:54:37+00:00,Simple Simon game written in Verilog,0,cemulate/simple-simon,21108957,Verilog,simple-simon,9,1,2023-01-28 13:32:52+00:00,[],https://api.github.com/licenses/mit
368,https://github.com/DeadWitcher/amber-de0-nano.git,2014-06-11 13:25:32+00:00,,0,DeadWitcher/amber-de0-nano,20726090,Verilog,amber-de0-nano,4156,1,2016-03-03 06:00:16+00:00,[],https://api.github.com/licenses/lgpl-2.1
369,https://github.com/klaNath/synth1.git,2014-07-29 11:51:46+00:00,,0,klaNath/synth1,22378093,Verilog,synth1,288,1,2015-04-19 11:11:54+00:00,[],https://api.github.com/licenses/lgpl-3.0
370,https://github.com/mammenx/synesthesia_moksha.git,2014-09-26 09:00:17+00:00,An attempt to revive Synesthesia on C5G Kit,0,mammenx/synesthesia_moksha,24493056,Verilog,synesthesia_moksha,70173,1,2022-03-29 23:20:28+00:00,[],https://api.github.com/licenses/gpl-3.0
371,https://github.com/shohei/PapilioPro-SDRAMController.git,2014-08-21 01:35:19+00:00,[WIP] SDRAM controller for Papilio Pro,1,shohei/PapilioPro-SDRAMController,23170138,Verilog,PapilioPro-SDRAMController,3248,1,2022-06-10 02:12:45+00:00,[],None
372,https://github.com/tchoi8/studio.git,2014-06-10 16:19:45+00:00,Verilog HDL ,0,tchoi8/studio,20692542,Verilog,studio,192,1,2019-03-12 19:13:18+00:00,[],None
373,https://github.com/zmvictor/CCDN-Router.git,2014-09-10 07:56:36+00:00,"The forwarding engine for CCDN project, implemented on NetFPGA",1,zmvictor/CCDN-Router,23865791,Verilog,CCDN-Router,34224,1,2016-07-01 17:36:33+00:00,[],
374,https://github.com/HashRatio/w5500_test.git,2014-09-09 05:52:49+00:00,,0,HashRatio/w5500_test,23821097,Verilog,w5500_test,16096,1,2020-11-12 03:40:21+00:00,[],https://api.github.com/licenses/unlicense
375,https://github.com/Lit0r/break-the-xilence.git,2014-09-10 15:10:54+00:00,,0,Lit0r/break-the-xilence,23879204,Verilog,break-the-xilence,34712,1,2018-10-07 13:29:17+00:00,[],None
376,https://github.com/freecores/fpga-cf.git,2014-07-16 21:00:41+00:00,FPGA Communication Framework,3,freecores/fpga-cf,21917315,Verilog,fpga-cf,27024,1,2021-11-27 02:32:39+00:00,[],None
377,https://github.com/freecores/microriscii.git,2014-07-16 21:03:03+00:00,MicroRISC II,1,freecores/microriscii,21917586,Verilog,microriscii,128,1,2021-11-27 01:59:36+00:00,[],None
378,https://github.com/freecores/ssp_slv.git,2014-07-16 21:07:23+00:00,SSP_Slv,1,freecores/ssp_slv,21918106,Verilog,ssp_slv,128,1,2021-11-27 00:25:15+00:00,[],None
379,https://github.com/freecores/sxp.git,2014-07-16 21:07:34+00:00,SXP (Simple eXtensible Pipeline ) Processor,3,freecores/sxp,21918128,Verilog,sxp,208,1,2021-11-27 00:18:02+00:00,[],None
380,https://github.com/freecores/versatile_library.git,2014-07-16 21:08:50+00:00,Versatile library,0,freecores/versatile_library,21918288,Verilog,versatile_library,2376,1,2022-02-01 11:50:46+00:00,[],None
381,https://github.com/freecores/osdvu.git,2014-07-16 21:04:35+00:00,Documented Verilog UART,0,freecores/osdvu,21917771,Verilog,osdvu,128,1,2022-11-20 13:12:54+00:00,[],https://api.github.com/licenses/mit
382,https://github.com/freecores/rs_5_3_gf256.git,2014-07-16 21:06:01+00:00,RS_5_3_GF256,1,freecores/rs_5_3_gf256,21917945,Verilog,rs_5_3_gf256,348,1,2021-11-27 00:58:08+00:00,[],None
383,https://github.com/freecores/cavlc.git,2014-07-16 20:58:40+00:00,cavlc decoder,1,freecores/cavlc,21917070,Verilog,cavlc,752,1,2021-11-27 03:01:14+00:00,[],None
384,https://github.com/klaNath/sine.git,2014-07-02 05:46:50+00:00,sine() in verilog HDL,1,klaNath/sine,21412873,Verilog,sine,8672,1,2020-07-02 04:03:21+00:00,[],None
385,https://github.com/samyakj/mod---finale-1.git,2014-06-24 07:01:34+00:00,Conways Game Of Life On FPGA,0,samyakj/mod---finale-1,21155282,Verilog,mod---finale-1,188,1,2016-04-03 21:31:29+00:00,[],None
386,https://github.com/freecores/tiny_tate_bilinear_pairing.git,2014-07-16 21:08:03+00:00,Tiny Tate Bilinear Pairing,0,freecores/tiny_tate_bilinear_pairing,21918193,Verilog,tiny_tate_bilinear_pairing,1704,1,2017-09-01 13:36:23+00:00,[],https://api.github.com/licenses/apache-2.0
387,https://github.com/freecores/pepelatz_misc.git,2014-07-16 21:04:58+00:00,Pepelatz MISC,1,freecores/pepelatz_misc,21917821,Verilog,pepelatz_misc,124,1,2021-11-27 01:20:33+00:00,[],None
388,https://github.com/freecores/rs232_syscon.git,2014-07-16 21:05:59+00:00,RS232 system controller,1,freecores/rs232_syscon,21917943,Verilog,rs232_syscon,212,1,2021-11-27 00:53:35+00:00,[],None
389,https://github.com/freecores/fsl2serial.git,2014-07-16 21:00:48+00:00,No description,1,freecores/fsl2serial,21917330,Verilog,fsl2serial,132,1,2021-11-27 02:31:06+00:00,[],None
390,https://github.com/freecores/i2s_to_wb.git,2014-07-16 21:01:47+00:00,I2S to WishBone,0,freecores/i2s_to_wb,21917442,Verilog,i2s_to_wb,192,1,2023-04-22 08:35:15+00:00,[],None
391,https://github.com/freecores/boundaries.git,2014-07-16 20:58:22+00:00,boundaries,2,freecores/boundaries,21917033,Verilog,boundaries,144,1,2021-11-27 03:05:08+00:00,[],None
392,https://github.com/freecores/cop.git,2014-07-16 20:59:00+00:00,Computer Operating Properly,2,freecores/cop,21917112,Verilog,cop,728,1,2021-11-27 02:55:09+00:00,[],None
393,https://github.com/freecores/cr_div.git,2014-07-16 20:59:12+00:00,cr_div - Cached Reciprocal Divider,1,freecores/cr_div,21917136,Verilog,cr_div,164,1,2021-11-27 02:53:07+00:00,[],None
394,https://github.com/jmole/PSoC_TLC5940.git,2014-08-19 00:10:16+00:00,,0,jmole/PSoC_TLC5940,23090760,Verilog,PSoC_TLC5940,324,1,2014-10-25 13:26:10+00:00,[],None
395,https://github.com/rodrigopex/ecom019_2014_2.git,2014-09-04 20:09:17+00:00,Código da disciplina de sistemas digitais.,0,rodrigopex/ecom019_2014_2,23677624,Verilog,ecom019_2014_2,180,1,2014-10-12 00:06:17+00:00,[],None
396,https://github.com/noritan/Design157.git,2014-09-13 09:52:42+00:00,FIFO Investigation using Datapath,0,noritan/Design157,23991041,Verilog,Design157,168,1,2014-09-14 14:19:27+00:00,[],None
397,https://github.com/Kyhu/wsw-neuro.git,2014-10-17 19:19:34+00:00,,0,Kyhu/wsw-neuro,25373404,Verilog,wsw-neuro,180872,1,2017-03-02 07:54:16+00:00,[],None
398,https://github.com/olofk/stream_utils.git,2014-09-30 05:52:40+00:00,Utility functions for data streams,0,olofk/stream_utils,24626176,Verilog,stream_utils,21,1,2022-01-30 00:11:36+00:00,[],https://api.github.com/licenses/isc
399,https://github.com/eyantra/CS684_Spider-Bot_2013.git,2014-06-18 06:15:39+00:00,,0,eyantra/CS684_Spider-Bot_2013,20951436,Verilog,CS684_Spider-Bot_2013,4564,1,2022-11-05 05:47:35+00:00,[],https://api.github.com/licenses/mit
400,https://github.com/firehazard/FPGAWebCam.git,2014-07-23 03:56:21+00:00,Code to control and display a video camera with a Xilinx FPGA,0,firehazard/FPGAWebCam,22130968,Verilog,FPGAWebCam,18368,1,2019-02-20 19:06:45+00:00,[],None
401,https://github.com/freecores/gost28147-89.git,2014-07-16 21:01:04+00:00,gost28147-89,1,freecores/gost28147-89,21917358,Verilog,gost28147-89,252,1,2021-11-27 02:26:56+00:00,[],https://api.github.com/licenses/bsd-3-clause
402,https://github.com/freecores/hamming.git,2014-07-16 21:01:13+00:00,ham_7_4_enc,2,freecores/hamming,21917375,Verilog,hamming,168,1,2021-11-27 02:25:27+00:00,[],None
403,https://github.com/freecores/m1_core.git,2014-07-16 21:02:41+00:00,M1 Core,1,freecores/m1_core,21917542,Verilog,m1_core,444,1,2021-11-27 02:04:32+00:00,[],None
404,https://github.com/timsama/8-bit-Processor.git,2014-09-23 03:07:53+00:00,A simple 8-bit processor written in Verilog.,0,timsama/8-bit-Processor,24354907,Verilog,8-bit-Processor,876,1,2024-01-14 14:28:43+00:00,[],None
405,https://github.com/makers-ie/pov-globe.git,2014-06-13 12:52:46+00:00,PoV globe,2,makers-ie/pov-globe,20804006,Verilog,pov-globe,693,1,2014-09-17 10:33:55+00:00,[],https://api.github.com/licenses/mit
406,https://github.com/freecores/memory_sizer.git,2014-07-16 21:03:00+00:00,Memory sizer,1,freecores/memory_sizer,21917579,Verilog,memory_sizer,176,1,2021-11-27 02:00:12+00:00,[],None
407,https://github.com/freecores/hssdrc.git,2014-07-16 21:01:30+00:00,High Speed SDRAM Controller With Adaptive Bank Management and Command Pipeline,1,freecores/hssdrc,21917406,Verilog,hssdrc,556,1,2021-11-27 02:22:49+00:00,[],None
408,https://github.com/freecores/i2clcd.git,2014-07-16 21:01:36+00:00,i2clcd,1,freecores/i2clcd,21917418,Verilog,i2clcd,156,1,2021-11-27 02:20:02+00:00,[],None
409,https://github.com/alexzhang007/MipsCpu.git,2014-06-03 09:24:45+00:00,"A six pipelined (Fetch, Decode, Issue, Execute, Memory, WriteBack) cpu that only implements parts of mips instructions in Verilog",2,alexzhang007/MipsCpu,20436775,Verilog,MipsCpu,152,1,2014-12-08 03:57:35+00:00,[],None
410,https://github.com/nadezhin/oberon-verification.git,2014-09-22 12:18:30+00:00,Verification of Project Oberon with ACL2 prover,0,nadezhin/oberon-verification,24327339,Verilog,oberon-verification,316,1,2019-08-26 15:15:15+00:00,[],None
411,https://github.com/ronniefro/ece552.git,2014-09-30 21:10:06+00:00,,0,ronniefro/ece552,24655772,Verilog,ece552,470,1,2014-10-08 07:17:08+00:00,[],None
412,https://github.com/freecores/sbd_sqrt_fp.git,2014-07-16 21:06:20+00:00,No description,1,freecores/sbd_sqrt_fp,21917987,Verilog,sbd_sqrt_fp,128,1,2021-11-27 00:46:09+00:00,[],None
413,https://github.com/freecores/opb_wb_wrapper.git,2014-07-17 19:24:54+00:00,WB/OPB & OPB/WB Interface Wrapper,2,freecores/opb_wb_wrapper,21954625,Verilog,opb_wb_wrapper,144,1,2018-11-13 01:05:20+00:00,[],None
414,https://github.com/darklord1310/ASICandFPGAProject.git,2014-10-08 06:30:00+00:00,,0,darklord1310/ASICandFPGAProject,24927580,Verilog,ASICandFPGAProject,4392,1,2016-05-14 15:32:14+00:00,[],None
415,https://github.com/hoglet67/AtomRamRom.git,2014-08-12 15:50:38+00:00,Phill's Atom RamRom board CPLD,0,hoglet67/AtomRamRom,22883230,Verilog,AtomRamRom,172,1,2022-05-26 02:41:15+00:00,[],None
416,https://github.com/LuisOrta/CPU-Moniciclo-Juego-de-Memoria.git,2014-07-11 20:33:20+00:00,,0,LuisOrta/CPU-Moniciclo-Juego-de-Memoria,21750525,Verilog,CPU-Moniciclo-Juego-de-Memoria,5200,1,2015-05-21 10:03:54+00:00,[],None
417,https://github.com/karshan/fpga-rgbmatrix.git,2014-08-22 16:15:13+00:00,,0,karshan/fpga-rgbmatrix,23231540,Verilog,fpga-rgbmatrix,132,1,2018-12-19 19:36:16+00:00,[],https://api.github.com/licenses/gpl-3.0
418,https://github.com/richallanb/Fast-Fibonacci-in-Verilog.git,2014-09-02 10:17:27+00:00,Fast Fibonacci in Verilog ECE 111 Spring 2014,0,richallanb/Fast-Fibonacci-in-Verilog,23574133,Verilog,Fast-Fibonacci-in-Verilog,3620,1,2014-09-02 10:20:22+00:00,[],None
419,https://github.com/co89757/ecc_coderPy.git,2014-09-11 20:01:21+00:00,error-correction coder in Py for binary files,0,co89757/ecc_coderPy,23933638,Verilog,ecc_coderPy,756,1,2023-07-11 17:24:16+00:00,[],None
420,https://github.com/freecores/alu_with_selectable_inputs_and_outputs.git,2014-07-16 20:57:41+00:00,No description,2,freecores/alu_with_selectable_inputs_and_outputs,21916952,Verilog,alu_with_selectable_inputs_and_outputs,2384,1,2021-11-27 03:14:44+00:00,[],None
421,https://github.com/freecores/de1_olpcl2294_system.git,2014-07-16 20:59:27+00:00,de1_olpcl2294_system,1,freecores/de1_olpcl2294_system,21917167,Verilog,de1_olpcl2294_system,3484,1,2021-11-27 02:49:43+00:00,[],None
422,https://github.com/freecores/dmt_tx.git,2014-07-16 20:59:47+00:00,DMT Transceiver,1,freecores/dmt_tx,21917209,Verilog,dmt_tx,468,1,2021-11-27 02:45:08+00:00,[],None
423,https://github.com/freecores/ss_pcm.git,2014-07-16 21:07:22+00:00,Single Slot PCM Interface,1,freecores/ss_pcm,21918105,Verilog,ss_pcm,128,1,2021-11-27 00:25:24+00:00,[],None
424,https://github.com/freecores/i2crepeater.git,2014-07-16 21:01:40+00:00,I2C Repeater,1,freecores/i2crepeater,21917428,Verilog,i2crepeater,124,1,2021-11-27 02:19:34+00:00,[],None
425,https://github.com/freecores/lwrisc.git,2014-07-16 21:02:39+00:00,ClaiRISC - runs 12bit opcode PIC family.,1,freecores/lwrisc,21917537,Verilog,lwrisc,356,1,2021-11-27 02:12:41+00:00,[],None
426,https://github.com/gabeharms/CPU-Architecture.git,2014-06-19 00:48:05+00:00,Verilog Program which simulates all of the components of a CPU's architecture ,1,gabeharms/CPU-Architecture,20982840,Verilog,CPU-Architecture,34,1,2016-10-03 05:03:17+00:00,[],None
427,https://github.com/machinaut/propeller.git,2014-08-08 04:57:51+00:00,http://www.parallax.com/downloads/propeller-1-design,1,machinaut/propeller,22746495,Verilog,propeller,2652,1,2016-11-29 05:38:01+00:00,[],None
428,https://github.com/mschneider90/SeniorProject.git,2014-06-26 02:39:55+00:00,nutty bits,0,mschneider90/SeniorProject,21225664,Verilog,SeniorProject,5028,1,2014-12-14 08:22:40+00:00,[],None
429,https://github.com/stffrdhrn/flipflop.git,2014-07-06 05:47:50+00:00,"Verilog flip flop project, basically hello world for De0 Nano",1,stffrdhrn/flipflop,21534421,Verilog,flipflop,172,1,2022-01-29 23:51:19+00:00,[],None
430,https://github.com/freecores/ae18.git,2014-07-16 20:57:17+00:00,ae18,2,freecores/ae18,21916898,Verilog,ae18,172,1,2021-11-27 03:19:49+00:00,[],None
431,https://github.com/freecores/csa.git,2014-07-16 20:59:16+00:00,csa,2,freecores/csa,21917144,Verilog,csa,204,1,2021-11-27 02:51:12+00:00,[],None
432,https://github.com/freecores/dbg_interface.git,2014-07-16 20:59:19+00:00,SoC Debug Interface,3,freecores/dbg_interface,21917149,Verilog,dbg_interface,3708,1,2021-11-27 02:50:43+00:00,[],None
433,https://github.com/freecores/versatile_mem_ctrl.git,2014-07-16 21:08:51+00:00,Versatile memory controller,0,freecores/versatile_mem_ctrl,21918290,Verilog,versatile_mem_ctrl,2340,1,2022-02-01 11:50:39+00:00,[],None
434,https://github.com/freecores/risc16f84.git,2014-07-16 21:05:48+00:00,risc16f84,1,freecores/risc16f84,21917922,Verilog,risc16f84,204,1,2023-04-18 03:28:19+00:00,[],None
435,https://github.com/freecores/sd_card_controller.git,2014-07-16 21:06:26+00:00,Wishbone SD Card Controller,4,freecores/sd_card_controller,21917999,Verilog,sd_card_controller,2520,1,2021-11-27 00:42:19+00:00,[],None
436,https://github.com/DrKroeger/DESandDESTrojans.git,2014-10-06 19:41:08+00:00,This repository has a working DES Implementation along with a few DES Trojans designed for the Nexys 2 Development board,0,DrKroeger/DESandDESTrojans,24861812,Verilog,DESandDESTrojans,972,1,2014-12-08 16:25:15+00:00,[],None
437,https://github.com/secworks/vndecorrelator.git,2014-09-04 09:09:15+00:00,A Verilog implementation of a von Neumann decorrelator,1,secworks/vndecorrelator,23655789,Verilog,vndecorrelator,16,1,2022-01-29 23:23:21+00:00,['verilog'],https://api.github.com/licenses/bsd-2-clause
438,https://github.com/mnkhouri/MIPS-in-verilog.git,2014-09-17 21:35:56+00:00,A MIPS CPU described in verilog,1,mnkhouri/MIPS-in-verilog,24163270,Verilog,MIPS-in-verilog,168,1,2018-06-27 08:05:16+00:00,[],None
439,https://github.com/siruix/AlarmSystem-AlteraSoCkitBoard.git,2014-09-12 03:56:14+00:00,Implementation of embedded an alarm system on Altera SoCkit development board,0,siruix/AlarmSystem-AlteraSoCkitBoard,23946095,Verilog,AlarmSystem-AlteraSoCkitBoard,95252,1,2019-07-26 09:54:09+00:00,[],None
440,https://github.com/freecores/logicprobe.git,2014-07-16 21:02:33+00:00,LogicProbe,1,freecores/logicprobe,21917524,Verilog,logicprobe,144,1,2021-11-27 02:11:18+00:00,[],https://api.github.com/licenses/bsd-2-clause
441,https://github.com/freecores/md5.git,2014-07-16 21:02:56+00:00,No description,1,freecores/md5,21917572,Verilog,md5,132,1,2021-11-27 02:00:52+00:00,[],None
442,https://github.com/freecores/statled.git,2014-07-16 21:07:25+00:00,Status LED,1,freecores/statled,21918110,Verilog,statled,124,1,2021-11-27 00:23:19+00:00,[],None
443,https://github.com/freecores/versatile_io.git,2014-07-16 21:08:50+00:00,Versatile IO,0,freecores/versatile_io,21918285,Verilog,versatile_io,148,1,2022-02-01 11:50:52+00:00,[],None
444,https://github.com/freecores/wb_size_bridge.git,2014-07-16 21:09:26+00:00,wb_size_bridge,1,freecores/wb_size_bridge,21918356,Verilog,wb_size_bridge,148,1,2021-11-26 23:42:49+00:00,[],None
445,https://github.com/freecores/opencores.git,2014-07-16 21:04:15+00:00,No description,1,freecores/opencores,21917731,Verilog,opencores,176,1,2021-11-27 01:35:20+00:00,[],None
446,https://github.com/morganp/Stateflow_examples.git,2014-07-09 14:46:09+00:00,Examples of Mealy and Moor State Machines in Simulink Stateflow,0,morganp/Stateflow_examples,21655911,Verilog,Stateflow_examples,284,1,2022-07-17 04:38:25+00:00,[],https://api.github.com/licenses/bsd-3-clause
447,https://github.com/freecores/auto_baud.git,2014-07-16 20:57:59+00:00,Automatic BAUD rate generator,3,freecores/auto_baud,21916988,Verilog,auto_baud,196,1,2021-11-27 03:08:56+00:00,[],None
448,https://github.com/freecores/claw.git,2014-07-16 20:58:53+00:00,No description,2,freecores/claw,21917097,Verilog,claw,888,1,2021-11-27 02:56:46+00:00,[],None
449,https://github.com/freecores/dpsfmnce.git,2014-07-16 20:59:49+00:00,DPSFmnCE,1,freecores/dpsfmnce,21917215,Verilog,dpsfmnce,128,1,2021-11-27 02:44:36+00:00,[],None
450,https://github.com/freecores/klc32.git,2014-07-16 21:02:15+00:00,KLC32,1,freecores/klc32,21917492,Verilog,klc32,220,1,2021-11-27 02:09:27+00:00,[],None
451,https://github.com/freecores/lcd_block.git,2014-07-16 21:02:21+00:00,LCD Block,1,freecores/lcd_block,21917502,Verilog,lcd_block,8692,1,2021-11-27 02:08:20+00:00,[],None
452,https://github.com/freecores/m16c5x.git,2014-07-16 21:02:41+00:00,M16C5x,2,freecores/m16c5x,21917540,Verilog,m16c5x,320,1,2021-11-27 02:12:18+00:00,[],None
453,https://github.com/rurume/openrisc_vision_hardware.git,2014-07-31 18:38:14+00:00,OpenRISC vision hardware source code. It is work with OpenRISC vision software.,1,rurume/openrisc_vision_hardware,22480445,Verilog,openrisc_vision_hardware,400,1,2014-08-03 16:27:48+00:00,[],https://api.github.com/licenses/gpl-2.0
454,https://github.com/housq/lc3-pipeline.git,2014-08-28 04:30:48+00:00,A six-level pipelined LC3 CPU written in verilog HDL.,1,housq/lc3-pipeline,23415293,Verilog,lc3-pipeline,160,1,2018-01-15 23:45:18+00:00,[],https://api.github.com/licenses/gpl-2.0
455,https://github.com/cpulabs/gci-std-kmc.git,2014-07-03 16:51:48+00:00,GCI Standard Keyboard/Mouse Controller,1,cpulabs/gci-std-kmc,21470105,Verilog,gci-std-kmc,124,1,2021-05-13 23:33:33+00:00,[],None
456,https://github.com/jackolantern/mojo-simple-visualizer.git,2014-07-04 01:47:01+00:00,Straightforward example for setting individual LEDs on the Mojo FPGA visualizer shield.,1,jackolantern/mojo-simple-visualizer,21482223,Verilog,mojo-simple-visualizer,144,1,2020-02-06 09:11:16+00:00,[],https://api.github.com/licenses/unlicense
457,https://github.com/senzi/Ds18b20_Light.git,2014-06-26 13:56:19+00:00,,0,senzi/Ds18b20_Light,21242405,Verilog,Ds18b20_Light,168,0,2014-06-27 10:26:14+00:00,[],None
458,https://github.com/Equinox---/CPU.git,2014-07-02 16:36:18+00:00,,0,Equinox---/CPU,21431623,Verilog,CPU,380,0,2014-07-05 09:30:08+00:00,[],None
459,https://github.com/walkerning/CPU-Project.git,2014-07-04 17:02:25+00:00,,0,walkerning/CPU-Project,21503373,Verilog,CPU-Project,276,0,2015-01-04 03:48:25+00:00,[],None
460,https://github.com/EmbeddedMaster/ElevatorSimulator.git,2014-06-18 06:30:29+00:00,,0,EmbeddedMaster/ElevatorSimulator,20951802,Verilog,ElevatorSimulator,616,0,2014-06-19 07:53:36+00:00,[],https://api.github.com/licenses/mit
461,https://github.com/wittyfilter/Homework.git,2014-10-11 07:38:51+00:00,Archive of some homework 2010~2014,0,wittyfilter/Homework,25068279,Verilog,Homework,148,0,2014-10-11 07:42:08+00:00,[],None
462,https://github.com/nczempin/NICNAC16-FPGA.git,2014-09-16 19:18:57+00:00,Learning CPU design with an old-school 16-bit FPGA implementation,0,nczempin/NICNAC16-FPGA,24114098,Verilog,NICNAC16-FPGA,37076,0,2019-10-30 07:50:45+00:00,[],None
463,https://github.com/cqxmzz/MIPS-CPU.git,2014-09-20 02:00:35+00:00,Designed and implemented a MIPS CPU with 5 pipelines. (Verilog),0,cqxmzz/MIPS-CPU,24251177,Verilog,MIPS-CPU,468,0,2014-09-20 02:19:07+00:00,[],None
464,https://github.com/PinHui/VLSI_HW1.git,2014-09-23 18:36:12+00:00,,0,PinHui/VLSI_HW1,24384426,Verilog,VLSI_HW1,100,0,2014-09-23 18:36:26+00:00,[],None
465,https://github.com/negarrahmati/Digital-System-Design-Tetris.git,2014-09-28 00:15:38+00:00,"Implementing Tetris Game on Altera DE2 FPGA: Digital System Design course project,  developed in Verilog",0,negarrahmati/Digital-System-Design-Tetris,24545913,Verilog,Digital-System-Design-Tetris,4900,0,2014-09-28 00:54:06+00:00,[],None
466,https://github.com/lab305itep/wfd125-mainfpga.git,2014-09-22 13:58:15+00:00,,0,lab305itep/wfd125-mainfpga,24330776,Verilog,wfd125-mainfpga,67700,0,2020-09-01 15:06:31+00:00,[],None
467,https://github.com/alexzhang007/IntegerArithmetic.git,2014-07-19 00:31:20+00:00,"Integer arithmetic: 32-bit adder, subtraction, multiplication, division. ",0,alexzhang007/IntegerArithmetic,21998275,Verilog,IntegerArithmetic,144,0,2014-07-23 10:42:49+00:00,[],None
468,https://github.com/wuerges/kissp.git,2014-09-02 13:14:49+00:00,,0,wuerges/kissp,23579218,Verilog,kissp,172,0,2014-09-02 13:15:45+00:00,[],None
469,https://github.com/ketulsheth/Arya-Multicore-Processor.git,2014-10-03 01:07:38+00:00,Network Processor,2,ketulsheth/Arya-Multicore-Processor,24742724,Verilog,Arya-Multicore-Processor,884,0,2014-10-03 01:08:11+00:00,[],None
470,https://github.com/benjaminfjones/fpga-led-counter.git,2014-10-08 00:34:33+00:00,Blinkenlights on FPGA (Xilinx Spartan 6 + Verilog),0,benjaminfjones/fpga-led-counter,24917983,Verilog,fpga-led-counter,148,0,2019-07-24 11:19:20+00:00,[],https://api.github.com/licenses/gpl-3.0
471,https://github.com/freecores/sudoku.git,2014-07-16 21:07:31+00:00,Backtracking Sudoku solver,0,freecores/sudoku,21918121,Verilog,sudoku,168,0,2014-07-17 13:49:22+00:00,[],None
472,https://github.com/freecores/brsfmnce.git,2014-07-16 20:58:24+00:00,BRSFmnCE,1,freecores/brsfmnce,21917038,Verilog,brsfmnce,128,0,2014-07-17 13:20:21+00:00,[],None
473,https://github.com/freecores/or1200_hp.git,2014-07-16 21:04:27+00:00,"OpenRisc 1200 HP, Hyper Pipelined OR1200 Core",0,freecores/or1200_hp,21917756,Verilog,or1200_hp,1352,0,2014-07-17 13:39:20+00:00,[],None
474,https://github.com/angelagu/Guitar-Hero-FPGA.git,2014-07-10 03:44:02+00:00,,0,angelagu/Guitar-Hero-FPGA,21678222,Verilog,Guitar-Hero-FPGA,132,0,2015-07-07 01:12:39+00:00,[],None
475,https://github.com/chiranthsiddappa/Signals.git,2014-07-21 01:14:54+00:00,,0,chiranthsiddappa/Signals,22047629,Verilog,Signals,120,0,2015-04-20 05:53:03+00:00,[],None
476,https://github.com/f3zz3h/Embedded-Co-Design.git,2014-06-22 20:01:33+00:00,EMU Robot Arm TS-7300,0,f3zz3h/Embedded-Co-Design,21103828,Verilog,Embedded-Co-Design,9000,0,2014-06-24 10:49:31+00:00,[],https://api.github.com/licenses/gpl-2.0
477,https://github.com/jon-whit/4-bit_comp.git,2014-09-21 20:18:39+00:00,,0,jon-whit/4-bit_comp,24302532,Verilog,4-bit_comp,5744,0,2014-09-21 20:35:09+00:00,[],https://api.github.com/licenses/mit
478,https://github.com/jon-whit/16-bit_adder.git,2014-09-21 21:04:17+00:00,,0,jon-whit/16-bit_adder,24303823,Verilog,16-bit_adder,1332,0,2014-09-21 21:06:18+00:00,[],None
479,https://github.com/abdullah2993/8-Bit-Microprocessor.git,2014-08-23 17:23:01+00:00,An eight bit microprocessor designed in Verilog,0,abdullah2993/8-Bit-Microprocessor,23261759,Verilog,8-Bit-Microprocessor,144,0,2014-08-23 17:24:17+00:00,[],None
480,https://github.com/ryan-yap/Ping-Pong.git,2014-10-16 05:50:53+00:00,,0,ryan-yap/Ping-Pong,25288348,Verilog,Ping-Pong,112,0,2014-12-14 20:30:56+00:00,[],None
481,https://github.com/jbird996/verilog-hdl-assignments.git,2014-10-16 23:50:05+00:00,,0,jbird996/verilog-hdl-assignments,25327953,Verilog,verilog-hdl-assignments,8,0,2017-10-24 00:01:52+00:00,[],None
482,https://github.com/oldgeezr/vga_driver.git,2014-10-01 00:54:27+00:00,,0,oldgeezr/vga_driver,24661194,Verilog,vga_driver,680,0,2014-10-01 01:01:05+00:00,[],None
483,https://github.com/eddyzhangGit/Multi-Cycle-Processor-with-Altera-DE2-board.git,2014-10-06 02:42:50+00:00,Processor that take simple write and read commands,0,eddyzhangGit/Multi-Cycle-Processor-with-Altera-DE2-board,24832212,Verilog,Multi-Cycle-Processor-with-Altera-DE2-board,1608,0,2014-10-06 02:43:17+00:00,[],None
484,https://github.com/ldong/cs3220.git,2014-09-26 15:55:31+00:00,,0,ldong/cs3220,24505711,Verilog,cs3220,5068,0,2014-12-23 18:36:47+00:00,[],None
485,https://github.com/kothemel/MIPS-in-Verilog.git,2014-10-13 13:29:38+00:00,,0,kothemel/MIPS-in-Verilog,25159776,Verilog,MIPS-in-Verilog,2628,0,2014-10-13 13:39:03+00:00,[],None
486,https://github.com/simonc312/cs150lab6.git,2014-10-13 21:15:12+00:00,,0,simonc312/cs150lab6,25178175,Verilog,cs150lab6,4344,0,2018-08-17 05:35:08+00:00,[],None
487,https://github.com/sid5291/ASIC_Pipelined_HistEqu.git,2014-09-14 00:11:55+00:00,,0,sid5291/ASIC_Pipelined_HistEqu,24009520,Verilog,ASIC_Pipelined_HistEqu,484,0,2014-09-14 00:20:32+00:00,[],None
488,https://github.com/iori-yja/ball_detector.git,2014-06-02 11:25:32+00:00,,0,iori-yja/ball_detector,20401628,Verilog,ball_detector,212,0,2014-06-15 02:21:57+00:00,[],https://api.github.com/licenses/mit
489,https://github.com/fredericobutzke/usc.git,2014-06-16 08:01:04+00:00,,0,fredericobutzke/usc,20877088,Verilog,usc,1040,0,2015-02-24 01:59:50+00:00,[],None
490,https://github.com/CharlesIC/OnlineArithmetic.git,2014-06-16 17:34:01+00:00,FYP FPGA Implementation,0,CharlesIC/OnlineArithmetic,20893869,Verilog,OnlineArithmetic,41504,0,2017-06-10 11:47:55+00:00,[],None
491,https://github.com/jandersson/iscas-89-s298.git,2014-09-23 22:34:49+00:00,ISCAS-89 s298 Traffic Light Controller,0,jandersson/iscas-89-s298,24391894,Verilog,iscas-89-s298,140,0,2014-09-25 23:13:28+00:00,[],None
492,https://github.com/freecores/unconfuser.git,2014-07-16 21:08:29+00:00,unConfuser,2,freecores/unconfuser,21918247,Verilog,unconfuser,132,0,2014-07-17 13:52:22+00:00,[],None
493,https://github.com/jeversmann/350-working-copies.git,2014-09-10 22:04:51+00:00,Homework for CS350,0,jeversmann/350-working-copies,23894147,Verilog,350-working-copies,7766,0,2014-12-05 19:40:45+00:00,[],None
494,https://github.com/ava9/ECE-2300.git,2014-09-18 18:08:36+00:00,,0,ava9/ECE-2300,24199330,Verilog,ECE-2300,4460,0,2014-09-18 18:10:19+00:00,[],None
495,https://github.com/GeorgeTG/ce232-labs.git,2014-10-07 04:50:17+00:00,,0,GeorgeTG/ce232-labs,24877190,Verilog,ce232-labs,312,0,2015-03-30 15:08:49+00:00,[],None
496,https://github.com/Kaisrlik/pap.git,2014-10-16 13:17:43+00:00,,0,Kaisrlik/pap,25302917,Verilog,pap,416,0,2015-02-03 16:55:53+00:00,[],None
497,https://github.com/qian256/pipeline_mips.git,2014-09-28 14:36:58+00:00,32-bit pipelined MIPS processor implemented on FPGA,1,qian256/pipeline_mips,24561554,Verilog,pipeline_mips,112,0,2016-10-17 02:01:15+00:00,[],None
498,https://github.com/lucamacchia/ANITA3-TURF_hangtest.git,2014-08-06 14:10:45+00:00,Firmware for ANITA3 experiment - TURF Hang Test version,0,lucamacchia/ANITA3-TURF_hangtest,22684984,Verilog,ANITA3-TURF_hangtest,540,0,2014-08-06 14:11:37+00:00,[],None
499,https://github.com/idgaf/Verilog_codes.git,2014-08-09 17:35:03+00:00,,0,idgaf/Verilog_codes,22791484,Verilog,Verilog_codes,9380,0,2014-08-09 17:35:09+00:00,[],https://api.github.com/licenses/mit
500,https://github.com/lucamacchia/ANITA3-SURF_hangtest.git,2014-08-06 14:22:34+00:00,Firmware for the ANITA3 experiment - Version used in the Hang Test,0,lucamacchia/ANITA3-SURF_hangtest,22685368,Verilog,ANITA3-SURF_hangtest,168,0,2014-08-06 14:22:46+00:00,[],None
501,https://github.com/wuerges/organizacao.git,2014-08-20 22:24:12+00:00,,0,wuerges/organizacao,23166214,Verilog,organizacao,132,0,2014-08-20 22:24:32+00:00,[],None
502,https://github.com/wuyinjun-1993/verilog_summer-term.git,2014-08-04 10:47:19+00:00,This project is for the summer term homework.,0,wuyinjun-1993/verilog_summer-term,22600777,Verilog,verilog_summer-term,298,0,2014-08-04 11:04:13+00:00,[],None
503,https://github.com/abjordan/RECON2014.git,2014-06-25 13:11:12+00:00,,0,abjordan/RECON2014,21203606,Verilog,RECON2014,168,0,2014-06-25 13:14:50+00:00,[],https://api.github.com/licenses/apache-2.0
504,https://github.com/FPGA-cores-examples/cfi_ctrl.git,2014-06-27 00:30:09+00:00,cfi_ctrl from opencores,0,FPGA-cores-examples/cfi_ctrl,21259166,Verilog,cfi_ctrl,184,0,2014-12-17 09:09:41+00:00,[],None
505,https://github.com/nobeljiang/ICC2013_1.git,2014-06-29 15:45:34+00:00,,0,nobeljiang/ICC2013_1,21326441,Verilog,ICC2013_1,188,0,2014-06-30 02:34:58+00:00,[],None
506,https://github.com/sanjayss34/MyVipram.git,2014-07-30 22:12:13+00:00,My Stuff from the Vipram Project,0,sanjayss34/MyVipram,22446734,Verilog,MyVipram,63132,0,2014-07-30 22:21:47+00:00,[],None
507,https://github.com/qaqqaqqaqqaqqaq/Digital-Sound-Recorder.git,2014-08-22 06:37:56+00:00,A recorder with multiple functions such as quick play and slow play,0,qaqqaqqaqqaqqaq/Digital-Sound-Recorder,23215527,Verilog,Digital-Sound-Recorder,144,0,2014-08-22 06:44:41+00:00,[],None
508,https://github.com/nblintao/SoC.git,2014-08-21 06:59:10+00:00,System on Chip for Summer Course,0,nblintao/SoC,23177428,Verilog,SoC,6380,0,2014-09-15 11:43:57+00:00,[],None
509,https://github.com/freecores/present_encryptor.git,2014-07-16 21:05:19+00:00,Present Cipher Encryption Core,4,freecores/present_encryptor,21917862,Verilog,present_encryptor,724,0,2014-07-17 13:42:14+00:00,[],None
510,https://github.com/WhiteNite11/ECE552_Project.git,2014-10-09 20:13:15+00:00,Fall 2014 ECE 552 Pipelined processor,0,WhiteNite11/ECE552_Project,25006710,Verilog,ECE552_Project,416,0,2014-10-18 17:31:59+00:00,[],None
511,https://github.com/Doolan/CSSE232_processor.git,2014-10-01 14:16:03+00:00,,0,Doolan/CSSE232_processor,24681109,Verilog,CSSE232_processor,764,0,2014-11-06 02:34:41+00:00,[],None
512,https://github.com/ShailShah/MIPS_Implementation.git,2014-10-17 01:35:57+00:00,,0,ShailShah/MIPS_Implementation,25331627,Verilog,MIPS_Implementation,2760,0,2014-10-17 01:44:01+00:00,[],None
513,https://github.com/cwshu/2013_CO_lab4to5.git,2014-10-14 21:32:41+00:00,,0,cwshu/2013_CO_lab4to5,25227628,Verilog,2013_CO_lab4to5,120,0,2014-10-14 21:33:24+00:00,[],None
514,https://github.com/DrKroeger/Simple_Verilog_Scripting.git,2014-10-16 19:53:59+00:00,Some simple examples of scripts you can write in Verilog.,0,DrKroeger/Simple_Verilog_Scripting,25319051,Verilog,Simple_Verilog_Scripting,100,0,2014-10-16 19:56:38+00:00,[],None
515,https://github.com/Dogofen/Fproject_TSP.git,2014-06-22 08:41:24+00:00,,0,Dogofen/Fproject_TSP,21089300,Verilog,Fproject_TSP,104216,0,2014-06-22 11:58:55+00:00,[],None
516,https://github.com/mlaubend/verilog-vga.git,2014-06-21 00:03:42+00:00,verilog code for a vga up-counter,0,mlaubend/verilog-vga,21056172,Verilog,verilog-vga,108,0,2014-06-21 00:05:31+00:00,[],None
517,https://github.com/jhdiaz/32-bit_ALU.git,2014-07-05 00:19:15+00:00,An entire 32-bit Arithmetic Logical Unit implemented in Verilog HDL.,0,jhdiaz/32-bit_ALU,21510335,Verilog,32-bit_ALU,144,0,2014-07-05 00:20:37+00:00,[],None
518,https://github.com/pavelgarin/my_project.git,2014-06-02 08:22:14+00:00,,0,pavelgarin/my_project,20397217,Verilog,my_project,1156,0,2014-06-04 10:52:34+00:00,[],None
519,https://github.com/lucamacchia/ANITA3_TURF.git,2014-08-01 15:01:16+00:00,,0,lucamacchia/ANITA3_TURF,22514657,Verilog,ANITA3_TURF,508,0,2014-08-01 15:23:42+00:00,[],None
520,https://github.com/ijasuja/hdl.git,2014-08-13 19:35:35+00:00,,0,ijasuja/hdl,22928564,Verilog,hdl,1812,0,2014-08-13 19:35:43+00:00,[],
521,https://github.com/cosminpopescu14/FPGA.git,2014-08-07 15:30:49+00:00,Sisteme FPGA,0,cosminpopescu14/FPGA,22726435,Verilog,FPGA,200,0,2014-11-01 15:55:48+00:00,"['fpga', 'verilog']",None
522,https://github.com/umsawkad/ECE-4740-Labs.git,2014-10-10 14:32:34+00:00,ECE 4740 Labs 1-5 by Dylan Sawka,0,umsawkad/ECE-4740-Labs,25039215,Verilog,ECE-4740-Labs,196,0,2014-12-22 16:52:17+00:00,[],None
523,https://github.com/Kirali/dclab_exp2.git,2014-10-15 12:14:59+00:00,,0,Kirali/dclab_exp2,25253111,Verilog,dclab_exp2,152,0,2014-10-21 14:35:55+00:00,[],None
524,https://github.com/chethann/optimsoc.git,2014-09-19 09:09:58+00:00,OpTiMSoC source repository,3,chethann/optimsoc,24223540,,optimsoc,5496,0,2018-03-22 13:27:34+00:00,[],None
525,https://github.com/qaqqaqqaqqaqqaq/RSA-56bit-Calculator.git,2014-08-22 06:47:20+00:00,Encryption and decryption of 256-biti text signal by implementing RSA algorithm,0,qaqqaqqaqqaqqaq/RSA-56bit-Calculator,23215738,Verilog,RSA-56bit-Calculator,156,0,2014-08-22 06:47:27+00:00,[],None
526,https://github.com/johnhubbard/classes.git,2014-09-26 05:34:00+00:00,Homework and other assignments,1,johnhubbard/classes,24487555,Verilog,classes,16069,0,2018-05-28 23:10:53+00:00,[],None
527,https://github.com/alexzhang007/RiscGpu.git,2014-07-15 06:05:51+00:00,RISC GPU,1,alexzhang007/RiscGpu,21848427,Verilog,RiscGpu,448,0,2014-12-24 07:00:55+00:00,[],None
528,https://github.com/shenerguang/ZRobot_Hardware.git,2014-08-29 13:21:26+00:00,zrobot IV hardware include all IP and vivado test projects,3,shenerguang/ZRobot_Hardware,23464625,Verilog,ZRobot_Hardware,107822,0,2014-09-03 04:45:49+00:00,[],None
529,https://github.com/Anirudh94/Connect4-FPGA.git,2014-09-02 02:08:19+00:00,Connect 4 Computer game,0,Anirudh94/Connect4-FPGA,23561753,Verilog,Connect4-FPGA,7544,0,2014-09-02 02:49:20+00:00,[],https://api.github.com/licenses/mit
530,https://github.com/vicg42/camera.git,2014-06-26 09:37:11+00:00,,1,vicg42/camera,21235595,Verilog,camera,1188,0,2014-10-17 15:36:09+00:00,[],None
531,https://github.com/Calvin-Liu/Logic-Design-of-Digital-Systems.git,2014-06-20 22:20:47+00:00,Digitial Logic Design,0,Calvin-Liu/Logic-Design-of-Digital-Systems,21054199,Verilog,Logic-Design-of-Digital-Systems,29776,0,2016-02-23 08:28:56+00:00,[],None
532,https://github.com/mlaubend/verilog-counter.git,2014-06-21 00:20:30+00:00,verilog code for an up-counter on a spartan6 FPGA,0,mlaubend/verilog-counter,21056466,Verilog,verilog-counter,108,0,2019-07-24 11:19:22+00:00,[],None
533,https://github.com/rshukla3/Digital-Design.git,2014-08-22 21:53:39+00:00,Contains verilog files of various digital systems,0,rshukla3/Digital-Design,23241089,Verilog,Digital-Design,124,0,2014-08-22 21:53:45+00:00,[],None
534,https://github.com/EC-Chen/nthu.astroplan.git,2014-06-06 17:53:13+00:00,天文台計劃,0,EC-Chen/nthu.astroplan,20572795,Verilog,nthu.astroplan,128,0,2014-10-03 17:21:19+00:00,[],https://api.github.com/licenses/gpl-2.0
535,https://github.com/benao/RAM.git,2014-06-02 08:47:12+00:00,read/write memory,0,benao/RAM,20397790,Verilog,RAM,124,0,2014-06-02 16:25:01+00:00,[],None
536,https://github.com/qvbwang/VLSI_final.git,2014-06-07 02:54:09+00:00,,0,qvbwang/VLSI_final,20584003,Verilog,VLSI_final,95,0,2015-02-13 07:18:29+00:00,[],None
537,https://github.com/tjqadri101/Helicopter.git,2014-06-07 23:42:07+00:00,,0,tjqadri101/Helicopter,20605295,Verilog,Helicopter,25980,0,2014-06-08 00:39:19+00:00,[],None
538,https://github.com/RECS-Tsukuba/fpga-filter-hardware.git,2014-10-01 03:39:55+00:00,応用実験向けのフィルタハードウェア,0,RECS-Tsukuba/fpga-filter-hardware,24664803,Verilog,fpga-filter-hardware,272,0,2014-10-16 08:10:58+00:00,[],https://api.github.com/licenses/gpl-3.0
539,https://github.com/lcam21/Taller_Diseno_Digital.git,2014-10-07 17:05:04+00:00,Repositorio para almacenar el codigo del proyecto del curso de Taller de Diseño Digital,0,lcam21/Taller_Diseno_Digital,24901304,Verilog,Taller_Diseno_Digital,24720,0,2014-11-06 23:57:44+00:00,[],None
540,https://github.com/crazy2be/ece224.git,2014-10-14 16:05:02+00:00,,1,crazy2be/ece224,25214887,Verilog,ece224,151084,0,2015-01-24 22:19:45+00:00,[],None
541,https://github.com/yougukepp/xgtester.git,2014-07-18 01:44:03+00:00,,0,yougukepp/xgtester,21963845,Verilog,xgtester,848,0,2014-07-18 01:46:41+00:00,[],None
542,https://github.com/pdxrayw/ECE540Proj2.git,2014-10-17 03:11:17+00:00,Rojobot black line following with picoblaze and Nexys4 ,0,pdxrayw/ECE540Proj2,25335496,Verilog,ECE540Proj2,19272,0,2018-07-25 08:11:25+00:00,[],None
543,https://github.com/AznET91/FBGA.git,2014-10-15 09:28:45+00:00,,0,AznET91/FBGA,25247859,Verilog,FBGA,156,0,2014-10-15 09:30:27+00:00,[],None
544,https://github.com/winterfroststrom/SCProcessor.git,2014-10-11 01:11:30+00:00,,0,winterfroststrom/SCProcessor,25058826,Verilog,SCProcessor,860,0,2014-10-11 02:22:45+00:00,[],None
545,https://github.com/fwu1/weight.git,2014-09-12 00:13:43+00:00,,0,fwu1/weight,23940547,Verilog,weight,148,0,2014-09-12 00:15:39+00:00,[],None
546,https://github.com/ujjwalkant/awgn2.git,2014-08-09 19:53:37+00:00,,0,ujjwalkant/awgn2,22793906,Verilog,awgn2,108,0,2014-08-09 19:53:46+00:00,[],None
547,https://github.com/agdelako/Tetris.git,2014-07-30 20:33:05+00:00,Diploma Thesis,0,agdelako/Tetris,22443543,Verilog,Tetris,172,0,2014-07-30 20:36:05+00:00,[],None
548,https://github.com/jeremyrios/3-stage-pipelined-processor.git,2014-08-13 22:22:45+00:00,"Processor coded in Verilog, Game coded in C ",1,jeremyrios/3-stage-pipelined-processor,22933201,Verilog,3-stage-pipelined-processor,552,0,2014-08-18 19:44:27+00:00,[],None
549,https://github.com/nsanjayn/verilog_simu.git,2014-08-13 17:31:03+00:00,,0,nsanjayn/verilog_simu,22924636,Verilog,verilog_simu,724,0,2014-08-13 17:47:48+00:00,[],None
550,https://github.com/ServerTech/neptune.git,2014-09-26 16:31:13+00:00,Neptune I: 16-bit RISC Microprocessor,1,ServerTech/neptune,24506865,Verilog,neptune,152,0,2015-11-06 19:48:54+00:00,[],https://api.github.com/licenses/mit
551,https://github.com/asomani11/CS3220.git,2014-09-10 22:25:24+00:00,For Hadi Esmaeilzadeh's class on Processor Design at Georgia Tech,0,asomani11/CS3220,23894745,Verilog,CS3220,696,0,2015-01-28 05:56:47+00:00,[],None
552,https://github.com/winterfroststrom/verilog_egg_timer.git,2014-09-26 11:23:30+00:00,,0,winterfroststrom/verilog_egg_timer,24496911,Verilog,verilog_egg_timer,132,0,2014-09-26 11:25:22+00:00,[],None
553,https://github.com/chandrikamathi/MIPS_Architecture.git,2014-09-25 22:12:38+00:00,16-bit Microprocessor without Interlocked Pipeline Stages (MIPS) processor based on pipeline architecture using the Verilog Hardware Description Language (HDL).,1,chandrikamathi/MIPS_Architecture,24477171,Verilog,MIPS_Architecture,2672,0,2014-09-25 22:12:55+00:00,[],None
554,https://github.com/freecores/test.git,2014-07-16 21:07:50+00:00,No description,0,freecores/test,21918165,Verilog,test,276,0,2014-07-17 13:50:26+00:00,[],None
555,https://github.com/alexzhang007/Interconnector.git,2014-06-13 00:46:46+00:00,Memory access interconnector which handles the priority and bandwidth,0,alexzhang007/Interconnector,20787575,Verilog,Interconnector,156,0,2014-06-17 07:01:23+00:00,[],None
556,https://github.com/jbelloncastro/amber_arm.git,2014-10-14 06:21:12+00:00,,0,jbelloncastro/amber_arm,25192915,Verilog,amber_arm,4704,0,2015-01-23 18:37:40+00:00,[],https://api.github.com/licenses/lgpl-3.0
557,https://github.com/NBoetkjaer/C02203.git,2014-09-18 19:56:11+00:00,Files related to course c02203,0,NBoetkjaer/C02203,24202854,Verilog,C02203,7076,0,2014-12-06 10:39:58+00:00,[],None
558,https://github.com/g11-MZ/eece381.git,2014-09-28 00:13:47+00:00,,0,g11-MZ/eece381,24545882,Verilog,eece381,3004,0,2014-09-28 20:19:10+00:00,[],None
559,https://github.com/fpsntiago/Pipeline-Hazard-MIPS-microprocessor.git,2014-06-26 15:57:24+00:00,Projects,0,fpsntiago/Pipeline-Hazard-MIPS-microprocessor,21246413,Verilog,Pipeline-Hazard-MIPS-microprocessor,10,0,2019-03-11 06:52:29+00:00,[],None
560,https://github.com/LeChuck42/atlys_ethernet_test.git,2014-06-26 19:52:11+00:00,Xilinx Atlys evalboard ethernet test,0,LeChuck42/atlys_ethernet_test,21252953,Verilog,atlys_ethernet_test,320,0,2014-06-26 20:24:17+00:00,[],None
561,https://github.com/nobeljiang/ICC2013_2.git,2014-07-11 09:13:32+00:00,,0,nobeljiang/ICC2013_2,21729846,Verilog,ICC2013_2,128,0,2014-07-11 09:15:38+00:00,[],None
562,https://github.com/ujjwalkant/Projects.git,2014-07-11 05:35:48+00:00,Verilog Projects,0,ujjwalkant/Projects,21723363,Verilog,Projects,124,0,2014-07-11 05:36:18+00:00,[],None
563,https://github.com/freecores/vitdec.git,2014-07-16 21:09:02+00:00,Configurable High Speed Viterbi Decoder,0,freecores/vitdec,21918310,Verilog,vitdec,132,0,2014-07-17 13:54:39+00:00,[],None
564,https://github.com/ksandesh/554_SPART.git,2014-09-15 16:31:26+00:00,,0,ksandesh/554_SPART,24064070,Verilog,554_SPART,268,0,2014-09-15 16:31:37+00:00,[],None
565,https://github.com/AngelTerrones/MUSB.git,2014-09-24 03:58:57+00:00,A MIPS32 release 1 processor (Do not use),0,AngelTerrones/MUSB,24400118,Verilog,MUSB,4046,0,2023-01-28 19:24:14+00:00,[],None
566,https://github.com/PrimeDispensers/Verilog.git,2014-09-27 01:53:19+00:00,,0,PrimeDispensers/Verilog,24520811,Verilog,Verilog,460,0,2014-10-01 22:49:07+00:00,[],None
567,https://github.com/Engmostafam/DSD-Course.git,2014-10-05 05:59:39+00:00,This is the designs attempted for Digital System Design Course in Universiti Teknologi Petronas. The major component of the course was the design of a conceptual Router,1,Engmostafam/DSD-Course,24809638,Verilog,DSD-Course,196,0,2014-10-05 06:05:10+00:00,[],None
568,https://github.com/lfelipev/adder.git,2014-10-09 23:54:43+00:00,Somador em Verilog,1,lfelipev/adder,25013298,Verilog,adder,144,0,2015-11-11 23:58:03+00:00,[],None
569,https://github.com/cfangmeier/VFPIX-telescope-Code.git,2014-07-02 20:07:57+00:00,Code for running the VFPIX telescope,0,cfangmeier/VFPIX-telescope-Code,21438680,Verilog,VFPIX-telescope-Code,31535,0,2022-01-21 20:35:04+00:00,[],https://api.github.com/licenses/gpl-2.0
570,https://github.com/hush-albert/ICDIY.git,2014-08-07 13:11:01+00:00,IAZone to be continued,0,hush-albert/ICDIY,22721710,Verilog,ICDIY,124,0,2014-08-07 13:14:13+00:00,[],None
571,https://github.com/estebandres/ARQ_TP3_PER_ONDA.git,2014-09-16 13:28:08+00:00,Implementación en verilog de un módulo que calcula del período de una onda cuadrada externa y cuyos resultados se muestran en cuatro pantallas de 7 segmentos como parte del tercer trabajo práctico de la asignatura Arquitectura de Computadoras.,0,estebandres/ARQ_TP3_PER_ONDA,24100548,Verilog,ARQ_TP3_PER_ONDA,184,0,2014-09-16 13:33:48+00:00,[],None
572,https://github.com/ksandesh/MiniProject1.git,2014-09-17 02:19:23+00:00,Xilinx SPART ,0,ksandesh/MiniProject1,24126335,Verilog,MiniProject1,428,0,2014-09-17 02:19:29+00:00,[],None
573,https://github.com/hungtrinh36/verilog.git,2014-08-17 08:05:12+00:00,training verilog 2014,0,hungtrinh36/verilog,23036071,Verilog,verilog,13,0,2014-10-11 05:57:00+00:00,[],None
574,https://github.com/whitebreadgolf/wireless-keyboard-controller.git,2014-06-05 02:12:17+00:00,wireless keyboard controller for a fpga nexus 3 board,0,whitebreadgolf/wireless-keyboard-controller,20508549,Verilog,wireless-keyboard-controller,180,0,2016-11-28 06:07:48+00:00,[],None
575,https://github.com/florianjomrich/BlifParser.git,2014-07-26 17:27:33+00:00,,0,florianjomrich/BlifParser,22292073,Verilog,BlifParser,18140,0,2014-07-28 20:15:25+00:00,[],None
576,https://github.com/danbone/core.git,2014-08-27 21:01:53+00:00,,0,danbone/core,23405308,Verilog,core,408,0,2015-01-05 16:11:26+00:00,[],https://api.github.com/licenses/mit
577,https://github.com/rohitk-singh/vmodvga-testcodes.git,2014-06-17 20:30:31+00:00,Test codes for vmod vga expansion board,0,rohitk-singh/vmodvga-testcodes,20938544,Verilog,vmodvga-testcodes,492,0,2014-08-25 21:30:30+00:00,[],None
578,https://github.com/alexzhang007/Mac.git,2014-06-17 08:53:25+00:00,"Memory Access Controller handles the actual bank, row, col sram request",0,alexzhang007/Mac,20916648,Verilog,Mac,292,0,2016-11-14 00:20:23+00:00,[],None
579,https://github.com/jackgopack4/ECE552.git,2014-10-07 20:01:19+00:00,ECE 552 Processor Project,0,jackgopack4/ECE552,24909066,Verilog,ECE552,4366,0,2015-06-02 17:57:46+00:00,[],None
580,https://github.com/AlexStuckless/EECE-353-labs.git,2014-10-17 02:39:25+00:00,our labs for 353,0,AlexStuckless/EECE-353-labs,25334187,Verilog,EECE-353-labs,144,0,2014-10-17 02:42:17+00:00,[],None
581,https://github.com/rajagopalh/ProcessorDesign.git,2014-10-07 06:59:25+00:00,AMBER25 CORE,1,rajagopalh/ProcessorDesign,24880074,Verilog,ProcessorDesign,1794,0,2014-10-07 07:05:54+00:00,[],None
582,https://github.com/rsulh/Altera_DE2_FPGA_lab_solutions.git,2014-07-02 21:23:22+00:00,Altera_DE2_FPGA_lab_solutions,0,rsulh/Altera_DE2_FPGA_lab_solutions,21440897,Verilog,Altera_DE2_FPGA_lab_solutions,120,0,2014-12-09 17:34:55+00:00,[],None
583,https://github.com/grvmind/amber-cycloneiii.git,2014-07-14 04:59:57+00:00,,0,grvmind/amber-cycloneiii,21807839,Verilog,amber-cycloneiii,4156,0,2014-07-14 05:46:47+00:00,[],https://api.github.com/licenses/gpl-2.0
584,https://github.com/amuaddib/SCRATCH_DigilentSpartan3StarterKit.git,2014-08-23 03:21:49+00:00,,0,amuaddib/SCRATCH_DigilentSpartan3StarterKit,23246718,Verilog,SCRATCH_DigilentSpartan3StarterKit,140,0,2014-08-23 03:26:14+00:00,[],None
585,https://github.com/nylon7/CIC-IC-Design-Reference-Answers.git,2014-09-07 08:00:10+00:00,,1,nylon7/CIC-IC-Design-Reference-Answers,23755318,Verilog,CIC-IC-Design-Reference-Answers,13164,0,2014-09-07 08:17:47+00:00,[],None
586,https://github.com/joelagnel/hdl-programs.git,2014-06-02 14:46:25+00:00,,0,joelagnel/hdl-programs,20407401,Verilog,hdl-programs,128,0,2014-06-18 03:14:06+00:00,[],None
587,https://github.com/negarrahmati/Computer-Architecture-Project-ALU.git,2014-09-28 00:12:21+00:00,Making an ALU in Quartus.,0,negarrahmati/Computer-Architecture-Project-ALU,24545864,Verilog,Computer-Architecture-Project-ALU,6320,0,2014-09-28 00:58:34+00:00,[],None
588,https://github.com/junplumlee/BookShare.git,2014-10-09 00:38:17+00:00,"Here, everyone can get the books you want.",0,junplumlee/BookShare,24967083,Verilog,BookShare,174332,0,2014-10-09 14:42:36+00:00,[],None
589,https://github.com/lab305itep/wfd125-chanfpga.git,2014-09-30 09:51:44+00:00,,0,lab305itep/wfd125-chanfpga,24633107,Verilog,wfd125-chanfpga,10412,0,2016-02-25 21:04:56+00:00,[],None
590,https://github.com/aselectroworks/HDL.git,2014-06-06 02:15:43+00:00,Tiny HDL modules,0,aselectroworks/HDL,20548509,Verilog,HDL,168,0,2014-06-06 02:56:44+00:00,[],https://api.github.com/licenses/bsd-3-clause
591,https://github.com/mistyrain83/simdb-fpga.git,2014-06-17 01:50:23+00:00,init project from code google,0,mistyrain83/simdb-fpga,20906678,Verilog,simdb-fpga,37256,0,2014-07-08 06:39:07+00:00,[],None
592,https://github.com/senzi/Basys2_Expand_Board.git,2014-06-13 10:53:37+00:00,A Expand Board For Basys2,0,senzi/Basys2_Expand_Board,20801330,Verilog,Basys2_Expand_Board,2466,0,2015-02-15 07:09:02+00:00,[],None
593,https://github.com/barawn/firmware-turfiolos.git,2014-07-07 20:08:13+00:00,Firmware for the TURFIO+LOS combination board.,0,barawn/firmware-turfiolos,21584937,Verilog,firmware-turfiolos,188,0,2014-07-07 20:10:35+00:00,[],None
594,https://github.com/mda-ut/SONAR.git,2014-08-07 22:11:36+00:00,A temporary repository for the SONAR code.,0,mda-ut/SONAR,22738102,Verilog,SONAR,200,0,2014-11-04 22:29:36+00:00,[],None
595,https://github.com/barawn/firmware-turf.git,2014-07-21 17:31:32+00:00,Firmware for the TURF (v3),0,barawn/firmware-turf,22073527,Verilog,firmware-turf,1451,0,2016-07-20 15:59:19+00:00,[],None
596,https://github.com/barawn/firmware-surf.git,2014-07-24 13:25:54+00:00,Firmware for the SURFv3 fpga,0,barawn/firmware-surf,22213737,Verilog,firmware-surf,2181,0,2016-07-19 19:23:46+00:00,[],None
597,https://github.com/ross2jd/ECE621_PiplinedProcessor.git,2014-09-16 18:52:46+00:00,Repository for a pipelined processor for UW ECE621 course,0,ross2jd/ECE621_PiplinedProcessor,24113028,Verilog,ECE621_PiplinedProcessor,2948,0,2014-11-23 17:35:32+00:00,[],None
598,https://github.com/jeras/rv32_1stage_sv.git,2014-09-06 16:42:36+00:00,improvized rv32_1stage translation from Chisel to SystemVerilog,1,jeras/rv32_1stage_sv,23739438,Verilog,rv32_1stage_sv,216,0,2014-09-09 19:29:11+00:00,[],None
599,https://github.com/bluerose7112/MIPS.git,2014-09-06 11:58:30+00:00,MIPS Processor 32-bit,0,bluerose7112/MIPS,23733604,Verilog,MIPS,14,0,2023-07-09 09:45:21+00:00,[],None
600,https://github.com/freecores/wb_conbus.git,2014-07-16 21:09:17+00:00,WISHBONE Conbus IP Core,0,freecores/wb_conbus,21918336,Verilog,wb_conbus,144,0,2014-07-17 13:55:26+00:00,[],None
601,https://github.com/NikethBoReddy/Basic_Vending_Machine_verilog.git,2014-08-14 10:34:58+00:00,a basic vending machine that gives the output when the appropriate number of input tokens are given,0,NikethBoReddy/Basic_Vending_Machine_verilog,22950124,Verilog,Basic_Vending_Machine_verilog,140,0,2014-08-14 10:42:29+00:00,[],None
602,https://github.com/meggers/552project.git,2014-10-05 18:02:49+00:00,ECE 552 Project Fall 2014,3,meggers/552project,24822160,Verilog,552project,1508,0,2023-01-27 22:04:49+00:00,[],None
603,https://github.com/freecores/or1200gct.git,2014-07-16 21:04:27+00:00,OpenRisc 1200 Graphic Configuration Tool,1,freecores/or1200gct,21917755,Verilog,or1200gct,144,0,2014-07-17 13:39:15+00:00,[],None
604,https://github.com/cyng93/pipeline.git,2014-05-31 10:08:20+00:00,,0,cyng93/pipeline,20353513,Verilog,pipeline,164,0,2014-05-31 17:41:37+00:00,[],None
605,https://github.com/Sandeepgopinambiar/NoC-Architecture-Topology-Routers.git,2014-07-02 11:10:56+00:00,"NoC architecture codes for router, topology and other associated designs",0,Sandeepgopinambiar/NoC-Architecture-Topology-Routers,21421271,Verilog,NoC-Architecture-Topology-Routers,184,0,2014-07-02 13:08:49+00:00,[],https://api.github.com/licenses/gpl-3.0
606,https://github.com/jkunkee/spartan3-blinkenlights.git,2014-07-03 17:13:33+00:00,Simply a small project for the Spartan 3 education board to blink lights in various ways.,1,jkunkee/spartan3-blinkenlights,21470743,Verilog,spartan3-blinkenlights,156,0,2014-07-03 17:23:33+00:00,[],https://api.github.com/licenses/mit
607,https://github.com/DatanoiseTV/Parallax-Propeller-P8X32A-FPGA.git,2014-08-15 07:19:07+00:00,,1,DatanoiseTV/Parallax-Propeller-P8X32A-FPGA,22981790,Verilog,Parallax-Propeller-P8X32A-FPGA,4252,0,2016-11-06 23:01:06+00:00,[],https://api.github.com/licenses/gpl-3.0
608,https://github.com/rnpittman/hello_verilog.git,2014-09-09 17:54:10+00:00,test repository for verilog code,0,rnpittman/hello_verilog,23844328,Verilog,hello_verilog,172,0,2014-09-09 17:59:51+00:00,[],None
609,https://github.com/i1002256/OPENRISC_HARDWARE.git,2014-09-24 03:47:11+00:00,,0,i1002256/OPENRISC_HARDWARE,24399863,Verilog,OPENRISC_HARDWARE,340,0,2014-09-24 04:08:47+00:00,[],None
610,https://github.com/thejonpark/Connect-4.git,2014-09-18 15:40:47+00:00,EE 201 Final Project,0,thejonpark/Connect-4,24194118,Verilog,Connect-4,144,0,2014-09-18 15:51:10+00:00,[],None
611,https://github.com/c0lin91/EE460M.git,2014-10-02 02:33:10+00:00,Repo for my Verilog Class,0,c0lin91/EE460M,24703479,Verilog,EE460M,364,0,2014-10-03 23:32:57+00:00,[],None
612,https://github.com/ryu1000/Pine-Apple.git,2014-10-10 15:25:47+00:00,USB/PCIe PHY Interface,1,ryu1000/Pine-Apple,25041362,Verilog,Pine-Apple,136,0,2023-05-15 17:26:20+00:00,[],None
613,https://github.com/itirabasso/fpga-final.git,2014-10-15 15:09:07+00:00,TP final,1,itirabasso/fpga-final,25260069,Verilog,fpga-final,6404,0,2014-12-05 14:22:39+00:00,[],None
614,https://github.com/barawn/firmware-turfio.git,2014-07-29 21:09:28+00:00,Firmware for the TURFIO only board,0,barawn/firmware-turfio,22395509,Verilog,firmware-turfio,268,0,2014-07-29 21:09:38+00:00,[],None
615,https://github.com/Santosh01/Number-Generation-on-BASYS-2-FPGA-Board.git,2014-10-05 01:41:14+00:00,This project was in Verilog. The main was to generate combination of number digits in hexadecimal using seven segments on BASYS 2 FPGA Board. ,0,Santosh01/Number-Generation-on-BASYS-2-FPGA-Board,24806135,Verilog,Number-Generation-on-BASYS-2-FPGA-Board,892,0,2014-10-05 01:45:03+00:00,[],None
616,https://github.com/ekiwi/P8X32A_Emulation.git,2014-08-09 22:26:52+00:00,Parallax Propeller source code,0,ekiwi/P8X32A_Emulation,22796496,,P8X32A_Emulation,2607,0,2016-11-06 23:01:11+00:00,[],None
617,https://github.com/wathcosmo/MIPS.git,2014-06-30 09:42:02+00:00,,0,wathcosmo/MIPS,21346391,Verilog,MIPS,216,0,2015-03-28 07:27:11+00:00,[],None
618,https://github.com/greattinker/Skripte.git,2014-06-29 11:23:45+00:00,,0,greattinker/Skripte,21321841,Verilog,Skripte,204584,0,2014-10-13 13:44:55+00:00,[],None
619,https://github.com/EmbeddedMaster/ElevatorMoveTest.git,2014-06-19 08:10:25+00:00,"Elevator up/down moving test with devcies (text lcd, dot matrix, 7-seg)",0,EmbeddedMaster/ElevatorMoveTest,20992797,Verilog,ElevatorMoveTest,20040,0,2014-06-20 02:59:24+00:00,[],None
620,https://github.com/jcallow/Digital-Clock-FP.git,2014-07-10 20:02:26+00:00,Digital alarm clock on altera fpga.  Time/alarm can be set by push buttons or over uart,0,jcallow/Digital-Clock-FP,21708374,Verilog,Digital-Clock-FP,716,0,2018-08-18 13:45:51+00:00,[],None
621,https://github.com/tlan16/472-mips-pipelined.git,2014-07-02 00:00:33+00:00,Pipelining a MIPS processor in verilog,2,tlan16/472-mips-pipelined,21405858,,472-mips-pipelined,112,0,2018-01-26 17:10:36+00:00,[],None
622,https://github.com/alexzhang007/MipsCpu2.git,2014-07-12 07:44:42+00:00,The second generation of MIPS CPU with pipelined design,1,alexzhang007/MipsCpu2,21762240,Verilog,MipsCpu2,148,0,2014-07-18 14:05:29+00:00,[],None
623,https://github.com/osafune/armrobot.git,2014-09-23 07:06:56+00:00,,0,osafune/armrobot,24360554,Verilog,armrobot,652,0,2014-09-23 07:07:07+00:00,[],None
624,https://github.com/euw15/FPGA-Musician-.git,2014-10-17 01:04:18+00:00,Proyecto Final del Curso Taller Diseño Digital,0,euw15/FPGA-Musician-,25330465,Verilog,FPGA-Musician-,4568,0,2015-08-22 01:34:59+00:00,[],None
625,https://github.com/NolanMRamsden/Group13Module1.git,2014-09-09 23:37:29+00:00,The first module for ECE 381,0,NolanMRamsden/Group13Module1,23853881,Verilog,Group13Module1,107876,0,2014-09-24 04:45:04+00:00,[],None
626,https://github.com/SophyXu/Computer-Organization-and-Design.git,2014-09-12 02:13:19+00:00,Course in sophomore year - using Spartan3 and Xilinx ISE Design Suite 12.4_6,0,SophyXu/Computer-Organization-and-Design,23943484,Verilog,Computer-Organization-and-Design,140,0,2014-09-12 02:23:27+00:00,[],None
627,https://github.com/rohit21122012/CPU.git,2014-10-15 09:21:07+00:00,Verilog Simulation of CPU,0,rohit21122012/CPU,25247577,Verilog,CPU,10100,0,2014-11-15 16:27:33+00:00,[],https://api.github.com/licenses/mit
628,https://github.com/kdgwill-zz/Verilog_Servo_Example.git,2014-06-09 21:16:31+00:00,Example Verilog Servo Design (UNTESTED),0,kdgwill-zz/Verilog_Servo_Example,20662519,Verilog,Verilog_Servo_Example,10796,0,2014-06-10 14:21:14+00:00,[],https://api.github.com/licenses/gpl-3.0
629,https://github.com/KevinB0Y/vga_tank.git,2014-06-06 12:01:18+00:00,FlappyBird,0,KevinB0Y/vga_tank,20562239,Verilog,vga_tank,143,0,2017-12-19 12:22:34+00:00,[],None
630,https://github.com/perillamint/verilogmaze.git,2014-06-13 12:15:39+00:00,Verilog maze finding algorithm implementation.,0,perillamint/verilogmaze,20803096,Verilog,verilogmaze,138,0,2014-11-07 08:47:43+00:00,[],https://api.github.com/licenses/gpl-3.0
631,https://github.com/mahdiolfat/cpu-mips.git,2014-09-16 17:57:59+00:00,MIPS processor with a 5-stage pipeline,0,mahdiolfat/cpu-mips,24111074,Verilog,cpu-mips,156,0,2018-10-08 21:36:50+00:00,[],None
632,https://github.com/samyakj/Conways-Game-of-Life-on-FPGA.git,2014-06-21 16:35:09+00:00,,0,samyakj/Conways-Game-of-Life-on-FPGA,21073135,Verilog,Conways-Game-of-Life-on-FPGA,176,0,2014-06-21 16:35:33+00:00,[],None
633,https://github.com/gburdell/apfe.git,2014-06-19 02:43:16+00:00,Another PEG frontend,0,gburdell/apfe,20985349,Verilog,apfe,2720,0,2016-03-17 04:32:48+00:00,[],https://api.github.com/licenses/mit
634,https://github.com/marcov/verilog.git,2014-10-05 14:06:49+00:00,"Various verilog code. Just for learning, testing and fun :)",0,marcov/verilog,24817025,Verilog,verilog,132,0,2017-12-04 14:50:29+00:00,[],None
635,https://github.com/lab305itep/orpsocv2.git,2014-09-24 19:23:16+00:00,,1,lab305itep/orpsocv2,24429179,Verilog,orpsocv2,3472,0,2014-09-24 19:23:43+00:00,[],None
636,https://github.com/harimp/Module_1_381.git,2014-09-30 22:54:58+00:00,Module 1 for impletation of CannonMan on DE2 Board,1,harimp/Module_1_381,24658635,Verilog,Module_1_381,51699,0,2015-01-04 05:36:04+00:00,[],None
637,https://github.com/chuehsien/TeamAtari-F14.git,2014-09-07 18:52:59+00:00,,0,chuehsien/TeamAtari-F14,23767899,Verilog,TeamAtari-F14,3400,0,2014-12-09 00:07:06+00:00,[],None
638,https://github.com/lab305itep/wfd125-vmecpld.git,2014-09-01 17:29:12+00:00,,0,lab305itep/wfd125-vmecpld,23550233,Verilog,wfd125-vmecpld,99,0,2020-12-28 16:32:37+00:00,[],None
639,https://github.com/boylansr/Prop_Muse.git,2014-09-04 15:31:57+00:00,Propeller Muse Project,0,boylansr/Prop_Muse,23668191,Verilog,Prop_Muse,20172,0,2014-09-05 20:06:26+00:00,[],https://api.github.com/licenses/gpl-3.0
640,https://github.com/byzhou/KSA_v.git,2014-09-04 19:06:08+00:00,,0,byzhou/KSA_v,23675533,Verilog,KSA_v,132,0,2014-09-04 19:07:13+00:00,[],None
641,https://github.com/fortylines/quicksim-samples.git,2014-09-09 17:19:46+00:00,One sample Verilog digital circuit per file,0,fortylines/quicksim-samples,23843324,Verilog,quicksim-samples,3,0,2017-02-05 00:31:50+00:00,[],None
642,https://github.com/RedTn/icdiv.git,2014-09-12 06:40:14+00:00,,0,RedTn/icdiv,23949703,Verilog,icdiv,192,0,2015-06-01 21:44:25+00:00,[],None
643,https://github.com/AndressaM/SistemasDigitais.git,2014-10-14 00:00:29+00:00,,0,AndressaM/SistemasDigitais,25182967,Verilog,SistemasDigitais,116,0,2014-10-14 00:05:49+00:00,[],None
644,https://github.com/Bhavyaba/Myfirstrepository.git,2014-07-10 22:33:36+00:00,ok this is the first time i am publishing stuff,0,Bhavyaba/Myfirstrepository,21712593,,Myfirstrepository,61,0,2014-07-16 13:36:12+00:00,[],None
645,https://github.com/ecordon/FIR.git,2014-07-09 21:42:07+00:00,Hardware description of FIR filter,0,ecordon/FIR,21670185,Verilog,FIR,108,0,2014-07-09 21:42:19+00:00,[],None
646,https://github.com/tofuman/nand-proz.git,2014-08-20 10:24:33+00:00,Prozessor aus Nand Gattern,0,tofuman/nand-proz,23144731,Verilog,nand-proz,1069,0,2023-01-28 17:53:56+00:00,[],https://api.github.com/licenses/gpl-2.0
647,https://github.com/promnius/Comp-Arch.git,2014-09-23 20:29:06+00:00,Class work (Verilog) for FPGA programming,0,promnius/Comp-Arch,24388158,Verilog,Comp-Arch,384,0,2014-10-10 00:21:27+00:00,[],None
648,https://github.com/jec429/Tracklet_workshop.git,2014-09-26 18:24:21+00:00,Hands on exercise for the tracklet workshop,0,jec429/Tracklet_workshop,24510598,Verilog,Tracklet_workshop,1076,0,2014-09-26 18:38:06+00:00,[],None
649,https://github.com/Raverstern/LegoCar.git,2014-10-10 14:49:14+00:00,LegoCar Git Repository,2,Raverstern/LegoCar,25039894,Verilog,LegoCar,53512,0,2014-10-10 15:01:24+00:00,[],https://api.github.com/licenses/gpl-2.0
650,https://github.com/lachtan/UartMux.git,2014-10-13 06:12:50+00:00,N-port Uart Multiplexer,0,lachtan/UartMux,25145359,Verilog,UartMux,112,0,2014-10-13 06:25:08+00:00,[],None
651,https://github.com/roshniu/Contemporary-Digital-design-in-Verilog.git,2014-09-10 12:40:48+00:00,Stack/Shifter/ALU/ALU Tester/Counter- Digital Design in Verilog,0,roshniu/Contemporary-Digital-design-in-Verilog,23873946,Verilog,Contemporary-Digital-design-in-Verilog,3084,0,2014-09-10 13:06:50+00:00,[],None
652,https://github.com/peterwudi/prefetcher.git,2014-09-11 03:36:31+00:00,,0,peterwudi/prefetcher,23902750,Verilog,prefetcher,220,0,2014-09-11 03:36:40+00:00,[],None
653,https://github.com/amerc/TCP3.git,2014-06-10 22:22:40+00:00,Nexys3,1,amerc/TCP3,20703819,Verilog,TCP3,15992,0,2014-06-17 18:27:48+00:00,[],https://api.github.com/licenses/mit
654,https://github.com/amerc/phimii.git,2014-06-19 20:35:53+00:00,Nexys3 Web app,0,amerc/phimii,21014739,Verilog,phimii,9692,0,2014-06-23 23:11:50+00:00,[],https://api.github.com/licenses/mit
655,https://github.com/shaunhaskey/PLL_dig_freq_range.git,2014-08-06 07:40:15+00:00,Verilog for the Spartan3E to control the PLL,0,shaunhaskey/PLL_dig_freq_range,22673954,Verilog,PLL_dig_freq_range,200,0,2014-08-06 07:40:42+00:00,[],None
656,https://github.com/felixnavid/FPGA-Breakout.git,2014-08-15 08:31:18+00:00,,1,felixnavid/FPGA-Breakout,22983556,Verilog,FPGA-Breakout,119,0,2014-08-15 11:08:22+00:00,[],None
657,https://github.com/diegovalverde/theia_svo_rtl.git,2014-08-11 01:08:21+00:00,initial commit,0,diegovalverde/theia_svo_rtl,22822712,Verilog,theia_svo_rtl,184,0,2015-03-18 16:02:44+00:00,[],None
