arch	circuit	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
timing/k6_N10_40nm.xml	clock_aliases.blif	common_-sdc_file_sdc/samples/clock_aliases/clk.sdc	0.16		-1	-1	-1	-1	-1	-1	-1	-1	-1	4	1	-1	-1	success	v8.0.0-4627-ga24fa2acd	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-06T11:31:46	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	19684	1	4	28	32	2	10	9	4	4	16	clb	auto	0.00	-1	0.01	0.00	2.18364	0	0	2.18364	0.01	5.0931e-05	3.72e-05	0.00401665	0.00307814	8	21	6	215576	215576	5503.53	343.971	0.02	0.00849032	0.00646439	18	5	19	19	560	250	2.20417	2.20417	0	0	0	0	6317.10	394.819	0.00	0.00	0.000869106	0.000718761	
timing/k6_N10_40nm.xml	clock_aliases.blif	common_-sdc_file_sdc/samples/clock_aliases/clk_assign.sdc	0.17		-1	-1	-1	-1	-1	-1	-1	-1	-1	4	1	-1	-1	success	v8.0.0-4627-ga24fa2acd	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-06T11:31:46	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	19368	1	4	28	32	2	10	9	4	4	16	clb	auto	0.00	-1	0.01	0.00	2.18364	0	0	2.18364	0.01	5.0022e-05	3.6951e-05	0.00395951	0.00303864	8	21	6	215576	215576	5503.53	343.971	0.02	0.00831338	0.00633483	18	5	19	19	560	250	2.20417	2.20417	0	0	0	0	6317.10	394.819	0.00	0.00	0.000859847	0.000709192	
timing/k6_N10_40nm.xml	clock_aliases.blif	common_-sdc_file_sdc/samples/clock_aliases/counter_clk.sdc	0.20		-1	-1	-1	-1	-1	-1	-1	-1	-1	4	1	-1	-1	success	v8.0.0-4627-ga24fa2acd	release IPO VTR_ASSERT_LEVEL=2	GNU 7.5.0 on Linux-4.15.0-60-generic x86_64	2021-10-06T11:31:46	betzgrp-wintermute.eecg.utoronto.ca	/home/khalid88/Documents/vtr-verilog-to-routing/vtr_flow/tasks	19272	1	4	28	32	2	10	9	4	4	16	clb	auto	0.01	-1	0.01	0.00	2.18364	0	0	2.18364	0.01	4.8719e-05	3.5658e-05	0.00397252	0.0030502	8	21	6	215576	215576	5503.53	343.971	0.01	0.00829994	0.00631671	18	5	19	19	560	250	2.20417	2.20417	0	0	0	0	6317.10	394.819	0.00	0.00	0.000858528	0.000699473	
