// Seed: 3297801281
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  assign module_1.id_16 = 0;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_14 = 32'd18
) (
    input uwire id_0,
    output supply1 id_1,
    output tri1 id_2,
    input tri1 id_3,
    input tri id_4,
    input supply0 id_5,
    output tri1 id_6,
    output supply1 id_7,
    output tri1 id_8,
    input wor id_9,
    output tri id_10,
    input tri1 id_11,
    output supply0 id_12,
    input wand id_13,
    input uwire _id_14,
    output supply0 id_15,
    input tri0 id_16,
    input supply1 id_17
);
  assign id_12 = -1'd0;
  wire [id_14 : -1] id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19
  );
  assign id_2 = -1;
  parameter id_20 = 1;
endmodule
