$date
	Sat Oct 22 21:12:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#224450
b1 &
b1 %
1$
b1 !
1"
#224451
0"
#224454
1#
#224458
b0 &
b0 %
0#
0$
#1196980
b110 !
1"
#1196982
b110 &
b110 %
1$
#1196983
0"
#1196986
b11 &
b11 %
#1196990
b1010 &
b1010 %
#1196994
b101 &
b101 %
#1196998
b10000 &
b10000 %
#1197002
b1000 &
b1000 %
#1197006
b100 &
b100 %
#1197010
b10 &
b10 %
#1197014
b1 &
1#
b1 %
#1197018
b0 &
b0 %
0#
0$
#2199709
b10100 !
1"
#2199710
b10100 &
b10100 %
1$
#2199711
0"
#2199714
b1010 &
b1010 %
#2199718
b101 &
b101 %
#2199722
b10000 &
b10000 %
#2199726
b1000 &
b1000 %
#2199730
b100 &
b100 %
#2199734
b10 &
b10 %
#2199738
b1 &
b1 %
1#
#2199742
b0 &
0#
b0 %
0$
#4500012
