

================================================================
== Vivado HLS Report for 'ws2812_led'
================================================================
* Date:           Wed May 17 18:16:27 2023

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        ejercicio_ledMatrix
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3049|  3049|  3049|  3049|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+------+------+----------+-----------+-----------+------+----------+
        |                |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+------+------+----------+-----------+-----------+------+----------+
        |- loop_led      |  3048|  3048|       127|          -|          -|    24|    no    |
        | + loop_symbol  |   125|   125|         1|          -|          -|   125|    no    |
        +----------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	3  / (!exitcond_i)
	2  / (exitcond_i)
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: led_V_read (3)  [1/1] 0.00ns
:0  %led_V_read = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %led_V)

ST_1: StgValue_5 (4)  [1/1] 1.59ns  loc: ejercicio_ledMatrix/ws2812.cpp:27
:1  br label %ws2812_symbol.exit


 <State 2>: 4.40ns
ST_2: i (6)  [1/1] 0.00ns
ws2812_symbol.exit:0  %i = phi i5 [ 0, %0 ], [ %i_1, %ws2812_symbol.exit.loopexit ]

ST_2: exitcond (7)  [1/1] 3.31ns  loc: ejercicio_ledMatrix/ws2812.cpp:27
ws2812_symbol.exit:1  %exitcond = icmp eq i5 %i, -8

ST_2: empty (8)  [1/1] 0.00ns
ws2812_symbol.exit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: i_1 (9)  [1/1] 2.33ns  loc: ejercicio_ledMatrix/ws2812.cpp:27
ws2812_symbol.exit:3  %i_1 = add i5 %i, 1

ST_2: StgValue_10 (10)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:27
ws2812_symbol.exit:4  br i1 %exitcond, label %4, label %1

ST_2: StgValue_11 (12)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:27
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind

ST_2: bvh_d_index (13)  [1/1] 2.33ns  loc: ejercicio_ledMatrix/ws2812.cpp:28
:1  %bvh_d_index = sub i5 -9, %i

ST_2: index_assign_cast (14)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:28
:2  %index_assign_cast = zext i5 %bvh_d_index to i32

ST_2: tmp (15)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:28
:3  %tmp = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %led_V_read, i32 %index_assign_cast)

ST_2: p_i_cast (16)  [1/1] 2.07ns  loc: ejercicio_ledMatrix/ws2812.cpp:9->ejercicio_ledMatrix/ws2812.cpp:28
:4  %p_i_cast = select i1 %tmp, i7 -43, i7 40

ST_2: StgValue_16 (17)  [1/1] 1.59ns  loc: ejercicio_ledMatrix/ws2812.cpp:13->ejercicio_ledMatrix/ws2812.cpp:28
:5  br label %2

ST_2: StgValue_17 (32)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:30
:0  ret void


 <State 3>: 2.91ns
ST_3: i_i (19)  [1/1] 0.00ns
:0  %i_i = phi i7 [ 0, %1 ], [ %i_2, %3 ]

ST_3: exitcond_i (20)  [1/1] 2.91ns  loc: ejercicio_ledMatrix/ws2812.cpp:13->ejercicio_ledMatrix/ws2812.cpp:28
:1  %exitcond_i = icmp eq i7 %i_i, -3

ST_3: empty_4 (21)  [1/1] 0.00ns
:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 125, i64 125, i64 125)

ST_3: i_2 (22)  [1/1] 2.32ns  loc: ejercicio_ledMatrix/ws2812.cpp:13->ejercicio_ledMatrix/ws2812.cpp:28
:3  %i_2 = add i7 %i_i, 1

ST_3: StgValue_22 (23)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:13->ejercicio_ledMatrix/ws2812.cpp:28
:4  br i1 %exitcond_i, label %ws2812_symbol.exit.loopexit, label %3

ST_3: StgValue_23 (25)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:13->ejercicio_ledMatrix/ws2812.cpp:28
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind

ST_3: tmp_i (26)  [1/1] 2.91ns  loc: ejercicio_ledMatrix/ws2812.cpp:14->ejercicio_ledMatrix/ws2812.cpp:28
:1  %tmp_i = icmp ult i7 %i_i, %p_i_cast

ST_3: StgValue_25 (27)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:15->ejercicio_ledMatrix/ws2812.cpp:28
:2  call void @_ssdm_op_Write.ap_auto.i1P(i1* %out_V, i1 %tmp_i)

ST_3: StgValue_26 (28)  [1/1] 0.00ns  loc: ejercicio_ledMatrix/ws2812.cpp:13->ejercicio_ledMatrix/ws2812.cpp:28
:3  br label %2

ST_3: StgValue_27 (30)  [1/1] 0.00ns
ws2812_symbol.exit.loopexit:0  br label %ws2812_symbol.exit



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ejercicio_ledMatrix/ws2812.cpp:27) [6]  (1.59 ns)

 <State 2>: 4.4ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ejercicio_ledMatrix/ws2812.cpp:27) [6]  (0 ns)
	'sub' operation ('index', ejercicio_ledMatrix/ws2812.cpp:28) [13]  (2.33 ns)
	'select' operation ('p_i_cast', ejercicio_ledMatrix/ws2812.cpp:9->ejercicio_ledMatrix/ws2812.cpp:28) [16]  (2.07 ns)

 <State 3>: 2.91ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ejercicio_ledMatrix/ws2812.cpp:13->ejercicio_ledMatrix/ws2812.cpp:28) [19]  (0 ns)
	'icmp' operation ('exitcond_i', ejercicio_ledMatrix/ws2812.cpp:13->ejercicio_ledMatrix/ws2812.cpp:28) [20]  (2.91 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
