{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1709338711963 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC_Computer 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC_Computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1709338712104 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709338712135 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1709338712135 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1709338712198 ""}  } { { "altera_pll.v" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1709338712198 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK video_pll:pll1\|video_pll_0002:video_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"video_pll:pll1\|video_pll_0002:video_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1709338712229 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll2:pll2\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll2:pll2\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1709338712260 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1709338712666 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1709338712682 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1709338716505 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1709338716989 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 368 " "No exact pin location assignment(s) for 72 pins of 368 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1709338717442 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 295 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1709338717473 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1709338717473 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1709338727410 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 4 global CLKCTRL_G12 " "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1709338728785 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 470 global CLKCTRL_G5 " "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 470 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1709338728785 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "video_pll:pll1\|video_pll_0002:video_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 40 global CLKCTRL_G2 " "video_pll:pll1\|video_pll_0002:video_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 40 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1709338728785 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll2:pll2\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 9928 global CLKCTRL_G1 " "pll2:pll2\|pll2_0002:pll2_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 9928 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1709338728785 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1709338728785 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 229 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 229 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1709338728785 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1709338728785 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709338728785 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1709338732738 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1709338732784 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1709338732784 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733237 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733253 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733269 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_Computer.sdc " "Reading SDC File: 'DE1_SoC_Computer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1709338733269 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1709338733284 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1709338733284 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll1\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 201 -duty_cycle 50.00 -name \{pll1\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll1\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll1\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 201 -duty_cycle 50.00 -name \{pll1\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll1\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1709338733284 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll1\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{pll1\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll1\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll1\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{pll1\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll1\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1709338733284 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll2\|pll2_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{pll2\|pll2_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll2\|pll2_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll2\|pll2_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{pll2\|pll2_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll2\|pll2_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1709338733284 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll2\|pll2_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll2\|pll2_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll2\|pll2_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll2\|pll2_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll2\|pll2_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll2\|pll2_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1709338733284 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1709338733284 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1709338733284 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 93 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733284 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733284 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 94 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(94): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\]" {  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1709338733284 ""}  } { { "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1709338733284 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1709338733331 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1709338733331 "|DE1_SoC_Computer|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1709338733331 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1709338733331 "|DE1_SoC_Computer|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1709338733331 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1709338733331 "|DE1_SoC_Computer|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709338733347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709338733347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709338733347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709338733347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709338733347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709338733347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709338733347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709338733347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709338733347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709338733347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709338733347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709338733347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709338733347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709338733347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709338733347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709338733347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709338733347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709338733347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709338733347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709338733347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709338733347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll1\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll1\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709338733347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll1\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll1\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709338733347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll1\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: pll1\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709338733347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|pll2_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll2\|pll2_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709338733347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|pll2_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll2\|pll2_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709338733347 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll2\|pll2_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll2\|pll2_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1709338733347 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1709338733347 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1709338733519 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1709338733519 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1709338733534 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1709338733534 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1709338733534 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 30 clocks " "Found 30 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.714      clk_vga " "  39.714      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.995 pll1\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   0.995 pll1\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.800 pll1\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  39.800 pll1\|video_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 pll2\|pll2_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 pll2\|pll2_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.666 pll2\|pll2_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   6.666 pll2\|pll2_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037       tv_27m " "  37.037       tv_27m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1709338733534 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1709338733534 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709338734222 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709338734222 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1709338734222 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709338734237 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON * " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1709338734300 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1709338734300 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1709338734300 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709338734300 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1709338734331 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1709338734362 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1709338734362 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1709338737096 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "4536 DSP block " "Packed 4536 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1709338737112 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "7 I/O input buffer " "Packed 7 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1709338737112 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 I/O output buffer " "Packed 8 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1709338737112 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "3024 " "Created 3024 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1709338737112 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1709338737112 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709338738143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709338738143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709338738143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709338738143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709338738143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709338738143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709338738143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709338738143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709338738143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709338738143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709338738143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709338738143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709338738143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709338738143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709338738143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709338738143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709338738143 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1709338738143 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1709338738143 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:22 " "Fitter preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709338738143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1709338741924 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "397 M10K block " "Selected device has 397 RAM location(s) of type M10K block.  However, the current design needs more than 397 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M10K block " "List of RAM cells constrained to M10K block locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a128 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3888 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a128" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a129 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3918 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a129" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a130 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3948 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a130" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a131 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3978 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a131" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a132 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 4008 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a132" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a133 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 4038 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a133" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a134 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 4068 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a134" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a135 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 4098 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a135" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a136 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 4128 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a136" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a137 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 4158 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a137" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a138 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 4188 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a138" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a139 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 4218 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a139" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a140 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 4248 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a140" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a141 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 4278 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a141" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a142 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 4308 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a142" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a143 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 4338 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a143" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a148 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 4488 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a148" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a149 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 4518 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a149" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a150 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 4548 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a150" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a151 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 4578 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a151" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a144 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 4368 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a144" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a145 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 4398 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a145" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a146 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 4428 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a146" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a147 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 4458 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a147" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a64 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1968 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a64" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a65 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1998 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a65" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a66 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2028 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a66" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a67 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2058 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a67" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a80 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2448 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a80" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a81 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2478 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a81" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a82 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2508 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a82" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a83 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2538 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a83" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a96 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2928 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a96" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a97 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2958 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a97" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a98 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2988 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a98" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a99 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3018 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a99" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a112 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a112" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a113 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a113" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a114 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a114" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a115 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a115" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a68 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2088 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a68" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a69 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2118 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a69" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a70 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2148 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a70" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a71 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2178 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a71" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a84 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2568 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a84" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a85 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2598 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a85" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a86 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2628 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a86" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a87 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2658 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a87" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a100 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3048 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a101 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3078 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a102 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a103 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a116 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3528 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a116" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a117 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3558 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a117" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a118 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3588 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a118" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a119 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3618 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a119" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a72 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2208 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a72" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a73 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2238 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a73" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a74 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2268 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a74" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a75 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2298 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a75" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a88 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2688 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a88" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a89 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2718 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a89" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a90 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2748 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a90" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a91 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2778 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a91" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a104 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a105 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a106 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a107 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a120 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3648 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a120" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a121 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3678 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a121" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a122 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3708 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a122" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a123 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3738 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a123" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a76 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2328 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a76" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a77 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2358 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a77" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a78 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2388 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a78" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a79 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2418 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a79" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a92 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2808 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a92" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a93 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2838 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a93" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a94 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2868 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a94" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a95 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 2898 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a95" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a108 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a109 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a110 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a111 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a124 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3768 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a124" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a125 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3798 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a125" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a126 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3828 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a126" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a127 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 3858 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a127" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a0 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 48 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a1 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 78 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a2 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a3 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a16 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 528 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a17 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 558 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a18 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 588 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a19 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 618 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a32 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1008 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a33 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1038 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a34 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1068 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a35 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1098 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a48 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1488 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a49 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1518 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a50 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1548 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a51 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1578 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a4 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a5 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a6 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a7 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a20 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 648 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a21 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 678 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a22 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 708 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a23 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 738 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a36 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1128 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a37 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1158 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a38 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1188 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a39 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1218 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a52 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1608 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a53 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1638 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a54 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1668 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a55 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1698 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a8 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a9 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a10 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a11 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a24 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 768 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a25 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 798 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a26 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 828 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a27 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 858 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a40 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1248 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a41 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1278 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a42 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1308 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a43 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1338 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a56 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1728 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a57 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1758 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a58 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1788 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a59 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1818 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a12 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a13 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a14 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a15 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a28 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 888 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a29 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 918 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a30 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 948 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a31 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 978 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a44 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1368 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a45 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1398 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a46 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1428 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a47 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1458 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a60 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1848 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a61 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1878 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a62 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1908 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a63 " "Node \"M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_3tk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_3tk1.tdf" 1938 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K_reorder:M_reorder\|altsyncram:mem_rtl_0\|altsyncram_3tk1:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[0\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[1\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[2\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[3\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[4\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[5\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[6\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[7\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[8\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[9\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[10\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[11\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[12\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[13\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[14\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[15\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[16\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[17\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[18\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[19\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[20\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[21\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[22\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[23\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[24\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[25\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[26\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[27\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[28\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[29\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[30\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[31\] " "Node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 39 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|q_a\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8 " "Node \"M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9 " "Node \"M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10 " "Node \"M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11 " "Node \"M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12 " "Node \"M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13 " "Node \"M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14 " "Node \"M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15 " "Node \"M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0 " "Node \"M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 48 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1 " "Node \"M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 78 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2 " "Node \"M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3 " "Node \"M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4 " "Node \"M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5 " "Node \"M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6 " "Node \"M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7 " "Node \"M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[16\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8 " "Node \"M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9 " "Node \"M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10 " "Node \"M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11 " "Node \"M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12 " "Node \"M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13 " "Node \"M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14 " "Node \"M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15 " "Node \"M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0 " "Node \"M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 48 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1 " "Node \"M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 78 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2 " "Node \"M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3 " "Node \"M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4 " "Node \"M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5 " "Node \"M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6 " "Node \"M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7 " "Node \"M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[17\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8 " "Node \"M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9 " "Node \"M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10 " "Node \"M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11 " "Node \"M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12 " "Node \"M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13 " "Node \"M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14 " "Node \"M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15 " "Node \"M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0 " "Node \"M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 48 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1 " "Node \"M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 78 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2 " "Node \"M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3 " "Node \"M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4 " "Node \"M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5 " "Node \"M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6 " "Node \"M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7 " "Node \"M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[18\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8 " "Node \"M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9 " "Node \"M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10 " "Node \"M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11 " "Node \"M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12 " "Node \"M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13 " "Node \"M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14 " "Node \"M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15 " "Node \"M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0 " "Node \"M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 48 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1 " "Node \"M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 78 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2 " "Node \"M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3 " "Node \"M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4 " "Node \"M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5 " "Node \"M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6 " "Node \"M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7 " "Node \"M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[19\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8 " "Node \"M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9 " "Node \"M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10 " "Node \"M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11 " "Node \"M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12 " "Node \"M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13 " "Node \"M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14 " "Node \"M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15 " "Node \"M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0 " "Node \"M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 48 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1 " "Node \"M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 78 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2 " "Node \"M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3 " "Node \"M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4 " "Node \"M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5 " "Node \"M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6 " "Node \"M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7 " "Node \"M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[20\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8 " "Node \"M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9 " "Node \"M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10 " "Node \"M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11 " "Node \"M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12 " "Node \"M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13 " "Node \"M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14 " "Node \"M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15 " "Node \"M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0 " "Node \"M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 48 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1 " "Node \"M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 78 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2 " "Node \"M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3 " "Node \"M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4 " "Node \"M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5 " "Node \"M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6 " "Node \"M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7 " "Node \"M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[21\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8 " "Node \"M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9 " "Node \"M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10 " "Node \"M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11 " "Node \"M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12 " "Node \"M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13 " "Node \"M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14 " "Node \"M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15 " "Node \"M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0 " "Node \"M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 48 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1 " "Node \"M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 78 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2 " "Node \"M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3 " "Node \"M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4 " "Node \"M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5 " "Node \"M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6 " "Node \"M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7 " "Node \"M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[22\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8 " "Node \"M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9 " "Node \"M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10 " "Node \"M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11 " "Node \"M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12 " "Node \"M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13 " "Node \"M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14 " "Node \"M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15 " "Node \"M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0 " "Node \"M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 48 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1 " "Node \"M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 78 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2 " "Node \"M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3 " "Node \"M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4 " "Node \"M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5 " "Node \"M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6 " "Node \"M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7 " "Node \"M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[23\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8 " "Node \"M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9 " "Node \"M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10 " "Node \"M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11 " "Node \"M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12 " "Node \"M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13 " "Node \"M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14 " "Node \"M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15 " "Node \"M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0 " "Node \"M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 48 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1 " "Node \"M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 78 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2 " "Node \"M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3 " "Node \"M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4 " "Node \"M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5 " "Node \"M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6 " "Node \"M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7 " "Node \"M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[0\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8 " "Node \"M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9 " "Node \"M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10 " "Node \"M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11 " "Node \"M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12 " "Node \"M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13 " "Node \"M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14 " "Node \"M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15 " "Node \"M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0 " "Node \"M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 48 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1 " "Node \"M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 78 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2 " "Node \"M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3 " "Node \"M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4 " "Node \"M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5 " "Node \"M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6 " "Node \"M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7 " "Node \"M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[8\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8 " "Node \"M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9 " "Node \"M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10 " "Node \"M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11 " "Node \"M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12 " "Node \"M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13 " "Node \"M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14 " "Node \"M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15 " "Node \"M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0 " "Node \"M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 48 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1 " "Node \"M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 78 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2 " "Node \"M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3 " "Node \"M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4 " "Node \"M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5 " "Node \"M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6 " "Node \"M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7 " "Node \"M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[4\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8 " "Node \"M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9 " "Node \"M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10 " "Node \"M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11 " "Node \"M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12 " "Node \"M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13 " "Node \"M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14 " "Node \"M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15 " "Node \"M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0 " "Node \"M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 48 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1 " "Node \"M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 78 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2 " "Node \"M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3 " "Node \"M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4 " "Node \"M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5 " "Node \"M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6 " "Node \"M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7 " "Node \"M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[12\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8 " "Node \"M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9 " "Node \"M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10 " "Node \"M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11 " "Node \"M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12 " "Node \"M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13 " "Node \"M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14 " "Node \"M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15 " "Node \"M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0 " "Node \"M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 48 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1 " "Node \"M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 78 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2 " "Node \"M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3 " "Node \"M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4 " "Node \"M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5 " "Node \"M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6 " "Node \"M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7 " "Node \"M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[1\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8 " "Node \"M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9 " "Node \"M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10 " "Node \"M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11 " "Node \"M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12 " "Node \"M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13 " "Node \"M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14 " "Node \"M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15 " "Node \"M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0 " "Node \"M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 48 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1 " "Node \"M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 78 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2 " "Node \"M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3 " "Node \"M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4 " "Node \"M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5 " "Node \"M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6 " "Node \"M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7 " "Node \"M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[9\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8 " "Node \"M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9 " "Node \"M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10 " "Node \"M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11 " "Node \"M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12 " "Node \"M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13 " "Node \"M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14 " "Node \"M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15 " "Node \"M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0 " "Node \"M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 48 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1 " "Node \"M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 78 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2 " "Node \"M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3 " "Node \"M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4 " "Node \"M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5 " "Node \"M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6 " "Node \"M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7 " "Node \"M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[5\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8 " "Node \"M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9 " "Node \"M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10 " "Node \"M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11 " "Node \"M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12 " "Node \"M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13 " "Node \"M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14 " "Node \"M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15 " "Node \"M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0 " "Node \"M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 48 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1 " "Node \"M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 78 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2 " "Node \"M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3 " "Node \"M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4 " "Node \"M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5 " "Node \"M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6 " "Node \"M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7 " "Node \"M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[13\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8 " "Node \"M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9 " "Node \"M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10 " "Node \"M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11 " "Node \"M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12 " "Node \"M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13 " "Node \"M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14 " "Node \"M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15 " "Node \"M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0 " "Node \"M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 48 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1 " "Node \"M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 78 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2 " "Node \"M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3 " "Node \"M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4 " "Node \"M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5 " "Node \"M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6 " "Node \"M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7 " "Node \"M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[2\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8 " "Node \"M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9 " "Node \"M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10 " "Node \"M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11 " "Node \"M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12 " "Node \"M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13 " "Node \"M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14 " "Node \"M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15 " "Node \"M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0 " "Node \"M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 48 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1 " "Node \"M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 78 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2 " "Node \"M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3 " "Node \"M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4 " "Node \"M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5 " "Node \"M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6 " "Node \"M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7 " "Node \"M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[10\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8 " "Node \"M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9 " "Node \"M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10 " "Node \"M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11 " "Node \"M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12 " "Node \"M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13 " "Node \"M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14 " "Node \"M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15 " "Node \"M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0 " "Node \"M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 48 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1 " "Node \"M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 78 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2 " "Node \"M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3 " "Node \"M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4 " "Node \"M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5 " "Node \"M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6 " "Node \"M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7 " "Node \"M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[6\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8 " "Node \"M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9 " "Node \"M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10 " "Node \"M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11 " "Node \"M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12 " "Node \"M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13 " "Node \"M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14 " "Node \"M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15 " "Node \"M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0 " "Node \"M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 48 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1 " "Node \"M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 78 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2 " "Node \"M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3 " "Node \"M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4 " "Node \"M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5 " "Node \"M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6 " "Node \"M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7 " "Node \"M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[14\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8 " "Node \"M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9 " "Node \"M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10 " "Node \"M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11 " "Node \"M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12 " "Node \"M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13 " "Node \"M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14 " "Node \"M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15 " "Node \"M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0 " "Node \"M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 48 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1 " "Node \"M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 78 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2 " "Node \"M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3 " "Node \"M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4 " "Node \"M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5 " "Node \"M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6 " "Node \"M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7 " "Node \"M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[3\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8 " "Node \"M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9 " "Node \"M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10 " "Node \"M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11 " "Node \"M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12 " "Node \"M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13 " "Node \"M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14 " "Node \"M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15 " "Node \"M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0 " "Node \"M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 48 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1 " "Node \"M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 78 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2 " "Node \"M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3 " "Node \"M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4 " "Node \"M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5 " "Node \"M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6 " "Node \"M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7 " "Node \"M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[11\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8 " "Node \"M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9 " "Node \"M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10 " "Node \"M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11 " "Node \"M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12 " "Node \"M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13 " "Node \"M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14 " "Node \"M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15 " "Node \"M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0 " "Node \"M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 48 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1 " "Node \"M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 78 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2 " "Node \"M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3 " "Node \"M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4 " "Node \"M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5 " "Node \"M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6 " "Node \"M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7 " "Node \"M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[7\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8 " "Node \"M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9 " "Node \"M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10 " "Node \"M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11 " "Node \"M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12 " "Node \"M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13 " "Node \"M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14 " "Node \"M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15 " "Node \"M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0 " "Node \"M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 48 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1 " "Node \"M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 78 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2 " "Node \"M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3 " "Node \"M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4 " "Node \"M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5 " "Node \"M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6 " "Node \"M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7 " "Node \"M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[15\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8 " "Node \"M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9 " "Node \"M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10 " "Node \"M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11 " "Node \"M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12 " "Node \"M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13 " "Node \"M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14 " "Node \"M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15 " "Node \"M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0 " "Node \"M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 48 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1 " "Node \"M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 78 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2 " "Node \"M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3 " "Node \"M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4 " "Node \"M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5 " "Node \"M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6 " "Node \"M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7 " "Node \"M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[24\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8 " "Node \"M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9 " "Node \"M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10 " "Node \"M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11 " "Node \"M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12 " "Node \"M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13 " "Node \"M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14 " "Node \"M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15 " "Node \"M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0 " "Node \"M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 48 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1 " "Node \"M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 78 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2 " "Node \"M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3 " "Node \"M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4 " "Node \"M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5 " "Node \"M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6 " "Node \"M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7 " "Node \"M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[25\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8 " "Node \"M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9 " "Node \"M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10 " "Node \"M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11 " "Node \"M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12 " "Node \"M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13 " "Node \"M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14 " "Node \"M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15 " "Node \"M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0 " "Node \"M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 48 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1 " "Node \"M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 78 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2 " "Node \"M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3 " "Node \"M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4 " "Node \"M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5 " "Node \"M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6 " "Node \"M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7 " "Node \"M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[26\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8 " "Node \"M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 288 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9 " "Node \"M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 318 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10 " "Node \"M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 348 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11 " "Node \"M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 378 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12 " "Node \"M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 408 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13 " "Node \"M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 438 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14 " "Node \"M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 468 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15 " "Node \"M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 498 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0 " "Node \"M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 48 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1 " "Node \"M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 78 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2 " "Node \"M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 108 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3 " "Node \"M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 138 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4 " "Node \"M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 168 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5 " "Node \"M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 198 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6 " "Node \"M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 228 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7 " "Node \"M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fpk1.tdf" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/db/altsyncram_fpk1.tdf" 258 2 0 } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M10K:gen_solvers\[27\].M1\|altsyncram:mem_rtl_0\|altsyncram_fpk1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1709338744752 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Design Software" 0 -1 1709338744752 ""}  } { { "c:/programs/intelfpga/18.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1709338744752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709338744783 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.00 " "Total time spent on timing analysis during the Fitter is 2.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1709338744783 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1709338765531 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "98 " "Following 98 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently enabled " "Pin HPS_SPIM_SS has a permanently enabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 342 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADC_CS_N a permanently disabled " "Pin ADC_CS_N has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 248 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 249 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1709338765625 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1709338765625 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "168 " "Following 168 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_DIN GND " "Pin ADC_DIN has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_DIN } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 196 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_SCLK GND " "Pin ADC_SCLK has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_SCLK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 198 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_DACDAT GND " "Pin AUD_DACDAT has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_DACDAT } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 204 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_XCK GND " "Pin AUD_XCK has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_XCK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 206 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[0\] GND " "Pin DRAM_ADDR\[0\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[1\] GND " "Pin DRAM_ADDR\[1\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[2\] GND " "Pin DRAM_ADDR\[2\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[3\] GND " "Pin DRAM_ADDR\[3\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[4\] GND " "Pin DRAM_ADDR\[4\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[5\] GND " "Pin DRAM_ADDR\[5\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[6\] GND " "Pin DRAM_ADDR\[6\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[7\] GND " "Pin DRAM_ADDR\[7\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[7] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[8\] GND " "Pin DRAM_ADDR\[8\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[8] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[9\] GND " "Pin DRAM_ADDR\[9\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[9] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[10\] GND " "Pin DRAM_ADDR\[10\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[10] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[11\] GND " "Pin DRAM_ADDR\[11\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[11] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_ADDR\[12\] GND " "Pin DRAM_ADDR\[12\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[12] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 209 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_BA\[0\] GND " "Pin DRAM_BA\[0\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_BA[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_BA\[1\] GND " "Pin DRAM_BA\[1\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_BA[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CAS_N GND " "Pin DRAM_CAS_N has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_CAS_N } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CKE GND " "Pin DRAM_CKE has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_CKE } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 212 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CLK GND " "Pin DRAM_CLK has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_CLK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 213 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CS_N GND " "Pin DRAM_CS_N has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_CS_N } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 214 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_LDQM GND " "Pin DRAM_LDQM has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_LDQM } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_RAS_N GND " "Pin DRAM_RAS_N has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_RAS_N } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 217 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_UDQM GND " "Pin DRAM_UDQM has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_UDQM } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_WE_N GND " "Pin DRAM_WE_N has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_WE_N } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FPGA_I2C_SCLK GND " "Pin FPGA_I2C_SCLK has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SCLK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[0\] GND " "Pin HEX4\[0\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX4[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 234 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[1\] GND " "Pin HEX4\[1\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX4[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 234 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[2\] GND " "Pin HEX4\[2\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX4[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 234 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[3\] GND " "Pin HEX4\[3\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX4[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 234 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[4\] GND " "Pin HEX4\[4\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX4[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 234 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[5\] GND " "Pin HEX4\[5\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX4[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 234 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[6\] GND " "Pin HEX4\[6\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX4[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 234 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[0\] GND " "Pin HEX5\[0\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX5[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 235 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[1\] GND " "Pin HEX5\[1\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX5[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 235 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[2\] VCC " "Pin HEX5\[2\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX5[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 235 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[3\] GND " "Pin HEX5\[3\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX5[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 235 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[4\] GND " "Pin HEX5\[4\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX5[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 235 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[5\] VCC " "Pin HEX5\[5\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX5[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 235 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[6\] GND " "Pin HEX5\[6\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HEX5[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 235 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "IRDA_TXD GND " "Pin IRDA_TXD has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { IRDA_TXD } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[0\] GND " "Pin LEDR\[0\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LEDR[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[1\] GND " "Pin LEDR\[1\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LEDR[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[2\] GND " "Pin LEDR\[2\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LEDR[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[3\] GND " "Pin LEDR\[3\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LEDR[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[4\] GND " "Pin LEDR\[4\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LEDR[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[5\] GND " "Pin LEDR\[5\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LEDR[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[6\] GND " "Pin LEDR\[6\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[7\] GND " "Pin LEDR\[7\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LEDR[7] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[8\] GND " "Pin LEDR\[8\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LEDR[8] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[9\] GND " "Pin LEDR\[9\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { LEDR[9] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 245 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TD_RESET_N GND " "Pin TD_RESET_N has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { TD_RESET_N } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 261 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[0\] GND " "Pin VGA_B\[0\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { VGA_B[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[1\] GND " "Pin VGA_B\[1\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { VGA_B[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[2\] GND " "Pin VGA_B\[2\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { VGA_B[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[3\] GND " "Pin VGA_B\[3\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { VGA_B[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[4\] GND " "Pin VGA_B\[4\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { VGA_B[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[5\] GND " "Pin VGA_B\[5\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { VGA_B[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[0\] GND " "Pin VGA_G\[0\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { VGA_G[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[1\] GND " "Pin VGA_G\[1\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { VGA_G[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[2\] GND " "Pin VGA_G\[2\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { VGA_G[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[3\] GND " "Pin VGA_G\[3\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { VGA_G[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[4\] GND " "Pin VGA_G\[4\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { VGA_G[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[0\] GND " "Pin VGA_R\[0\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[1\] GND " "Pin VGA_R\[1\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[2\] GND " "Pin VGA_R\[2\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[3\] GND " "Pin VGA_R\[3\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[4\] GND " "Pin VGA_R\[4\] has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { VGA_R[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 270 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_SYNC_N GND " "Pin VGA_SYNC_N has GND driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { VGA_SYNC_N } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 271 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_CS_N VCC " "Pin ADC_CS_N has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_ADCLRCK VCC " "Pin AUD_ADCLRCK has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_BCLK VCC " "Pin AUD_BCLK has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_DACLRCK VCC " "Pin AUD_DACLRCK has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[0\] VCC " "Pin DRAM_DQ\[0\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[1\] VCC " "Pin DRAM_DQ\[1\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[2\] VCC " "Pin DRAM_DQ\[2\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[3\] VCC " "Pin DRAM_DQ\[3\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[4\] VCC " "Pin DRAM_DQ\[4\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[5\] VCC " "Pin DRAM_DQ\[5\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[6\] VCC " "Pin DRAM_DQ\[6\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[7\] VCC " "Pin DRAM_DQ\[7\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[8\] VCC " "Pin DRAM_DQ\[8\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[9\] VCC " "Pin DRAM_DQ\[9\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[10\] VCC " "Pin DRAM_DQ\[10\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[11\] VCC " "Pin DRAM_DQ\[11\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[12\] VCC " "Pin DRAM_DQ\[12\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[13\] VCC " "Pin DRAM_DQ\[13\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[14\] VCC " "Pin DRAM_DQ\[14\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[15\] VCC " "Pin DRAM_DQ\[15\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FPGA_I2C_SDAT VCC " "Pin FPGA_I2C_SDAT has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[0\] VCC " "Pin GPIO_0\[0\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[1\] VCC " "Pin GPIO_0\[1\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[2\] VCC " "Pin GPIO_0\[2\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[3\] VCC " "Pin GPIO_0\[3\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[4\] VCC " "Pin GPIO_0\[4\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[5\] VCC " "Pin GPIO_0\[5\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[6\] VCC " "Pin GPIO_0\[6\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[7\] VCC " "Pin GPIO_0\[7\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[8\] VCC " "Pin GPIO_0\[8\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[9\] VCC " "Pin GPIO_0\[9\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[10\] VCC " "Pin GPIO_0\[10\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[11\] VCC " "Pin GPIO_0\[11\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[12\] VCC " "Pin GPIO_0\[12\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[13\] VCC " "Pin GPIO_0\[13\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[14\] VCC " "Pin GPIO_0\[14\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[15\] VCC " "Pin GPIO_0\[15\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[16\] VCC " "Pin GPIO_0\[16\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[17\] VCC " "Pin GPIO_0\[17\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[18\] VCC " "Pin GPIO_0\[18\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[19\] VCC " "Pin GPIO_0\[19\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[20\] VCC " "Pin GPIO_0\[20\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[21\] VCC " "Pin GPIO_0\[21\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[22\] VCC " "Pin GPIO_0\[22\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[23\] VCC " "Pin GPIO_0\[23\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[24\] VCC " "Pin GPIO_0\[24\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[25\] VCC " "Pin GPIO_0\[25\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[26\] VCC " "Pin GPIO_0\[26\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[27\] VCC " "Pin GPIO_0\[27\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[28\] VCC " "Pin GPIO_0\[28\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[29\] VCC " "Pin GPIO_0\[29\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[30\] VCC " "Pin GPIO_0\[30\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[31\] VCC " "Pin GPIO_0\[31\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[32\] VCC " "Pin GPIO_0\[32\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[33\] VCC " "Pin GPIO_0\[33\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[34\] VCC " "Pin GPIO_0\[34\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[35\] VCC " "Pin GPIO_0\[35\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[0\] VCC " "Pin GPIO_1\[0\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[1\] VCC " "Pin GPIO_1\[1\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[2\] VCC " "Pin GPIO_1\[2\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[3\] VCC " "Pin GPIO_1\[3\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[4\] VCC " "Pin GPIO_1\[4\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[5\] VCC " "Pin GPIO_1\[5\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[6\] VCC " "Pin GPIO_1\[6\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[7\] VCC " "Pin GPIO_1\[7\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[8\] VCC " "Pin GPIO_1\[8\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[9\] VCC " "Pin GPIO_1\[9\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[10\] VCC " "Pin GPIO_1\[10\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[11\] VCC " "Pin GPIO_1\[11\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[12\] VCC " "Pin GPIO_1\[12\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[13\] VCC " "Pin GPIO_1\[13\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[14\] VCC " "Pin GPIO_1\[14\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[15\] VCC " "Pin GPIO_1\[15\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[16\] VCC " "Pin GPIO_1\[16\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[17\] VCC " "Pin GPIO_1\[17\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[18\] VCC " "Pin GPIO_1\[18\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[19\] VCC " "Pin GPIO_1\[19\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[20\] VCC " "Pin GPIO_1\[20\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[21\] VCC " "Pin GPIO_1\[21\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[22\] VCC " "Pin GPIO_1\[22\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[23\] VCC " "Pin GPIO_1\[23\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[24\] VCC " "Pin GPIO_1\[24\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[25\] VCC " "Pin GPIO_1\[25\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[26\] VCC " "Pin GPIO_1\[26\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[27\] VCC " "Pin GPIO_1\[27\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[28\] VCC " "Pin GPIO_1\[28\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[29\] VCC " "Pin GPIO_1\[29\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[30\] VCC " "Pin GPIO_1\[30\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[31\] VCC " "Pin GPIO_1\[31\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[32\] VCC " "Pin GPIO_1\[32\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[33\] VCC " "Pin GPIO_1\[33\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[34\] VCC " "Pin GPIO_1\[34\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[35\] VCC " "Pin GPIO_1\[35\] has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_CLK VCC " "Pin PS2_CLK has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 248 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_DAT VCC " "Pin PS2_DAT has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 249 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_CLK2 VCC " "Pin PS2_CLK2 has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "PS2_DAT2 VCC " "Pin PS2_DAT2 has VCC driving its datain port" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1709338765625 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1709338765625 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1709338765640 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1709338765640 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1709338765640 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.fit.smsg " "Generated suppressed messages file C:/Users/yg585/Desktop/lab2/Mandelbrot-Set-Visualizer/mandelbrot_quartus/OoO/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1709338766406 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 182 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 182 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "7397 " "Peak virtual memory: 7397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709338766797 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 01 19:19:26 2024 " "Processing ended: Fri Mar 01 19:19:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709338766797 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709338766797 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709338766797 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1709338766797 ""}
