INFO: [VRFC 10-2263] Analyzing Verilog file "F:/sigmadelta/project_1/project_1.srcs/sources_1/new/cic_decimator_4th.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cic_decimator_4th
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/sigmadelta/project_1/project_1.srcs/sources_1/new/sdm_cifb_3rd_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sdm_cifb_3rd_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/sigmadelta/project_1/project_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sdm_behav
