#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Nov 22 08:04:22 2024
# Process ID: 3956
# Current directory: D:/FPGA_CPU/vivado/VGA_Controller
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14536 D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.xpr
# Log file: D:/FPGA_CPU/vivado/VGA_Controller/vivado.log
# Journal file: D:/FPGA_CPU/vivado/VGA_Controller\vivado.jou
# Running On        :8x8-Bit
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) m3-8100Y CPU @ 1.10GHz
# CPU Frequency     :1608 MHz
# CPU Physical cores:2
# CPU Logical cores :4
# Host memory       :8453 MB
# Swap memory       :8645 MB
# Total Virtual     :17099 MB
# Available Virtual :3525 MB
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Vivado/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/test/SixteenShadesOfCpu/architektur/TestProgramme/cyberpunk_compiled.coe', nor could it be found using path 'D:/Programmieren/Projekte/FPGA_CPU/test/SixteenShadesOfCpu/architektur/TestProgramme/cyberpunk_compiled.coe'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 1491.250 ; gain = 456.008
update_compile_order -fileset sources_1
close [ open D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/new/GPU.vhd w ]
add_files D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/new/GPU.vhd
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
open_bd_design {D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd}
Reading block design file <D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd>...
Adding component instance block -- xilinx.com:module_ref:VGA_Controller:1.0 - VGA_Controller_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Successfully read diagram <TestBlockDesign> from block design file <D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd>
open_bd_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1649.742 ; gain = 109.094
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/FPGA_CPU/tools/hex2coe/Debug.coe' provided. It will be converted relative to IP Instance files '../../../../../../tools/hex2coe/Debug.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/FPGA_CPU/tools/hex2coe/Debug.coe' provided. It will be converted relative to IP Instance files '../../../../../../tools/hex2coe/Debug.coe'
startgroup
set_property CONFIG.Coe_File {d:/FPGA_CPU/tools/hex2coe/Debug.coe} [get_bd_cells blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/FPGA_CPU/tools/hex2coe/Debug.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../tools/hex2coe/Debug.coe'
endgroup
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
save_bd_design
Wrote  : <D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\bd\TestBlockDesign\TestBlockDesign.bd> 
Wrote  : <D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/ui/bd_2b408019.ui> 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'VGA_Controller_SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'TestBlockDesign_VGA_Controller_0_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'VGA_Controller_SIM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/TestBlockDesign_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/Debug.coe'
INFO: [SIM-utils-43] Exported 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/cyberpunk_compiled.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj VGA_Controller_SIM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/new/VGA_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_Controller'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sim_1/new/VGA_Controller_SIM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_Controller_SIM'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1680.836 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot VGA_Controller_SIM_behav xil_defaultlib.VGA_Controller_SIM -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot VGA_Controller_SIM_behav xil_defaultlib.VGA_Controller_SIM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.VGA_Controller [vga_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_controller_sim
Built simulation snapshot VGA_Controller_SIM_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 1680.836 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "VGA_Controller_SIM_behav -key {Behavioral:sim_1:Functional:VGA_Controller_SIM} -tclbatch {VGA_Controller_SIM.tcl} -protoinst "protoinst_files/TestBlockDesign.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/TestBlockDesign.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/TestBlockDesign.protoinst for the following reason(s):
There are no instances of module "TestBlockDesign" in the design.

Time resolution is 1 ps
source VGA_Controller_SIM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1701.164 ; gain = 20.328
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VGA_Controller_SIM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:44 . Memory (MB): peak = 1701.164 ; gain = 20.328
run 4 ms
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sim_1/new/VGA_ControllerWithMem_SIM.vhd w ]
add_files -fileset sim_1 D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sim_1/new/VGA_ControllerWithMem_SIM.vhd
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
set_property top VGA_ControllerWithMem_SIM [get_filesets sim_1]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
generate_target Simulation [get_files D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd]
Wrote  : <D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\bd\TestBlockDesign\TestBlockDesign.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(15) to pin '/VGA_Controller_0/VRAM_Addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/VGA_Controller_0/VRAM_Data'(16) to pin '/blk_mem_gen_0/douta'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : d:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.gen/sources_1/bd/TestBlockDesign/synth/TestBlockDesign.vhd
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(15) to pin '/VGA_Controller_0/VRAM_Addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/VGA_Controller_0/VRAM_Data'(16) to pin '/blk_mem_gen_0/douta'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : d:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.gen/sources_1/bd/TestBlockDesign/sim/TestBlockDesign.vhd
VHDL Output written to : d:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.gen/sources_1/bd/TestBlockDesign/hdl/TestBlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file d:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.gen/sources_1/bd/TestBlockDesign/hw_handoff/TestBlockDesign.hwh
Generated Hardware Definition File d:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.gen/sources_1/bd/TestBlockDesign/synth/TestBlockDesign.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:39 . Memory (MB): peak = 1949.223 ; gain = 241.324
export_ip_user_files -of_objects [get_files D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd] -directory D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.ip_user_files -ipstatic_source_dir D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.cache/compile_simlib/modelsim} {questa=D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.cache/compile_simlib/questa} {riviera=D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.cache/compile_simlib/riviera} {activehdl=D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'VGA_ControllerWithMem_SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: Der Prozess kann nicht auf die Datei zugreifen, da sie von einem anderen Prozess verwendet wird: "D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/simulate.log"
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'VGA_ControllerWithMem_SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'VGA_ControllerWithMem_SIM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/TestBlockDesign_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/Debug.coe'
INFO: [SIM-utils-43] Exported 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/cyberpunk_compiled.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VGA_ControllerWithMem_SIM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.ip_user_files/bd/TestBlockDesign/ip/TestBlockDesign_blk_mem_gen_0_0/sim/TestBlockDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBlockDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj VGA_ControllerWithMem_SIM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.ip_user_files/bd/TestBlockDesign/ip/TestBlockDesign_VGA_Controller_0_0/sim/TestBlockDesign_VGA_Controller_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBlockDesign_VGA_Controller_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.ip_user_files/bd/TestBlockDesign/sim/TestBlockDesign.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBlockDesign'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.gen/sources_1/bd/TestBlockDesign/hdl/TestBlockDesign_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBlockDesign_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sim_1/new/VGA_ControllerWithMem_SIM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_ControllerWithMem_SIM'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1975.086 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_ControllerWithMem_SIM_behav xil_defaultlib.VGA_ControllerWithMem_SIM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_ControllerWithMem_SIM_behav xil_defaultlib.VGA_ControllerWithMem_SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.VGA_Controller [vga_controller_default]
Compiling architecture testblockdesign_vga_controller_0_0_arch of entity xil_defaultlib.TestBlockDesign_VGA_Controller_0_0 [testblockdesign_vga_controller_0...]
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.TestBlockDesign_blk_mem_gen_0_0
Compiling architecture structure of entity xil_defaultlib.TestBlockDesign [testblockdesign_default]
Compiling architecture structure of entity xil_defaultlib.TestBlockDesign_wrapper [testblockdesign_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_controllerwithmem_sim
Built simulation snapshot VGA_ControllerWithMem_SIM_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1975.086 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "VGA_ControllerWithMem_SIM_behav -key {Behavioral:sim_1:Functional:VGA_ControllerWithMem_SIM} -tclbatch {VGA_ControllerWithMem_SIM.tcl} -protoinst "protoinst_files/TestBlockDesign.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/TestBlockDesign.protoinst
Time resolution is 1 ps
source VGA_ControllerWithMem_SIM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module VGA_ControllerWithMem_SIM.EUT.TestBlockDesign_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VGA_ControllerWithMem_SIM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:32 . Memory (MB): peak = 1977.625 ; gain = 2.539
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/VGA_ControllerWithMem_SIM/EUT/TestBlockDesign_i/b}} {{/VGA_ControllerWithMem_SIM/EUT/TestBlockDesign_i/g}} {{/VGA_ControllerWithMem_SIM/EUT/TestBlockDesign_i/r}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'VGA_ControllerWithMem_SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'VGA_ControllerWithMem_SIM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/TestBlockDesign_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/Debug.coe'
INFO: [SIM-utils-43] Exported 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/cyberpunk_compiled.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VGA_ControllerWithMem_SIM_vlog.prj"
"xvhdl --incr --relax -prj VGA_ControllerWithMem_SIM_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2076.922 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2076.922 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'VGA_ControllerWithMem_SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_ControllerWithMem_SIM_behav xil_defaultlib.VGA_ControllerWithMem_SIM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_ControllerWithMem_SIM_behav xil_defaultlib.VGA_ControllerWithMem_SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2076.922 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2076.922 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/TestBlockDesign.protoinst
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module VGA_ControllerWithMem_SIM.EUT.TestBlockDesign_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 2086.207 ; gain = 9.285
run 4 ms
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/VGA_ControllerWithMem_SIM/EUT/TestBlockDesign_i/ioe}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'VGA_ControllerWithMem_SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VGA_ControllerWithMem_SIM_vlog.prj"
"xvhdl --incr --relax -prj VGA_ControllerWithMem_SIM_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2086.207 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2086.207 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'VGA_ControllerWithMem_SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_ControllerWithMem_SIM_behav xil_defaultlib.VGA_ControllerWithMem_SIM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_ControllerWithMem_SIM_behav xil_defaultlib.VGA_ControllerWithMem_SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2086.207 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2086.207 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/TestBlockDesign.protoinst
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module VGA_ControllerWithMem_SIM.EUT.TestBlockDesign_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 2086.207 ; gain = 0.000
run 4 ms
run 12 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3277.770 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'VGA_ControllerWithMem_SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VGA_ControllerWithMem_SIM_vlog.prj"
"xvhdl --incr --relax -prj VGA_ControllerWithMem_SIM_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3277.770 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3277.770 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'VGA_ControllerWithMem_SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_ControllerWithMem_SIM_behav xil_defaultlib.VGA_ControllerWithMem_SIM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_ControllerWithMem_SIM_behav xil_defaultlib.VGA_ControllerWithMem_SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3277.770 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3277.770 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/TestBlockDesign.protoinst
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module VGA_ControllerWithMem_SIM.EUT.TestBlockDesign_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 3277.770 ; gain = 0.000
run 17 ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3277.770 ; gain = 0.000
open_bd_design {D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
endgroup
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'VGA_ControllerWithMem_SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VGA_ControllerWithMem_SIM_vlog.prj"
"xvhdl --incr --relax -prj VGA_ControllerWithMem_SIM_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3277.770 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3277.770 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'VGA_ControllerWithMem_SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_ControllerWithMem_SIM_behav xil_defaultlib.VGA_ControllerWithMem_SIM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_ControllerWithMem_SIM_behav xil_defaultlib.VGA_ControllerWithMem_SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3277.770 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3277.770 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/TestBlockDesign.protoinst
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module VGA_ControllerWithMem_SIM.EUT.TestBlockDesign_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 3277.770 ; gain = 0.000
run 17 ms
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3277.770 ; gain = 0.000
save_wave_config {D:/FPGA_CPU/vivado/VGA_Controller/VGA_ControllerWithMem_SIM_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/FPGA_CPU/vivado/VGA_Controller/VGA_ControllerWithMem_SIM_behav.wcfg
set_property xsim.view D:/FPGA_CPU/vivado/VGA_Controller/VGA_ControllerWithMem_SIM_behav.wcfg [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.gen\sources_1\bd\TestBlockDesign\hdl\TestBlockDesign_wrapper.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
make_wrapper -files [get_files D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd] -top
close_sim
INFO: [Simtcl 6-16] Simulation closed
make_wrapper -files [get_files D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd] -top
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'VGA_ControllerWithMem_SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'VGA_ControllerWithMem_SIM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/TestBlockDesign_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/Debug.coe'
INFO: [SIM-utils-43] Exported 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/cyberpunk_compiled.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VGA_ControllerWithMem_SIM_vlog.prj"
"xvhdl --incr --relax -prj VGA_ControllerWithMem_SIM_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3277.770 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_ControllerWithMem_SIM_behav xil_defaultlib.VGA_ControllerWithMem_SIM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_ControllerWithMem_SIM_behav xil_defaultlib.VGA_ControllerWithMem_SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3277.770 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "VGA_ControllerWithMem_SIM_behav -key {Behavioral:sim_1:Functional:VGA_ControllerWithMem_SIM} -tclbatch {VGA_ControllerWithMem_SIM.tcl} -protoinst "protoinst_files/TestBlockDesign.protoinst" -view {D:/FPGA_CPU/vivado/VGA_Controller/VGA_ControllerWithMem_SIM_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/TestBlockDesign.protoinst
Time resolution is 1 ps
open_wave_config D:/FPGA_CPU/vivado/VGA_Controller/VGA_ControllerWithMem_SIM_behav.wcfg
source VGA_ControllerWithMem_SIM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module VGA_ControllerWithMem_SIM.EUT.TestBlockDesign_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VGA_ControllerWithMem_SIM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 3277.770 ; gain = 0.000
run 17 ms
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3277.770 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'VGA_ControllerWithMem_SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VGA_ControllerWithMem_SIM_vlog.prj"
"xvhdl --incr --relax -prj VGA_ControllerWithMem_SIM_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3277.770 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3277.770 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'VGA_ControllerWithMem_SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_ControllerWithMem_SIM_behav xil_defaultlib.VGA_ControllerWithMem_SIM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_ControllerWithMem_SIM_behav xil_defaultlib.VGA_ControllerWithMem_SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3277.770 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3277.770 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/TestBlockDesign.protoinst
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module VGA_ControllerWithMem_SIM.EUT.TestBlockDesign_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 3277.770 ; gain = 0.000
run 17 ms
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3277.770 ; gain = 0.000
save_wave_config {D:/FPGA_CPU/vivado/VGA_Controller/VGA_ControllerWithMem_SIM_behav.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_CPU_Bridge.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\GPU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
open_bd_design {D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property CONFIG.Operating_Mode_A {READ_FIRST} [get_bd_cells blk_mem_gen_0]
endgroup
save_bd_design
Wrote  : <D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\bd\TestBlockDesign\TestBlockDesign.bd> 
Wrote  : <D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/ui/bd_2b408019.ui> 
make_wrapper -files [get_files D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd] -top
Wrote  : <D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\bd\TestBlockDesign\TestBlockDesign.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(15) to pin '/VGA_Controller_0/VRAM_Addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/VGA_Controller_0/VRAM_Data'(16) to pin '/blk_mem_gen_0/douta'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : d:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.gen/sources_1/bd/TestBlockDesign/synth/TestBlockDesign.vhd
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(15) to pin '/VGA_Controller_0/VRAM_Addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/VGA_Controller_0/VRAM_Data'(16) to pin '/blk_mem_gen_0/douta'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : d:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.gen/sources_1/bd/TestBlockDesign/sim/TestBlockDesign.vhd
VHDL Output written to : d:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.gen/sources_1/bd/TestBlockDesign/hdl/TestBlockDesign_wrapper.vhd
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
generate_target all [get_files  D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd]
INFO: [BD 41-1662] The design 'TestBlockDesign.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(15) to pin '/VGA_Controller_0/VRAM_Addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/VGA_Controller_0/VRAM_Data'(16) to pin '/blk_mem_gen_0/douta'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : d:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.gen/sources_1/bd/TestBlockDesign/synth/TestBlockDesign.vhd
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/blk_mem_gen_0/addra'(15) to pin '/VGA_Controller_0/VRAM_Addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/VGA_Controller_0/VRAM_Data'(16) to pin '/blk_mem_gen_0/douta'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : d:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.gen/sources_1/bd/TestBlockDesign/sim/TestBlockDesign.vhd
VHDL Output written to : d:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.gen/sources_1/bd/TestBlockDesign/hdl/TestBlockDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
Exporting to file d:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.gen/sources_1/bd/TestBlockDesign/hw_handoff/TestBlockDesign.hwh
Generated Hardware Definition File d:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.gen/sources_1/bd/TestBlockDesign/synth/TestBlockDesign.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3373.176 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all TestBlockDesign_blk_mem_gen_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: TestBlockDesign_blk_mem_gen_0_0
export_ip_user_files -of_objects [get_files D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd]
reset_run TestBlockDesign_VGA_Controller_0_0_synth_1
reset_run TestBlockDesign_blk_mem_gen_0_0_synth_1
launch_runs TestBlockDesign_VGA_Controller_0_0_synth_1 TestBlockDesign_blk_mem_gen_0_0_synth_1 -jobs 4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: TestBlockDesign_blk_mem_gen_0_0
[Fri Nov 22 11:16:50 2024] Launched TestBlockDesign_VGA_Controller_0_0_synth_1, TestBlockDesign_blk_mem_gen_0_0_synth_1...
Run output will be captured here:
TestBlockDesign_VGA_Controller_0_0_synth_1: D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.runs/TestBlockDesign_VGA_Controller_0_0_synth_1/runme.log
TestBlockDesign_blk_mem_gen_0_0_synth_1: D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.runs/TestBlockDesign_blk_mem_gen_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3373.176 ; gain = 0.000
export_simulation -of_objects [get_files D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd] -directory D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.ip_user_files -ipstatic_source_dir D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.cache/compile_simlib/modelsim} {questa=D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.cache/compile_simlib/questa} {riviera=D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.cache/compile_simlib/riviera} {activehdl=D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
WARNING: [Vivado 12-3661] Failed to remove file:D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/VGA_ControllerWithMem_SIM_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/xsim.dir/VGA_ControllerWithMem_SIM_behav/xsim.xdbg
WARNING: [Vivado 12-4421] Failed to remove directory:D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/xsim.dir/VGA_ControllerWithMem_SIM_behav
WARNING: [Vivado 12-4421] Failed to remove directory:D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/xsim.dir
INFO: [Vivado 12-2267] Reset complete
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'VGA_ControllerWithMem_SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: Der Prozess kann nicht auf die Datei zugreifen, da sie von einem anderen Prozess verwendet wird: "D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'VGA_ControllerWithMem_SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: Der Prozess kann nicht auf die Datei zugreifen, da sie von einem anderen Prozess verwendet wird: "D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/simulate.log"
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_Controller_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sources_1\new\VGA_Controller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA_CPU\vivado\VGA_Controller\VGA_Controller.srcs\sim_1\new\VGA_ControllerWithMem_SIM.vhd:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'VGA_ControllerWithMem_SIM'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2024.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'VGA_ControllerWithMem_SIM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/TestBlockDesign_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/Debug.coe'
INFO: [SIM-utils-43] Exported 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/cyberpunk_compiled.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VGA_ControllerWithMem_SIM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.ip_user_files/bd/TestBlockDesign/ip/TestBlockDesign_blk_mem_gen_0_0/sim/TestBlockDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBlockDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj VGA_ControllerWithMem_SIM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/new/VGA_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_Controller'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.ip_user_files/bd/TestBlockDesign/ip/TestBlockDesign_VGA_Controller_0_0/sim/TestBlockDesign_VGA_Controller_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBlockDesign_VGA_Controller_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.ip_user_files/bd/TestBlockDesign/sim/TestBlockDesign.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBlockDesign'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.gen/sources_1/bd/TestBlockDesign/hdl/TestBlockDesign_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBlockDesign_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.srcs/sim_1/new/VGA_ControllerWithMem_SIM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_ControllerWithMem_SIM'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3373.176 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_ControllerWithMem_SIM_behav xil_defaultlib.VGA_ControllerWithMem_SIM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VGA_ControllerWithMem_SIM_behav xil_defaultlib.VGA_ControllerWithMem_SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.VGA_Controller [vga_controller_default]
Compiling architecture testblockdesign_vga_controller_0_0_arch of entity xil_defaultlib.TestBlockDesign_VGA_Controller_0_0 [testblockdesign_vga_controller_0...]
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.TestBlockDesign_blk_mem_gen_0_0
Compiling architecture structure of entity xil_defaultlib.TestBlockDesign [testblockdesign_default]
Compiling architecture structure of entity xil_defaultlib.TestBlockDesign_wrapper [testblockdesign_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_controllerwithmem_sim
Built simulation snapshot VGA_ControllerWithMem_SIM_behav
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 3373.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "VGA_ControllerWithMem_SIM_behav -key {Behavioral:sim_1:Functional:VGA_ControllerWithMem_SIM} -tclbatch {VGA_ControllerWithMem_SIM.tcl} -protoinst "protoinst_files/TestBlockDesign.protoinst" -view {D:/FPGA_CPU/vivado/VGA_Controller/VGA_ControllerWithMem_SIM_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/TestBlockDesign.protoinst
Time resolution is 1 ps
open_wave_config D:/FPGA_CPU/vivado/VGA_Controller/VGA_ControllerWithMem_SIM_behav.wcfg
source VGA_ControllerWithMem_SIM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module VGA_ControllerWithMem_SIM.EUT.TestBlockDesign_i.blk_mem_gen_0.inst.native_mem_module.blk_mem_gen_v8_4_8_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3373.176 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VGA_ControllerWithMem_SIM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:47 . Memory (MB): peak = 3373.176 ; gain = 0.000
run 17 ms
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3373.176 ; gain = 0.000
