
module Blinkenlights(
					data_in,
					reset,
					run,
					row_clk,
					frame_clk,
					row_add,
					column_add,
					
					);
					
					input [1:0] 	data_in;
					input 			reset, run, row_clk, frame_clk;
					output [7:0] 	column_add;
					output [7:0] 	row_add;
					

					reg [7:0] row_add;
					reg [7:0] column_add;
					wire [1:0] clock;
					
					assign clock = {frame_clk,row_clk};
			always@(posedge clock)
			begin
			
			if(! reset)
				
				begin		
				
				row_add <= 8'b10000001;   
				column_add <= 8'b01111110;

				row_add <= 8'b10000001;
				column_add <= 8'b01111110;
				
				row_add <= 8'b11100111;
				column_add <= 8'b00011000;
				
				row_add <= 8'b11100111;
				column_add <= 8'b00011000;
				
				row_add <= 8'b11100111;
				column_add <= 8'b00011000;
				
				row_add <= 8'b11100111;
				column_add <= 8'b00011000;
				
				row_add <= 8'b10000001;
				column_add <= 8'b01111110;
				
				row_add <= 8'b10000001;
				column_add <= 8'b01111110;
				
			
				end
			
			else
			
			
			begin
			case (data_in)
			
				2'b00 :
				
				begin
				
				row_add <= 8'b10000001;
				column_add <= 8'b01111110;

				row_add <= 8'b10000001;
				column_add <= 8'b01111110;
				
				row_add <= 8'b11100111;
				column_add <= 8'b00011000;
				
				row_add <= 8'b11100111;
				column_add <= 8'b00011000;
				
				row_add <= 8'b11100111;
				column_add <= 8'b00011000;
				
				row_add <= 8'b11100111;
				column_add <= 8'b00011000;
				
				row_add <= 8'b10000001;
				column_add <= 8'b01111110;
				
				row_add <= 8'b10000001;
				column_add <= 8'b01111110;
				
				end
				
				
				2'b01 :
				
				begin
				
				row_add <= 8'b11100111;
				column_add <= 8'b00011000;

				row_add <= 8'b11100111;
				column_add <= 8'b00011000;
				
				row_add <= 8'b11100111;
				column_add <= 8'b00011000;
				
				row_add <= 8'b00000000;
				column_add <= 8'b11111111;
				
				row_add <= 8'b00000000;
				column_add <= 8'b11111111;
				
				row_add <= 8'b11100111;
				column_add <= 8'b00011000;
				
				row_add <= 8'b11100111;
				column_add <= 8'b00011000;
				
				row_add <= 8'b11100111;
				column_add <= 8'b00011000;
				
				end
				
				2'b10 :
				
				begin
				
				row_add <= 8'b10000001;
				column_add <= 8'b01111110;

				row_add <= 8'b10111111;
				column_add <= 8'b01000000;
				
				row_add <= 8'b10111111;
				column_add <= 8'b01000000;
				
				row_add <= 8'b10000001;
				column_add <= 8'b01111110;
				
				row_add <= 8'b00000010;
				column_add <= 8'b11111101;
				
				row_add <= 8'b00000010;
				column_add <= 8'b11111101;
				
				row_add <= 8'b00000010;
				column_add <= 8'b11111101;
				
				row_add <= 8'b10000001;
				column_add <= 8'b01111110;
				
				end

				2'b11 :
				
				begin
				
				row_add <= 8'b11000011;
				column_add <= 8'b00111100;

				row_add <= 8'b11000011;
				column_add <= 8'b00111100;
				
				row_add <= 8'b11011011;
				column_add <= 8'b00100100;
				
				row_add <= 8'b11011011;
				column_add <= 8'b00100100;
				
				row_add <= 8'b11011011;
				column_add <= 8'b00100100;
				
				row_add <= 8'b11011011;
				column_add <= 8'b00100100;
				
				row_add <= 8'b11000011;
				column_add <= 8'b00111100;
				
				row_add <= 8'b11000011;
				column_add <= 8'b00111100;
				
				end
				
		endcase
		end
		
	end
	
endmodule