

================================================================
== Vivado HLS Report for 'axis2xfMat'
================================================================
* Date:           Thu Apr 23 12:10:18 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fast
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.802 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min    |    max    | min |    max   |   Type  |
    +---------+----------+-----------+-----------+-----+----------+---------+
    |        1|  16781311| 10.000 ns | 0.168 sec |    1|  16781311|   none  |
    +---------+----------+-----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+----------+----------+-----------+-----------+----------+----------+
        |             |  Latency (cycles)  | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  |   min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+---------+----------+----------+-----------+-----------+----------+----------+
        |- Loop 1     |        0|  16781310| 3 ~ 4098 |          -|          -| 0 ~ 4095 |    no    |
        | + Loop 1.1  |        0|      4095|         2|          1|          1| 0 ~ 4095 |    yes   |
        +-------------+---------+----------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.80>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %src_data_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %src_data_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %src_cols_cast2_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %src_rows_cast1_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.40ns)   --->   "%src_rows_cast1_loc_r = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %src_rows_cast1_loc)" [xf_fast_accel.cpp:65]   --->   Operation 11 'read' 'src_rows_cast1_loc_r' <Predicate = true> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_1 : Operation 12 [1/1] (3.40ns)   --->   "%src_cols_cast2_loc_r = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %src_cols_cast2_loc)" [xf_fast_accel.cpp:65]   --->   Operation 12 'read' 'src_cols_cast2_loc_r' <Predicate = true> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %src_rows_cast1_loc_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i12P(i12* %src_rows_cast1_loc_out, i12 %src_rows_cast1_loc_r)" [xf_fast_accel.cpp:40]   --->   Operation 14 'write' <Predicate = true> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %src_cols_cast2_loc_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i12P(i12* %src_cols_cast2_loc_out, i12 %src_cols_cast2_loc_r)" [xf_fast_accel.cpp:40]   --->   Operation 16 'write' <Predicate = true> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %src_data_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "br label %.loopexit" [xf_fast_accel.cpp:9->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.62>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i12 [ 0, %entry ], [ %i, %.loopexit.loopexit ]"   --->   Operation 19 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 4095, i64 0)"   --->   Operation 20 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.82ns)   --->   "%icmp_ln9 = icmp eq i12 %i_0_i_i, %src_rows_cast1_loc_r" [xf_fast_accel.cpp:9->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40]   --->   Operation 21 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.54ns)   --->   "%i = add i12 %i_0_i_i, 1" [xf_fast_accel.cpp:9->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %.exit, label %.preheader.i.i.preheader" [xf_fast_accel.cpp:9->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.46ns)   --->   "br label %.preheader.i.i"   --->   Operation 24 'br' <Predicate = (!icmp_ln9)> <Delay = 0.46>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [xf_fast_accel.cpp:40]   --->   Operation 25 'ret' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%j_0_i_i = phi i12 [ %j, %hls_label_0 ], [ 0, %.preheader.i.i.preheader ]"   --->   Operation 26 'phi' 'j_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 4095, i64 0)"   --->   Operation 27 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.82ns)   --->   "%icmp_ln10 = icmp eq i12 %j_0_i_i, %src_cols_cast2_loc_r" [xf_fast_accel.cpp:10->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40]   --->   Operation 28 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.54ns)   --->   "%j = add i12 %j_0_i_i, 1" [xf_fast_accel.cpp:10->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40]   --->   Operation 29 'add' 'j' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %.loopexit.loopexit, label %hls_label_0" [xf_fast_accel.cpp:10->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%src_data_V_read = call i24 @_ssdm_op_Read.axis.volatile.i24P(i24* %src_data_V)" [xf_fast_accel.cpp:13->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40]   --->   Operation 31 'read' 'src_data_V_read' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln209 = trunc i24 %src_data_V_read to i8" [xf_fast_accel.cpp:13->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40]   --->   Operation 32 'trunc' 'trunc_ln209' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.40>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [xf_fast_accel.cpp:10->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40]   --->   Operation 33 'specregionbegin' 'tmp_i_i' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [xf_fast_accel.cpp:11->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40]   --->   Operation 34 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_src_data_V, i8 %trunc_ln209)" [xf_fast_accel.cpp:13->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40]   --->   Operation 35 'write' <Predicate = (!icmp_ln10)> <Delay = 3.40> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 0> <FIFO>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_i_i)" [xf_fast_accel.cpp:14->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40]   --->   Operation 36 'specregionend' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [xf_fast_accel.cpp:10->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40]   --->   Operation 37 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.8ns
The critical path consists of the following:
	fifo read on port 'src_rows_cast1_loc' (xf_fast_accel.cpp:65) [12]  (3.4 ns)
	fifo write on port 'src_rows_cast1_loc_out' (xf_fast_accel.cpp:40) [15]  (3.4 ns)

 <State 2>: 2.62ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln9', xf_fast_accel.cpp:9->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40) [23]  (1.82 ns)
	blocking operation 0.8 ns on control path)

 <State 3>: 1.82ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', xf_fast_accel.cpp:10->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40) [29]  (0 ns)
	'icmp' operation ('icmp_ln10', xf_fast_accel.cpp:10->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40) [31]  (1.82 ns)

 <State 4>: 3.4ns
The critical path consists of the following:
	fifo write on port 'p_src_data_V' (xf_fast_accel.cpp:13->xf_fast_accel.cpp:65->xf_fast_accel.cpp:40) [39]  (3.4 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
