#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12260c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1226250 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x12172d0 .functor NOT 1, L_0x1283ed0, C4<0>, C4<0>, C4<0>;
L_0x1283cb0 .functor XOR 2, L_0x1283b70, L_0x1283c10, C4<00>, C4<00>;
L_0x1283dc0 .functor XOR 2, L_0x1283cb0, L_0x1283d20, C4<00>, C4<00>;
v0x127bdc0_0 .net *"_ivl_10", 1 0, L_0x1283d20;  1 drivers
v0x127bec0_0 .net *"_ivl_12", 1 0, L_0x1283dc0;  1 drivers
v0x127bfa0_0 .net *"_ivl_2", 1 0, L_0x1283ad0;  1 drivers
v0x127c060_0 .net *"_ivl_4", 1 0, L_0x1283b70;  1 drivers
v0x127c140_0 .net *"_ivl_6", 1 0, L_0x1283c10;  1 drivers
v0x127c270_0 .net *"_ivl_8", 1 0, L_0x1283cb0;  1 drivers
v0x127c350_0 .net "a", 0 0, v0x12768c0_0;  1 drivers
v0x127c3f0_0 .net "b", 0 0, v0x1276960_0;  1 drivers
v0x127c490_0 .net "c", 0 0, v0x1276a00_0;  1 drivers
v0x127c530_0 .var "clk", 0 0;
v0x127c5d0_0 .net "d", 0 0, v0x1276b40_0;  1 drivers
v0x127c670_0 .net "out_pos_dut", 0 0, L_0x12833b0;  1 drivers
v0x127c710_0 .net "out_pos_ref", 0 0, L_0x127dc40;  1 drivers
v0x127c7b0_0 .net "out_sop_dut", 0 0, L_0x1281e40;  1 drivers
v0x127c850_0 .net "out_sop_ref", 0 0, L_0x1251070;  1 drivers
v0x127c8f0_0 .var/2u "stats1", 223 0;
v0x127c990_0 .var/2u "strobe", 0 0;
v0x127ca30_0 .net "tb_match", 0 0, L_0x1283ed0;  1 drivers
v0x127cb00_0 .net "tb_mismatch", 0 0, L_0x12172d0;  1 drivers
v0x127cba0_0 .net "wavedrom_enable", 0 0, v0x1276e10_0;  1 drivers
v0x127cc70_0 .net "wavedrom_title", 511 0, v0x1276eb0_0;  1 drivers
L_0x1283ad0 .concat [ 1 1 0 0], L_0x127dc40, L_0x1251070;
L_0x1283b70 .concat [ 1 1 0 0], L_0x127dc40, L_0x1251070;
L_0x1283c10 .concat [ 1 1 0 0], L_0x12833b0, L_0x1281e40;
L_0x1283d20 .concat [ 1 1 0 0], L_0x127dc40, L_0x1251070;
L_0x1283ed0 .cmp/eeq 2, L_0x1283ad0, L_0x1283dc0;
S_0x12263e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1226250;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x12176b0 .functor AND 1, v0x1276a00_0, v0x1276b40_0, C4<1>, C4<1>;
L_0x1217a90 .functor NOT 1, v0x12768c0_0, C4<0>, C4<0>, C4<0>;
L_0x1217e70 .functor NOT 1, v0x1276960_0, C4<0>, C4<0>, C4<0>;
L_0x12180f0 .functor AND 1, L_0x1217a90, L_0x1217e70, C4<1>, C4<1>;
L_0x1230cd0 .functor AND 1, L_0x12180f0, v0x1276a00_0, C4<1>, C4<1>;
L_0x1251070 .functor OR 1, L_0x12176b0, L_0x1230cd0, C4<0>, C4<0>;
L_0x127d0c0 .functor NOT 1, v0x1276960_0, C4<0>, C4<0>, C4<0>;
L_0x127d130 .functor OR 1, L_0x127d0c0, v0x1276b40_0, C4<0>, C4<0>;
L_0x127d240 .functor AND 1, v0x1276a00_0, L_0x127d130, C4<1>, C4<1>;
L_0x127d300 .functor NOT 1, v0x12768c0_0, C4<0>, C4<0>, C4<0>;
L_0x127d3d0 .functor OR 1, L_0x127d300, v0x1276960_0, C4<0>, C4<0>;
L_0x127d440 .functor AND 1, L_0x127d240, L_0x127d3d0, C4<1>, C4<1>;
L_0x127d5c0 .functor NOT 1, v0x1276960_0, C4<0>, C4<0>, C4<0>;
L_0x127d630 .functor OR 1, L_0x127d5c0, v0x1276b40_0, C4<0>, C4<0>;
L_0x127d550 .functor AND 1, v0x1276a00_0, L_0x127d630, C4<1>, C4<1>;
L_0x127d7c0 .functor NOT 1, v0x12768c0_0, C4<0>, C4<0>, C4<0>;
L_0x127d8c0 .functor OR 1, L_0x127d7c0, v0x1276b40_0, C4<0>, C4<0>;
L_0x127d980 .functor AND 1, L_0x127d550, L_0x127d8c0, C4<1>, C4<1>;
L_0x127db30 .functor XNOR 1, L_0x127d440, L_0x127d980, C4<0>, C4<0>;
v0x1216c00_0 .net *"_ivl_0", 0 0, L_0x12176b0;  1 drivers
v0x1217000_0 .net *"_ivl_12", 0 0, L_0x127d0c0;  1 drivers
v0x12173e0_0 .net *"_ivl_14", 0 0, L_0x127d130;  1 drivers
v0x12177c0_0 .net *"_ivl_16", 0 0, L_0x127d240;  1 drivers
v0x1217ba0_0 .net *"_ivl_18", 0 0, L_0x127d300;  1 drivers
v0x1217f80_0 .net *"_ivl_2", 0 0, L_0x1217a90;  1 drivers
v0x1218200_0 .net *"_ivl_20", 0 0, L_0x127d3d0;  1 drivers
v0x1274e30_0 .net *"_ivl_24", 0 0, L_0x127d5c0;  1 drivers
v0x1274f10_0 .net *"_ivl_26", 0 0, L_0x127d630;  1 drivers
v0x1274ff0_0 .net *"_ivl_28", 0 0, L_0x127d550;  1 drivers
v0x12750d0_0 .net *"_ivl_30", 0 0, L_0x127d7c0;  1 drivers
v0x12751b0_0 .net *"_ivl_32", 0 0, L_0x127d8c0;  1 drivers
v0x1275290_0 .net *"_ivl_36", 0 0, L_0x127db30;  1 drivers
L_0x7faa64b01018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1275350_0 .net *"_ivl_38", 0 0, L_0x7faa64b01018;  1 drivers
v0x1275430_0 .net *"_ivl_4", 0 0, L_0x1217e70;  1 drivers
v0x1275510_0 .net *"_ivl_6", 0 0, L_0x12180f0;  1 drivers
v0x12755f0_0 .net *"_ivl_8", 0 0, L_0x1230cd0;  1 drivers
v0x12756d0_0 .net "a", 0 0, v0x12768c0_0;  alias, 1 drivers
v0x1275790_0 .net "b", 0 0, v0x1276960_0;  alias, 1 drivers
v0x1275850_0 .net "c", 0 0, v0x1276a00_0;  alias, 1 drivers
v0x1275910_0 .net "d", 0 0, v0x1276b40_0;  alias, 1 drivers
v0x12759d0_0 .net "out_pos", 0 0, L_0x127dc40;  alias, 1 drivers
v0x1275a90_0 .net "out_sop", 0 0, L_0x1251070;  alias, 1 drivers
v0x1275b50_0 .net "pos0", 0 0, L_0x127d440;  1 drivers
v0x1275c10_0 .net "pos1", 0 0, L_0x127d980;  1 drivers
L_0x127dc40 .functor MUXZ 1, L_0x7faa64b01018, L_0x127d440, L_0x127db30, C4<>;
S_0x1275d90 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1226250;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x12768c0_0 .var "a", 0 0;
v0x1276960_0 .var "b", 0 0;
v0x1276a00_0 .var "c", 0 0;
v0x1276aa0_0 .net "clk", 0 0, v0x127c530_0;  1 drivers
v0x1276b40_0 .var "d", 0 0;
v0x1276c30_0 .var/2u "fail", 0 0;
v0x1276cd0_0 .var/2u "fail1", 0 0;
v0x1276d70_0 .net "tb_match", 0 0, L_0x1283ed0;  alias, 1 drivers
v0x1276e10_0 .var "wavedrom_enable", 0 0;
v0x1276eb0_0 .var "wavedrom_title", 511 0;
E_0x1224a30/0 .event negedge, v0x1276aa0_0;
E_0x1224a30/1 .event posedge, v0x1276aa0_0;
E_0x1224a30 .event/or E_0x1224a30/0, E_0x1224a30/1;
S_0x12760c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1275d90;
 .timescale -12 -12;
v0x1276300_0 .var/2s "i", 31 0;
E_0x12248d0 .event posedge, v0x1276aa0_0;
S_0x1276400 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1275d90;
 .timescale -12 -12;
v0x1276600_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12766e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1275d90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1277090 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1226250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x127e040 .functor AND 1, L_0x127ddf0, L_0x127de90, C4<1>, C4<1>;
L_0x127e300 .functor AND 1, L_0x127e040, L_0x127e150, C4<1>, C4<1>;
L_0x127e5f0 .functor AND 1, L_0x127e300, L_0x127e410, C4<1>, C4<1>;
L_0x127e7a0 .functor AND 1, v0x12768c0_0, L_0x127e700, C4<1>, C4<1>;
L_0x127ea80 .functor AND 1, L_0x127e7a0, L_0x127e9a0, C4<1>, C4<1>;
L_0x127ec30 .functor AND 1, L_0x127ea80, L_0x127eb90, C4<1>, C4<1>;
L_0x127ed80 .functor OR 1, L_0x127e5f0, L_0x127ec30, C4<0>, C4<0>;
L_0x127ef80 .functor AND 1, L_0x127ee90, v0x1276960_0, C4<1>, C4<1>;
L_0x127f130 .functor AND 1, L_0x127ef80, L_0x127f090, C4<1>, C4<1>;
L_0x127f340 .functor AND 1, L_0x127f130, L_0x127f240, C4<1>, C4<1>;
L_0x127f460 .functor OR 1, L_0x127ed80, L_0x127f340, C4<0>, C4<0>;
L_0x127f6d0 .functor AND 1, L_0x127f520, L_0x127f5c0, C4<1>, C4<1>;
L_0x127f850 .functor AND 1, L_0x127f6d0, v0x1276a00_0, C4<1>, C4<1>;
L_0x127f9b0 .functor AND 1, L_0x127f850, L_0x127f910, C4<1>, C4<1>;
L_0x127f7e0 .functor OR 1, L_0x127f460, L_0x127f9b0, C4<0>, C4<0>;
L_0x127f660 .functor AND 1, L_0x127fbe0, L_0x127fd00, C4<1>, C4<1>;
L_0x1280000 .functor AND 1, L_0x127f660, L_0x127fed0, C4<1>, C4<1>;
L_0x1280110 .functor AND 1, L_0x1280000, v0x1276b40_0, C4<1>, C4<1>;
L_0x1280270 .functor OR 1, L_0x127f7e0, L_0x1280110, C4<0>, C4<0>;
L_0x1280380 .functor AND 1, v0x12768c0_0, v0x1276960_0, C4<1>, C4<1>;
L_0x12804a0 .functor AND 1, L_0x1280380, v0x1276a00_0, C4<1>, C4<1>;
L_0x1280560 .functor AND 1, L_0x12804a0, L_0x12801d0, C4<1>, C4<1>;
L_0x1280730 .functor OR 1, L_0x1280270, L_0x1280560, C4<0>, C4<0>;
L_0x1280840 .functor AND 1, v0x12768c0_0, v0x1276960_0, C4<1>, C4<1>;
L_0x1280ac0 .functor AND 1, L_0x1280840, L_0x1280980, C4<1>, C4<1>;
L_0x1280bd0 .functor AND 1, L_0x1280ac0, v0x1276b40_0, C4<1>, C4<1>;
L_0x1280d70 .functor OR 1, L_0x1280730, L_0x1280bd0, C4<0>, C4<0>;
L_0x1280f20 .functor AND 1, v0x12768c0_0, L_0x1280e80, C4<1>, C4<1>;
L_0x12810d0 .functor AND 1, L_0x1280f20, v0x1276a00_0, C4<1>, C4<1>;
L_0x1281190 .functor AND 1, L_0x12810d0, v0x1276b40_0, C4<1>, C4<1>;
L_0x1281350 .functor OR 1, L_0x1280d70, L_0x1281190, C4<0>, C4<0>;
L_0x12815b0 .functor AND 1, L_0x1281460, v0x1276960_0, C4<1>, C4<1>;
L_0x1281780 .functor AND 1, L_0x12815b0, v0x1276a00_0, C4<1>, C4<1>;
L_0x1281a50 .functor AND 1, L_0x1281780, v0x1276b40_0, C4<1>, C4<1>;
L_0x1281e40 .functor OR 1, L_0x1281350, L_0x1281a50, C4<0>, C4<0>;
L_0x1281fa0 .functor AND 1, L_0x1282630, L_0x1282db0, C4<1>, C4<1>;
L_0x12833b0 .functor AND 1, L_0x1281fa0, L_0x12838f0, C4<1>, C4<1>;
v0x1277250_0 .net *"_ivl_1", 0 0, L_0x127ddf0;  1 drivers
v0x1277310_0 .net *"_ivl_101", 0 0, L_0x1281460;  1 drivers
v0x12773d0_0 .net *"_ivl_102", 0 0, L_0x12815b0;  1 drivers
v0x12774c0_0 .net *"_ivl_104", 0 0, L_0x1281780;  1 drivers
v0x12775a0_0 .net *"_ivl_106", 0 0, L_0x1281a50;  1 drivers
v0x12776d0_0 .net *"_ivl_11", 0 0, L_0x127e410;  1 drivers
v0x1277790_0 .net *"_ivl_110", 0 0, L_0x1280a20;  1 drivers
v0x1277870_0 .net *"_ivl_113", 0 0, L_0x1282220;  1 drivers
v0x1277930_0 .net *"_ivl_114", 0 0, L_0x1282380;  1 drivers
v0x1277aa0_0 .net *"_ivl_117", 0 0, L_0x12824c0;  1 drivers
v0x1277b60_0 .net *"_ivl_118", 0 0, L_0x1282630;  1 drivers
v0x1277c40_0 .net *"_ivl_12", 0 0, L_0x127e5f0;  1 drivers
v0x1277d20_0 .net *"_ivl_121", 0 0, L_0x1282770;  1 drivers
v0x1277de0_0 .net *"_ivl_123", 0 0, L_0x1282560;  1 drivers
v0x1277ea0_0 .net *"_ivl_124", 0 0, L_0x12828f0;  1 drivers
v0x1277f80_0 .net *"_ivl_126", 0 0, L_0x1282b20;  1 drivers
v0x1278060_0 .net *"_ivl_129", 0 0, L_0x1282c10;  1 drivers
v0x1278230_0 .net *"_ivl_130", 0 0, L_0x1282db0;  1 drivers
v0x1278310_0 .net *"_ivl_132", 0 0, L_0x1281fa0;  1 drivers
v0x12783f0_0 .net *"_ivl_135", 0 0, L_0x12830c0;  1 drivers
v0x12784b0_0 .net *"_ivl_137", 0 0, L_0x1283270;  1 drivers
v0x1278570_0 .net *"_ivl_138", 0 0, L_0x1283310;  1 drivers
v0x1278650_0 .net *"_ivl_141", 0 0, L_0x12835e0;  1 drivers
v0x1278710_0 .net *"_ivl_142", 0 0, L_0x1283680;  1 drivers
v0x12787f0_0 .net *"_ivl_144", 0 0, L_0x12838f0;  1 drivers
v0x12788d0_0 .net *"_ivl_15", 0 0, L_0x127e700;  1 drivers
v0x1278990_0 .net *"_ivl_16", 0 0, L_0x127e7a0;  1 drivers
v0x1278a70_0 .net *"_ivl_19", 0 0, L_0x127e9a0;  1 drivers
v0x1278b30_0 .net *"_ivl_20", 0 0, L_0x127ea80;  1 drivers
v0x1278c10_0 .net *"_ivl_23", 0 0, L_0x127eb90;  1 drivers
v0x1278cd0_0 .net *"_ivl_24", 0 0, L_0x127ec30;  1 drivers
v0x1278db0_0 .net *"_ivl_26", 0 0, L_0x127ed80;  1 drivers
v0x1278e90_0 .net *"_ivl_29", 0 0, L_0x127ee90;  1 drivers
v0x1279160_0 .net *"_ivl_3", 0 0, L_0x127de90;  1 drivers
v0x1279220_0 .net *"_ivl_30", 0 0, L_0x127ef80;  1 drivers
v0x1279300_0 .net *"_ivl_33", 0 0, L_0x127f090;  1 drivers
v0x12793c0_0 .net *"_ivl_34", 0 0, L_0x127f130;  1 drivers
v0x12794a0_0 .net *"_ivl_37", 0 0, L_0x127f240;  1 drivers
v0x1279560_0 .net *"_ivl_38", 0 0, L_0x127f340;  1 drivers
v0x1279640_0 .net *"_ivl_4", 0 0, L_0x127e040;  1 drivers
v0x1279720_0 .net *"_ivl_40", 0 0, L_0x127f460;  1 drivers
v0x1279800_0 .net *"_ivl_43", 0 0, L_0x127f520;  1 drivers
v0x12798c0_0 .net *"_ivl_45", 0 0, L_0x127f5c0;  1 drivers
v0x1279980_0 .net *"_ivl_46", 0 0, L_0x127f6d0;  1 drivers
v0x1279a60_0 .net *"_ivl_48", 0 0, L_0x127f850;  1 drivers
v0x1279b40_0 .net *"_ivl_51", 0 0, L_0x127f910;  1 drivers
v0x1279c00_0 .net *"_ivl_52", 0 0, L_0x127f9b0;  1 drivers
v0x1279ce0_0 .net *"_ivl_54", 0 0, L_0x127f7e0;  1 drivers
v0x1279dc0_0 .net *"_ivl_57", 0 0, L_0x127fbe0;  1 drivers
v0x1279e80_0 .net *"_ivl_59", 0 0, L_0x127fd00;  1 drivers
v0x1279f40_0 .net *"_ivl_60", 0 0, L_0x127f660;  1 drivers
v0x127a020_0 .net *"_ivl_63", 0 0, L_0x127fed0;  1 drivers
v0x127a0e0_0 .net *"_ivl_64", 0 0, L_0x1280000;  1 drivers
v0x127a1c0_0 .net *"_ivl_66", 0 0, L_0x1280110;  1 drivers
v0x127a2a0_0 .net *"_ivl_68", 0 0, L_0x1280270;  1 drivers
v0x127a380_0 .net *"_ivl_7", 0 0, L_0x127e150;  1 drivers
v0x127a440_0 .net *"_ivl_70", 0 0, L_0x1280380;  1 drivers
v0x127a520_0 .net *"_ivl_72", 0 0, L_0x12804a0;  1 drivers
v0x127a600_0 .net *"_ivl_75", 0 0, L_0x12801d0;  1 drivers
v0x127a6c0_0 .net *"_ivl_76", 0 0, L_0x1280560;  1 drivers
v0x127a7a0_0 .net *"_ivl_78", 0 0, L_0x1280730;  1 drivers
v0x127a880_0 .net *"_ivl_8", 0 0, L_0x127e300;  1 drivers
v0x127a960_0 .net *"_ivl_80", 0 0, L_0x1280840;  1 drivers
v0x127aa40_0 .net *"_ivl_83", 0 0, L_0x1280980;  1 drivers
v0x127ab00_0 .net *"_ivl_84", 0 0, L_0x1280ac0;  1 drivers
v0x127aff0_0 .net *"_ivl_86", 0 0, L_0x1280bd0;  1 drivers
v0x127b0d0_0 .net *"_ivl_88", 0 0, L_0x1280d70;  1 drivers
v0x127b1b0_0 .net *"_ivl_91", 0 0, L_0x1280e80;  1 drivers
v0x127b270_0 .net *"_ivl_92", 0 0, L_0x1280f20;  1 drivers
v0x127b350_0 .net *"_ivl_94", 0 0, L_0x12810d0;  1 drivers
v0x127b430_0 .net *"_ivl_96", 0 0, L_0x1281190;  1 drivers
v0x127b510_0 .net *"_ivl_98", 0 0, L_0x1281350;  1 drivers
v0x127b5f0_0 .net "a", 0 0, v0x12768c0_0;  alias, 1 drivers
v0x127b690_0 .net "b", 0 0, v0x1276960_0;  alias, 1 drivers
v0x127b780_0 .net "c", 0 0, v0x1276a00_0;  alias, 1 drivers
v0x127b870_0 .net "d", 0 0, v0x1276b40_0;  alias, 1 drivers
v0x127b960_0 .net "out_pos", 0 0, L_0x12833b0;  alias, 1 drivers
v0x127ba20_0 .net "out_sop", 0 0, L_0x1281e40;  alias, 1 drivers
L_0x127ddf0 .reduce/nor v0x12768c0_0;
L_0x127de90 .reduce/nor v0x1276960_0;
L_0x127e150 .reduce/nor v0x1276a00_0;
L_0x127e410 .reduce/nor v0x1276b40_0;
L_0x127e700 .reduce/nor v0x1276960_0;
L_0x127e9a0 .reduce/nor v0x1276a00_0;
L_0x127eb90 .reduce/nor v0x1276b40_0;
L_0x127ee90 .reduce/nor v0x12768c0_0;
L_0x127f090 .reduce/nor v0x1276a00_0;
L_0x127f240 .reduce/nor v0x1276b40_0;
L_0x127f520 .reduce/nor v0x12768c0_0;
L_0x127f5c0 .reduce/nor v0x1276960_0;
L_0x127f910 .reduce/nor v0x1276b40_0;
L_0x127fbe0 .reduce/nor v0x12768c0_0;
L_0x127fd00 .reduce/nor v0x1276960_0;
L_0x127fed0 .reduce/nor v0x1276a00_0;
L_0x12801d0 .reduce/nor v0x1276b40_0;
L_0x1280980 .reduce/nor v0x1276a00_0;
L_0x1280e80 .reduce/nor v0x1276960_0;
L_0x1281460 .reduce/nor v0x12768c0_0;
L_0x1280a20 .arith/sum 1, v0x12768c0_0, v0x1276960_0;
L_0x1282220 .reduce/nor v0x1276a00_0;
L_0x1282380 .arith/sum 1, L_0x1280a20, L_0x1282220;
L_0x12824c0 .reduce/nor v0x1276b40_0;
L_0x1282630 .arith/sum 1, L_0x1282380, L_0x12824c0;
L_0x1282770 .reduce/nor v0x12768c0_0;
L_0x1282560 .reduce/nor v0x1276960_0;
L_0x12828f0 .arith/sum 1, L_0x1282770, L_0x1282560;
L_0x1282b20 .arith/sum 1, L_0x12828f0, v0x1276a00_0;
L_0x1282c10 .reduce/nor v0x1276b40_0;
L_0x1282db0 .arith/sum 1, L_0x1282b20, L_0x1282c10;
L_0x12830c0 .reduce/nor v0x12768c0_0;
L_0x1283270 .reduce/nor v0x1276960_0;
L_0x1283310 .arith/sum 1, L_0x12830c0, L_0x1283270;
L_0x12835e0 .reduce/nor v0x1276a00_0;
L_0x1283680 .arith/sum 1, L_0x1283310, L_0x12835e0;
L_0x12838f0 .arith/sum 1, L_0x1283680, v0x1276b40_0;
S_0x127bba0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1226250;
 .timescale -12 -12;
E_0x120c9f0 .event anyedge, v0x127c990_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x127c990_0;
    %nor/r;
    %assign/vec4 v0x127c990_0, 0;
    %wait E_0x120c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1275d90;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1276c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1276cd0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1275d90;
T_4 ;
    %wait E_0x1224a30;
    %load/vec4 v0x1276d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1276c30_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1275d90;
T_5 ;
    %wait E_0x12248d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1276b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276960_0, 0;
    %assign/vec4 v0x12768c0_0, 0;
    %wait E_0x12248d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1276b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276960_0, 0;
    %assign/vec4 v0x12768c0_0, 0;
    %wait E_0x12248d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1276b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276960_0, 0;
    %assign/vec4 v0x12768c0_0, 0;
    %wait E_0x12248d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1276b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276960_0, 0;
    %assign/vec4 v0x12768c0_0, 0;
    %wait E_0x12248d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1276b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276960_0, 0;
    %assign/vec4 v0x12768c0_0, 0;
    %wait E_0x12248d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1276b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276960_0, 0;
    %assign/vec4 v0x12768c0_0, 0;
    %wait E_0x12248d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1276b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276960_0, 0;
    %assign/vec4 v0x12768c0_0, 0;
    %wait E_0x12248d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1276b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276960_0, 0;
    %assign/vec4 v0x12768c0_0, 0;
    %wait E_0x12248d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1276b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276960_0, 0;
    %assign/vec4 v0x12768c0_0, 0;
    %wait E_0x12248d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1276b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276960_0, 0;
    %assign/vec4 v0x12768c0_0, 0;
    %wait E_0x12248d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1276b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276960_0, 0;
    %assign/vec4 v0x12768c0_0, 0;
    %wait E_0x12248d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1276b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276960_0, 0;
    %assign/vec4 v0x12768c0_0, 0;
    %wait E_0x12248d0;
    %load/vec4 v0x1276c30_0;
    %store/vec4 v0x1276cd0_0, 0, 1;
    %fork t_1, S_0x12760c0;
    %jmp t_0;
    .scope S_0x12760c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1276300_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1276300_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x12248d0;
    %load/vec4 v0x1276300_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1276b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276960_0, 0;
    %assign/vec4 v0x12768c0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1276300_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1276300_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1275d90;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1224a30;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1276b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276960_0, 0;
    %assign/vec4 v0x12768c0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1276c30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1276cd0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1226250;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c990_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1226250;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x127c530_0;
    %inv;
    %store/vec4 v0x127c530_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1226250;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1276aa0_0, v0x127cb00_0, v0x127c350_0, v0x127c3f0_0, v0x127c490_0, v0x127c5d0_0, v0x127c850_0, v0x127c7b0_0, v0x127c710_0, v0x127c670_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1226250;
T_9 ;
    %load/vec4 v0x127c8f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x127c8f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x127c8f0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x127c8f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x127c8f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x127c8f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x127c8f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x127c8f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x127c8f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x127c8f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1226250;
T_10 ;
    %wait E_0x1224a30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x127c8f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c8f0_0, 4, 32;
    %load/vec4 v0x127ca30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x127c8f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c8f0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x127c8f0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c8f0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x127c850_0;
    %load/vec4 v0x127c850_0;
    %load/vec4 v0x127c7b0_0;
    %xor;
    %load/vec4 v0x127c850_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x127c8f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c8f0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x127c8f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c8f0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x127c710_0;
    %load/vec4 v0x127c710_0;
    %load/vec4 v0x127c670_0;
    %xor;
    %load/vec4 v0x127c710_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x127c8f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c8f0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x127c8f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127c8f0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2013_q2/iter0/response0/top_module.sv";
