Simulator report for Control_Unit
Tue May 14 09:29:09 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 257 nodes    ;
; Simulation Coverage         ;      17.83 % ;
; Total Number of Transitions ; 295          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                              ; Default Value ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                           ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                 ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                  ;               ;
; Vector input source                                                                        ; /home/furkan/altera/13.0sp1/Control_Unit/2016510110_Furkan_Kayar.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                   ; On            ;
; Check outputs                                                                              ; Off                                                                  ; Off           ;
; Report simulation coverage                                                                 ; On                                                                   ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                   ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                   ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                   ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                  ; Off           ;
; Detect glitches                                                                            ; Off                                                                  ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                  ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                  ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                  ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                  ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                   ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                           ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                  ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                  ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                 ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                                                            ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                                                            ; Transport     ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      17.83 % ;
; Total nodes checked                                 ; 257          ;
; Total output ports checked                          ; 258          ;
; Total output ports with complete 1/0-value coverage ; 46           ;
; Total output ports with no 1/0-value coverage       ; 212          ;
; Total output ports with no 1-value coverage         ; 212          ;
; Total output ports with no 0-value coverage         ; 212          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                 ; Output Port Name                                                                                                             ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Control_Unit|inst53                                                                                                      ; |Control_Unit|inst53                                                                                                         ; out0             ;
; |Control_Unit|inst52                                                                                                      ; |Control_Unit|inst52                                                                                                         ; out0             ;
; |Control_Unit|CLK                                                                                                         ; |Control_Unit|CLK                                                                                                            ; out              ;
; |Control_Unit|BUS_OUT_SEL[1]                                                                                              ; |Control_Unit|BUS_OUT_SEL[1]                                                                                                 ; pin_out          ;
; |Control_Unit|inst121                                                                                                     ; |Control_Unit|inst121                                                                                                        ; out0             ;
; |Control_Unit|inst20                                                                                                      ; |Control_Unit|inst20                                                                                                         ; out0             ;
; |Control_Unit|inst133                                                                                                     ; |Control_Unit|inst133                                                                                                        ; out0             ;
; |Control_Unit|inst129                                                                                                     ; |Control_Unit|inst129                                                                                                        ; out0             ;
; |Control_Unit|LD_SEL[3]                                                                                                   ; |Control_Unit|LD_SEL[3]                                                                                                      ; pin_out          ;
; |Control_Unit|LD_SEL[2]                                                                                                   ; |Control_Unit|LD_SEL[2]                                                                                                      ; pin_out          ;
; |Control_Unit|LD_SEL[1]                                                                                                   ; |Control_Unit|LD_SEL[1]                                                                                                      ; pin_out          ;
; |Control_Unit|LD_SEL[0]                                                                                                   ; |Control_Unit|LD_SEL[0]                                                                                                      ; pin_out          ;
; |Control_Unit|inst56                                                                                                      ; |Control_Unit|inst56                                                                                                         ; out0             ;
; |Control_Unit|inst44                                                                                                      ; |Control_Unit|inst44                                                                                                         ; out0             ;
; |Control_Unit|inst61                                                                                                      ; |Control_Unit|inst61                                                                                                         ; out0             ;
; |Control_Unit|inst100                                                                                                     ; |Control_Unit|inst100                                                                                                        ; out0             ;
; |Control_Unit|inst59                                                                                                      ; |Control_Unit|inst59                                                                                                         ; out0             ;
; |Control_Unit|PC_MUX_SEL[1]                                                                                               ; |Control_Unit|PC_MUX_SEL[1]                                                                                                  ; pin_out          ;
; |Control_Unit|inst68                                                                                                      ; |Control_Unit|inst68                                                                                                         ; out0             ;
; |Control_Unit|inst84                                                                                                      ; |Control_Unit|inst84                                                                                                         ; out0             ;
; |Control_Unit|inst78                                                                                                      ; |Control_Unit|inst78                                                                                                         ; out0             ;
; |Control_Unit|PC_OUT0                                                                                                     ; |Control_Unit|PC_OUT0                                                                                                        ; pin_out          ;
; |Control_Unit|QV_LD_SEL[1]                                                                                                ; |Control_Unit|QV_LD_SEL[1]                                                                                                   ; pin_out          ;
; |Control_Unit|inst60                                                                                                      ; |Control_Unit|inst60                                                                                                         ; out0             ;
; |Control_Unit|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_comb_bita0   ; |Control_Unit|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_comb_bita0      ; combout          ;
; |Control_Unit|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_comb_bita0   ; |Control_Unit|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |Control_Unit|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_comb_bita1   ; |Control_Unit|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_comb_bita1      ; combout          ;
; |Control_Unit|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_comb_bita1   ; |Control_Unit|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |Control_Unit|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_comb_bita2   ; |Control_Unit|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_comb_bita2      ; combout          ;
; |Control_Unit|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]   ; |Control_Unit|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]      ; regout           ;
; |Control_Unit|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]   ; |Control_Unit|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]      ; regout           ;
; |Control_Unit|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]   ; |Control_Unit|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]      ; regout           ;
; |Control_Unit|lpm_decode0:inst2|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated|w_anode30w[3]                   ; |Control_Unit|lpm_decode0:inst2|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated|w_anode30w[3]                      ; out0             ;
; |Control_Unit|lpm_decode0:inst2|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated|w_anode30w[2]                   ; |Control_Unit|lpm_decode0:inst2|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated|w_anode30w[2]                      ; out0             ;
; |Control_Unit|lpm_decode0:inst2|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated|w_anode41w[3]                   ; |Control_Unit|lpm_decode0:inst2|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated|w_anode41w[3]                      ; out0             ;
; |Control_Unit|lpm_decode0:inst2|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated|w_anode41w[2]                   ; |Control_Unit|lpm_decode0:inst2|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated|w_anode41w[2]                      ; out0             ;
; |Control_Unit|lpm_decode0:inst2|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated|w_anode52w[3]                   ; |Control_Unit|lpm_decode0:inst2|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated|w_anode52w[3]                      ; out0             ;
; |Control_Unit|lpm_decode0:inst2|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated|w_anode52w[2]                   ; |Control_Unit|lpm_decode0:inst2|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated|w_anode52w[2]                      ; out0             ;
; |Control_Unit|lpm_decode0:inst2|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated|w_anode63w[3]                   ; |Control_Unit|lpm_decode0:inst2|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated|w_anode63w[3]                      ; out0             ;
; |Control_Unit|lpm_decode0:inst2|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated|w_anode63w[2]                   ; |Control_Unit|lpm_decode0:inst2|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated|w_anode63w[2]                      ; out0             ;
; |Control_Unit|lpm_decode0:inst2|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated|w_anode85w[3]                   ; |Control_Unit|lpm_decode0:inst2|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated|w_anode85w[3]                      ; out0             ;
; |Control_Unit|lpm_decode0:inst2|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated|w_anode85w[2]                   ; |Control_Unit|lpm_decode0:inst2|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated|w_anode85w[2]                      ; out0             ;
; |Control_Unit|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]~6 ; |Control_Unit|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]~6    ; out              ;
; |Control_Unit|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]~7 ; |Control_Unit|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]~7    ; out              ;
; |Control_Unit|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]~8 ; |Control_Unit|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]~8    ; out              ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~0                     ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~0                        ; out0             ;
+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                   ; Output Port Name                                                                                            ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; |Control_Unit|REG_ALU_BUS_SEL                                                                               ; |Control_Unit|REG_ALU_BUS_SEL                                                                               ; pin_out          ;
; |Control_Unit|inst125                                                                                       ; |Control_Unit|inst125                                                                                       ; out0             ;
; |Control_Unit|inst64                                                                                        ; |Control_Unit|inst64                                                                                        ; out0             ;
; |Control_Unit|Instruction[9]                                                                                ; |Control_Unit|Instruction[9]                                                                                ; out              ;
; |Control_Unit|Instruction[8]                                                                                ; |Control_Unit|Instruction[8]                                                                                ; out              ;
; |Control_Unit|Instruction[7]                                                                                ; |Control_Unit|Instruction[7]                                                                                ; out              ;
; |Control_Unit|Instruction[6]                                                                                ; |Control_Unit|Instruction[6]                                                                                ; out              ;
; |Control_Unit|Instruction[5]                                                                                ; |Control_Unit|Instruction[5]                                                                                ; out              ;
; |Control_Unit|Instruction[4]                                                                                ; |Control_Unit|Instruction[4]                                                                                ; out              ;
; |Control_Unit|Instruction[3]                                                                                ; |Control_Unit|Instruction[3]                                                                                ; out              ;
; |Control_Unit|Instruction[2]                                                                                ; |Control_Unit|Instruction[2]                                                                                ; out              ;
; |Control_Unit|Instruction[1]                                                                                ; |Control_Unit|Instruction[1]                                                                                ; out              ;
; |Control_Unit|Instruction[0]                                                                                ; |Control_Unit|Instruction[0]                                                                                ; out              ;
; |Control_Unit|inst50                                                                                        ; |Control_Unit|inst50                                                                                        ; out0             ;
; |Control_Unit|inst51                                                                                        ; |Control_Unit|inst51                                                                                        ; out0             ;
; |Control_Unit|inst49                                                                                        ; |Control_Unit|inst49                                                                                        ; out0             ;
; |Control_Unit|inst45                                                                                        ; |Control_Unit|inst45                                                                                        ; out0             ;
; |Control_Unit|ALU_SEL[2]                                                                                    ; |Control_Unit|ALU_SEL[2]                                                                                    ; pin_out          ;
; |Control_Unit|ALU_SEL[1]                                                                                    ; |Control_Unit|ALU_SEL[1]                                                                                    ; pin_out          ;
; |Control_Unit|ALU_SEL[0]                                                                                    ; |Control_Unit|ALU_SEL[0]                                                                                    ; pin_out          ;
; |Control_Unit|inst98                                                                                        ; |Control_Unit|inst98                                                                                        ; out0             ;
; |Control_Unit|inst                                                                                          ; |Control_Unit|inst                                                                                          ; out0             ;
; |Control_Unit|inst103                                                                                       ; |Control_Unit|inst103                                                                                       ; out0             ;
; |Control_Unit|inst107                                                                                       ; |Control_Unit|inst107                                                                                       ; out0             ;
; |Control_Unit|inst99                                                                                        ; |Control_Unit|inst99                                                                                        ; out0             ;
; |Control_Unit|inst104                                                                                       ; |Control_Unit|inst104                                                                                       ; out0             ;
; |Control_Unit|inst106                                                                                       ; |Control_Unit|inst106                                                                                       ; out0             ;
; |Control_Unit|inst101                                                                                       ; |Control_Unit|inst101                                                                                       ; out0             ;
; |Control_Unit|inst105                                                                                       ; |Control_Unit|inst105                                                                                       ; out0             ;
; |Control_Unit|BUS_OUT_SEL[3]                                                                                ; |Control_Unit|BUS_OUT_SEL[3]                                                                                ; pin_out          ;
; |Control_Unit|BUS_OUT_SEL[2]                                                                                ; |Control_Unit|BUS_OUT_SEL[2]                                                                                ; pin_out          ;
; |Control_Unit|BUS_OUT_SEL[0]                                                                                ; |Control_Unit|BUS_OUT_SEL[0]                                                                                ; pin_out          ;
; |Control_Unit|inst124                                                                                       ; |Control_Unit|inst124                                                                                       ; out0             ;
; |Control_Unit|inst5                                                                                         ; |Control_Unit|inst5                                                                                         ; out0             ;
; |Control_Unit|inst122                                                                                       ; |Control_Unit|inst122                                                                                       ; out0             ;
; |Control_Unit|Q                                                                                             ; |Control_Unit|Q                                                                                             ; out              ;
; |Control_Unit|inst117                                                                                       ; |Control_Unit|inst117                                                                                       ; out0             ;
; |Control_Unit|inst135                                                                                       ; |Control_Unit|inst135                                                                                       ; out0             ;
; |Control_Unit|inst131                                                                                       ; |Control_Unit|inst131                                                                                       ; out0             ;
; |Control_Unit|inst111                                                                                       ; |Control_Unit|inst111                                                                                       ; out0             ;
; |Control_Unit|inst127                                                                                       ; |Control_Unit|inst127                                                                                       ; out0             ;
; |Control_Unit|inst35                                                                                        ; |Control_Unit|inst35                                                                                        ; out0             ;
; |Control_Unit|inst54                                                                                        ; |Control_Unit|inst54                                                                                        ; out0             ;
; |Control_Unit|inst32                                                                                        ; |Control_Unit|inst32                                                                                        ; out0             ;
; |Control_Unit|inst23                                                                                        ; |Control_Unit|inst23                                                                                        ; out0             ;
; |Control_Unit|inst119                                                                                       ; |Control_Unit|inst119                                                                                       ; out0             ;
; |Control_Unit|inst134                                                                                       ; |Control_Unit|inst134                                                                                       ; out0             ;
; |Control_Unit|inst130                                                                                       ; |Control_Unit|inst130                                                                                       ; out0             ;
; |Control_Unit|inst109                                                                                       ; |Control_Unit|inst109                                                                                       ; out0             ;
; |Control_Unit|inst116                                                                                       ; |Control_Unit|inst116                                                                                       ; out0             ;
; |Control_Unit|inst113                                                                                       ; |Control_Unit|inst113                                                                                       ; out0             ;
; |Control_Unit|inst67                                                                                        ; |Control_Unit|inst67                                                                                        ; out0             ;
; |Control_Unit|inst17                                                                                        ; |Control_Unit|inst17                                                                                        ; out0             ;
; |Control_Unit|inst132                                                                                       ; |Control_Unit|inst132                                                                                       ; out0             ;
; |Control_Unit|inst128                                                                                       ; |Control_Unit|inst128                                                                                       ; out0             ;
; |Control_Unit|inst115                                                                                       ; |Control_Unit|inst115                                                                                       ; out0             ;
; |Control_Unit|inst112                                                                                       ; |Control_Unit|inst112                                                                                       ; out0             ;
; |Control_Unit|inst66                                                                                        ; |Control_Unit|inst66                                                                                        ; out0             ;
; |Control_Unit|inst25                                                                                        ; |Control_Unit|inst25                                                                                        ; out0             ;
; |Control_Unit|RDLOAD                                                                                        ; |Control_Unit|RDLOAD                                                                                        ; out0             ;
; |Control_Unit|inst4                                                                                         ; |Control_Unit|inst4                                                                                         ; out0             ;
; |Control_Unit|inst14                                                                                        ; |Control_Unit|inst14                                                                                        ; out0             ;
; |Control_Unit|inst15                                                                                        ; |Control_Unit|inst15                                                                                        ; out0             ;
; |Control_Unit|inst1                                                                                         ; |Control_Unit|inst1                                                                                         ; out0             ;
; |Control_Unit|inst6                                                                                         ; |Control_Unit|inst6                                                                                         ; out0             ;
; |Control_Unit|inst8                                                                                         ; |Control_Unit|inst8                                                                                         ; out0             ;
; |Control_Unit|inst7                                                                                         ; |Control_Unit|inst7                                                                                         ; out0             ;
; |Control_Unit|inst9                                                                                         ; |Control_Unit|inst9                                                                                         ; out0             ;
; |Control_Unit|inst11                                                                                        ; |Control_Unit|inst11                                                                                        ; out0             ;
; |Control_Unit|inst10                                                                                        ; |Control_Unit|inst10                                                                                        ; out0             ;
; |Control_Unit|inst12                                                                                        ; |Control_Unit|inst12                                                                                        ; out0             ;
; |Control_Unit|inst13                                                                                        ; |Control_Unit|inst13                                                                                        ; out0             ;
; |Control_Unit|inst39                                                                                        ; |Control_Unit|inst39                                                                                        ; out0             ;
; |Control_Unit|inst37                                                                                        ; |Control_Unit|inst37                                                                                        ; out0             ;
; |Control_Unit|inst36                                                                                        ; |Control_Unit|inst36                                                                                        ; out0             ;
; |Control_Unit|inst41                                                                                        ; |Control_Unit|inst41                                                                                        ; out0             ;
; |Control_Unit|inst40                                                                                        ; |Control_Unit|inst40                                                                                        ; out0             ;
; |Control_Unit|inst38                                                                                        ; |Control_Unit|inst38                                                                                        ; out0             ;
; |Control_Unit|V                                                                                             ; |Control_Unit|V                                                                                             ; out              ;
; |Control_Unit|inst33                                                                                        ; |Control_Unit|inst33                                                                                        ; out0             ;
; |Control_Unit|inst24                                                                                        ; |Control_Unit|inst24                                                                                        ; out0             ;
; |Control_Unit|inst57                                                                                        ; |Control_Unit|inst57                                                                                        ; out0             ;
; |Control_Unit|inst47                                                                                        ; |Control_Unit|inst47                                                                                        ; out0             ;
; |Control_Unit|PC_IN[4]                                                                                      ; |Control_Unit|PC_IN[4]                                                                                      ; out              ;
; |Control_Unit|PC_IN[3]                                                                                      ; |Control_Unit|PC_IN[3]                                                                                      ; out              ;
; |Control_Unit|PC_IN[2]                                                                                      ; |Control_Unit|PC_IN[2]                                                                                      ; out              ;
; |Control_Unit|PC_IN[1]                                                                                      ; |Control_Unit|PC_IN[1]                                                                                      ; out              ;
; |Control_Unit|PC_IN[0]                                                                                      ; |Control_Unit|PC_IN[0]                                                                                      ; out              ;
; |Control_Unit|inst19                                                                                        ; |Control_Unit|inst19                                                                                        ; out0             ;
; |Control_Unit|inst58                                                                                        ; |Control_Unit|inst58                                                                                        ; out0             ;
; |Control_Unit|inst46                                                                                        ; |Control_Unit|inst46                                                                                        ; out0             ;
; |Control_Unit|inst18                                                                                        ; |Control_Unit|inst18                                                                                        ; out0             ;
; |Control_Unit|PC_MUX_SEL[0]                                                                                 ; |Control_Unit|PC_MUX_SEL[0]                                                                                 ; pin_out          ;
; |Control_Unit|inst83                                                                                        ; |Control_Unit|inst83                                                                                        ; out0             ;
; |Control_Unit|inst108                                                                                       ; |Control_Unit|inst108                                                                                       ; out0             ;
; |Control_Unit|inst81                                                                                        ; |Control_Unit|inst81                                                                                        ; out0             ;
; |Control_Unit|inst110                                                                                       ; |Control_Unit|inst110                                                                                       ; out0             ;
; |Control_Unit|inst102                                                                                       ; |Control_Unit|inst102                                                                                       ; out0             ;
; |Control_Unit|inst82                                                                                        ; |Control_Unit|inst82                                                                                        ; out0             ;
; |Control_Unit|PC_OUT4                                                                                       ; |Control_Unit|PC_OUT4                                                                                       ; pin_out          ;
; |Control_Unit|inst79                                                                                        ; |Control_Unit|inst79                                                                                        ; out0             ;
; |Control_Unit|inst69                                                                                        ; |Control_Unit|inst69                                                                                        ; out0             ;
; |Control_Unit|inst75                                                                                        ; |Control_Unit|inst75                                                                                        ; out0             ;
; |Control_Unit|inst71                                                                                        ; |Control_Unit|inst71                                                                                        ; out0             ;
; |Control_Unit|inst76                                                                                        ; |Control_Unit|inst76                                                                                        ; out0             ;
; |Control_Unit|inst72                                                                                        ; |Control_Unit|inst72                                                                                        ; out0             ;
; |Control_Unit|inst77                                                                                        ; |Control_Unit|inst77                                                                                        ; out0             ;
; |Control_Unit|inst73                                                                                        ; |Control_Unit|inst73                                                                                        ; out0             ;
; |Control_Unit|inst80                                                                                        ; |Control_Unit|inst80                                                                                        ; out0             ;
; |Control_Unit|PC_OUT3                                                                                       ; |Control_Unit|PC_OUT3                                                                                       ; pin_out          ;
; |Control_Unit|PC_OUT2                                                                                       ; |Control_Unit|PC_OUT2                                                                                       ; pin_out          ;
; |Control_Unit|PC_OUT1                                                                                       ; |Control_Unit|PC_OUT1                                                                                       ; pin_out          ;
; |Control_Unit|QV_LD_SEL[0]                                                                                  ; |Control_Unit|QV_LD_SEL[0]                                                                                  ; pin_out          ;
; |Control_Unit|inst31                                                                                        ; |Control_Unit|inst31                                                                                        ; out0             ;
; |Control_Unit|inst30                                                                                        ; |Control_Unit|inst30                                                                                        ; out0             ;
; |Control_Unit|inst29                                                                                        ; |Control_Unit|inst29                                                                                        ; out0             ;
; |Control_Unit|S2_SEL[2]                                                                                     ; |Control_Unit|S2_SEL[2]                                                                                     ; pin_out          ;
; |Control_Unit|S2_SEL[1]                                                                                     ; |Control_Unit|S2_SEL[1]                                                                                     ; pin_out          ;
; |Control_Unit|S2_SEL[0]                                                                                     ; |Control_Unit|S2_SEL[0]                                                                                     ; pin_out          ;
; |Control_Unit|inst97                                                                                        ; |Control_Unit|inst97                                                                                        ; out0             ;
; |Control_Unit|inst92                                                                                        ; |Control_Unit|inst92                                                                                        ; out0             ;
; |Control_Unit|inst88                                                                                        ; |Control_Unit|inst88                                                                                        ; out0             ;
; |Control_Unit|inst90                                                                                        ; |Control_Unit|inst90                                                                                        ; out0             ;
; |Control_Unit|inst91                                                                                        ; |Control_Unit|inst91                                                                                        ; out0             ;
; |Control_Unit|inst89                                                                                        ; |Control_Unit|inst89                                                                                        ; out0             ;
; |Control_Unit|inst86                                                                                        ; |Control_Unit|inst86                                                                                        ; out0             ;
; |Control_Unit|inst95                                                                                        ; |Control_Unit|inst95                                                                                        ; out0             ;
; |Control_Unit|inst96                                                                                        ; |Control_Unit|inst96                                                                                        ; out0             ;
; |Control_Unit|inst85                                                                                        ; |Control_Unit|inst85                                                                                        ; out0             ;
; |Control_Unit|inst94                                                                                        ; |Control_Unit|inst94                                                                                        ; out0             ;
; |Control_Unit|lpm_decode3:inst93|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode15w[2]    ; |Control_Unit|lpm_decode3:inst93|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode15w[2]    ; out0             ;
; |Control_Unit|lpm_decode3:inst93|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode1w[2]     ; |Control_Unit|lpm_decode3:inst93|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode1w[2]     ; out0             ;
; |Control_Unit|lpm_decode3:inst93|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode24w[2]    ; |Control_Unit|lpm_decode3:inst93|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode24w[2]    ; out0             ;
; |Control_Unit|lpm_decode3:inst93|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode33w[2]    ; |Control_Unit|lpm_decode3:inst93|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode33w[2]    ; out0             ;
; |Control_Unit|lpm_decode2:inst123|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode15w[2]   ; |Control_Unit|lpm_decode2:inst123|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode15w[2]   ; out0             ;
; |Control_Unit|lpm_decode2:inst123|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode1w[2]    ; |Control_Unit|lpm_decode2:inst123|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode1w[2]    ; out0             ;
; |Control_Unit|lpm_decode2:inst123|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode24w[2]   ; |Control_Unit|lpm_decode2:inst123|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode24w[2]   ; out0             ;
; |Control_Unit|lpm_decode2:inst123|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode33w[2]   ; |Control_Unit|lpm_decode2:inst123|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode33w[2]   ; out0             ;
; |Control_Unit|lpm_decode4:inst65|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode15w[2]    ; |Control_Unit|lpm_decode4:inst65|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode15w[2]    ; out0             ;
; |Control_Unit|lpm_decode4:inst65|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode1w[2]     ; |Control_Unit|lpm_decode4:inst65|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode1w[2]     ; out0             ;
; |Control_Unit|lpm_decode4:inst65|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode24w[2]    ; |Control_Unit|lpm_decode4:inst65|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode24w[2]    ; out0             ;
; |Control_Unit|lpm_decode4:inst65|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode33w[2]    ; |Control_Unit|lpm_decode4:inst65|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode33w[2]    ; out0             ;
; |Control_Unit|lpm_decode2:inst126|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode15w[2]   ; |Control_Unit|lpm_decode2:inst126|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode15w[2]   ; out0             ;
; |Control_Unit|lpm_decode2:inst126|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode1w[2]    ; |Control_Unit|lpm_decode2:inst126|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode1w[2]    ; out0             ;
; |Control_Unit|lpm_decode2:inst126|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode24w[2]   ; |Control_Unit|lpm_decode2:inst126|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode24w[2]   ; out0             ;
; |Control_Unit|lpm_decode2:inst126|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode33w[2]   ; |Control_Unit|lpm_decode2:inst126|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode33w[2]   ; out0             ;
; |Control_Unit|lpm_counter1:S|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_comb_bita0   ; |Control_Unit|lpm_counter1:S|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_comb_bita0   ; combout          ;
; |Control_Unit|lpm_counter1:S|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]   ; |Control_Unit|lpm_counter1:S|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]   ; regout           ;
; |Control_Unit|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|_~13   ; |Control_Unit|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|_~13   ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode102w[3]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode102w[3]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode102w[2]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode102w[2]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode102w[1]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode102w[1]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode112w[3]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode112w[3]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode112w[2]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode112w[2]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode112w[1]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode112w[1]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode122w[3]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode122w[3]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode122w[2]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode122w[2]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode122w[1]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode122w[1]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode132w[3]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode132w[3]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode132w[2]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode132w[2]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode132w[1]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode132w[1]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode142w[3]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode142w[3]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode142w[2]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode142w[2]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode142w[1]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode142w[1]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode152w[3]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode152w[3]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode152w[2]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode152w[2]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode152w[1]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode152w[1]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode162w[3]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode162w[3]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode162w[2]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode162w[2]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode162w[1]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode162w[1]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode21w[3]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode21w[3]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode21w[2]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode21w[2]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode21w[1]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode21w[1]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode31w[3]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode31w[3]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode31w[2]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode31w[2]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode31w[1]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode31w[1]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode41w[3]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode41w[3]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode41w[2]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode41w[2]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode41w[1]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode41w[1]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode4w[3]      ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode4w[3]      ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode4w[2]      ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode4w[2]      ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode4w[1]      ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode4w[1]      ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode51w[3]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode51w[3]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode51w[2]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode51w[2]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode51w[1]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode51w[1]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode61w[3]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode61w[3]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode61w[2]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode61w[2]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode61w[1]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode61w[1]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode71w[3]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode71w[3]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode71w[2]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode71w[2]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode71w[1]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode71w[1]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode91w[3]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode91w[3]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode91w[2]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode91w[2]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode91w[1]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode91w[1]     ; out0             ;
; |Control_Unit|lpm_counter1:S|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]~4 ; |Control_Unit|lpm_counter1:S|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]~4 ; out              ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~1       ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~1       ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~2       ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~2       ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~3       ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~3       ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~4       ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~4       ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~5       ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~5       ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~6       ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~6       ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~7       ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~7       ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~8       ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~8       ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~9       ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~9       ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~10      ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~10      ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~11      ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~11      ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~12      ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~12      ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~13      ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~13      ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~14      ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~14      ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~15      ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~15      ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~16      ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~16      ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~17      ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~17      ; out0             ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                   ; Output Port Name                                                                                            ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+
; |Control_Unit|REG_ALU_BUS_SEL                                                                               ; |Control_Unit|REG_ALU_BUS_SEL                                                                               ; pin_out          ;
; |Control_Unit|inst125                                                                                       ; |Control_Unit|inst125                                                                                       ; out0             ;
; |Control_Unit|inst64                                                                                        ; |Control_Unit|inst64                                                                                        ; out0             ;
; |Control_Unit|Instruction[9]                                                                                ; |Control_Unit|Instruction[9]                                                                                ; out              ;
; |Control_Unit|Instruction[8]                                                                                ; |Control_Unit|Instruction[8]                                                                                ; out              ;
; |Control_Unit|Instruction[7]                                                                                ; |Control_Unit|Instruction[7]                                                                                ; out              ;
; |Control_Unit|Instruction[6]                                                                                ; |Control_Unit|Instruction[6]                                                                                ; out              ;
; |Control_Unit|Instruction[5]                                                                                ; |Control_Unit|Instruction[5]                                                                                ; out              ;
; |Control_Unit|Instruction[4]                                                                                ; |Control_Unit|Instruction[4]                                                                                ; out              ;
; |Control_Unit|Instruction[3]                                                                                ; |Control_Unit|Instruction[3]                                                                                ; out              ;
; |Control_Unit|Instruction[2]                                                                                ; |Control_Unit|Instruction[2]                                                                                ; out              ;
; |Control_Unit|Instruction[1]                                                                                ; |Control_Unit|Instruction[1]                                                                                ; out              ;
; |Control_Unit|Instruction[0]                                                                                ; |Control_Unit|Instruction[0]                                                                                ; out              ;
; |Control_Unit|inst50                                                                                        ; |Control_Unit|inst50                                                                                        ; out0             ;
; |Control_Unit|inst51                                                                                        ; |Control_Unit|inst51                                                                                        ; out0             ;
; |Control_Unit|inst49                                                                                        ; |Control_Unit|inst49                                                                                        ; out0             ;
; |Control_Unit|inst45                                                                                        ; |Control_Unit|inst45                                                                                        ; out0             ;
; |Control_Unit|ALU_SEL[2]                                                                                    ; |Control_Unit|ALU_SEL[2]                                                                                    ; pin_out          ;
; |Control_Unit|ALU_SEL[1]                                                                                    ; |Control_Unit|ALU_SEL[1]                                                                                    ; pin_out          ;
; |Control_Unit|ALU_SEL[0]                                                                                    ; |Control_Unit|ALU_SEL[0]                                                                                    ; pin_out          ;
; |Control_Unit|inst98                                                                                        ; |Control_Unit|inst98                                                                                        ; out0             ;
; |Control_Unit|inst                                                                                          ; |Control_Unit|inst                                                                                          ; out0             ;
; |Control_Unit|inst103                                                                                       ; |Control_Unit|inst103                                                                                       ; out0             ;
; |Control_Unit|inst107                                                                                       ; |Control_Unit|inst107                                                                                       ; out0             ;
; |Control_Unit|inst99                                                                                        ; |Control_Unit|inst99                                                                                        ; out0             ;
; |Control_Unit|inst104                                                                                       ; |Control_Unit|inst104                                                                                       ; out0             ;
; |Control_Unit|inst106                                                                                       ; |Control_Unit|inst106                                                                                       ; out0             ;
; |Control_Unit|inst101                                                                                       ; |Control_Unit|inst101                                                                                       ; out0             ;
; |Control_Unit|inst105                                                                                       ; |Control_Unit|inst105                                                                                       ; out0             ;
; |Control_Unit|BUS_OUT_SEL[3]                                                                                ; |Control_Unit|BUS_OUT_SEL[3]                                                                                ; pin_out          ;
; |Control_Unit|BUS_OUT_SEL[2]                                                                                ; |Control_Unit|BUS_OUT_SEL[2]                                                                                ; pin_out          ;
; |Control_Unit|BUS_OUT_SEL[0]                                                                                ; |Control_Unit|BUS_OUT_SEL[0]                                                                                ; pin_out          ;
; |Control_Unit|inst124                                                                                       ; |Control_Unit|inst124                                                                                       ; out0             ;
; |Control_Unit|inst5                                                                                         ; |Control_Unit|inst5                                                                                         ; out0             ;
; |Control_Unit|inst122                                                                                       ; |Control_Unit|inst122                                                                                       ; out0             ;
; |Control_Unit|Q                                                                                             ; |Control_Unit|Q                                                                                             ; out              ;
; |Control_Unit|inst117                                                                                       ; |Control_Unit|inst117                                                                                       ; out0             ;
; |Control_Unit|inst135                                                                                       ; |Control_Unit|inst135                                                                                       ; out0             ;
; |Control_Unit|inst131                                                                                       ; |Control_Unit|inst131                                                                                       ; out0             ;
; |Control_Unit|inst111                                                                                       ; |Control_Unit|inst111                                                                                       ; out0             ;
; |Control_Unit|inst127                                                                                       ; |Control_Unit|inst127                                                                                       ; out0             ;
; |Control_Unit|inst35                                                                                        ; |Control_Unit|inst35                                                                                        ; out0             ;
; |Control_Unit|inst54                                                                                        ; |Control_Unit|inst54                                                                                        ; out0             ;
; |Control_Unit|inst32                                                                                        ; |Control_Unit|inst32                                                                                        ; out0             ;
; |Control_Unit|inst23                                                                                        ; |Control_Unit|inst23                                                                                        ; out0             ;
; |Control_Unit|inst119                                                                                       ; |Control_Unit|inst119                                                                                       ; out0             ;
; |Control_Unit|inst134                                                                                       ; |Control_Unit|inst134                                                                                       ; out0             ;
; |Control_Unit|inst130                                                                                       ; |Control_Unit|inst130                                                                                       ; out0             ;
; |Control_Unit|inst109                                                                                       ; |Control_Unit|inst109                                                                                       ; out0             ;
; |Control_Unit|inst116                                                                                       ; |Control_Unit|inst116                                                                                       ; out0             ;
; |Control_Unit|inst113                                                                                       ; |Control_Unit|inst113                                                                                       ; out0             ;
; |Control_Unit|inst67                                                                                        ; |Control_Unit|inst67                                                                                        ; out0             ;
; |Control_Unit|inst17                                                                                        ; |Control_Unit|inst17                                                                                        ; out0             ;
; |Control_Unit|inst132                                                                                       ; |Control_Unit|inst132                                                                                       ; out0             ;
; |Control_Unit|inst128                                                                                       ; |Control_Unit|inst128                                                                                       ; out0             ;
; |Control_Unit|inst115                                                                                       ; |Control_Unit|inst115                                                                                       ; out0             ;
; |Control_Unit|inst112                                                                                       ; |Control_Unit|inst112                                                                                       ; out0             ;
; |Control_Unit|inst66                                                                                        ; |Control_Unit|inst66                                                                                        ; out0             ;
; |Control_Unit|inst25                                                                                        ; |Control_Unit|inst25                                                                                        ; out0             ;
; |Control_Unit|RDLOAD                                                                                        ; |Control_Unit|RDLOAD                                                                                        ; out0             ;
; |Control_Unit|inst4                                                                                         ; |Control_Unit|inst4                                                                                         ; out0             ;
; |Control_Unit|inst14                                                                                        ; |Control_Unit|inst14                                                                                        ; out0             ;
; |Control_Unit|inst15                                                                                        ; |Control_Unit|inst15                                                                                        ; out0             ;
; |Control_Unit|inst1                                                                                         ; |Control_Unit|inst1                                                                                         ; out0             ;
; |Control_Unit|inst6                                                                                         ; |Control_Unit|inst6                                                                                         ; out0             ;
; |Control_Unit|inst8                                                                                         ; |Control_Unit|inst8                                                                                         ; out0             ;
; |Control_Unit|inst7                                                                                         ; |Control_Unit|inst7                                                                                         ; out0             ;
; |Control_Unit|inst9                                                                                         ; |Control_Unit|inst9                                                                                         ; out0             ;
; |Control_Unit|inst11                                                                                        ; |Control_Unit|inst11                                                                                        ; out0             ;
; |Control_Unit|inst10                                                                                        ; |Control_Unit|inst10                                                                                        ; out0             ;
; |Control_Unit|inst12                                                                                        ; |Control_Unit|inst12                                                                                        ; out0             ;
; |Control_Unit|inst13                                                                                        ; |Control_Unit|inst13                                                                                        ; out0             ;
; |Control_Unit|inst39                                                                                        ; |Control_Unit|inst39                                                                                        ; out0             ;
; |Control_Unit|inst37                                                                                        ; |Control_Unit|inst37                                                                                        ; out0             ;
; |Control_Unit|inst36                                                                                        ; |Control_Unit|inst36                                                                                        ; out0             ;
; |Control_Unit|inst41                                                                                        ; |Control_Unit|inst41                                                                                        ; out0             ;
; |Control_Unit|inst40                                                                                        ; |Control_Unit|inst40                                                                                        ; out0             ;
; |Control_Unit|inst38                                                                                        ; |Control_Unit|inst38                                                                                        ; out0             ;
; |Control_Unit|V                                                                                             ; |Control_Unit|V                                                                                             ; out              ;
; |Control_Unit|inst33                                                                                        ; |Control_Unit|inst33                                                                                        ; out0             ;
; |Control_Unit|inst24                                                                                        ; |Control_Unit|inst24                                                                                        ; out0             ;
; |Control_Unit|inst57                                                                                        ; |Control_Unit|inst57                                                                                        ; out0             ;
; |Control_Unit|inst47                                                                                        ; |Control_Unit|inst47                                                                                        ; out0             ;
; |Control_Unit|PC_IN[4]                                                                                      ; |Control_Unit|PC_IN[4]                                                                                      ; out              ;
; |Control_Unit|PC_IN[3]                                                                                      ; |Control_Unit|PC_IN[3]                                                                                      ; out              ;
; |Control_Unit|PC_IN[2]                                                                                      ; |Control_Unit|PC_IN[2]                                                                                      ; out              ;
; |Control_Unit|PC_IN[1]                                                                                      ; |Control_Unit|PC_IN[1]                                                                                      ; out              ;
; |Control_Unit|PC_IN[0]                                                                                      ; |Control_Unit|PC_IN[0]                                                                                      ; out              ;
; |Control_Unit|inst19                                                                                        ; |Control_Unit|inst19                                                                                        ; out0             ;
; |Control_Unit|inst58                                                                                        ; |Control_Unit|inst58                                                                                        ; out0             ;
; |Control_Unit|inst46                                                                                        ; |Control_Unit|inst46                                                                                        ; out0             ;
; |Control_Unit|inst18                                                                                        ; |Control_Unit|inst18                                                                                        ; out0             ;
; |Control_Unit|PC_MUX_SEL[0]                                                                                 ; |Control_Unit|PC_MUX_SEL[0]                                                                                 ; pin_out          ;
; |Control_Unit|inst83                                                                                        ; |Control_Unit|inst83                                                                                        ; out0             ;
; |Control_Unit|inst108                                                                                       ; |Control_Unit|inst108                                                                                       ; out0             ;
; |Control_Unit|inst81                                                                                        ; |Control_Unit|inst81                                                                                        ; out0             ;
; |Control_Unit|inst110                                                                                       ; |Control_Unit|inst110                                                                                       ; out0             ;
; |Control_Unit|inst102                                                                                       ; |Control_Unit|inst102                                                                                       ; out0             ;
; |Control_Unit|inst82                                                                                        ; |Control_Unit|inst82                                                                                        ; out0             ;
; |Control_Unit|PC_OUT4                                                                                       ; |Control_Unit|PC_OUT4                                                                                       ; pin_out          ;
; |Control_Unit|inst79                                                                                        ; |Control_Unit|inst79                                                                                        ; out0             ;
; |Control_Unit|inst69                                                                                        ; |Control_Unit|inst69                                                                                        ; out0             ;
; |Control_Unit|inst75                                                                                        ; |Control_Unit|inst75                                                                                        ; out0             ;
; |Control_Unit|inst71                                                                                        ; |Control_Unit|inst71                                                                                        ; out0             ;
; |Control_Unit|inst76                                                                                        ; |Control_Unit|inst76                                                                                        ; out0             ;
; |Control_Unit|inst72                                                                                        ; |Control_Unit|inst72                                                                                        ; out0             ;
; |Control_Unit|inst77                                                                                        ; |Control_Unit|inst77                                                                                        ; out0             ;
; |Control_Unit|inst73                                                                                        ; |Control_Unit|inst73                                                                                        ; out0             ;
; |Control_Unit|inst80                                                                                        ; |Control_Unit|inst80                                                                                        ; out0             ;
; |Control_Unit|PC_OUT3                                                                                       ; |Control_Unit|PC_OUT3                                                                                       ; pin_out          ;
; |Control_Unit|PC_OUT2                                                                                       ; |Control_Unit|PC_OUT2                                                                                       ; pin_out          ;
; |Control_Unit|PC_OUT1                                                                                       ; |Control_Unit|PC_OUT1                                                                                       ; pin_out          ;
; |Control_Unit|QV_LD_SEL[0]                                                                                  ; |Control_Unit|QV_LD_SEL[0]                                                                                  ; pin_out          ;
; |Control_Unit|inst31                                                                                        ; |Control_Unit|inst31                                                                                        ; out0             ;
; |Control_Unit|inst30                                                                                        ; |Control_Unit|inst30                                                                                        ; out0             ;
; |Control_Unit|inst29                                                                                        ; |Control_Unit|inst29                                                                                        ; out0             ;
; |Control_Unit|S2_SEL[2]                                                                                     ; |Control_Unit|S2_SEL[2]                                                                                     ; pin_out          ;
; |Control_Unit|S2_SEL[1]                                                                                     ; |Control_Unit|S2_SEL[1]                                                                                     ; pin_out          ;
; |Control_Unit|S2_SEL[0]                                                                                     ; |Control_Unit|S2_SEL[0]                                                                                     ; pin_out          ;
; |Control_Unit|inst97                                                                                        ; |Control_Unit|inst97                                                                                        ; out0             ;
; |Control_Unit|inst92                                                                                        ; |Control_Unit|inst92                                                                                        ; out0             ;
; |Control_Unit|inst88                                                                                        ; |Control_Unit|inst88                                                                                        ; out0             ;
; |Control_Unit|inst90                                                                                        ; |Control_Unit|inst90                                                                                        ; out0             ;
; |Control_Unit|inst91                                                                                        ; |Control_Unit|inst91                                                                                        ; out0             ;
; |Control_Unit|inst89                                                                                        ; |Control_Unit|inst89                                                                                        ; out0             ;
; |Control_Unit|inst86                                                                                        ; |Control_Unit|inst86                                                                                        ; out0             ;
; |Control_Unit|inst95                                                                                        ; |Control_Unit|inst95                                                                                        ; out0             ;
; |Control_Unit|inst96                                                                                        ; |Control_Unit|inst96                                                                                        ; out0             ;
; |Control_Unit|inst85                                                                                        ; |Control_Unit|inst85                                                                                        ; out0             ;
; |Control_Unit|inst94                                                                                        ; |Control_Unit|inst94                                                                                        ; out0             ;
; |Control_Unit|lpm_decode3:inst93|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode15w[2]    ; |Control_Unit|lpm_decode3:inst93|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode15w[2]    ; out0             ;
; |Control_Unit|lpm_decode3:inst93|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode1w[2]     ; |Control_Unit|lpm_decode3:inst93|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode1w[2]     ; out0             ;
; |Control_Unit|lpm_decode3:inst93|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode24w[2]    ; |Control_Unit|lpm_decode3:inst93|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode24w[2]    ; out0             ;
; |Control_Unit|lpm_decode3:inst93|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode33w[2]    ; |Control_Unit|lpm_decode3:inst93|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode33w[2]    ; out0             ;
; |Control_Unit|lpm_decode2:inst123|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode15w[2]   ; |Control_Unit|lpm_decode2:inst123|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode15w[2]   ; out0             ;
; |Control_Unit|lpm_decode2:inst123|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode1w[2]    ; |Control_Unit|lpm_decode2:inst123|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode1w[2]    ; out0             ;
; |Control_Unit|lpm_decode2:inst123|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode24w[2]   ; |Control_Unit|lpm_decode2:inst123|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode24w[2]   ; out0             ;
; |Control_Unit|lpm_decode2:inst123|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode33w[2]   ; |Control_Unit|lpm_decode2:inst123|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode33w[2]   ; out0             ;
; |Control_Unit|lpm_decode4:inst65|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode15w[2]    ; |Control_Unit|lpm_decode4:inst65|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode15w[2]    ; out0             ;
; |Control_Unit|lpm_decode4:inst65|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode1w[2]     ; |Control_Unit|lpm_decode4:inst65|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode1w[2]     ; out0             ;
; |Control_Unit|lpm_decode4:inst65|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode24w[2]    ; |Control_Unit|lpm_decode4:inst65|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode24w[2]    ; out0             ;
; |Control_Unit|lpm_decode4:inst65|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode33w[2]    ; |Control_Unit|lpm_decode4:inst65|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode33w[2]    ; out0             ;
; |Control_Unit|lpm_decode2:inst126|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode15w[2]   ; |Control_Unit|lpm_decode2:inst126|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode15w[2]   ; out0             ;
; |Control_Unit|lpm_decode2:inst126|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode1w[2]    ; |Control_Unit|lpm_decode2:inst126|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode1w[2]    ; out0             ;
; |Control_Unit|lpm_decode2:inst126|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode24w[2]   ; |Control_Unit|lpm_decode2:inst126|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode24w[2]   ; out0             ;
; |Control_Unit|lpm_decode2:inst126|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode33w[2]   ; |Control_Unit|lpm_decode2:inst126|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated|w_anode33w[2]   ; out0             ;
; |Control_Unit|lpm_counter1:S|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_comb_bita0   ; |Control_Unit|lpm_counter1:S|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_comb_bita0   ; combout          ;
; |Control_Unit|lpm_counter1:S|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]   ; |Control_Unit|lpm_counter1:S|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]   ; regout           ;
; |Control_Unit|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|_~13   ; |Control_Unit|lpm_counter0:SequenceCounter|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|_~13   ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode102w[3]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode102w[3]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode102w[2]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode102w[2]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode102w[1]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode102w[1]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode112w[3]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode112w[3]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode112w[2]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode112w[2]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode112w[1]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode112w[1]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode122w[3]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode122w[3]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode122w[2]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode122w[2]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode122w[1]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode122w[1]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode132w[3]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode132w[3]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode132w[2]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode132w[2]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode132w[1]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode132w[1]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode142w[3]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode142w[3]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode142w[2]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode142w[2]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode142w[1]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode142w[1]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode152w[3]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode152w[3]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode152w[2]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode152w[2]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode152w[1]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode152w[1]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode162w[3]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode162w[3]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode162w[2]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode162w[2]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode162w[1]    ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode162w[1]    ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode21w[3]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode21w[3]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode21w[2]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode21w[2]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode21w[1]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode21w[1]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode31w[3]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode31w[3]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode31w[2]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode31w[2]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode31w[1]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode31w[1]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode41w[3]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode41w[3]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode41w[2]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode41w[2]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode41w[1]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode41w[1]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode4w[3]      ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode4w[3]      ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode4w[2]      ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode4w[2]      ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode4w[1]      ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode4w[1]      ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode51w[3]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode51w[3]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode51w[2]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode51w[2]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode51w[1]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode51w[1]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode61w[3]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode61w[3]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode61w[2]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode61w[2]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode61w[1]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode61w[1]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode71w[3]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode71w[3]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode71w[2]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode71w[2]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode71w[1]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode71w[1]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode91w[3]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode91w[3]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode91w[2]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode91w[2]     ; out0             ;
; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode91w[1]     ; |Control_Unit|lpm_decode1:inst3|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated|w_anode91w[1]     ; out0             ;
; |Control_Unit|lpm_counter1:S|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]~4 ; |Control_Unit|lpm_counter1:S|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0]~4 ; out              ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~1       ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~1       ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~2       ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~2       ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~3       ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~3       ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~4       ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~4       ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~5       ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~5       ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~6       ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~6       ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~7       ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~7       ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~8       ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~8       ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~9       ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~9       ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~10      ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~10      ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~11      ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~11      ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~12      ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~12      ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~13      ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~13      ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~14      ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~14      ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~15      ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~15      ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~16      ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~16      ; out0             ;
; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~17      ; |Control_Unit|lpm_add_sub1:inst22|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c2i:auto_generated|op_1~17      ; out0             ;
+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue May 14 09:29:08 2019
Info: Command: quartus_sim --simulation_results_format=VWF Control_Unit -c Control_Unit
Warning (125092): Tcl Script File lpm_add_sub0.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lpm_add_sub0.qip
Info (324025): Using vector source file "/home/furkan/altera/13.0sp1/Control_Unit/2016510110_Furkan_Kayar.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      17.83 %
Info (328052): Number of transitions in simulation is 295
Info (324045): Vector file Control_Unit.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 657 megabytes
    Info: Processing ended: Tue May 14 09:29:09 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


