                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module top
top
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
########################### Formality Setup file ############################
set_svf top.svf
1
################## Design Compiler Library Files #setup ######################
lappend search_path /home/IC/Labs/UART_TX_ASIC/std_cells
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Labs/UART_TX_ASIC/std_cells
lappend search_path /home/IC/Labs/UART_TX_ASIC/rtl
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Labs/UART_TX_ASIC/std_cells /home/IC/Labs/UART_TX_ASIC/rtl
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
#echo "###############################################"
#echo "############# Reading RTL Files  ##############"
#echo "###############################################"
set file_format verilog
verilog
read_file -format $file_format top.v
Loading db file '/home/IC/Labs/UART_TX_ASIC/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Labs/UART_TX_ASIC/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Labs/UART_TX_ASIC/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading verilog file '/home/IC/Labs/UART_TX_ASIC/rtl/top.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/UART_TX_ASIC/rtl/top.v
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/UART_TX_ASIC/rtl/top.db:top'
Loaded 1 design.
Current design is 'top'.
top
read_file -format $file_format mux.v
Loading verilog file '/home/IC/Labs/UART_TX_ASIC/rtl/mux.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/UART_TX_ASIC/rtl/mux.v

Statistics for case statements in always block at line 9 in file
	'/home/IC/Labs/UART_TX_ASIC/rtl/mux.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            10            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/UART_TX_ASIC/rtl/mux.db:mux'
Loaded 1 design.
Current design is 'mux'.
mux
read_file -format $file_format FSM.v
Loading verilog file '/home/IC/Labs/UART_TX_ASIC/rtl/FSM.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/UART_TX_ASIC/rtl/FSM.v

Statistics for case statements in always block at line 37 in file
	'/home/IC/Labs/UART_TX_ASIC/rtl/FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            39            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 78 in file
	'/home/IC/Labs/UART_TX_ASIC/rtl/FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            80            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM line 25 in file
		'/home/IC/Labs/UART_TX_ASIC/rtl/FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/UART_TX_ASIC/rtl/FSM.db:FSM'
Loaded 1 design.
Current design is 'FSM'.
FSM
read_file -format $file_format Parity.v
Loading verilog file '/home/IC/Labs/UART_TX_ASIC/rtl/Parity.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/UART_TX_ASIC/rtl/Parity.v
Warning:  /home/IC/Labs/UART_TX_ASIC/rtl/Parity.v:21: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/IC/Labs/UART_TX_ASIC/rtl/Parity.v:25: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine Parity line 11 in file
		'/home/IC/Labs/UART_TX_ASIC/rtl/Parity.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       par_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/UART_TX_ASIC/rtl/Parity.db:Parity'
Loaded 1 design.
Current design is 'Parity'.
Parity
read_file -format $file_format serializer.v
Loading verilog file '/home/IC/Labs/UART_TX_ASIC/rtl/serializer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/UART_TX_ASIC/rtl/serializer.v
Warning:  /home/IC/Labs/UART_TX_ASIC/rtl/serializer.v:49: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine serializer line 17 in file
		'/home/IC/Labs/UART_TX_ASIC/rtl/serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  parrllel_data_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ser_data_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    valid_reg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|  serializer/34   |   8    |    1    |      3       | N  |
===========================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/UART_TX_ASIC/rtl/serializer.db:serializer'
Loaded 1 design.
Current design is 'serializer'.
serializer
read_file -format $file_format Mux_dft.v
Loading verilog file '/home/IC/Labs/UART_TX_ASIC/rtl/Mux_dft.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/UART_TX_ASIC/rtl/Mux_dft.v
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/UART_TX_ASIC/rtl/Mux_dft.db:Mux_dft'
Loaded 1 design.
Current design is 'Mux_dft'.
Mux_dft
#top Files
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'top'.
{top}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (6 designs)               /home/IC/Labs/UART_TX_ASIC/rtl/top.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/Labs/UART_TX_ASIC/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/Labs/UART_TX_ASIC/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/Labs/UART_TX_ASIC/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Aug 28 08:58:15 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      3
    Unconnected ports (LINT-28)                                     3

Cells                                                               3
    Cells do not drive (LINT-1)                                     1
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'serializer', cell 'C500' does not drive any nets. (LINT-1)
Warning: In design 'top', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'top', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'top', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'top', a pin on submodule 'DUT_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start_bit' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'DUT_4' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop_bit' is connected to logic 1. 
1
source ./cons.tcl
###############################################
############ Design Constraints #### ##########
###############################################
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
1
############################### Path groups ################################
puts "###############################################"
###############################################
puts "################ Path groups ##################"
################ Path groups ##################
puts "###############################################"
###############################################
group_path -name INREG -from [all_inputs]
1
group_path -name REGOUT -to [all_outputs]
1
group_path -name INOUT -from [all_inputs] -to [all_outputs]
1
#############################################################################
# Write out Design after initial compile
#############################################################################
#################### Archirecture Scan Chains #########################
puts "###############################################"
###############################################
puts "############ Configure scan chains ############"
############ Configure scan chains ############
puts "###############################################"
###############################################
set_scan_configuration -clock_mixing no_mix                         -style multiplexed_flip_flop                        -replace true -max_length 100  
Accepted scan configuration for modes: all_dft
1
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
#test_ready compile
compile -scan
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 6 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design top has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'serializer'
  Processing 'mux'
  Processing 'FSM'
Information: The register 'current_state_reg[3]' is a constant and will be removed. (OPT-1206)
  Processing 'Parity'
  Processing 'Mux_dft_0'
  Processing 'Mux_dft_1'
  Processing 'top'

  Updating timing information
Information: Updating design information... (UID-85)
Information: There are 46 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'serializer_DW01_inc_0'
Information: There are 46 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   88376.9      0.00       0.0       0.0                          
    0:00:02   88376.9      0.00       0.0       0.0                          
    0:00:02   88376.9      0.00       0.0       0.0                          
    0:00:02   88376.9      0.00       0.0       0.0                          
    0:00:02   88376.9      0.00       0.0       0.0                          
    0:00:02   85321.0      0.00       0.0       0.0                          
    0:00:02   85321.0      0.00       0.0       0.0                          
    0:00:02   85321.0      0.00       0.0       0.0                          
    0:00:02   85321.0      0.00       0.0       0.0                          
    0:00:02   85321.0      0.00       0.0       0.0                          
    0:00:02   85321.0      0.00       0.0       0.0                          
    0:00:02   85321.0      0.00       0.0       0.0                          
    0:00:02   85321.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02   85321.0      0.00       0.0       0.0                          
    0:00:02   85321.0      0.00       0.0       0.0                          
    0:00:03   78171.5      0.00       0.0       3.9                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03   78171.5      0.00       0.0       3.9                          
    0:00:03   80323.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03   80323.3      0.00       0.0       0.0                          
    0:00:03   80323.3      0.00       0.0       0.0                          
    0:00:03   79603.3      0.00       0.0       0.0                          
    0:00:03   79172.7      0.00       0.0       0.0                          
    0:00:03   78596.3      0.00       0.0       0.0                          
    0:00:03   78596.3      0.00       0.0       0.0                          
    0:00:03   78596.3      0.00       0.0       0.0                          
    0:00:03   78596.3      0.00       0.0       0.0                          
    0:00:03   78596.3      0.00       0.0       0.0                          
    0:00:03   78596.3      0.00       0.0       0.0                          
    0:00:03   78596.3      0.00       0.0       0.0                          
    0:00:03   78596.3      0.00       0.0       0.0                          
    0:00:03   78596.3      0.00       0.0       0.0                          
    0:00:03   78596.3      0.00       0.0       0.0                          
    0:00:03   78596.3      0.00       0.0       0.0                          
Loading db file '/home/IC/Labs/UART_TX_ASIC/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Labs/UART_TX_ASIC/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Labs/UART_TX_ASIC/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
##################### Close Formality Setup file ###########################
set_svf -off
1
################################################################### 
# Setting Test Timing Variables
################################################################### 
# Preclock Measure Protocol (default protocol)
set test_default_period 100
100
set test_default_delay 0
0
set test_default_bidir_delay 0
0
set test_default_strobe 20
20
set test_default_strobe_width 0
0
########################## Define DFT Signals ##########################
set_dft_signal -port [get_ports scan_clk]  -type ScanClock   -view existing_dft  -timing {30 60}
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports scan_rst]  -type Reset       -view existing_dft  -active_state 0
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type Constant    -view existing_dft  -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports test_mode] -type TestMode    -view spec          -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SE]        -type ScanEnable  -view spec          -active_state 1   -usage scan
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SI]        -type ScanDataIn  -view spec 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SO]        -type ScanDataOut -view spec  
Accepted dft signal specification for modes: all_dft
1
############################# Create Test Protocol #######################
create_test_protocol
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port scan_clk (30.0,60.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active low asynchronous control port scan_rst. (TEST-266)
1
###################### Pre-DFT Design Rule Checking #######################
dft_drc -verbose
In mode: all_dft...
  Pre-DFT DRC enabled
Information: There are 46 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
  DRC Report

  Total violations: 0

-----------------------------------------------------------------


Test Design rule checking did not find violations

-----------------------------------------------------------------
  Sequential Cell Report

  0 out of 46 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *  46 cells are valid scan cells
         DUT_2/par_reg
         DUT_3/current_state_reg[0]
         DUT_3/current_state_reg[2]
         DUT_3/current_state_reg[1]
         DUT_1/ser_data_reg
         DUT_1/valid_reg_reg
         DUT_1/parrllel_data_reg[7]
         DUT_1/parrllel_data_reg[6]
         DUT_1/parrllel_data_reg[5]
         DUT_1/parrllel_data_reg[4]
         DUT_1/parrllel_data_reg[3]
         DUT_1/parrllel_data_reg[2]
         DUT_1/parrllel_data_reg[1]
         DUT_1/parrllel_data_reg[0]
         DUT_1/counter_reg[3]
         DUT_1/counter_reg[29]
         DUT_1/counter_reg[28]
         DUT_1/counter_reg[27]
         DUT_1/counter_reg[26]
         DUT_1/counter_reg[25]
         DUT_1/counter_reg[24]
         DUT_1/counter_reg[23]
         DUT_1/counter_reg[31]
         DUT_1/counter_reg[30]
         DUT_1/counter_reg[22]
         DUT_1/counter_reg[21]
         DUT_1/counter_reg[20]
         DUT_1/counter_reg[19]
         DUT_1/counter_reg[18]
         DUT_1/counter_reg[17]
         DUT_1/counter_reg[16]
         DUT_1/counter_reg[15]
         DUT_1/counter_reg[14]
         DUT_1/counter_reg[13]
         DUT_1/counter_reg[12]
         DUT_1/counter_reg[11]
         DUT_1/counter_reg[10]
         DUT_1/counter_reg[9]
         DUT_1/counter_reg[8]
         DUT_1/counter_reg[7]
         DUT_1/counter_reg[6]
         DUT_1/counter_reg[5]
         DUT_1/counter_reg[4]
         DUT_1/counter_reg[2]
         DUT_1/counter_reg[1]
         DUT_1/counter_reg[0]

Information: Test design rule checking completed. (TEST-123)
1
############################# Preview DFT ##############################
preview_dft -show scan_summary
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : top
Version: K-2015.06
Date   : Wed Aug 28 08:58:33 2024
****************************************

Number of chains: 1
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix

Chain      Scan Ports (si --> so)        # of Cells   Inst/Chain               Clock (port, time, edge)
-----      ----------------------        ----------   ----------               ------------------------
S 1        SI -->  SO                            46   DUT_1/counter_reg[0]     (scan_clk, 30.0, rising) 
1
############################# Insert DFT ##############################
insert_dft
Loading db file '/home/IC/Labs/UART_TX_ASIC/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Labs/UART_TX_ASIC/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Labs/UART_TX_ASIC/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
Information: There are 46 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:20   91616.3      0.00       0.0      14.1 DUT_3/current_state[2]   
    0:00:20   91759.8      0.00       0.0      14.1 DUT_1/n191               
    0:00:20   91759.8      0.00       0.0      14.1 DUT_3/current_state[0]   
    0:00:20   91903.4      0.00       0.0      14.1 DUT_1/n75                
    0:00:20   92046.9      0.00       0.0      14.1 DUT_1/n79                
    0:00:20   92190.4      0.00       0.0      14.1 DUT_1/n83                
    0:00:20   92334.0      0.00       0.0      14.1 DUT_1/n87                
    0:00:20   92483.4      0.00       0.0      14.1 DUT_1/n91                
    0:00:20   92626.9      0.00       0.0      14.1 DUT_1/n73                
    0:00:20   92770.4      0.00       0.0      14.1 DUT_1/n77                
    0:00:20   92914.0      0.00       0.0      14.1 DUT_1/n81                
    0:00:20   93057.5      0.00       0.0      14.1 DUT_1/n85                
    0:00:20   93201.0      0.00       0.0      14.1 DUT_1/n89                
    0:00:20   93344.6      0.00       0.0      14.1 DUT_1/n76                
    0:00:20   93488.1      0.00       0.0      14.1 DUT_1/n80                
    0:00:20   93631.6      0.00       0.0      14.1 DUT_1/n84                
    0:00:20   93775.2      0.00       0.0      14.1 DUT_1/n88                
    0:00:20   93918.7      0.00       0.0      14.1 DUT_1/n92                
    0:00:20   94062.2      0.00       0.0      14.1 DUT_1/n74                
    0:00:20   94205.8      0.00       0.0      14.1 DUT_1/n78                
    0:00:20   94349.3      0.00       0.0      14.1 DUT_1/n82                
    0:00:20   94492.8      0.00       0.0      14.0 DUT_1/n86                
    0:00:20   94636.3      0.00       0.0      14.0 DUT_1/n90                
    0:00:20   94785.8      0.00       0.0      14.0 DUT_1/ser_data           
    0:00:20   95359.9      0.00       0.0      25.6 SE                       
    0:00:20   95359.9      0.00       0.0      25.6 SE                       
    0:00:20   95359.9      0.00       0.0      25.6 SE                       
    0:00:20   95216.4      0.00       0.0      14.3 net6863                  
    0:00:20   95365.8      0.00       0.0      14.2 net6862                  
    0:00:20   95515.2      0.00       0.0      15.0 net6861                  
    0:00:20   95664.6      0.00       0.0      13.2 net6861                  
    0:00:20   95814.0      0.00       0.0      12.7 DUT_1/test_se            
    0:00:20   95963.4      0.00       0.0      12.1 DUT_1/test_se            
    0:00:20   96112.8      0.00       0.0      11.6 DUT_1/test_se            
    0:00:20   96262.3      0.00       0.0      11.1 DUT_1/test_se            
    0:00:20   96411.7      0.00       0.0      10.5 DUT_1/test_se            
    0:00:20   96561.1      0.00       0.0      10.0 DUT_1/test_se            
    0:00:20   96710.5      0.00       0.0       9.5 DUT_1/test_se            
    0:00:20   96859.9      0.00       0.0       9.0 DUT_1/test_se            
    0:00:20   97009.3      0.00       0.0       8.4 DUT_1/test_se            
    0:00:20   97158.7      0.00       0.0       7.9 DUT_1/test_se            
    0:00:20   97308.2      0.00       0.0       7.4 DUT_1/test_se            
    0:00:21   97905.8      0.00       0.0       7.1 DUT_1/test_se            
    0:00:21   97905.8      0.00       0.0       7.1 DUT_1/test_se            
    0:00:21   97905.8      0.00       0.0       7.1 DUT_1/test_se            
    0:00:21   98204.6      0.00       0.0       4.7 DUT_1/net6901            
    0:00:21   98204.6      0.00       0.0       4.7 DUT_1/net6901            
    0:00:21   98204.6      0.00       0.0       4.7 DUT_1/net6901            
    0:00:21   98503.5      0.00       0.0       4.0 DUT_1/net6907            
    0:00:21   98503.5      0.00       0.0       4.0 DUT_1/net6907            
    0:00:21   98503.5      0.00       0.0       4.0 DUT_1/net6907            
    0:00:21   98802.3      0.00       0.0       3.3 DUT_1/net6898            
    0:00:21   98802.3      0.00       0.0       3.3 DUT_1/net6898            
    0:00:21   98802.3      0.00       0.0       3.3 DUT_1/net6898            
    0:00:21   98951.7      0.00       0.0       3.1 DUT_1/net6876            
    0:00:21   98951.7      0.00       0.0       3.1 DUT_1/net6876            
    0:00:21   99101.1      0.00       0.0       2.9 DUT_3/test_se            
    0:00:21   99250.5      0.00       0.0       2.7 DUT_1/net6878            
    0:00:21   99400.0      0.00       0.0       2.6 DUT_1/net6880            
    0:00:21   99549.4      0.00       0.0       2.3 DUT_1/net6882            
    0:00:21   99549.4      0.00       0.0       2.3 DUT_1/net6882            
    0:00:21   99698.8      0.00       0.0       2.2 DUT_1/net6888            
    0:00:21   99848.2      0.00       0.0       2.0 DUT_1/net6890            
    0:00:21   99997.6      0.00       0.0       1.8 DUT_1/net6892            
    0:00:21   99997.6      0.00       0.0       1.8 DUT_1/net6892            
    0:00:21  100147.0      0.00       0.0       1.6 DUT_1/net6896            
    0:00:21  100296.4      0.00       0.0       1.4 DUT_1/net6906            
    0:00:21  100445.9      0.00       0.0       1.3 DUT_1/net6901            
    0:00:21  100595.3      0.00       0.0       1.1 DUT_1/net6900            
    0:00:21  100445.9      0.00       0.0       1.1 DUT_1/net6899            
    0:00:21  100595.3      0.00       0.0       0.9 DUT_1/net6938            
    0:00:21  100744.7      0.00       0.0       0.8 DUT_1/net6940            
    0:00:21  100894.1      0.00       0.0       0.7 DUT_1/net6906            
    0:00:21  101043.5      0.00       0.0       0.5 DUT_1/net6910            
    0:00:21  101192.9      0.00       0.0       0.4 DUT_1/net6915            
    0:00:21  101192.9      0.00       0.0       0.4 DUT_1/net6915            
    0:00:21  101342.3      0.00       0.0       0.3 DUT_1/net6898            
    0:00:21  101790.6      0.00       0.0       0.0 DUT_1/test_se            
    0:00:21  101790.6      0.00       0.0       0.0 DUT_1/test_se            
    0:00:21  101790.6      0.00       0.0       0.0 DUT_1/test_se            

1
compile -scan -incremental
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)

Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design top has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: There are 46 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Selecting implementations

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01  101790.6      0.00       0.0       0.0                          
    0:00:01  101790.6      0.00       0.0       0.0                          
    0:00:03   97767.0      0.00       0.0       5.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03   97767.0      0.00       0.0       5.8                          
    0:00:03  100661.2      0.00       0.0       0.0                          
Loading db file '/home/IC/Labs/UART_TX_ASIC/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Labs/UART_TX_ASIC/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Labs/UART_TX_ASIC/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
###################### Design Rule Checking #######################
dft_drc -verbose -coverage_estimate > dft_drc_post_dft.rpt
#############################################################################
# Write out files
#############################################################################
write_file -format verilog -hierarchy -output sys_dft.v
Writing verilog file '/home/IC/Labs/UART_TX_ASIC/DFT/sys_dft.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_file -format verilog -hierarchy -output System_Top.v
Writing verilog file '/home/IC/Labs/UART_TX_ASIC/DFT/System_Top.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_file -format ddc -hierarchy -output System_Top.ddc
Writing ddc file 'System_Top.ddc'.
1
write_sdc  -nosplit System_Top.sdc
1
write_sdf           System_Top.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Labs/UART_TX_ASIC/DFT/System_Top.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Information: There are 46 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)
1
################# reporting #######################
report_area -hierarchy > area.rpt
report_power -hierarchy > power.rpt
report_timing -max_paths 100 -delay_type min > hold.rpt
report_timing -max_paths 100 -delay_type max > setup.rpt
report_clock -attributes > clocks.rpt
report_constraint -all_violators > constraints.rpt
report_scan_path > path.rpt
################# starting graphical user interface #######################
gui_start
Current design is 'top'.
#exit
dc_shell> dc_shell> dc_shell> 