<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p202" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_202{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_202{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_202{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_202{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.36px;}
#t5_202{left:69px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t6_202{left:69px;bottom:1012px;letter-spacing:0.13px;}
#t7_202{left:151px;bottom:1012px;letter-spacing:0.16px;word-spacing:0.01px;}
#t8_202{left:69px;bottom:990px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t9_202{left:69px;bottom:973px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_202{left:69px;bottom:923px;letter-spacing:-0.09px;}
#tb_202{left:154px;bottom:923px;letter-spacing:-0.14px;}
#tc_202{left:69px;bottom:899px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#td_202{left:69px;bottom:882px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#te_202{left:69px;bottom:859px;letter-spacing:-0.15px;word-spacing:-0.92px;}
#tf_202{left:69px;bottom:842px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#tg_202{left:69px;bottom:826px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#th_202{left:69px;bottom:809px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_202{left:69px;bottom:786px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#tj_202{left:69px;bottom:769px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_202{left:69px;bottom:752px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#tl_202{left:69px;bottom:735px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tm_202{left:69px;bottom:713px;letter-spacing:-0.16px;word-spacing:-0.95px;}
#tn_202{left:69px;bottom:696px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#to_202{left:69px;bottom:679px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tp_202{left:69px;bottom:662px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tq_202{left:69px;bottom:639px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_202{left:69px;bottom:622px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ts_202{left:69px;bottom:606px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_202{left:69px;bottom:589px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_202{left:69px;bottom:572px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_202{left:69px;bottom:549px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tw_202{left:69px;bottom:532px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#tx_202{left:69px;bottom:515px;letter-spacing:-0.15px;word-spacing:-1.22px;}
#ty_202{left:69px;bottom:499px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tz_202{left:69px;bottom:482px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t10_202{left:69px;bottom:436px;letter-spacing:-0.12px;}
#t11_202{left:69px;bottom:416px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t12_202{left:69px;bottom:398px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t13_202{left:69px;bottom:380px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t14_202{left:69px;bottom:343px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t15_202{left:69px;bottom:325px;letter-spacing:-0.07px;word-spacing:-0.01px;}
#t16_202{left:90px;bottom:306px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t17_202{left:117px;bottom:288px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t18_202{left:90px;bottom:270px;}
#t19_202{left:90px;bottom:251px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1a_202{left:69px;bottom:233px;}
#t1b_202{left:69px;bottom:210px;letter-spacing:-0.12px;}
#t1c_202{left:69px;bottom:160px;letter-spacing:-0.09px;}
#t1d_202{left:154px;bottom:160px;letter-spacing:-0.14px;}
#t1e_202{left:69px;bottom:137px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1f_202{left:69px;bottom:121px;letter-spacing:-0.15px;word-spacing:-0.96px;}

.s1_202{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_202{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_202{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_202{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_202{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_202{font-size:14px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts202" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg202Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg202" style="-webkit-user-select: none;"><object width="935" height="1210" data="202/202.svg" type="image/svg+xml" id="pdf202" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_202" class="t s1_202">7-24 </span><span id="t2_202" class="t s1_202">Vol. 1 </span>
<span id="t3_202" class="t s2_202">PROGRAMMING WITH GENERAL-PURPOSE INSTRUCTIONS </span>
<span id="t4_202" class="t s3_202">The UD (undefined) instruction generates an invalid opcode exception. Intel reserves the opcode for this instruction </span>
<span id="t5_202" class="t s3_202">for this function. The instruction is provided to allow software to test an invalid opcode exception handler. </span>
<span id="t6_202" class="t s4_202">7.3.17 </span><span id="t7_202" class="t s4_202">Random Number Generator Instructions </span>
<span id="t8_202" class="t s3_202">The instructions for generating random numbers to comply with NIST SP800-90A, SP800-90B, and SP800-90C </span>
<span id="t9_202" class="t s3_202">standards are described in this section. </span>
<span id="ta_202" class="t s5_202">7.3.17.1 </span><span id="tb_202" class="t s5_202">RDRAND </span>
<span id="tc_202" class="t s3_202">The RDRAND instruction returns a random number. All Intel processors that support the RDRAND instruction indi- </span>
<span id="td_202" class="t s3_202">cate the availability of the RDRAND instruction via reporting CPUID.01H:ECX.RDRAND[bit 30] = 1. </span>
<span id="te_202" class="t s3_202">RDRAND returns random numbers that are supplied by a cryptographically secure, deterministic random bit gener- </span>
<span id="tf_202" class="t s3_202">ator DRBG. The DRBG is designed to meet the NIST SP 800-90A standard. The DRBG is re-seeded frequently from </span>
<span id="tg_202" class="t s3_202">an on-chip non-deterministic entropy source to guarantee data returned by RDRAND is statistically uniform, non- </span>
<span id="th_202" class="t s3_202">periodic and non-deterministic. </span>
<span id="ti_202" class="t s3_202">In order for the hardware design to meet its security goals, the random number generator continuously tests itself </span>
<span id="tj_202" class="t s3_202">and the random data it is generating. Runtime failures in the random number generator circuitry or statistically </span>
<span id="tk_202" class="t s3_202">anomalous data occurring by chance will be detected by the self test hardware and flag the resulting data as being </span>
<span id="tl_202" class="t s3_202">bad. In such extremely rare cases, the RDRAND instruction will return no data instead of bad data. </span>
<span id="tm_202" class="t s3_202">Under heavy load, with multiple cores executing RDRAND in parallel, it is possible, though unlikely, for the demand </span>
<span id="tn_202" class="t s3_202">of random numbers by software processes/threads to exceed the rate at which the random number generator </span>
<span id="to_202" class="t s3_202">hardware can supply them. This will lead to the RDRAND instruction returning no data transitorily. The RDRAND </span>
<span id="tp_202" class="t s3_202">instruction indicates the occurrence of this rare situation by clearing the CF flag. </span>
<span id="tq_202" class="t s3_202">The RDRAND instruction returns with the carry flag set (CF = 1) to indicate valid data is returned. It is recom- </span>
<span id="tr_202" class="t s3_202">mended that software using the RDRAND instruction to get random numbers retry for a limited number of itera- </span>
<span id="ts_202" class="t s3_202">tions while RDRAND returns CF=0 and complete when valid data is returned, indicated with CF=1. This will deal </span>
<span id="tt_202" class="t s3_202">with transitory underflows. A retry limit should be employed to prevent a hard failure in the RNG (expected to be </span>
<span id="tu_202" class="t s3_202">extremely rare) leading to a busy loop in software. </span>
<span id="tv_202" class="t s3_202">The intrinsic primitive for RDRAND is defined to address softwareâ€™s need for the common cases (CF = 1) and the </span>
<span id="tw_202" class="t s3_202">rare situations (CF = 0). The intrinsic primitive returns a value that reflects the value of the carry flag returned by </span>
<span id="tx_202" class="t s3_202">the underlying RDRAND instruction. The example below illustrates the recommended usage of an RDRAND intrinsic </span>
<span id="ty_202" class="t s3_202">in a utility function, a loop to fetch a 64 bit random value with a retry count limit of 10. A C implementation might </span>
<span id="tz_202" class="t s3_202">be written as follows: </span>
<span id="t10_202" class="t s3_202">---------------------------------------------------------------------------------------- </span>
<span id="t11_202" class="t s6_202">#define SUCCESS 1 </span>
<span id="t12_202" class="t s6_202">#define RETRY_LIMIT_EXCEEDED 0 </span>
<span id="t13_202" class="t s6_202">#define RETRY_LIMIT 10 </span>
<span id="t14_202" class="t s6_202">int get_random_64( unsigned __int 64 * arand) </span>
<span id="t15_202" class="t s6_202">{int i ; </span>
<span id="t16_202" class="t s6_202">for ( i = 0; i &lt; RETRY_LIMIT; i ++) { </span>
<span id="t17_202" class="t s6_202">if(_rdrand64_step(arand) ) return SUCCESS; </span>
<span id="t18_202" class="t s6_202">} </span>
<span id="t19_202" class="t s6_202">return RETRY_LIMIT_EXCEEDED; </span>
<span id="t1a_202" class="t s6_202">} </span>
<span id="t1b_202" class="t s3_202">------------------------------------------------------------------------------- </span>
<span id="t1c_202" class="t s5_202">7.3.17.2 </span><span id="t1d_202" class="t s5_202">RDSEED </span>
<span id="t1e_202" class="t s3_202">The RDSEED instruction returns a random number. All Intel processors that support the RDSEED instruction indi- </span>
<span id="t1f_202" class="t s3_202">cate the availability of the RDSEED instruction via reporting CPUID.(EAX=07H, ECX=0H):EBX.RDSEED[bit 18] = 1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
