#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561d2c8f10f0 .scope module, "DATA_CACHE" "DATA_CACHE" 2 3;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RESET"
    .port_info 2 /INPUT 1 "MEM_READ"
    .port_info 3 /INPUT 1 "MEM_WRITE"
    .port_info 4 /INPUT 32 "MEM_ADDRESS"
    .port_info 5 /INPUT 32 "DATA_IN"
    .port_info 6 /INPUT 1 "MEM_BUSYWAIT"
    .port_info 7 /INPUT 128 "MEM_READ_OUT"
    .port_info 8 /OUTPUT 32 "CACHE_READ_OUT"
    .port_info 9 /OUTPUT 1 "MEM_MEM_READ"
    .port_info 10 /OUTPUT 1 "MEM_MEM_WRITE"
    .port_info 11 /OUTPUT 1 "BUSYWAIT"
    .port_info 12 /OUTPUT 28 "MEM_BLOCK_ADDR"
    .port_info 13 /OUTPUT 128 "MEM_WRITE_OUT"
P_0x561d2c91c280 .param/l "CACHE_UPDATE" 0 2 153, C4<11>;
P_0x561d2c91c2c0 .param/l "IDLE" 0 2 153, C4<00>;
P_0x561d2c91c300 .param/l "MEM_MEM_READ_STATE" 0 2 153, C4<01>;
P_0x561d2c91c340 .param/l "MEM_MEM_WRITE_STATE" 0 2 153, C4<10>;
L_0x561d2c9362a0/d .functor BUFZ 1, L_0x561d2c95dd60, C4<0>, C4<0>, C4<0>;
L_0x561d2c9362a0 .delay 1 (10,10,10) L_0x561d2c9362a0/d;
L_0x561d2c935f70/d .functor BUFZ 1, L_0x561d2c95e000, C4<0>, C4<0>, C4<0>;
L_0x561d2c935f70 .delay 1 (10,10,10) L_0x561d2c935f70/d;
L_0x561d2c936080/d .functor BUFZ 25, L_0x561d2c95e350, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x561d2c936080 .delay 25 (10,10,10) L_0x561d2c936080/d;
L_0x561d2c936190 .functor AND 1, L_0x561d2c95e980, L_0x561d2c9362a0, C4<1>, C4<1>;
v0x561d2c91d110_0 .var "BUSYWAIT", 0 0;
v0x561d2c91d640 .array "CACHE_DATA", 0 7, 127 0;
v0x561d2c95b8f0 .array "CACHE_DIRTY", 0 7, 0 0;
v0x561d2c95b990_0 .var "CACHE_READ_OUT", 31 0;
v0x561d2c95ba50 .array "CACHE_TAG", 0 7, 24 0;
v0x561d2c95bb60 .array "CACHE_VALID", 0 7, 0 0;
o0x7f04acfd81f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561d2c95bc00_0 .net "CLK", 0 0, o0x7f04acfd81f8;  0 drivers
v0x561d2c95bcc0_0 .net "COMPARATORSIGNAL", 0 0, L_0x561d2c95e980;  1 drivers
v0x561d2c95bd80_0 .var "DATA", 127 0;
o0x7f04acfd8288 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561d2c95be60_0 .net "DATA_IN", 31 0, o0x7f04acfd8288;  0 drivers
v0x561d2c95bf40_0 .net "DIRTY", 0 0, L_0x561d2c935f70;  1 drivers
v0x561d2c95c000_0 .net "HITSIGNAL", 0 0, L_0x561d2c936190;  1 drivers
o0x7f04acfd8318 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561d2c95c0c0_0 .net "MEM_ADDRESS", 31 0, o0x7f04acfd8318;  0 drivers
v0x561d2c95c1a0_0 .var "MEM_BLOCK_ADDR", 27 0;
o0x7f04acfd8378 .functor BUFZ 1, C4<z>; HiZ drive
v0x561d2c95c280_0 .net "MEM_BUSYWAIT", 0 0, o0x7f04acfd8378;  0 drivers
v0x561d2c95c340_0 .var "MEM_MEM_READ", 0 0;
v0x561d2c95c400_0 .var "MEM_MEM_WRITE", 0 0;
o0x7f04acfd8408 .functor BUFZ 1, C4<z>; HiZ drive
v0x561d2c95c4c0_0 .net "MEM_READ", 0 0, o0x7f04acfd8408;  0 drivers
o0x7f04acfd8438 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561d2c95c580_0 .net "MEM_READ_OUT", 127 0, o0x7f04acfd8438;  0 drivers
v0x561d2c95c660_0 .var "MEM_READhit", 0 0;
o0x7f04acfd8498 .functor BUFZ 1, C4<z>; HiZ drive
v0x561d2c95c720_0 .net "MEM_WRITE", 0 0, o0x7f04acfd8498;  0 drivers
v0x561d2c95c7e0_0 .var "MEM_WRITE_OUT", 127 0;
o0x7f04acfd84f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561d2c95c8c0_0 .net "RESET", 0 0, o0x7f04acfd84f8;  0 drivers
v0x561d2c95c980_0 .net "TAG", 24 0, L_0x561d2c936080;  1 drivers
v0x561d2c95ca60_0 .net "VALID", 0 0, L_0x561d2c9362a0;  1 drivers
v0x561d2c95cb20_0 .net *"_s0", 0 0, L_0x561d2c95dd60;  1 drivers
v0x561d2c95cc00_0 .net *"_s10", 4 0, L_0x561d2c95e0a0;  1 drivers
L_0x7f04acf8f060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561d2c95cce0_0 .net *"_s13", 1 0, L_0x7f04acf8f060;  1 drivers
v0x561d2c95cdc0_0 .net *"_s16", 24 0, L_0x561d2c95e350;  1 drivers
v0x561d2c95cea0_0 .net *"_s18", 4 0, L_0x561d2c95e3f0;  1 drivers
v0x561d2c95cf80_0 .net *"_s2", 4 0, L_0x561d2c95de20;  1 drivers
L_0x7f04acf8f0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561d2c95d060_0 .net *"_s21", 1 0, L_0x7f04acf8f0a8;  1 drivers
v0x561d2c95d140_0 .net *"_s24", 0 0, L_0x561d2c95e660;  1 drivers
L_0x7f04acf8f0f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x561d2c95d200_0 .net/2s *"_s26", 1 0, L_0x7f04acf8f0f0;  1 drivers
L_0x7f04acf8f138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561d2c95d2e0_0 .net/2s *"_s28", 1 0, L_0x7f04acf8f138;  1 drivers
v0x561d2c95d3c0_0 .net *"_s30", 1 0, L_0x561d2c95e7a0;  1 drivers
L_0x7f04acf8f018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561d2c95d4a0_0 .net *"_s5", 1 0, L_0x7f04acf8f018;  1 drivers
v0x561d2c95d580_0 .net *"_s8", 0 0, L_0x561d2c95e000;  1 drivers
v0x561d2c95d660_0 .var/i "i", 31 0;
v0x561d2c95d740_0 .var "index", 2 0;
v0x561d2c95d820_0 .var "next_state", 1 0;
v0x561d2c95d900_0 .var "offset", 1 0;
v0x561d2c95d9e0_0 .var "state", 1 0;
v0x561d2c95dac0_0 .var "tag", 24 0;
E_0x561d2c936650/0 .event edge, v0x561d2c95c8c0_0;
E_0x561d2c936650/1 .event posedge, v0x561d2c95bc00_0;
E_0x561d2c936650 .event/or E_0x561d2c936650/0, E_0x561d2c936650/1;
E_0x561d2c92a270 .event edge, v0x561d2c95d9e0_0;
E_0x561d2c936500/0 .event edge, v0x561d2c95d9e0_0, v0x561d2c95c4c0_0, v0x561d2c95c720_0, v0x561d2c95bf40_0;
E_0x561d2c936500/1 .event edge, v0x561d2c95c000_0, v0x561d2c95c280_0;
E_0x561d2c936500 .event/or E_0x561d2c936500/0, E_0x561d2c936500/1;
E_0x561d2c9294c0 .event posedge, v0x561d2c95bc00_0;
v0x561d2c91d640_0 .array/port v0x561d2c91d640, 0;
E_0x561d2c927dc0/0 .event edge, v0x561d2c95c660_0, v0x561d2c95d900_0, v0x561d2c95d740_0, v0x561d2c91d640_0;
v0x561d2c91d640_1 .array/port v0x561d2c91d640, 1;
v0x561d2c91d640_2 .array/port v0x561d2c91d640, 2;
v0x561d2c91d640_3 .array/port v0x561d2c91d640, 3;
v0x561d2c91d640_4 .array/port v0x561d2c91d640, 4;
E_0x561d2c927dc0/1 .event edge, v0x561d2c91d640_1, v0x561d2c91d640_2, v0x561d2c91d640_3, v0x561d2c91d640_4;
v0x561d2c91d640_5 .array/port v0x561d2c91d640, 5;
v0x561d2c91d640_6 .array/port v0x561d2c91d640, 6;
v0x561d2c91d640_7 .array/port v0x561d2c91d640, 7;
E_0x561d2c927dc0/2 .event edge, v0x561d2c91d640_5, v0x561d2c91d640_6, v0x561d2c91d640_7;
E_0x561d2c927dc0 .event/or E_0x561d2c927dc0/0, E_0x561d2c927dc0/1, E_0x561d2c927dc0/2;
E_0x561d2c919c10/0 .event edge, v0x561d2c95d740_0, v0x561d2c95c0c0_0, v0x561d2c91d640_0, v0x561d2c91d640_1;
E_0x561d2c919c10/1 .event edge, v0x561d2c91d640_2, v0x561d2c91d640_3, v0x561d2c91d640_4, v0x561d2c91d640_5;
E_0x561d2c919c10/2 .event edge, v0x561d2c91d640_6, v0x561d2c91d640_7;
E_0x561d2c919c10 .event/or E_0x561d2c919c10/0, E_0x561d2c919c10/1, E_0x561d2c919c10/2;
E_0x561d2c928910 .event edge, v0x561d2c95c720_0, v0x561d2c95c4c0_0;
E_0x561d2c929040 .event edge, v0x561d2c95c8c0_0;
E_0x561d2c928c00 .event edge, v0x561d2c95c720_0, v0x561d2c95c4c0_0, v0x561d2c95c0c0_0;
L_0x561d2c95dd60 .array/port v0x561d2c95bb60, L_0x561d2c95de20;
L_0x561d2c95de20 .concat [ 3 2 0 0], v0x561d2c95d740_0, L_0x7f04acf8f018;
L_0x561d2c95e000 .array/port v0x561d2c95b8f0, L_0x561d2c95e0a0;
L_0x561d2c95e0a0 .concat [ 3 2 0 0], v0x561d2c95d740_0, L_0x7f04acf8f060;
L_0x561d2c95e350 .array/port v0x561d2c95ba50, L_0x561d2c95e3f0;
L_0x561d2c95e3f0 .concat [ 3 2 0 0], v0x561d2c95d740_0, L_0x7f04acf8f0a8;
L_0x561d2c95e660 .cmp/eq 25, L_0x561d2c936080, v0x561d2c95dac0_0;
L_0x561d2c95e7a0 .functor MUXZ 2, L_0x7f04acf8f138, L_0x7f04acf8f0f0, L_0x561d2c95e660, C4<>;
L_0x561d2c95e980 .delay 1 (9,9,9) L_0x561d2c95e980/d;
L_0x561d2c95e980/d .part L_0x561d2c95e7a0, 0, 1;
    .scope S_0x561d2c8f10f0;
T_0 ;
    %wait E_0x561d2c928c00;
    %load/vec4 v0x561d2c95c0c0_0;
    %pad/u 30;
    %split/vec4 2;
    %store/vec4 v0x561d2c95d900_0, 0, 2;
    %split/vec4 3;
    %store/vec4 v0x561d2c95d740_0, 0, 3;
    %store/vec4 v0x561d2c95dac0_0, 0, 25;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x561d2c8f10f0;
T_1 ;
    %wait E_0x561d2c929040;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561d2c95d660_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x561d2c95d660_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x561d2c95d660_0;
    %store/vec4a v0x561d2c95bb60, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x561d2c95d660_0;
    %store/vec4a v0x561d2c95b8f0, 4, 0;
    %pushi/vec4 33554431, 33554431, 25;
    %ix/getv/s 4, v0x561d2c95d660_0;
    %store/vec4a v0x561d2c95ba50, 4, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %ix/getv/s 4, v0x561d2c95d660_0;
    %store/vec4a v0x561d2c91d640, 4, 0;
    %load/vec4 v0x561d2c95d660_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x561d2c95d660_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x561d2c8f10f0;
T_2 ;
    %wait E_0x561d2c928910;
    %load/vec4 v0x561d2c95c4c0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x561d2c95c720_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561d2c91d110_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561d2c91d110_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x561d2c8f10f0;
T_3 ;
    %wait E_0x561d2c919c10;
    %delay 10, 0;
    %load/vec4 v0x561d2c95c0c0_0;
    %load/vec4 v0x561d2c95d740_0;
    %part/u 1;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x561d2c91d640, 4;
    %store/vec4 v0x561d2c95bd80_0, 0, 128;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x561d2c8f10f0;
T_4 ;
    %wait E_0x561d2c9294c0;
    %load/vec4 v0x561d2c95c000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561d2c91d110_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561d2c8f10f0;
T_5 ;
    %wait E_0x561d2c9294c0;
    %load/vec4 v0x561d2c95c720_0;
    %load/vec4 v0x561d2c95c4c0_0;
    %or;
    %load/vec4 v0x561d2c95c000_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561d2c95c660_0, 0, 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x561d2c8f10f0;
T_6 ;
    %wait E_0x561d2c927dc0;
    %load/vec4 v0x561d2c95c660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x561d2c95d900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.2 ;
    %delay 10, 0;
    %load/vec4 v0x561d2c95d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x561d2c91d640, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x561d2c95b990_0, 0, 32;
    %jmp T_6.6;
T_6.3 ;
    %delay 10, 0;
    %load/vec4 v0x561d2c95d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x561d2c91d640, 4;
    %parti/s 32, 32, 7;
    %store/vec4 v0x561d2c95b990_0, 0, 32;
    %jmp T_6.6;
T_6.4 ;
    %delay 10, 0;
    %load/vec4 v0x561d2c95d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x561d2c91d640, 4;
    %parti/s 32, 64, 8;
    %store/vec4 v0x561d2c95b990_0, 0, 32;
    %jmp T_6.6;
T_6.5 ;
    %delay 10, 0;
    %load/vec4 v0x561d2c95d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x561d2c91d640, 4;
    %parti/s 32, 96, 8;
    %store/vec4 v0x561d2c95b990_0, 0, 32;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561d2c95c660_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561d2c95d9e0_0, 0, 2;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x561d2c8f10f0;
T_7 ;
    %wait E_0x561d2c9294c0;
    %load/vec4 v0x561d2c95c000_0;
    %load/vec4 v0x561d2c95c720_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x561d2c95c0c0_0;
    %parti/s 3, 2, 3;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x561d2c95b8f0, 4, 0;
    %load/vec4 v0x561d2c95d900_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x561d2c95be60_0;
    %load/vec4 v0x561d2c95d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x561d2c91d640, 4, 5;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x561d2c95d900_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x561d2c95be60_0;
    %load/vec4 v0x561d2c95d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x561d2c91d640, 4, 5;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x561d2c95d900_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x561d2c95be60_0;
    %load/vec4 v0x561d2c95d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 64, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x561d2c91d640, 4, 5;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x561d2c95d900_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x561d2c95be60_0;
    %load/vec4 v0x561d2c95d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 96, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x561d2c91d640, 4, 5;
T_7.8 ;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x561d2c8f10f0;
T_8 ;
    %wait E_0x561d2c936500;
    %load/vec4 v0x561d2c95d9e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x561d2c95c4c0_0;
    %load/vec4 v0x561d2c95c720_0;
    %or;
    %load/vec4 v0x561d2c95bf40_0;
    %nor/r;
    %and;
    %load/vec4 v0x561d2c95c000_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561d2c95d820_0, 0, 2;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0x561d2c95c4c0_0;
    %load/vec4 v0x561d2c95c720_0;
    %or;
    %load/vec4 v0x561d2c95bf40_0;
    %and;
    %load/vec4 v0x561d2c95c000_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561d2c95d820_0, 0, 2;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561d2c95d820_0, 0, 2;
T_8.8 ;
T_8.6 ;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x561d2c95c280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561d2c95d820_0, 0, 2;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x561d2c95d820_0, 0, 2;
T_8.10 ;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x561d2c95c280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561d2c95d820_0, 0, 2;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561d2c95d820_0, 0, 2;
T_8.12 ;
    %jmp T_8.4;
T_8.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561d2c95d820_0, 0, 2;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x561d2c8f10f0;
T_9 ;
    %wait E_0x561d2c92a270;
    %load/vec4 v0x561d2c95d9e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561d2c95c340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561d2c95c400_0, 0, 1;
    %pushi/vec4 63, 63, 28;
    %store/vec4 v0x561d2c95c1a0_0, 0, 28;
    %pushi/vec4 4294967295, 4294967295, 128;
    %store/vec4 v0x561d2c95c7e0_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561d2c91d110_0, 0, 1;
    %jmp T_9.4;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561d2c95c340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561d2c95c400_0, 0, 1;
    %load/vec4 v0x561d2c95c0c0_0;
    %parti/s 6, 2, 3;
    %pad/u 28;
    %store/vec4 v0x561d2c95c1a0_0, 0, 28;
    %pushi/vec4 4294967295, 4294967295, 128;
    %store/vec4 v0x561d2c95c7e0_0, 0, 128;
    %jmp T_9.4;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561d2c95c340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561d2c95c400_0, 0, 1;
    %load/vec4 v0x561d2c95c980_0;
    %load/vec4 v0x561d2c95d740_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561d2c95c1a0_0, 0, 28;
    %load/vec4 v0x561d2c95bd80_0;
    %store/vec4 v0x561d2c95c7e0_0, 0, 128;
    %jmp T_9.4;
T_9.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561d2c95c340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561d2c95c400_0, 0, 1;
    %pushi/vec4 63, 63, 28;
    %store/vec4 v0x561d2c95c1a0_0, 0, 28;
    %pushi/vec4 4294967295, 4294967295, 128;
    %store/vec4 v0x561d2c95c7e0_0, 0, 128;
    %delay 10, 0;
    %load/vec4 v0x561d2c95c580_0;
    %load/vec4 v0x561d2c95d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x561d2c91d640, 4, 0;
    %load/vec4 v0x561d2c95dac0_0;
    %load/vec4 v0x561d2c95d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x561d2c95ba50, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x561d2c95d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x561d2c95bb60, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x561d2c95d740_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x561d2c95b8f0, 4, 0;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x561d2c8f10f0;
T_10 ;
    %wait E_0x561d2c936650;
    %load/vec4 v0x561d2c95c8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561d2c95d9e0_0, 0, 2;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x561d2c95d820_0;
    %store/vec4 v0x561d2c95d9e0_0, 0, 2;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "data_cache.v";
