Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Oct 28 02:48:05 2022
| Host         : LAPTOP-4P05EOQ4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab5_timing_summary_routed.rpt -pb lab5_timing_summary_routed.pb -rpx lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.199        0.000                      0                 1338        0.166        0.000                      0                 1338        4.500        0.000                       0                   751  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.199        0.000                      0                 1338        0.166        0.000                      0                 1338        4.500        0.000                       0                   751  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fib_reg[12][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.472ns  (logic 1.799ns (24.077%)  route 5.673ns (75.923%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  i_reg[2]/Q
                         net (fo=53, routed)          1.775     7.414    i_reg[2]
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.124     7.538 r  fib[1][15]_i_43/O
                         net (fo=16, routed)          1.157     8.695    fib[1][15]_i_43_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.819 r  fib[1][7]_i_21/O
                         net (fo=1, routed)           0.697     9.515    fib[1][7]_i_21_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.639 r  fib[1][7]_i_4/O
                         net (fo=2, routed)           0.696    10.335    fib[1][7]_i_4_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.459 r  fib[1][7]_i_8/O
                         net (fo=1, routed)           0.000    10.459    fib[1][7]_i_8_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.009 r  fib_reg[1][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.009    fib_reg[1][7]_i_1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.244 r  fib_reg[1][11]_i_1/O[0]
                         net (fo=25, routed)          1.348    12.593    p_1_in[8]
    SLICE_X29Y28         FDRE                                         r  fib_reg[12][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.438    14.810    clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  fib_reg[12][8]/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X29Y28         FDRE (Setup_fdre_C_D)       -0.242    14.791    fib_reg[12][8]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -12.593    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.290ns  (required time - arrival time)
  Source:                 i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fib_reg[11][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 1.799ns (24.374%)  route 5.582ns (75.626%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  i_reg[2]/Q
                         net (fo=53, routed)          1.775     7.414    i_reg[2]
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.124     7.538 r  fib[1][15]_i_43/O
                         net (fo=16, routed)          1.157     8.695    fib[1][15]_i_43_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.819 r  fib[1][7]_i_21/O
                         net (fo=1, routed)           0.697     9.515    fib[1][7]_i_21_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.639 r  fib[1][7]_i_4/O
                         net (fo=2, routed)           0.696    10.335    fib[1][7]_i_4_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.459 r  fib[1][7]_i_8/O
                         net (fo=1, routed)           0.000    10.459    fib[1][7]_i_8_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.009 r  fib_reg[1][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.009    fib_reg[1][7]_i_1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.244 r  fib_reg[1][11]_i_1/O[0]
                         net (fo=25, routed)          1.257    12.502    p_1_in[8]
    SLICE_X28Y28         FDRE                                         r  fib_reg[11][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.438    14.810    clk_IBUF_BUFG
    SLICE_X28Y28         FDRE                                         r  fib_reg[11][8]/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X28Y28         FDRE (Setup_fdre_C_D)       -0.242    14.791    fib_reg[11][8]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -12.502    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.343ns  (required time - arrival time)
  Source:                 i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fib_reg[7][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.329ns  (logic 1.799ns (24.547%)  route 5.530ns (75.453%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  i_reg[2]/Q
                         net (fo=53, routed)          1.775     7.414    i_reg[2]
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.124     7.538 r  fib[1][15]_i_43/O
                         net (fo=16, routed)          1.157     8.695    fib[1][15]_i_43_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.819 r  fib[1][7]_i_21/O
                         net (fo=1, routed)           0.697     9.515    fib[1][7]_i_21_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.639 r  fib[1][7]_i_4/O
                         net (fo=2, routed)           0.696    10.335    fib[1][7]_i_4_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.459 r  fib[1][7]_i_8/O
                         net (fo=1, routed)           0.000    10.459    fib[1][7]_i_8_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.009 r  fib_reg[1][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.009    fib_reg[1][7]_i_1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.244 r  fib_reg[1][11]_i_1/O[0]
                         net (fo=25, routed)          1.205    12.450    p_1_in[8]
    SLICE_X29Y30         FDRE                                         r  fib_reg[7][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.439    14.811    clk_IBUF_BUFG
    SLICE_X29Y30         FDRE                                         r  fib_reg[7][8]/C
                         clock pessimism              0.259    15.070    
                         clock uncertainty           -0.035    15.034    
    SLICE_X29Y30         FDRE (Setup_fdre_C_D)       -0.242    14.792    fib_reg[7][8]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -12.450    
  -------------------------------------------------------------------
                         slack                                  2.343    

Slack (MET) :             2.367ns  (required time - arrival time)
  Source:                 i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fib_reg[19][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 1.913ns (25.881%)  route 5.479ns (74.119%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  i_reg[2]/Q
                         net (fo=53, routed)          1.775     7.414    i_reg[2]
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.124     7.538 r  fib[1][15]_i_43/O
                         net (fo=16, routed)          1.157     8.695    fib[1][15]_i_43_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.819 r  fib[1][7]_i_21/O
                         net (fo=1, routed)           0.697     9.515    fib[1][7]_i_21_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.639 r  fib[1][7]_i_4/O
                         net (fo=2, routed)           0.696    10.335    fib[1][7]_i_4_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.459 r  fib[1][7]_i_8/O
                         net (fo=1, routed)           0.000    10.459    fib[1][7]_i_8_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.009 r  fib_reg[1][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.009    fib_reg[1][7]_i_1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.123 r  fib_reg[1][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.123    fib_reg[1][11]_i_1_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.358 r  fib_reg[1][15]_i_2/O[0]
                         net (fo=25, routed)          1.154    12.512    p_1_in[12]
    SLICE_X6Y38          FDRE                                         r  fib_reg[19][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.517    14.889    clk_IBUF_BUFG
    SLICE_X6Y38          FDRE                                         r  fib_reg[19][12]/C
                         clock pessimism              0.259    15.148    
                         clock uncertainty           -0.035    15.112    
    SLICE_X6Y38          FDRE (Setup_fdre_C_D)       -0.233    14.879    fib_reg[19][12]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -12.512    
  -------------------------------------------------------------------
                         slack                                  2.367    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fib_reg[10][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.303ns  (logic 1.799ns (24.632%)  route 5.504ns (75.368%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  i_reg[2]/Q
                         net (fo=53, routed)          1.775     7.414    i_reg[2]
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.124     7.538 r  fib[1][15]_i_43/O
                         net (fo=16, routed)          1.157     8.695    fib[1][15]_i_43_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.819 r  fib[1][7]_i_21/O
                         net (fo=1, routed)           0.697     9.515    fib[1][7]_i_21_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.639 r  fib[1][7]_i_4/O
                         net (fo=2, routed)           0.696    10.335    fib[1][7]_i_4_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.459 r  fib[1][7]_i_8/O
                         net (fo=1, routed)           0.000    10.459    fib[1][7]_i_8_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.009 r  fib_reg[1][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.009    fib_reg[1][7]_i_1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.244 r  fib_reg[1][11]_i_1/O[0]
                         net (fo=25, routed)          1.180    12.424    p_1_in[8]
    SLICE_X29Y29         FDRE                                         r  fib_reg[10][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.439    14.811    clk_IBUF_BUFG
    SLICE_X29Y29         FDRE                                         r  fib_reg[10][8]/C
                         clock pessimism              0.259    15.070    
                         clock uncertainty           -0.035    15.034    
    SLICE_X29Y29         FDRE (Setup_fdre_C_D)       -0.242    14.792    fib_reg[10][8]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -12.424    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.370ns  (required time - arrival time)
  Source:                 i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fib_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 2.007ns (27.449%)  route 5.305ns (72.551%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  i_reg[2]/Q
                         net (fo=53, routed)          1.775     7.414    i_reg[2]
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.124     7.538 r  fib[1][15]_i_43/O
                         net (fo=16, routed)          1.157     8.695    fib[1][15]_i_43_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.819 r  fib[1][7]_i_21/O
                         net (fo=1, routed)           0.697     9.515    fib[1][7]_i_21_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.639 r  fib[1][7]_i_4/O
                         net (fo=2, routed)           0.696    10.335    fib[1][7]_i_4_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.459 r  fib[1][7]_i_8/O
                         net (fo=1, routed)           0.000    10.459    fib[1][7]_i_8_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.009 r  fib_reg[1][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.009    fib_reg[1][7]_i_1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.123 r  fib_reg[1][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.123    fib_reg[1][11]_i_1_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.452 r  fib_reg[1][15]_i_2/O[3]
                         net (fo=25, routed)          0.980    12.433    p_1_in[15]
    SLICE_X9Y34          FDRE                                         r  fib_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.447    14.819    clk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  fib_reg[1][15]/C
                         clock pessimism              0.259    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X9Y34          FDRE (Setup_fdre_C_D)       -0.240    14.802    fib_reg[1][15]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -12.433    
  -------------------------------------------------------------------
                         slack                                  2.370    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fib_reg[12][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.382ns  (logic 2.007ns (27.189%)  route 5.375ns (72.811%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  i_reg[2]/Q
                         net (fo=53, routed)          1.775     7.414    i_reg[2]
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.124     7.538 r  fib[1][15]_i_43/O
                         net (fo=16, routed)          1.157     8.695    fib[1][15]_i_43_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.819 r  fib[1][7]_i_21/O
                         net (fo=1, routed)           0.697     9.515    fib[1][7]_i_21_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.639 r  fib[1][7]_i_4/O
                         net (fo=2, routed)           0.696    10.335    fib[1][7]_i_4_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.459 r  fib[1][7]_i_8/O
                         net (fo=1, routed)           0.000    10.459    fib[1][7]_i_8_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.009 r  fib_reg[1][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.009    fib_reg[1][7]_i_1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.123 r  fib_reg[1][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.123    fib_reg[1][11]_i_1_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.452 r  fib_reg[1][15]_i_2/O[3]
                         net (fo=25, routed)          1.050    12.502    p_1_in[15]
    SLICE_X6Y36          FDRE                                         r  fib_reg[12][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.515    14.887    clk_IBUF_BUFG
    SLICE_X6Y36          FDRE                                         r  fib_reg[12][15]/C
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.110    
    SLICE_X6Y36          FDRE (Setup_fdre_C_D)       -0.227    14.883    fib_reg[12][15]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                         -12.502    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fib_reg[11][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.313ns  (logic 2.026ns (27.704%)  route 5.287ns (72.296%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  i_reg[2]/Q
                         net (fo=53, routed)          1.775     7.414    i_reg[2]
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.124     7.538 r  fib[1][15]_i_43/O
                         net (fo=16, routed)          1.157     8.695    fib[1][15]_i_43_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.819 r  fib[1][7]_i_21/O
                         net (fo=1, routed)           0.697     9.515    fib[1][7]_i_21_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.639 r  fib[1][7]_i_4/O
                         net (fo=2, routed)           0.696    10.335    fib[1][7]_i_4_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.459 r  fib[1][7]_i_8/O
                         net (fo=1, routed)           0.000    10.459    fib[1][7]_i_8_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.009 r  fib_reg[1][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.009    fib_reg[1][7]_i_1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.123 r  fib_reg[1][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.123    fib_reg[1][11]_i_1_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.471 r  fib_reg[1][15]_i_2/O[1]
                         net (fo=25, routed)          0.962    12.434    p_1_in[13]
    SLICE_X13Y36         FDRE                                         r  fib_reg[11][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.448    14.820    clk_IBUF_BUFG
    SLICE_X13Y36         FDRE                                         r  fib_reg[11][13]/C
                         clock pessimism              0.273    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X13Y36         FDRE (Setup_fdre_C_D)       -0.240    14.817    fib_reg[11][13]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                         -12.434    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fib_reg[7][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.282ns  (logic 1.893ns (25.997%)  route 5.389ns (74.003%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  i_reg[2]/Q
                         net (fo=53, routed)          1.775     7.414    i_reg[2]
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.124     7.538 r  fib[1][15]_i_43/O
                         net (fo=16, routed)          1.157     8.695    fib[1][15]_i_43_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.819 r  fib[1][7]_i_21/O
                         net (fo=1, routed)           0.697     9.515    fib[1][7]_i_21_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.639 r  fib[1][7]_i_4/O
                         net (fo=2, routed)           0.696    10.335    fib[1][7]_i_4_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.459 r  fib[1][7]_i_8/O
                         net (fo=1, routed)           0.000    10.459    fib[1][7]_i_8_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.009 r  fib_reg[1][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.009    fib_reg[1][7]_i_1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.338 r  fib_reg[1][11]_i_1/O[3]
                         net (fo=25, routed)          1.064    12.402    p_1_in[11]
    SLICE_X11Y27         FDRE                                         r  fib_reg[7][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.440    14.812    clk_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  fib_reg[7][11]/C
                         clock pessimism              0.259    15.071    
                         clock uncertainty           -0.035    15.035    
    SLICE_X11Y27         FDRE (Setup_fdre_C_D)       -0.249    14.786    fib_reg[7][11]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                         -12.402    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fib_reg[17][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.345ns  (logic 1.913ns (26.044%)  route 5.432ns (73.956%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.569     5.121    clk_IBUF_BUFG
    SLICE_X14Y39         FDRE                                         r  i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.518     5.639 r  i_reg[2]/Q
                         net (fo=53, routed)          1.775     7.414    i_reg[2]
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.124     7.538 r  fib[1][15]_i_43/O
                         net (fo=16, routed)          1.157     8.695    fib[1][15]_i_43_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.819 r  fib[1][7]_i_21/O
                         net (fo=1, routed)           0.697     9.515    fib[1][7]_i_21_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.639 r  fib[1][7]_i_4/O
                         net (fo=2, routed)           0.696    10.335    fib[1][7]_i_4_n_0
    SLICE_X11Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.459 r  fib[1][7]_i_8/O
                         net (fo=1, routed)           0.000    10.459    fib[1][7]_i_8_n_0
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.009 r  fib_reg[1][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.009    fib_reg[1][7]_i_1_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.123 r  fib_reg[1][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.123    fib_reg[1][11]_i_1_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.358 r  fib_reg[1][15]_i_2/O[0]
                         net (fo=25, routed)          1.108    12.466    p_1_in[12]
    SLICE_X5Y38          FDRE                                         r  fib_reg[17][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         1.517    14.889    clk_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  fib_reg[17][12]/C
                         clock pessimism              0.259    15.148    
                         clock uncertainty           -0.035    15.112    
    SLICE_X5Y38          FDRE (Setup_fdre_C_D)       -0.246    14.866    fib_reg[17][12]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -12.466    
  -------------------------------------------------------------------
                         slack                                  2.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 b_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.381%)  route 0.128ns (47.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.590     1.503    clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  b_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  b_1_reg[5]/Q
                         net (fo=2, routed)           0.128     1.773    row_B5[21]
    SLICE_X3Y33          FDSE                                         r  row_B_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.861     2.019    clk_IBUF_BUFG
    SLICE_X3Y33          FDSE                                         r  row_B_reg[21]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X3Y33          FDSE (Hold_fdse_C_D)         0.066     1.606    row_B_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 counter_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[66]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.593     1.506    clk_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  counter_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  counter_d_reg[2]/Q
                         net (fo=1, routed)           0.099     1.747    row_A1[66]
    SLICE_X2Y33          FDSE                                         r  row_A_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.861     2.019    clk_IBUF_BUFG
    SLICE_X2Y33          FDSE                                         r  row_A_reg[66]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X2Y33          FDSE (Hold_fdse_C_D)         0.059     1.578    row_A_reg[66]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 lcd0/icode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.585     1.498    lcd0/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  lcd0/icode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  lcd0/icode_reg[0]/Q
                         net (fo=1, routed)           0.118     1.757    lcd0/icode_reg_n_0_[0]
    SLICE_X1Y26          FDRE                                         r  lcd0/init_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.853     2.011    lcd0/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  lcd0/init_d_reg[0]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.075     1.586    lcd0/init_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 c_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.555     1.468    clk_IBUF_BUFG
    SLICE_X11Y25         FDRE                                         r  c_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  c_1_reg[1]/Q
                         net (fo=1, routed)           0.110     1.719    row_B4[9]
    SLICE_X11Y25         FDSE                                         r  row_B_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.822     1.980    clk_IBUF_BUFG
    SLICE_X11Y25         FDSE                                         r  row_B_reg[9]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X11Y25         FDSE (Hold_fdse_C_D)         0.078     1.546    row_B_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.587     1.500    lcd0/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  lcd0/tcode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lcd0/tcode_reg[2]/Q
                         net (fo=1, routed)           0.112     1.753    lcd0/tcode_reg_n_0_[2]
    SLICE_X3Y27          FDRE                                         r  lcd0/text_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.855     2.013    lcd0/clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  lcd0/text_d_reg[2]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.066     1.579    lcd0/text_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.588     1.501    lcd0/clk_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  lcd0/tcode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  lcd0/tcode_reg[1]/Q
                         net (fo=1, routed)           0.116     1.759    lcd0/tcode_reg_n_0_[1]
    SLICE_X3Y27          FDRE                                         r  lcd0/text_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.855     2.013    lcd0/clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  lcd0/text_d_reg[1]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.070     1.583    lcd0/text_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 a_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.423%)  route 0.123ns (46.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.593     1.506    clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  a_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  a_1_reg[4]/Q
                         net (fo=2, routed)           0.123     1.770    row_B6[28]
    SLICE_X3Y33          FDRE                                         r  row_B_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.861     2.019    clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  row_B_reg[28]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.072     1.591    row_B_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.582     1.495    clk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  d_reg[0]/Q
                         net (fo=1, routed)           0.122     1.758    d[0]
    SLICE_X4Y25          FDRE                                         r  row_A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.850     2.008    clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  row_A_reg[0]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.070     1.578    row_A_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 b_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.372%)  route 0.123ns (46.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.590     1.503    clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  b_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  b_1_reg[5]/Q
                         net (fo=2, routed)           0.123     1.768    row_B5[21]
    SLICE_X3Y33          FDRE                                         r  row_B_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.861     2.019    clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  row_B_reg[20]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.046     1.586    row_B_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.587     1.500    clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  b_reg[1]/Q
                         net (fo=1, routed)           0.099     1.764    row_A5[17]
    SLICE_X5Y29          FDRE                                         r  row_A_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=750, routed)         0.855     2.013    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  row_A_reg[17]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.066     1.579    row_A_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34     a_1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34     a_1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34     a_1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34     a_1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34     a_1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34     a_1_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y35     a_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y35     a_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y35     a_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34     a_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34     a_1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34     a_1_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34     a_1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34     a_1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34     a_1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34     a_1_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34     a_1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34     a_1_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34     a_1_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34     a_1_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34     a_1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34     a_1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34     a_1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34     a_1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34     a_1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34     a_1_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34     a_1_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34     a_1_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34     a_1_reg[4]/C



