<profile>

<section name = "Vitis HLS Report for 'top_kernel'" level="0">
<item name = "Date">Mon Feb 23 00:29:49 2026
</item>
<item name = "Version">2025.1.1 (Build 6214317 on Sep 11 2025)</item>
<item name = "Project">project_1</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">65901, 65901, 0.659 ms, 0.659 ms, 65793, 65793, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="call_ln610_entry_proc_fu_336">entry_proc, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="grp_read_input_fu_343">read_input, 65547, 65547, 0.655 ms, 0.655 ms, 65536, 65536, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_1_fu_352">stencil_stage_1, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_2_fu_358">stencil_stage_2, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_3_fu_364">stencil_stage_3, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_4_fu_370">stencil_stage_4, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_5_fu_376">stencil_stage_5, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_6_fu_382">stencil_stage_6, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_7_fu_388">stencil_stage_7, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_8_fu_394">stencil_stage_8, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_9_fu_400">stencil_stage_9, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_10_fu_406">stencil_stage_10, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_11_fu_412">stencil_stage_11, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_12_fu_418">stencil_stage_12, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_13_fu_424">stencil_stage_13, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_14_fu_430">stencil_stage_14, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_15_fu_436">stencil_stage_15, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_16_fu_442">stencil_stage_16, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_17_fu_448">stencil_stage_17, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_18_fu_454">stencil_stage_18, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_19_fu_460">stencil_stage_19, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_20_fu_466">stencil_stage_20, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_21_fu_472">stencil_stage_21, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_22_fu_478">stencil_stage_22, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_23_fu_484">stencil_stage_23, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_24_fu_490">stencil_stage_24, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_25_fu_496">stencil_stage_25, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_26_fu_502">stencil_stage_26, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_27_fu_508">stencil_stage_27, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_28_fu_514">stencil_stage_28, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_29_fu_520">stencil_stage_29, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_stencil_stage_fu_526">stencil_stage, 65797, 65797, 0.658 ms, 0.658 ms, 65793, 65793, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_write_output_fu_532">write_output, 65545, 65545, 0.655 ms, 0.655 ms, 65536, 65536, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>
</profile>
