/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [4:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_38z;
  wire [17:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [40:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [13:0] celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(in_data[144] & in_data[136]);
  assign celloutsig_0_17z = ~((celloutsig_0_12z | celloutsig_0_4z) & celloutsig_0_8z);
  assign celloutsig_0_0z = in_data[86] | ~(in_data[62]);
  assign celloutsig_0_38z = celloutsig_0_25z[1] | ~(celloutsig_0_26z);
  assign celloutsig_1_5z = in_data[137] | ~(in_data[116]);
  assign celloutsig_0_9z = celloutsig_0_3z[17] | celloutsig_0_4z;
  reg [10:0] _08_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _08_ <= 11'h000;
    else _08_ <= { celloutsig_0_6z[0], celloutsig_0_7z, celloutsig_0_26z };
  assign out_data[10:0] = _08_;
  reg [4:0] _09_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _09_ <= 5'h00;
    else _09_ <= in_data[22:18];
  assign { _01_[4], _00_, _01_[2:0] } = _09_;
  assign celloutsig_0_5z = { celloutsig_0_3z[17:14], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z } / { 1'h1, in_data[39:19], celloutsig_0_4z, celloutsig_0_3z[17:1], in_data[0] };
  assign celloutsig_1_19z = { in_data[118:117], celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_4z } / { 1'h1, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_18z };
  assign celloutsig_0_4z = { celloutsig_0_2z[9:7], celloutsig_0_0z } >= celloutsig_0_2z[8:5];
  assign celloutsig_0_10z = { celloutsig_0_2z[3], celloutsig_0_9z, celloutsig_0_4z } >= celloutsig_0_2z[2:0];
  assign celloutsig_0_26z = celloutsig_0_2z[9:1] >= { celloutsig_0_3z[7:0], celloutsig_0_17z };
  assign celloutsig_1_18z = { celloutsig_1_15z, celloutsig_1_17z } <= { celloutsig_1_15z, celloutsig_1_11z };
  assign celloutsig_0_8z = { celloutsig_0_2z[10:6], celloutsig_0_0z } <= celloutsig_0_6z[6:1];
  assign celloutsig_1_15z = { celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_7z } % { 1'h1, celloutsig_1_3z[4:0], celloutsig_1_3z };
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_1z, in_data[137:133], celloutsig_1_2z } % { 1'h1, in_data[121:115] };
  assign celloutsig_1_9z = { celloutsig_1_8z[3:2], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z } % { 1'h1, celloutsig_1_8z[3:1], in_data[137:133] };
  assign celloutsig_0_25z = celloutsig_0_11z[7] ? celloutsig_0_2z[4:0] : { celloutsig_0_3z[7], celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_19z };
  assign celloutsig_1_2z = { in_data[166], in_data[137:133] } != { in_data[137:133], celloutsig_1_1z };
  assign celloutsig_1_4z = { in_data[136:133], celloutsig_1_2z } != { celloutsig_1_3z[5:2], celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_3z[4:2], celloutsig_1_5z, celloutsig_1_1z } != { in_data[181:178], celloutsig_1_4z };
  assign celloutsig_1_13z = celloutsig_1_9z[3:0] != celloutsig_1_7z[4:1];
  assign celloutsig_0_12z = celloutsig_0_5z[6:5] != { celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_19z = in_data[69:66] != celloutsig_0_3z[11:8];
  assign celloutsig_0_24z = celloutsig_0_2z[7:2] != { celloutsig_0_7z[8:5], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_3z = { in_data[44:32], _01_[4], _00_, _01_[2:0] } | { in_data[89:73], celloutsig_0_0z };
  assign celloutsig_1_11z = celloutsig_1_6z & celloutsig_1_5z;
  assign celloutsig_1_17z = ~^ { celloutsig_1_16z[2], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z } >> celloutsig_1_3z[4:0];
  assign celloutsig_0_7z = in_data[18:10] >> { celloutsig_0_5z[31:30], _01_[4], _00_, _01_[2:0], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_11z = celloutsig_0_2z >> celloutsig_0_5z[29:19];
  assign celloutsig_1_8z = { celloutsig_1_3z[4:0], celloutsig_1_1z } >> { celloutsig_1_7z[2:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_10z = celloutsig_1_3z >> { in_data[131:126], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_16z = { in_data[137:133], celloutsig_1_13z } >> { celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_6z = celloutsig_0_3z[15:9] >>> celloutsig_0_3z[12:6];
  assign celloutsig_0_2z = in_data[42:32] ~^ in_data[17:7];
  assign _01_[3] = _00_;
  assign { out_data[128], out_data[107:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z };
endmodule
