// Seed: 3336463504
module module_0;
  always_latch id_1 = 1;
endmodule
module module_1 (
    input  wire  id_0,
    input  wand  id_1,
    input  uwire id_2,
    output logic id_3
);
  assign id_3 = 1;
  module_0();
  always id_3 <= 1;
endmodule
module module_2 (
    input uwire id_0,
    input wand id_1,
    output tri1 id_2,
    output tri1 id_3,
    output wor id_4,
    input wor id_5,
    input uwire id_6,
    output supply0 id_7,
    input tri1 id_8,
    output tri1 id_9,
    input wand id_10,
    output uwire id_11,
    input supply1 id_12
);
  id_14(
      1'b0, id_12, id_12
  ); module_0();
  wire id_15;
  xnor (id_11, id_12, id_14, id_5, id_6, id_8);
endmodule
