###############################################################
#  Generated by:      Cadence Innovus 21.39-s058_1
#  OS:                Linux x86_64(Host ID console5)
#  Generated on:      Thu Nov  6 19:57:43 2025
#  Design:            top_mixed
#  Command:           defOut -floorplan ./variant_big.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN top_mixed ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    DESIGN flow_implementation_stage STRING "place_opt" ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.2160 ;
    DESIGN FE_CORE_BOX_UR_X REAL 2.1600 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.2160 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 1.8360 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 2376 2052 ) ;

ROW CORE_ROW_0 FreePDK45_38x28_10R_NP_162NW_34O 216 216 FS DO 10 BY 1 STEP 190 0
 ;

TRACKS X 208 DO 12 STEP 190 LAYER M1 ;
TRACKS Y 158 DO 14 STEP 140 LAYER M1 ;
TRACKS Y 98 DO 25 STEP 80 LAYER M2 ;
TRACKS X 208 DO 12 STEP 190 LAYER M2 ;
TRACKS X 98 DO 29 STEP 80 LAYER Pad_mid ;
TRACKS Y 98 DO 25 STEP 80 LAYER Pad_mid ;
TRACKS X 63 DO 52 STEP 45 LAYER M2_m ;
TRACKS Y 18 DO 57 STEP 36 LAYER M2_m ;
TRACKS Y 18 DO 57 STEP 36 LAYER M1_m ;
TRACKS X 18 DO 66 STEP 36 LAYER M1_m ;

GCELLGRID X 2178 DO 2 STEP 198 ;
GCELLGRID X 18 DO 7 STEP 360 ;
GCELLGRID X 0 DO 2 STEP 18 ;
GCELLGRID Y 1818 DO 2 STEP 234 ;
GCELLGRID Y 18 DO 6 STEP 360 ;
GCELLGRID Y 0 DO 2 STEP 18 ;

COMPONENTS 3 ;
- U_UP AND2x2_ASAP7_75t_R_upper + PLACED ( 378 756 ) FS
 ;
- U_UP2 AND3x1_ASAP7_75t_R_upper + PLACED ( 486 216 ) FS
 ;
- U_BOT AND2_X1_bottom + PLACED ( 1022 216 ) FN
 ;
END COMPONENTS

PINS 5 ;
- CLK + NET CLK + DIRECTION INPUT + USE SIGNAL
  + LAYER Pad_mid ( -20 0 ) ( 20 40 )
  + FIXED ( 0 98 ) E ;
- A + NET A + DIRECTION INPUT + USE SIGNAL
  + LAYER Pad_mid ( -20 0 ) ( 20 40 )
  + FIXED ( 0 578 ) E ;
- B + NET B + DIRECTION INPUT + USE SIGNAL
  + LAYER Pad_mid ( -20 0 ) ( 20 40 )
  + FIXED ( 0 1058 ) E ;
- C + NET C + DIRECTION INPUT + USE SIGNAL
  + LAYER Pad_mid ( -20 0 ) ( 20 40 )
  + FIXED ( 0 1538 ) E ;
- Y + NET Y + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Pad_mid ( -20 0 ) ( 20 40 )
  + FIXED ( 0 2018 ) E ;
END PINS

SPECIALNETS 2 ;
- VDD  ( * VDD )
  + USE POWER
 ;
- VSS  ( * VSS )
  + USE GROUND
 ;
END SPECIALNETS

END DESIGN
